
Controller_Modul_F446VCT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011c8c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000988  08011e5c  08011e5c  00021e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080127e4  080127e4  000301e4  2**0
                  CONTENTS
  4 .ARM          00000008  080127e4  080127e4  000227e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080127ec  080127ec  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080127ec  080127ec  000227ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080127f0  080127f0  000227f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080127f4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006258  200001e4  080129d8  000301e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000643c  080129d8  0003643c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002da33  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005767  00000000  00000000  0005dc47  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000021f0  00000000  00000000  000633b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001fa8  00000000  00000000  000655a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002ae24  00000000  00000000  00067548  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001fad7  00000000  00000000  0009236c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e6af5  00000000  00000000  000b1e43  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00198938  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000094b0  00000000  00000000  001989b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08011e44 	.word	0x08011e44

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	08011e44 	.word	0x08011e44

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800041e:	f1a4 0401 	sub.w	r4, r4, #1
 8000422:	d1e9      	bne.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__aeabi_d2uiz>:
 8000a7c:	004a      	lsls	r2, r1, #1
 8000a7e:	d211      	bcs.n	8000aa4 <__aeabi_d2uiz+0x28>
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d211      	bcs.n	8000aaa <__aeabi_d2uiz+0x2e>
 8000a86:	d50d      	bpl.n	8000aa4 <__aeabi_d2uiz+0x28>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d40e      	bmi.n	8000ab0 <__aeabi_d2uiz+0x34>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d102      	bne.n	8000ab6 <__aeabi_d2uiz+0x3a>
 8000ab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ab4:	4770      	bx	lr
 8000ab6:	f04f 0000 	mov.w	r0, #0
 8000aba:	4770      	bx	lr

08000abc <__aeabi_uldivmod>:
 8000abc:	b953      	cbnz	r3, 8000ad4 <__aeabi_uldivmod+0x18>
 8000abe:	b94a      	cbnz	r2, 8000ad4 <__aeabi_uldivmod+0x18>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	bf08      	it	eq
 8000ac4:	2800      	cmpeq	r0, #0
 8000ac6:	bf1c      	itt	ne
 8000ac8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000acc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ad0:	f000 b972 	b.w	8000db8 <__aeabi_idiv0>
 8000ad4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000adc:	f000 f806 	bl	8000aec <__udivmoddi4>
 8000ae0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae8:	b004      	add	sp, #16
 8000aea:	4770      	bx	lr

08000aec <__udivmoddi4>:
 8000aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af0:	9e08      	ldr	r6, [sp, #32]
 8000af2:	4604      	mov	r4, r0
 8000af4:	4688      	mov	r8, r1
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d14b      	bne.n	8000b92 <__udivmoddi4+0xa6>
 8000afa:	428a      	cmp	r2, r1
 8000afc:	4615      	mov	r5, r2
 8000afe:	d967      	bls.n	8000bd0 <__udivmoddi4+0xe4>
 8000b00:	fab2 f282 	clz	r2, r2
 8000b04:	b14a      	cbz	r2, 8000b1a <__udivmoddi4+0x2e>
 8000b06:	f1c2 0720 	rsb	r7, r2, #32
 8000b0a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b0e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b12:	4095      	lsls	r5, r2
 8000b14:	ea47 0803 	orr.w	r8, r7, r3
 8000b18:	4094      	lsls	r4, r2
 8000b1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b1e:	0c23      	lsrs	r3, r4, #16
 8000b20:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b24:	fa1f fc85 	uxth.w	ip, r5
 8000b28:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b2c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b30:	fb07 f10c 	mul.w	r1, r7, ip
 8000b34:	4299      	cmp	r1, r3
 8000b36:	d909      	bls.n	8000b4c <__udivmoddi4+0x60>
 8000b38:	18eb      	adds	r3, r5, r3
 8000b3a:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000b3e:	f080 811b 	bcs.w	8000d78 <__udivmoddi4+0x28c>
 8000b42:	4299      	cmp	r1, r3
 8000b44:	f240 8118 	bls.w	8000d78 <__udivmoddi4+0x28c>
 8000b48:	3f02      	subs	r7, #2
 8000b4a:	442b      	add	r3, r5
 8000b4c:	1a5b      	subs	r3, r3, r1
 8000b4e:	b2a4      	uxth	r4, r4
 8000b50:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b54:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b5c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b60:	45a4      	cmp	ip, r4
 8000b62:	d909      	bls.n	8000b78 <__udivmoddi4+0x8c>
 8000b64:	192c      	adds	r4, r5, r4
 8000b66:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b6a:	f080 8107 	bcs.w	8000d7c <__udivmoddi4+0x290>
 8000b6e:	45a4      	cmp	ip, r4
 8000b70:	f240 8104 	bls.w	8000d7c <__udivmoddi4+0x290>
 8000b74:	3802      	subs	r0, #2
 8000b76:	442c      	add	r4, r5
 8000b78:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b7c:	eba4 040c 	sub.w	r4, r4, ip
 8000b80:	2700      	movs	r7, #0
 8000b82:	b11e      	cbz	r6, 8000b8c <__udivmoddi4+0xa0>
 8000b84:	40d4      	lsrs	r4, r2
 8000b86:	2300      	movs	r3, #0
 8000b88:	e9c6 4300 	strd	r4, r3, [r6]
 8000b8c:	4639      	mov	r1, r7
 8000b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b92:	428b      	cmp	r3, r1
 8000b94:	d909      	bls.n	8000baa <__udivmoddi4+0xbe>
 8000b96:	2e00      	cmp	r6, #0
 8000b98:	f000 80eb 	beq.w	8000d72 <__udivmoddi4+0x286>
 8000b9c:	2700      	movs	r7, #0
 8000b9e:	e9c6 0100 	strd	r0, r1, [r6]
 8000ba2:	4638      	mov	r0, r7
 8000ba4:	4639      	mov	r1, r7
 8000ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000baa:	fab3 f783 	clz	r7, r3
 8000bae:	2f00      	cmp	r7, #0
 8000bb0:	d147      	bne.n	8000c42 <__udivmoddi4+0x156>
 8000bb2:	428b      	cmp	r3, r1
 8000bb4:	d302      	bcc.n	8000bbc <__udivmoddi4+0xd0>
 8000bb6:	4282      	cmp	r2, r0
 8000bb8:	f200 80fa 	bhi.w	8000db0 <__udivmoddi4+0x2c4>
 8000bbc:	1a84      	subs	r4, r0, r2
 8000bbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000bc2:	2001      	movs	r0, #1
 8000bc4:	4698      	mov	r8, r3
 8000bc6:	2e00      	cmp	r6, #0
 8000bc8:	d0e0      	beq.n	8000b8c <__udivmoddi4+0xa0>
 8000bca:	e9c6 4800 	strd	r4, r8, [r6]
 8000bce:	e7dd      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000bd0:	b902      	cbnz	r2, 8000bd4 <__udivmoddi4+0xe8>
 8000bd2:	deff      	udf	#255	; 0xff
 8000bd4:	fab2 f282 	clz	r2, r2
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	f040 808f 	bne.w	8000cfc <__udivmoddi4+0x210>
 8000bde:	1b49      	subs	r1, r1, r5
 8000be0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000be4:	fa1f f885 	uxth.w	r8, r5
 8000be8:	2701      	movs	r7, #1
 8000bea:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bee:	0c23      	lsrs	r3, r4, #16
 8000bf0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bf4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bf8:	fb08 f10c 	mul.w	r1, r8, ip
 8000bfc:	4299      	cmp	r1, r3
 8000bfe:	d907      	bls.n	8000c10 <__udivmoddi4+0x124>
 8000c00:	18eb      	adds	r3, r5, r3
 8000c02:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c06:	d202      	bcs.n	8000c0e <__udivmoddi4+0x122>
 8000c08:	4299      	cmp	r1, r3
 8000c0a:	f200 80cd 	bhi.w	8000da8 <__udivmoddi4+0x2bc>
 8000c0e:	4684      	mov	ip, r0
 8000c10:	1a59      	subs	r1, r3, r1
 8000c12:	b2a3      	uxth	r3, r4
 8000c14:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c18:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c1c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c20:	fb08 f800 	mul.w	r8, r8, r0
 8000c24:	45a0      	cmp	r8, r4
 8000c26:	d907      	bls.n	8000c38 <__udivmoddi4+0x14c>
 8000c28:	192c      	adds	r4, r5, r4
 8000c2a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c2e:	d202      	bcs.n	8000c36 <__udivmoddi4+0x14a>
 8000c30:	45a0      	cmp	r8, r4
 8000c32:	f200 80b6 	bhi.w	8000da2 <__udivmoddi4+0x2b6>
 8000c36:	4618      	mov	r0, r3
 8000c38:	eba4 0408 	sub.w	r4, r4, r8
 8000c3c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c40:	e79f      	b.n	8000b82 <__udivmoddi4+0x96>
 8000c42:	f1c7 0c20 	rsb	ip, r7, #32
 8000c46:	40bb      	lsls	r3, r7
 8000c48:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c4c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c50:	fa01 f407 	lsl.w	r4, r1, r7
 8000c54:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c58:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c5c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c60:	4325      	orrs	r5, r4
 8000c62:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c66:	0c2c      	lsrs	r4, r5, #16
 8000c68:	fb08 3319 	mls	r3, r8, r9, r3
 8000c6c:	fa1f fa8e 	uxth.w	sl, lr
 8000c70:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c74:	fb09 f40a 	mul.w	r4, r9, sl
 8000c78:	429c      	cmp	r4, r3
 8000c7a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c7e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c82:	d90b      	bls.n	8000c9c <__udivmoddi4+0x1b0>
 8000c84:	eb1e 0303 	adds.w	r3, lr, r3
 8000c88:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000c8c:	f080 8087 	bcs.w	8000d9e <__udivmoddi4+0x2b2>
 8000c90:	429c      	cmp	r4, r3
 8000c92:	f240 8084 	bls.w	8000d9e <__udivmoddi4+0x2b2>
 8000c96:	f1a9 0902 	sub.w	r9, r9, #2
 8000c9a:	4473      	add	r3, lr
 8000c9c:	1b1b      	subs	r3, r3, r4
 8000c9e:	b2ad      	uxth	r5, r5
 8000ca0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ca4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ca8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cac:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cb0:	45a2      	cmp	sl, r4
 8000cb2:	d908      	bls.n	8000cc6 <__udivmoddi4+0x1da>
 8000cb4:	eb1e 0404 	adds.w	r4, lr, r4
 8000cb8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cbc:	d26b      	bcs.n	8000d96 <__udivmoddi4+0x2aa>
 8000cbe:	45a2      	cmp	sl, r4
 8000cc0:	d969      	bls.n	8000d96 <__udivmoddi4+0x2aa>
 8000cc2:	3802      	subs	r0, #2
 8000cc4:	4474      	add	r4, lr
 8000cc6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cca:	fba0 8902 	umull	r8, r9, r0, r2
 8000cce:	eba4 040a 	sub.w	r4, r4, sl
 8000cd2:	454c      	cmp	r4, r9
 8000cd4:	46c2      	mov	sl, r8
 8000cd6:	464b      	mov	r3, r9
 8000cd8:	d354      	bcc.n	8000d84 <__udivmoddi4+0x298>
 8000cda:	d051      	beq.n	8000d80 <__udivmoddi4+0x294>
 8000cdc:	2e00      	cmp	r6, #0
 8000cde:	d069      	beq.n	8000db4 <__udivmoddi4+0x2c8>
 8000ce0:	ebb1 050a 	subs.w	r5, r1, sl
 8000ce4:	eb64 0403 	sbc.w	r4, r4, r3
 8000ce8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cec:	40fd      	lsrs	r5, r7
 8000cee:	40fc      	lsrs	r4, r7
 8000cf0:	ea4c 0505 	orr.w	r5, ip, r5
 8000cf4:	e9c6 5400 	strd	r5, r4, [r6]
 8000cf8:	2700      	movs	r7, #0
 8000cfa:	e747      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000cfc:	f1c2 0320 	rsb	r3, r2, #32
 8000d00:	fa20 f703 	lsr.w	r7, r0, r3
 8000d04:	4095      	lsls	r5, r2
 8000d06:	fa01 f002 	lsl.w	r0, r1, r2
 8000d0a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d0e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d12:	4338      	orrs	r0, r7
 8000d14:	0c01      	lsrs	r1, r0, #16
 8000d16:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d1a:	fa1f f885 	uxth.w	r8, r5
 8000d1e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d22:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d26:	fb07 f308 	mul.w	r3, r7, r8
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x256>
 8000d32:	1869      	adds	r1, r5, r1
 8000d34:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000d38:	d22f      	bcs.n	8000d9a <__udivmoddi4+0x2ae>
 8000d3a:	428b      	cmp	r3, r1
 8000d3c:	d92d      	bls.n	8000d9a <__udivmoddi4+0x2ae>
 8000d3e:	3f02      	subs	r7, #2
 8000d40:	4429      	add	r1, r5
 8000d42:	1acb      	subs	r3, r1, r3
 8000d44:	b281      	uxth	r1, r0
 8000d46:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d4a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d52:	fb00 f308 	mul.w	r3, r0, r8
 8000d56:	428b      	cmp	r3, r1
 8000d58:	d907      	bls.n	8000d6a <__udivmoddi4+0x27e>
 8000d5a:	1869      	adds	r1, r5, r1
 8000d5c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d60:	d217      	bcs.n	8000d92 <__udivmoddi4+0x2a6>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d915      	bls.n	8000d92 <__udivmoddi4+0x2a6>
 8000d66:	3802      	subs	r0, #2
 8000d68:	4429      	add	r1, r5
 8000d6a:	1ac9      	subs	r1, r1, r3
 8000d6c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d70:	e73b      	b.n	8000bea <__udivmoddi4+0xfe>
 8000d72:	4637      	mov	r7, r6
 8000d74:	4630      	mov	r0, r6
 8000d76:	e709      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000d78:	4607      	mov	r7, r0
 8000d7a:	e6e7      	b.n	8000b4c <__udivmoddi4+0x60>
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	e6fb      	b.n	8000b78 <__udivmoddi4+0x8c>
 8000d80:	4541      	cmp	r1, r8
 8000d82:	d2ab      	bcs.n	8000cdc <__udivmoddi4+0x1f0>
 8000d84:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d88:	eb69 020e 	sbc.w	r2, r9, lr
 8000d8c:	3801      	subs	r0, #1
 8000d8e:	4613      	mov	r3, r2
 8000d90:	e7a4      	b.n	8000cdc <__udivmoddi4+0x1f0>
 8000d92:	4660      	mov	r0, ip
 8000d94:	e7e9      	b.n	8000d6a <__udivmoddi4+0x27e>
 8000d96:	4618      	mov	r0, r3
 8000d98:	e795      	b.n	8000cc6 <__udivmoddi4+0x1da>
 8000d9a:	4667      	mov	r7, ip
 8000d9c:	e7d1      	b.n	8000d42 <__udivmoddi4+0x256>
 8000d9e:	4681      	mov	r9, r0
 8000da0:	e77c      	b.n	8000c9c <__udivmoddi4+0x1b0>
 8000da2:	3802      	subs	r0, #2
 8000da4:	442c      	add	r4, r5
 8000da6:	e747      	b.n	8000c38 <__udivmoddi4+0x14c>
 8000da8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dac:	442b      	add	r3, r5
 8000dae:	e72f      	b.n	8000c10 <__udivmoddi4+0x124>
 8000db0:	4638      	mov	r0, r7
 8000db2:	e708      	b.n	8000bc6 <__udivmoddi4+0xda>
 8000db4:	4637      	mov	r7, r6
 8000db6:	e6e9      	b.n	8000b8c <__udivmoddi4+0xa0>

08000db8 <__aeabi_idiv0>:
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop

08000dbc <Uart_read>:
    buffer->head = i;
  }
}

int Uart_read(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8000dc2:	4b11      	ldr	r3, [pc, #68]	; (8000e08 <Uart_read+0x4c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000dc8:	4b0f      	ldr	r3, [pc, #60]	; (8000e08 <Uart_read+0x4c>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	d102      	bne.n	8000dd8 <Uart_read+0x1c>
  {
    return -1;
 8000dd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000dd6:	e010      	b.n	8000dfa <Uart_read+0x3e>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8000dd8:	4b0b      	ldr	r3, [pc, #44]	; (8000e08 <Uart_read+0x4c>)
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	4b0a      	ldr	r3, [pc, #40]	; (8000e08 <Uart_read+0x4c>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000de2:	5cd3      	ldrb	r3, [r2, r3]
 8000de4:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8000de6:	4b08      	ldr	r3, [pc, #32]	; (8000e08 <Uart_read+0x4c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dec:	1c5a      	adds	r2, r3, #1
 8000dee:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <Uart_read+0x4c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000df6:	645a      	str	r2, [r3, #68]	; 0x44
    return c;
 8000df8:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	2000044c 	.word	0x2000044c

08000e0c <IsDataAvailable>:
		__HAL_UART_ENABLE_IT(uart, UART_IT_TXE); // Enable UART transmission interrupt
	}
}

int IsDataAvailable(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 8000e10:	4b08      	ldr	r3, [pc, #32]	; (8000e34 <IsDataAvailable+0x28>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e16:	b29a      	uxth	r2, r3
 8000e18:	4b06      	ldr	r3, [pc, #24]	; (8000e34 <IsDataAvailable+0x28>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	2000044c 	.word	0x2000044c

08000e38 <wait_until>:
		}
	}
}

int wait_until (char *string, char*buffertostore)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	6039      	str	r1, [r7, #0]
	while (!(IsDataAvailable()));
 8000e42:	bf00      	nop
 8000e44:	f7ff ffe2 	bl	8000e0c <IsDataAvailable>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d0fa      	beq.n	8000e44 <wait_until+0xc>
	int index=0;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	617b      	str	r3, [r7, #20]

	while (_rx_buffer->tail>_rx_buffer->head)
 8000e52:	e01e      	b.n	8000e92 <wait_until+0x5a>
	{
		if ((_rx_buffer->buffer[_rx_buffer->head-1] == '\n')||((_rx_buffer->head == 0) && (_rx_buffer->buffer[UART_BUFFER_SIZE-1] == '\n')))
 8000e54:	4b28      	ldr	r3, [pc, #160]	; (8000ef8 <wait_until+0xc0>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	4b27      	ldr	r3, [pc, #156]	; (8000ef8 <wait_until+0xc0>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5e:	3b01      	subs	r3, #1
 8000e60:	5cd3      	ldrb	r3, [r2, r3]
 8000e62:	2b0a      	cmp	r3, #10
 8000e64:	d00a      	beq.n	8000e7c <wait_until+0x44>
 8000e66:	4b24      	ldr	r3, [pc, #144]	; (8000ef8 <wait_until+0xc0>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d110      	bne.n	8000e92 <wait_until+0x5a>
 8000e70:	4b21      	ldr	r3, [pc, #132]	; (8000ef8 <wait_until+0xc0>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8000e78:	2b0a      	cmp	r3, #10
 8000e7a:	d10a      	bne.n	8000e92 <wait_until+0x5a>
			{
				buffertostore[index] = Uart_read();
 8000e7c:	f7ff ff9e 	bl	8000dbc <Uart_read>
 8000e80:	4601      	mov	r1, r0
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	683a      	ldr	r2, [r7, #0]
 8000e86:	4413      	add	r3, r2
 8000e88:	b2ca      	uxtb	r2, r1
 8000e8a:	701a      	strb	r2, [r3, #0]
				index++;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	3301      	adds	r3, #1
 8000e90:	617b      	str	r3, [r7, #20]
	while (_rx_buffer->tail>_rx_buffer->head)
 8000e92:	4b19      	ldr	r3, [pc, #100]	; (8000ef8 <wait_until+0xc0>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000e98:	4b17      	ldr	r3, [pc, #92]	; (8000ef8 <wait_until+0xc0>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d8d8      	bhi.n	8000e54 <wait_until+0x1c>
			}
	}

	unsigned int start = _rx_buffer->tail;
 8000ea2:	4b15      	ldr	r3, [pc, #84]	; (8000ef8 <wait_until+0xc0>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ea8:	60fb      	str	r3, [r7, #12]
	unsigned int end = (_rx_buffer->head);
 8000eaa:	4b13      	ldr	r3, [pc, #76]	; (8000ef8 <wait_until+0xc0>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb0:	60bb      	str	r3, [r7, #8]
	if ((_rx_buffer->buffer[end-1] == '\n'))
 8000eb2:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <wait_until+0xc0>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	68bb      	ldr	r3, [r7, #8]
 8000eb8:	3b01      	subs	r3, #1
 8000eba:	5cd3      	ldrb	r3, [r2, r3]
 8000ebc:	2b0a      	cmp	r3, #10
 8000ebe:	d116      	bne.n	8000eee <wait_until+0xb6>
	{
		for (unsigned int i=start; i<end; i++)
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	613b      	str	r3, [r7, #16]
 8000ec4:	e00d      	b.n	8000ee2 <wait_until+0xaa>
		{
			buffertostore[index] = Uart_read();
 8000ec6:	f7ff ff79 	bl	8000dbc <Uart_read>
 8000eca:	4601      	mov	r1, r0
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	683a      	ldr	r2, [r7, #0]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	b2ca      	uxtb	r2, r1
 8000ed4:	701a      	strb	r2, [r3, #0]
			index++;
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	617b      	str	r3, [r7, #20]
		for (unsigned int i=start; i<end; i++)
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	613b      	str	r3, [r7, #16]
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	d3ed      	bcc.n	8000ec6 <wait_until+0x8e>
		}
		return 1;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e000      	b.n	8000ef0 <wait_until+0xb8>
	}
	return 0;
 8000eee:	2300      	movs	r3, #0
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3718      	adds	r7, #24
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	2000044c 	.word	0x2000044c

08000efc <bufsize>:
char path[PATH_SIZE];  // buffer to store path

int i=0;

int bufsize (char *buf)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	int i=0;
 8000f04:	2300      	movs	r3, #0
 8000f06:	60fb      	str	r3, [r7, #12]
	while (*buf++ != '\0') i++;
 8000f08:	e002      	b.n	8000f10 <bufsize+0x14>
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	1c5a      	adds	r2, r3, #1
 8000f14:	607a      	str	r2, [r7, #4]
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d1f6      	bne.n	8000f0a <bufsize+0xe>
	return i;
 8000f1c:	68fb      	ldr	r3, [r7, #12]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3714      	adds	r7, #20
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
	...

08000f2c <clear_buffer>:

void clear_buffer (void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
	for (int i=0; i<BUFFER_SIZE; i++) buffer[i] = '\0';
 8000f32:	2300      	movs	r3, #0
 8000f34:	607b      	str	r3, [r7, #4]
 8000f36:	e007      	b.n	8000f48 <clear_buffer+0x1c>
 8000f38:	4a08      	ldr	r2, [pc, #32]	; (8000f5c <clear_buffer+0x30>)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	2200      	movs	r2, #0
 8000f40:	701a      	strb	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	3301      	adds	r3, #1
 8000f46:	607b      	str	r3, [r7, #4]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2b7f      	cmp	r3, #127	; 0x7f
 8000f4c:	ddf4      	ble.n	8000f38 <clear_buffer+0xc>
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	2000160c 	.word	0x2000160c

08000f60 <clear_path>:

void clear_path (void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
	for (int i=0; i<PATH_SIZE; i++) path[i] = '\0';
 8000f66:	2300      	movs	r3, #0
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	e007      	b.n	8000f7c <clear_path+0x1c>
 8000f6c:	4a08      	ldr	r2, [pc, #32]	; (8000f90 <clear_path+0x30>)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4413      	add	r3, r2
 8000f72:	2200      	movs	r2, #0
 8000f74:	701a      	strb	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	607b      	str	r3, [r7, #4]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b1f      	cmp	r3, #31
 8000f80:	ddf4      	ble.n	8000f6c <clear_path+0xc>
}
 8000f82:	bf00      	nop
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	20000494 	.word	0x20000494

08000f94 <send_uart>:

void send_uart (char *string)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
//	uint8_t len = strlen ((const char *) string);
//	HAL_UART_Transmit(&huart1, (uint8_t *) string, len, 2000);
	CDC_Transmit_FS((uint8_t*)string, strlen(string));
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f7ff f941 	bl	8000224 <strlen>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f00f fea6 	bl	8010cf8 <CDC_Transmit_FS>
	//Uart_sendstring(string);


	clear_buffer();
 8000fac:	f7ff ffbe 	bl	8000f2c <clear_buffer>
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <cmdlength>:

int cmdlength (char *str)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
	int i=0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60fb      	str	r3, [r7, #12]
	while (*str++ != ' ') i++;
 8000fc4:	e002      	b.n	8000fcc <cmdlength+0x14>
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	1c5a      	adds	r2, r3, #1
 8000fd0:	607a      	str	r2, [r7, #4]
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	2b20      	cmp	r3, #32
 8000fd6:	d1f6      	bne.n	8000fc6 <cmdlength+0xe>
	return i;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3714      	adds	r7, #20
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
	...

08000fe8 <get_path>:
void get_path (void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
	int start = cmdlength(buffer)+1;
 8000fee:	4816      	ldr	r0, [pc, #88]	; (8001048 <get_path+0x60>)
 8000ff0:	f7ff ffe2 	bl	8000fb8 <cmdlength>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	607b      	str	r3, [r7, #4]
	int end = bufsize(buffer)-2;
 8000ffa:	4813      	ldr	r0, [pc, #76]	; (8001048 <get_path+0x60>)
 8000ffc:	f7ff ff7e 	bl	8000efc <bufsize>
 8001000:	4603      	mov	r3, r0
 8001002:	3b02      	subs	r3, #2
 8001004:	603b      	str	r3, [r7, #0]

	int j=0;
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
	for (int i=start; i<end; i++)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	60bb      	str	r3, [r7, #8]
 800100e:	e011      	b.n	8001034 <get_path+0x4c>
	{
		if (buffer[i] != ' ') path[j++] = buffer[i];
 8001010:	4a0d      	ldr	r2, [pc, #52]	; (8001048 <get_path+0x60>)
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	4413      	add	r3, r2
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	2b20      	cmp	r3, #32
 800101a:	d010      	beq.n	800103e <get_path+0x56>
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	1c5a      	adds	r2, r3, #1
 8001020:	60fa      	str	r2, [r7, #12]
 8001022:	4909      	ldr	r1, [pc, #36]	; (8001048 <get_path+0x60>)
 8001024:	68ba      	ldr	r2, [r7, #8]
 8001026:	440a      	add	r2, r1
 8001028:	7811      	ldrb	r1, [r2, #0]
 800102a:	4a08      	ldr	r2, [pc, #32]	; (800104c <get_path+0x64>)
 800102c:	54d1      	strb	r1, [r2, r3]
	for (int i=start; i<end; i++)
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	3301      	adds	r3, #1
 8001032:	60bb      	str	r3, [r7, #8]
 8001034:	68ba      	ldr	r2, [r7, #8]
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	429a      	cmp	r2, r3
 800103a:	dbe9      	blt.n	8001010 <get_path+0x28>
		else break;
	}
}
 800103c:	e000      	b.n	8001040 <get_path+0x58>
		else break;
 800103e:	bf00      	nop
}
 8001040:	bf00      	nop
 8001042:	3710      	adds	r7, #16
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	2000160c 	.word	0x2000160c
 800104c:	20000494 	.word	0x20000494

08001050 <mount_sd>:

void mount_sd (void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
	fresult = f_mount(&fs, "/", 1);
 8001054:	2201      	movs	r2, #1
 8001056:	490a      	ldr	r1, [pc, #40]	; (8001080 <mount_sd+0x30>)
 8001058:	480a      	ldr	r0, [pc, #40]	; (8001084 <mount_sd+0x34>)
 800105a:	f00e fb25 	bl	800f6a8 <f_mount>
 800105e:	4603      	mov	r3, r0
 8001060:	461a      	mov	r2, r3
 8001062:	4b09      	ldr	r3, [pc, #36]	; (8001088 <mount_sd+0x38>)
 8001064:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK) send_uart ("error in mounting SD CARD...\n");
 8001066:	4b08      	ldr	r3, [pc, #32]	; (8001088 <mount_sd+0x38>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d003      	beq.n	8001076 <mount_sd+0x26>
 800106e:	4807      	ldr	r0, [pc, #28]	; (800108c <mount_sd+0x3c>)
 8001070:	f7ff ff90 	bl	8000f94 <send_uart>
	else send_uart("SD CARD mounted successfully...\n");
}
 8001074:	e002      	b.n	800107c <mount_sd+0x2c>
	else send_uart("SD CARD mounted successfully...\n");
 8001076:	4806      	ldr	r0, [pc, #24]	; (8001090 <mount_sd+0x40>)
 8001078:	f7ff ff8c 	bl	8000f94 <send_uart>
}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}
 8001080:	08011e5c 	.word	0x08011e5c
 8001084:	200005cc 	.word	0x200005cc
 8001088:	20001694 	.word	0x20001694
 800108c:	08011e60 	.word	0x08011e60
 8001090:	08011e80 	.word	0x08011e80

08001094 <scan_files>:
	else send_uart("error!!! in UNMOUNTING SD CARD\n");
}

/* Start node to be scanned (***also used as work area***) */
FRESULT scan_files (char* pat)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b096      	sub	sp, #88	; 0x58
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
    DIR dir;
    UINT i;

    char path[20];
    sprintf (path, "%s",pat);
 800109c:	f107 030c 	add.w	r3, r7, #12
 80010a0:	6879      	ldr	r1, [r7, #4]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f010 fb90 	bl	80117c8 <strcpy>

    fresult = f_opendir(&dir, path);                       /* Open the directory */
 80010a8:	f107 020c 	add.w	r2, r7, #12
 80010ac:	f107 0320 	add.w	r3, r7, #32
 80010b0:	4611      	mov	r1, r2
 80010b2:	4618      	mov	r0, r3
 80010b4:	f00f f8a5 	bl	8010202 <f_opendir>
 80010b8:	4603      	mov	r3, r0
 80010ba:	461a      	mov	r2, r3
 80010bc:	4b36      	ldr	r3, [pc, #216]	; (8001198 <scan_files+0x104>)
 80010be:	701a      	strb	r2, [r3, #0]
    if (fresult == FR_OK)
 80010c0:	4b35      	ldr	r3, [pc, #212]	; (8001198 <scan_files+0x104>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d15d      	bne.n	8001184 <scan_files+0xf0>
    {
        for (;;)
        {
            fresult = f_readdir(&dir, &fno);                   /* Read a directory item */
 80010c8:	f107 0320 	add.w	r3, r7, #32
 80010cc:	4933      	ldr	r1, [pc, #204]	; (800119c <scan_files+0x108>)
 80010ce:	4618      	mov	r0, r3
 80010d0:	f00f f930 	bl	8010334 <f_readdir>
 80010d4:	4603      	mov	r3, r0
 80010d6:	461a      	mov	r2, r3
 80010d8:	4b2f      	ldr	r3, [pc, #188]	; (8001198 <scan_files+0x104>)
 80010da:	701a      	strb	r2, [r3, #0]
            if (fresult != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 80010dc:	4b2e      	ldr	r3, [pc, #184]	; (8001198 <scan_files+0x104>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d149      	bne.n	8001178 <scan_files+0xe4>
 80010e4:	4b2d      	ldr	r3, [pc, #180]	; (800119c <scan_files+0x108>)
 80010e6:	7d9b      	ldrb	r3, [r3, #22]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d045      	beq.n	8001178 <scan_files+0xe4>
            if (fno.fattrib & AM_DIR)     /* It is a directory */
 80010ec:	4b2b      	ldr	r3, [pc, #172]	; (800119c <scan_files+0x108>)
 80010ee:	7a1b      	ldrb	r3, [r3, #8]
 80010f0:	f003 0310 	and.w	r3, r3, #16
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d031      	beq.n	800115c <scan_files+0xc8>
            {
            	if (!(strcmp ("SYSTEM~1", fno.fname))) continue;
 80010f8:	4929      	ldr	r1, [pc, #164]	; (80011a0 <scan_files+0x10c>)
 80010fa:	482a      	ldr	r0, [pc, #168]	; (80011a4 <scan_files+0x110>)
 80010fc:	f7ff f888 	bl	8000210 <strcmp>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d035      	beq.n	8001172 <scan_files+0xde>
            	sprintf (buffer, "Dir: %s\r\n", fno.fname);
 8001106:	4a26      	ldr	r2, [pc, #152]	; (80011a0 <scan_files+0x10c>)
 8001108:	4927      	ldr	r1, [pc, #156]	; (80011a8 <scan_files+0x114>)
 800110a:	4828      	ldr	r0, [pc, #160]	; (80011ac <scan_files+0x118>)
 800110c:	f010 fb3c 	bl	8011788 <siprintf>
            	send_uart(buffer);
 8001110:	4826      	ldr	r0, [pc, #152]	; (80011ac <scan_files+0x118>)
 8001112:	f7ff ff3f 	bl	8000f94 <send_uart>
                i = strlen(path);
 8001116:	f107 030c 	add.w	r3, r7, #12
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff f882 	bl	8000224 <strlen>
 8001120:	6578      	str	r0, [r7, #84]	; 0x54
                sprintf(&path[i], "/%s", fno.fname);
 8001122:	f107 020c 	add.w	r2, r7, #12
 8001126:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001128:	4413      	add	r3, r2
 800112a:	4a1d      	ldr	r2, [pc, #116]	; (80011a0 <scan_files+0x10c>)
 800112c:	4920      	ldr	r1, [pc, #128]	; (80011b0 <scan_files+0x11c>)
 800112e:	4618      	mov	r0, r3
 8001130:	f010 fb2a 	bl	8011788 <siprintf>
                fresult = scan_files(path);                     /* Enter the directory */
 8001134:	f107 030c 	add.w	r3, r7, #12
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ffab 	bl	8001094 <scan_files>
 800113e:	4603      	mov	r3, r0
 8001140:	461a      	mov	r2, r3
 8001142:	4b15      	ldr	r3, [pc, #84]	; (8001198 <scan_files+0x104>)
 8001144:	701a      	strb	r2, [r3, #0]
                if (fresult != FR_OK) break;
 8001146:	4b14      	ldr	r3, [pc, #80]	; (8001198 <scan_files+0x104>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d113      	bne.n	8001176 <scan_files+0xe2>
                path[i] = 0;
 800114e:	f107 020c 	add.w	r2, r7, #12
 8001152:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001154:	4413      	add	r3, r2
 8001156:	2200      	movs	r2, #0
 8001158:	701a      	strb	r2, [r3, #0]
 800115a:	e7b5      	b.n	80010c8 <scan_files+0x34>
            }
            else
            {                                       /* It is a file. */
               sprintf(buffer,"File: %s/%s\n", path, fno.fname);
 800115c:	f107 020c 	add.w	r2, r7, #12
 8001160:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <scan_files+0x10c>)
 8001162:	4914      	ldr	r1, [pc, #80]	; (80011b4 <scan_files+0x120>)
 8001164:	4811      	ldr	r0, [pc, #68]	; (80011ac <scan_files+0x118>)
 8001166:	f010 fb0f 	bl	8011788 <siprintf>
               send_uart(buffer);
 800116a:	4810      	ldr	r0, [pc, #64]	; (80011ac <scan_files+0x118>)
 800116c:	f7ff ff12 	bl	8000f94 <send_uart>
 8001170:	e7aa      	b.n	80010c8 <scan_files+0x34>
            	if (!(strcmp ("SYSTEM~1", fno.fname))) continue;
 8001172:	bf00      	nop
            fresult = f_readdir(&dir, &fno);                   /* Read a directory item */
 8001174:	e7a8      	b.n	80010c8 <scan_files+0x34>
                if (fresult != FR_OK) break;
 8001176:	bf00      	nop
            }
        }
        f_closedir(&dir);
 8001178:	f107 0320 	add.w	r3, r7, #32
 800117c:	4618      	mov	r0, r3
 800117e:	f00f f8b3 	bl	80102e8 <f_closedir>
 8001182:	e002      	b.n	800118a <scan_files+0xf6>
    }else{
    	send_uart("error scan_files\n");
 8001184:	480c      	ldr	r0, [pc, #48]	; (80011b8 <scan_files+0x124>)
 8001186:	f7ff ff05 	bl	8000f94 <send_uart>
    }
    return fresult;
 800118a:	4b03      	ldr	r3, [pc, #12]	; (8001198 <scan_files+0x104>)
 800118c:	781b      	ldrb	r3, [r3, #0]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3758      	adds	r7, #88	; 0x58
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20001694 	.word	0x20001694
 800119c:	200004b4 	.word	0x200004b4
 80011a0:	200004ca 	.word	0x200004ca
 80011a4:	08011ee8 	.word	0x08011ee8
 80011a8:	08011ef4 	.word	0x08011ef4
 80011ac:	2000160c 	.word	0x2000160c
 80011b0:	08011f00 	.word	0x08011f00
 80011b4:	08011f04 	.word	0x08011f04
 80011b8:	08011f14 	.word	0x08011f14

080011bc <write_file>:




void write_file (char *name)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]

	/**** check whether the file exists or not ****/
	fresult = f_stat (name, &fno);
 80011c4:	4940      	ldr	r1, [pc, #256]	; (80012c8 <write_file+0x10c>)
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f00f f8f1 	bl	80103ae <f_stat>
 80011cc:	4603      	mov	r3, r0
 80011ce:	461a      	mov	r2, r3
 80011d0:	4b3e      	ldr	r3, [pc, #248]	; (80012cc <write_file+0x110>)
 80011d2:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80011d4:	4b3d      	ldr	r3, [pc, #244]	; (80012cc <write_file+0x110>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d008      	beq.n	80011ee <write_file+0x32>
	{
		sprintf (buffer, "*%s* does not exists\n", name);
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	493c      	ldr	r1, [pc, #240]	; (80012d0 <write_file+0x114>)
 80011e0:	483c      	ldr	r0, [pc, #240]	; (80012d4 <write_file+0x118>)
 80011e2:	f010 fad1 	bl	8011788 <siprintf>
		send_uart (buffer);
 80011e6:	483b      	ldr	r0, [pc, #236]	; (80012d4 <write_file+0x118>)
 80011e8:	f7ff fed4 	bl	8000f94 <send_uart>
	    {
	    	sprintf (buffer, "error no %d in closing file *%s*\n", fresult, name);
	    	send_uart(buffer);
	    }
	}
}
 80011ec:	e068      	b.n	80012c0 <write_file+0x104>
	    fresult = f_open(&fil, name, FA_OPEN_EXISTING | FA_WRITE);
 80011ee:	2202      	movs	r2, #2
 80011f0:	6879      	ldr	r1, [r7, #4]
 80011f2:	4839      	ldr	r0, [pc, #228]	; (80012d8 <write_file+0x11c>)
 80011f4:	f00e fa9e 	bl	800f734 <f_open>
 80011f8:	4603      	mov	r3, r0
 80011fa:	461a      	mov	r2, r3
 80011fc:	4b33      	ldr	r3, [pc, #204]	; (80012cc <write_file+0x110>)
 80011fe:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 8001200:	4b32      	ldr	r3, [pc, #200]	; (80012cc <write_file+0x110>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d00b      	beq.n	8001220 <write_file+0x64>
	    	sprintf (buffer, "error no %d in opening file *%s*\n", fresult, name);
 8001208:	4b30      	ldr	r3, [pc, #192]	; (80012cc <write_file+0x110>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	461a      	mov	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4932      	ldr	r1, [pc, #200]	; (80012dc <write_file+0x120>)
 8001212:	4830      	ldr	r0, [pc, #192]	; (80012d4 <write_file+0x118>)
 8001214:	f010 fab8 	bl	8011788 <siprintf>
	    	send_uart(buffer);
 8001218:	482e      	ldr	r0, [pc, #184]	; (80012d4 <write_file+0x118>)
 800121a:	f7ff febb 	bl	8000f94 <send_uart>
 800121e:	e007      	b.n	8001230 <write_file+0x74>
	    	sprintf (buffer, "file *%s* is opened. Now enter the string you want to write\n", name);
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	492f      	ldr	r1, [pc, #188]	; (80012e0 <write_file+0x124>)
 8001224:	482b      	ldr	r0, [pc, #172]	; (80012d4 <write_file+0x118>)
 8001226:	f010 faaf 	bl	8011788 <siprintf>
	    	send_uart (buffer);
 800122a:	482a      	ldr	r0, [pc, #168]	; (80012d4 <write_file+0x118>)
 800122c:	f7ff feb2 	bl	8000f94 <send_uart>
	    while (!(wait_until("\r\n", buffer)));
 8001230:	bf00      	nop
 8001232:	4928      	ldr	r1, [pc, #160]	; (80012d4 <write_file+0x118>)
 8001234:	482b      	ldr	r0, [pc, #172]	; (80012e4 <write_file+0x128>)
 8001236:	f7ff fdff 	bl	8000e38 <wait_until>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d0f8      	beq.n	8001232 <write_file+0x76>
	    fresult = f_write(&fil, buffer, bufsize(buffer), &bw);
 8001240:	4824      	ldr	r0, [pc, #144]	; (80012d4 <write_file+0x118>)
 8001242:	f7ff fe5b 	bl	8000efc <bufsize>
 8001246:	4603      	mov	r3, r0
 8001248:	461a      	mov	r2, r3
 800124a:	4b27      	ldr	r3, [pc, #156]	; (80012e8 <write_file+0x12c>)
 800124c:	4921      	ldr	r1, [pc, #132]	; (80012d4 <write_file+0x118>)
 800124e:	4822      	ldr	r0, [pc, #136]	; (80012d8 <write_file+0x11c>)
 8001250:	f00e fd9b 	bl	800fd8a <f_write>
 8001254:	4603      	mov	r3, r0
 8001256:	461a      	mov	r2, r3
 8001258:	4b1c      	ldr	r3, [pc, #112]	; (80012cc <write_file+0x110>)
 800125a:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 800125c:	4b1b      	ldr	r3, [pc, #108]	; (80012cc <write_file+0x110>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d00d      	beq.n	8001280 <write_file+0xc4>
	    	clear_buffer();
 8001264:	f7ff fe62 	bl	8000f2c <clear_buffer>
	    	sprintf (buffer, "error no %d in writing file *%s*\n", fresult, name);
 8001268:	4b18      	ldr	r3, [pc, #96]	; (80012cc <write_file+0x110>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	461a      	mov	r2, r3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	491e      	ldr	r1, [pc, #120]	; (80012ec <write_file+0x130>)
 8001272:	4818      	ldr	r0, [pc, #96]	; (80012d4 <write_file+0x118>)
 8001274:	f010 fa88 	bl	8011788 <siprintf>
	    	send_uart(buffer);
 8001278:	4816      	ldr	r0, [pc, #88]	; (80012d4 <write_file+0x118>)
 800127a:	f7ff fe8b 	bl	8000f94 <send_uart>
 800127e:	e009      	b.n	8001294 <write_file+0xd8>
	    	clear_buffer();
 8001280:	f7ff fe54 	bl	8000f2c <clear_buffer>
	    	sprintf (buffer, "*%s* written successfully\n", name);
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	491a      	ldr	r1, [pc, #104]	; (80012f0 <write_file+0x134>)
 8001288:	4812      	ldr	r0, [pc, #72]	; (80012d4 <write_file+0x118>)
 800128a:	f010 fa7d 	bl	8011788 <siprintf>
	    	send_uart(buffer);
 800128e:	4811      	ldr	r0, [pc, #68]	; (80012d4 <write_file+0x118>)
 8001290:	f7ff fe80 	bl	8000f94 <send_uart>
	    fresult = f_close(&fil);
 8001294:	4810      	ldr	r0, [pc, #64]	; (80012d8 <write_file+0x11c>)
 8001296:	f00e ff8a 	bl	80101ae <f_close>
 800129a:	4603      	mov	r3, r0
 800129c:	461a      	mov	r2, r3
 800129e:	4b0b      	ldr	r3, [pc, #44]	; (80012cc <write_file+0x110>)
 80012a0:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 80012a2:	4b0a      	ldr	r3, [pc, #40]	; (80012cc <write_file+0x110>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d00a      	beq.n	80012c0 <write_file+0x104>
	    	sprintf (buffer, "error no %d in closing file *%s*\n", fresult, name);
 80012aa:	4b08      	ldr	r3, [pc, #32]	; (80012cc <write_file+0x110>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	461a      	mov	r2, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4910      	ldr	r1, [pc, #64]	; (80012f4 <write_file+0x138>)
 80012b4:	4807      	ldr	r0, [pc, #28]	; (80012d4 <write_file+0x118>)
 80012b6:	f010 fa67 	bl	8011788 <siprintf>
	    	send_uart(buffer);
 80012ba:	4806      	ldr	r0, [pc, #24]	; (80012d4 <write_file+0x118>)
 80012bc:	f7ff fe6a 	bl	8000f94 <send_uart>
}
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	200004b4 	.word	0x200004b4
 80012cc:	20001694 	.word	0x20001694
 80012d0:	08011f28 	.word	0x08011f28
 80012d4:	2000160c 	.word	0x2000160c
 80012d8:	2000169c 	.word	0x2000169c
 80012dc:	08011f40 	.word	0x08011f40
 80012e0:	08011f64 	.word	0x08011f64
 80012e4:	08011fa4 	.word	0x08011fa4
 80012e8:	2000168c 	.word	0x2000168c
 80012ec:	08011fa8 	.word	0x08011fa8
 80012f0:	08011fcc 	.word	0x08011fcc
 80012f4:	08011fe8 	.word	0x08011fe8

080012f8 <read_file>:

void read_file (char *name)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
	/**** check whether the file exists or not ****/
	fresult = f_stat (name, &fno);
 8001300:	4937      	ldr	r1, [pc, #220]	; (80013e0 <read_file+0xe8>)
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f00f f853 	bl	80103ae <f_stat>
 8001308:	4603      	mov	r3, r0
 800130a:	461a      	mov	r2, r3
 800130c:	4b35      	ldr	r3, [pc, #212]	; (80013e4 <read_file+0xec>)
 800130e:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 8001310:	4b34      	ldr	r3, [pc, #208]	; (80013e4 <read_file+0xec>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d008      	beq.n	800132a <read_file+0x32>
	{
		sprintf (buffer, "*%s* does not exists\n", name);
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	4933      	ldr	r1, [pc, #204]	; (80013e8 <read_file+0xf0>)
 800131c:	4833      	ldr	r0, [pc, #204]	; (80013ec <read_file+0xf4>)
 800131e:	f010 fa33 	bl	8011788 <siprintf>
		send_uart (buffer);
 8001322:	4832      	ldr	r0, [pc, #200]	; (80013ec <read_file+0xf4>)
 8001324:	f7ff fe36 	bl	8000f94 <send_uart>
		{
		   	sprintf (buffer, "error no %d in closing file *%s*\n", fresult, name);
		   	send_uart(buffer);
		}
	}
}
 8001328:	e055      	b.n	80013d6 <read_file+0xde>
		fresult = f_open(&fil, name, FA_READ);
 800132a:	2201      	movs	r2, #1
 800132c:	6879      	ldr	r1, [r7, #4]
 800132e:	4830      	ldr	r0, [pc, #192]	; (80013f0 <read_file+0xf8>)
 8001330:	f00e fa00 	bl	800f734 <f_open>
 8001334:	4603      	mov	r3, r0
 8001336:	461a      	mov	r2, r3
 8001338:	4b2a      	ldr	r3, [pc, #168]	; (80013e4 <read_file+0xec>)
 800133a:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 800133c:	4b29      	ldr	r3, [pc, #164]	; (80013e4 <read_file+0xec>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d00a      	beq.n	800135a <read_file+0x62>
			sprintf (buffer, "error no %d in opening file *%s*\n", fresult, name);
 8001344:	4b27      	ldr	r3, [pc, #156]	; (80013e4 <read_file+0xec>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	461a      	mov	r2, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4929      	ldr	r1, [pc, #164]	; (80013f4 <read_file+0xfc>)
 800134e:	4827      	ldr	r0, [pc, #156]	; (80013ec <read_file+0xf4>)
 8001350:	f010 fa1a 	bl	8011788 <siprintf>
		    	send_uart(buffer);
 8001354:	4825      	ldr	r0, [pc, #148]	; (80013ec <read_file+0xf4>)
 8001356:	f7ff fe1d 	bl	8000f94 <send_uart>
		sprintf (buffer, "reading data from the file *%s*\n", name);
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	4926      	ldr	r1, [pc, #152]	; (80013f8 <read_file+0x100>)
 800135e:	4823      	ldr	r0, [pc, #140]	; (80013ec <read_file+0xf4>)
 8001360:	f010 fa12 	bl	8011788 <siprintf>
		send_uart (buffer);
 8001364:	4821      	ldr	r0, [pc, #132]	; (80013ec <read_file+0xf4>)
 8001366:	f7ff fe15 	bl	8000f94 <send_uart>
		fresult = f_read (&fil, buffer, f_size(&fil), &br);
 800136a:	4b21      	ldr	r3, [pc, #132]	; (80013f0 <read_file+0xf8>)
 800136c:	68da      	ldr	r2, [r3, #12]
 800136e:	4b23      	ldr	r3, [pc, #140]	; (80013fc <read_file+0x104>)
 8001370:	491e      	ldr	r1, [pc, #120]	; (80013ec <read_file+0xf4>)
 8001372:	481f      	ldr	r0, [pc, #124]	; (80013f0 <read_file+0xf8>)
 8001374:	f00e fbaa 	bl	800facc <f_read>
 8001378:	4603      	mov	r3, r0
 800137a:	461a      	mov	r2, r3
 800137c:	4b19      	ldr	r3, [pc, #100]	; (80013e4 <read_file+0xec>)
 800137e:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 8001380:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <read_file+0xec>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d00d      	beq.n	80013a4 <read_file+0xac>
		  	clear_buffer();
 8001388:	f7ff fdd0 	bl	8000f2c <clear_buffer>
		 	sprintf (buffer, "error no %d in reading file *%s*\n", fresult, name);
 800138c:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <read_file+0xec>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	461a      	mov	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	491a      	ldr	r1, [pc, #104]	; (8001400 <read_file+0x108>)
 8001396:	4815      	ldr	r0, [pc, #84]	; (80013ec <read_file+0xf4>)
 8001398:	f010 f9f6 	bl	8011788 <siprintf>
		  	send_uart(buffer);
 800139c:	4813      	ldr	r0, [pc, #76]	; (80013ec <read_file+0xf4>)
 800139e:	f7ff fdf9 	bl	8000f94 <send_uart>
 80013a2:	e002      	b.n	80013aa <read_file+0xb2>
		else send_uart(buffer);
 80013a4:	4811      	ldr	r0, [pc, #68]	; (80013ec <read_file+0xf4>)
 80013a6:	f7ff fdf5 	bl	8000f94 <send_uart>
		fresult = f_close(&fil);
 80013aa:	4811      	ldr	r0, [pc, #68]	; (80013f0 <read_file+0xf8>)
 80013ac:	f00e feff 	bl	80101ae <f_close>
 80013b0:	4603      	mov	r3, r0
 80013b2:	461a      	mov	r2, r3
 80013b4:	4b0b      	ldr	r3, [pc, #44]	; (80013e4 <read_file+0xec>)
 80013b6:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 80013b8:	4b0a      	ldr	r3, [pc, #40]	; (80013e4 <read_file+0xec>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d00a      	beq.n	80013d6 <read_file+0xde>
		   	sprintf (buffer, "error no %d in closing file *%s*\n", fresult, name);
 80013c0:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <read_file+0xec>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	461a      	mov	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	490e      	ldr	r1, [pc, #56]	; (8001404 <read_file+0x10c>)
 80013ca:	4808      	ldr	r0, [pc, #32]	; (80013ec <read_file+0xf4>)
 80013cc:	f010 f9dc 	bl	8011788 <siprintf>
		   	send_uart(buffer);
 80013d0:	4806      	ldr	r0, [pc, #24]	; (80013ec <read_file+0xf4>)
 80013d2:	f7ff fddf 	bl	8000f94 <send_uart>
}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200004b4 	.word	0x200004b4
 80013e4:	20001694 	.word	0x20001694
 80013e8:	08011f28 	.word	0x08011f28
 80013ec:	2000160c 	.word	0x2000160c
 80013f0:	2000169c 	.word	0x2000169c
 80013f4:	08011f40 	.word	0x08011f40
 80013f8:	0801200c 	.word	0x0801200c
 80013fc:	20001604 	.word	0x20001604
 8001400:	08012030 	.word	0x08012030
 8001404:	08011fe8 	.word	0x08011fe8

08001408 <create_file>:

void create_file (char *name)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	fresult = f_stat (name, &fno);
 8001410:	4927      	ldr	r1, [pc, #156]	; (80014b0 <create_file+0xa8>)
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f00e ffcb 	bl	80103ae <f_stat>
 8001418:	4603      	mov	r3, r0
 800141a:	461a      	mov	r2, r3
 800141c:	4b25      	ldr	r3, [pc, #148]	; (80014b4 <create_file+0xac>)
 800141e:	701a      	strb	r2, [r3, #0]
	if (fresult == FR_OK)
 8001420:	4b24      	ldr	r3, [pc, #144]	; (80014b4 <create_file+0xac>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d108      	bne.n	800143a <create_file+0x32>
	{
		sprintf (buffer, "*%s* already exists!!!!\n",name);
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	4923      	ldr	r1, [pc, #140]	; (80014b8 <create_file+0xb0>)
 800142c:	4823      	ldr	r0, [pc, #140]	; (80014bc <create_file+0xb4>)
 800142e:	f010 f9ab 	bl	8011788 <siprintf>
		send_uart(buffer);
 8001432:	4822      	ldr	r0, [pc, #136]	; (80014bc <create_file+0xb4>)
 8001434:	f7ff fdae 	bl	8000f94 <send_uart>
    {
    	sprintf (buffer, "error no %d in closing file *%s*\n", fresult, name);
    	send_uart(buffer);
    }
	}
}
 8001438:	e036      	b.n	80014a8 <create_file+0xa0>
    fresult = f_open(&fil, name, FA_CREATE_ALWAYS|FA_READ|FA_WRITE);
 800143a:	220b      	movs	r2, #11
 800143c:	6879      	ldr	r1, [r7, #4]
 800143e:	4820      	ldr	r0, [pc, #128]	; (80014c0 <create_file+0xb8>)
 8001440:	f00e f978 	bl	800f734 <f_open>
 8001444:	4603      	mov	r3, r0
 8001446:	461a      	mov	r2, r3
 8001448:	4b1a      	ldr	r3, [pc, #104]	; (80014b4 <create_file+0xac>)
 800144a:	701a      	strb	r2, [r3, #0]
    if (fresult != FR_OK)
 800144c:	4b19      	ldr	r3, [pc, #100]	; (80014b4 <create_file+0xac>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d00b      	beq.n	800146c <create_file+0x64>
    	sprintf (buffer, "error no %d in creating file *%s*\n", fresult, name);
 8001454:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <create_file+0xac>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	461a      	mov	r2, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4919      	ldr	r1, [pc, #100]	; (80014c4 <create_file+0xbc>)
 800145e:	4817      	ldr	r0, [pc, #92]	; (80014bc <create_file+0xb4>)
 8001460:	f010 f992 	bl	8011788 <siprintf>
    	send_uart(buffer);
 8001464:	4815      	ldr	r0, [pc, #84]	; (80014bc <create_file+0xb4>)
 8001466:	f7ff fd95 	bl	8000f94 <send_uart>
 800146a:	e007      	b.n	800147c <create_file+0x74>
    	sprintf (buffer, "*%s* created successfully\n",name);
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	4916      	ldr	r1, [pc, #88]	; (80014c8 <create_file+0xc0>)
 8001470:	4812      	ldr	r0, [pc, #72]	; (80014bc <create_file+0xb4>)
 8001472:	f010 f989 	bl	8011788 <siprintf>
    	send_uart(buffer);
 8001476:	4811      	ldr	r0, [pc, #68]	; (80014bc <create_file+0xb4>)
 8001478:	f7ff fd8c 	bl	8000f94 <send_uart>
    fresult = f_close(&fil);
 800147c:	4810      	ldr	r0, [pc, #64]	; (80014c0 <create_file+0xb8>)
 800147e:	f00e fe96 	bl	80101ae <f_close>
 8001482:	4603      	mov	r3, r0
 8001484:	461a      	mov	r2, r3
 8001486:	4b0b      	ldr	r3, [pc, #44]	; (80014b4 <create_file+0xac>)
 8001488:	701a      	strb	r2, [r3, #0]
    if (fresult != FR_OK)
 800148a:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <create_file+0xac>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d00a      	beq.n	80014a8 <create_file+0xa0>
    	sprintf (buffer, "error no %d in closing file *%s*\n", fresult, name);
 8001492:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <create_file+0xac>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	461a      	mov	r2, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	490c      	ldr	r1, [pc, #48]	; (80014cc <create_file+0xc4>)
 800149c:	4807      	ldr	r0, [pc, #28]	; (80014bc <create_file+0xb4>)
 800149e:	f010 f973 	bl	8011788 <siprintf>
    	send_uart(buffer);
 80014a2:	4806      	ldr	r0, [pc, #24]	; (80014bc <create_file+0xb4>)
 80014a4:	f7ff fd76 	bl	8000f94 <send_uart>
}
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	200004b4 	.word	0x200004b4
 80014b4:	20001694 	.word	0x20001694
 80014b8:	08012054 	.word	0x08012054
 80014bc:	2000160c 	.word	0x2000160c
 80014c0:	2000169c 	.word	0x2000169c
 80014c4:	08012070 	.word	0x08012070
 80014c8:	08012094 	.word	0x08012094
 80014cc:	08011fe8 	.word	0x08011fe8

080014d0 <remove_file>:

void remove_file (char *name)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	/**** check whether the file exists or not ****/
	fresult = f_stat (name, &fno);
 80014d8:	491a      	ldr	r1, [pc, #104]	; (8001544 <remove_file+0x74>)
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f00e ff67 	bl	80103ae <f_stat>
 80014e0:	4603      	mov	r3, r0
 80014e2:	461a      	mov	r2, r3
 80014e4:	4b18      	ldr	r3, [pc, #96]	; (8001548 <remove_file+0x78>)
 80014e6:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80014e8:	4b17      	ldr	r3, [pc, #92]	; (8001548 <remove_file+0x78>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d008      	beq.n	8001502 <remove_file+0x32>
	{
		sprintf (buffer, "*%s* does not exists\n", name);
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	4916      	ldr	r1, [pc, #88]	; (800154c <remove_file+0x7c>)
 80014f4:	4816      	ldr	r0, [pc, #88]	; (8001550 <remove_file+0x80>)
 80014f6:	f010 f947 	bl	8011788 <siprintf>
		send_uart (buffer);
 80014fa:	4815      	ldr	r0, [pc, #84]	; (8001550 <remove_file+0x80>)
 80014fc:	f7ff fd4a 	bl	8000f94 <send_uart>
		sprintf (buffer, "error in removing *%s*\n", name);
		send_uart (buffer);
	}
	}

}
 8001500:	e01b      	b.n	800153a <remove_file+0x6a>
	fresult = f_unlink (name);
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f00f f841 	bl	801058a <f_unlink>
 8001508:	4603      	mov	r3, r0
 800150a:	461a      	mov	r2, r3
 800150c:	4b0e      	ldr	r3, [pc, #56]	; (8001548 <remove_file+0x78>)
 800150e:	701a      	strb	r2, [r3, #0]
	if (fresult == FR_OK)
 8001510:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <remove_file+0x78>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d108      	bne.n	800152a <remove_file+0x5a>
		sprintf (buffer, "*%s* has been removed successfully\n", name);
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	490e      	ldr	r1, [pc, #56]	; (8001554 <remove_file+0x84>)
 800151c:	480c      	ldr	r0, [pc, #48]	; (8001550 <remove_file+0x80>)
 800151e:	f010 f933 	bl	8011788 <siprintf>
		send_uart (buffer);
 8001522:	480b      	ldr	r0, [pc, #44]	; (8001550 <remove_file+0x80>)
 8001524:	f7ff fd36 	bl	8000f94 <send_uart>
}
 8001528:	e007      	b.n	800153a <remove_file+0x6a>
		sprintf (buffer, "error in removing *%s*\n", name);
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	490a      	ldr	r1, [pc, #40]	; (8001558 <remove_file+0x88>)
 800152e:	4808      	ldr	r0, [pc, #32]	; (8001550 <remove_file+0x80>)
 8001530:	f010 f92a 	bl	8011788 <siprintf>
		send_uart (buffer);
 8001534:	4806      	ldr	r0, [pc, #24]	; (8001550 <remove_file+0x80>)
 8001536:	f7ff fd2d 	bl	8000f94 <send_uart>
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	200004b4 	.word	0x200004b4
 8001548:	20001694 	.word	0x20001694
 800154c:	08011f28 	.word	0x08011f28
 8001550:	2000160c 	.word	0x2000160c
 8001554:	080120b0 	.word	0x080120b0
 8001558:	080120d4 	.word	0x080120d4

0800155c <create_dir>:

void create_dir (char *name)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
    fresult = f_mkdir(name);
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f00f f8bb 	bl	80106e0 <f_mkdir>
 800156a:	4603      	mov	r3, r0
 800156c:	461a      	mov	r2, r3
 800156e:	4b0e      	ldr	r3, [pc, #56]	; (80015a8 <create_dir+0x4c>)
 8001570:	701a      	strb	r2, [r3, #0]
    if (fresult == FR_OK)
 8001572:	4b0d      	ldr	r3, [pc, #52]	; (80015a8 <create_dir+0x4c>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d108      	bne.n	800158c <create_dir+0x30>
    {
    	sprintf (buffer, "*%s* has been created successfully\n", name);
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	490b      	ldr	r1, [pc, #44]	; (80015ac <create_dir+0x50>)
 800157e:	480c      	ldr	r0, [pc, #48]	; (80015b0 <create_dir+0x54>)
 8001580:	f010 f902 	bl	8011788 <siprintf>
    	send_uart (buffer);
 8001584:	480a      	ldr	r0, [pc, #40]	; (80015b0 <create_dir+0x54>)
 8001586:	f7ff fd05 	bl	8000f94 <send_uart>
    else
    {
    	sprintf (buffer, "error no %d in creating directory\n", fresult);
    	send_uart(buffer);
    }
}
 800158a:	e009      	b.n	80015a0 <create_dir+0x44>
    	sprintf (buffer, "error no %d in creating directory\n", fresult);
 800158c:	4b06      	ldr	r3, [pc, #24]	; (80015a8 <create_dir+0x4c>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	461a      	mov	r2, r3
 8001592:	4908      	ldr	r1, [pc, #32]	; (80015b4 <create_dir+0x58>)
 8001594:	4806      	ldr	r0, [pc, #24]	; (80015b0 <create_dir+0x54>)
 8001596:	f010 f8f7 	bl	8011788 <siprintf>
    	send_uart(buffer);
 800159a:	4805      	ldr	r0, [pc, #20]	; (80015b0 <create_dir+0x54>)
 800159c:	f7ff fcfa 	bl	8000f94 <send_uart>
}
 80015a0:	bf00      	nop
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	20001694 	.word	0x20001694
 80015ac:	080120ec 	.word	0x080120ec
 80015b0:	2000160c 	.word	0x2000160c
 80015b4:	08012110 	.word	0x08012110

080015b8 <check_sd>:

void check_sd (void)
{
 80015b8:	b598      	push	{r3, r4, r7, lr}
 80015ba:	af00      	add	r7, sp, #0
    /* Check free space */
    f_getfree("", &fre_clust, &pfs);
 80015bc:	4a26      	ldr	r2, [pc, #152]	; (8001658 <check_sd+0xa0>)
 80015be:	4927      	ldr	r1, [pc, #156]	; (800165c <check_sd+0xa4>)
 80015c0:	4827      	ldr	r0, [pc, #156]	; (8001660 <check_sd+0xa8>)
 80015c2:	f00e ff2d 	bl	8010420 <f_getfree>

    total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 80015c6:	4b24      	ldr	r3, [pc, #144]	; (8001658 <check_sd+0xa0>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	69db      	ldr	r3, [r3, #28]
 80015cc:	3b02      	subs	r3, #2
 80015ce:	4a22      	ldr	r2, [pc, #136]	; (8001658 <check_sd+0xa0>)
 80015d0:	6812      	ldr	r2, [r2, #0]
 80015d2:	8952      	ldrh	r2, [r2, #10]
 80015d4:	fb02 f303 	mul.w	r3, r2, r3
 80015d8:	4618      	mov	r0, r3
 80015da:	f7fe ffc3 	bl	8000564 <__aeabi_ui2d>
 80015de:	f04f 0200 	mov.w	r2, #0
 80015e2:	4b20      	ldr	r3, [pc, #128]	; (8001664 <check_sd+0xac>)
 80015e4:	f7ff f838 	bl	8000658 <__aeabi_dmul>
 80015e8:	4603      	mov	r3, r0
 80015ea:	460c      	mov	r4, r1
 80015ec:	4618      	mov	r0, r3
 80015ee:	4621      	mov	r1, r4
 80015f0:	f7ff fa44 	bl	8000a7c <__aeabi_d2uiz>
 80015f4:	4602      	mov	r2, r0
 80015f6:	4b1c      	ldr	r3, [pc, #112]	; (8001668 <check_sd+0xb0>)
 80015f8:	601a      	str	r2, [r3, #0]
    sprintf (buffer, "SD CARD Total Size: \t%lu\n",total);
 80015fa:	4b1b      	ldr	r3, [pc, #108]	; (8001668 <check_sd+0xb0>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	461a      	mov	r2, r3
 8001600:	491a      	ldr	r1, [pc, #104]	; (800166c <check_sd+0xb4>)
 8001602:	481b      	ldr	r0, [pc, #108]	; (8001670 <check_sd+0xb8>)
 8001604:	f010 f8c0 	bl	8011788 <siprintf>
    send_uart(buffer);
 8001608:	4819      	ldr	r0, [pc, #100]	; (8001670 <check_sd+0xb8>)
 800160a:	f7ff fcc3 	bl	8000f94 <send_uart>
    free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 800160e:	4b12      	ldr	r3, [pc, #72]	; (8001658 <check_sd+0xa0>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	895b      	ldrh	r3, [r3, #10]
 8001614:	461a      	mov	r2, r3
 8001616:	4b11      	ldr	r3, [pc, #68]	; (800165c <check_sd+0xa4>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	fb03 f302 	mul.w	r3, r3, r2
 800161e:	4618      	mov	r0, r3
 8001620:	f7fe ffa0 	bl	8000564 <__aeabi_ui2d>
 8001624:	f04f 0200 	mov.w	r2, #0
 8001628:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <check_sd+0xac>)
 800162a:	f7ff f815 	bl	8000658 <__aeabi_dmul>
 800162e:	4603      	mov	r3, r0
 8001630:	460c      	mov	r4, r1
 8001632:	4618      	mov	r0, r3
 8001634:	4621      	mov	r1, r4
 8001636:	f7ff fa21 	bl	8000a7c <__aeabi_d2uiz>
 800163a:	4602      	mov	r2, r0
 800163c:	4b0d      	ldr	r3, [pc, #52]	; (8001674 <check_sd+0xbc>)
 800163e:	601a      	str	r2, [r3, #0]
    sprintf (buffer, "SD CARD Free Space: \t%lu\n",free_space);
 8001640:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <check_sd+0xbc>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	461a      	mov	r2, r3
 8001646:	490c      	ldr	r1, [pc, #48]	; (8001678 <check_sd+0xc0>)
 8001648:	4809      	ldr	r0, [pc, #36]	; (8001670 <check_sd+0xb8>)
 800164a:	f010 f89d 	bl	8011788 <siprintf>
    send_uart(buffer);
 800164e:	4808      	ldr	r0, [pc, #32]	; (8001670 <check_sd+0xb8>)
 8001650:	f7ff fca0 	bl	8000f94 <send_uart>
}
 8001654:	bf00      	nop
 8001656:	bd98      	pop	{r3, r4, r7, pc}
 8001658:	20001690 	.word	0x20001690
 800165c:	20000490 	.word	0x20000490
 8001660:	08012134 	.word	0x08012134
 8001664:	3fe00000 	.word	0x3fe00000
 8001668:	20001698 	.word	0x20001698
 800166c:	08012138 	.word	0x08012138
 8001670:	2000160c 	.word	0x2000160c
 8001674:	20001608 	.word	0x20001608
 8001678:	08012154 	.word	0x08012154

0800167c <check_file>:

void check_file (char *name)
{
 800167c:	b590      	push	{r4, r7, lr}
 800167e:	b087      	sub	sp, #28
 8001680:	af04      	add	r7, sp, #16
 8001682:	6078      	str	r0, [r7, #4]
	  fresult = f_stat(name, &fno);
 8001684:	4948      	ldr	r1, [pc, #288]	; (80017a8 <check_file+0x12c>)
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f00e fe91 	bl	80103ae <f_stat>
 800168c:	4603      	mov	r3, r0
 800168e:	461a      	mov	r2, r3
 8001690:	4b46      	ldr	r3, [pc, #280]	; (80017ac <check_file+0x130>)
 8001692:	701a      	strb	r2, [r3, #0]
	  switch (fresult)
 8001694:	4b45      	ldr	r3, [pc, #276]	; (80017ac <check_file+0x130>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d002      	beq.n	80016a2 <check_file+0x26>
 800169c:	2b04      	cmp	r3, #4
 800169e:	d06b      	beq.n	8001778 <check_file+0xfc>
 80016a0:	e073      	b.n	800178a <check_file+0x10e>
	  {
	    case FR_OK:

	        sprintf(buffer,"Below are the details of the *%s* \nSize: %lu\n",name, fno.fsize);
 80016a2:	4b41      	ldr	r3, [pc, #260]	; (80017a8 <check_file+0x12c>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	4941      	ldr	r1, [pc, #260]	; (80017b0 <check_file+0x134>)
 80016aa:	4842      	ldr	r0, [pc, #264]	; (80017b4 <check_file+0x138>)
 80016ac:	f010 f86c 	bl	8011788 <siprintf>
	        send_uart (buffer);
 80016b0:	4840      	ldr	r0, [pc, #256]	; (80017b4 <check_file+0x138>)
 80016b2:	f7ff fc6f 	bl	8000f94 <send_uart>
	        sprintf(buffer,"Timestamp: %u/%02u/%02u, %02u:%02u\n",
	               (fno.fdate >> 9) + 1980, fno.fdate >> 5 & 15, fno.fdate & 31,
 80016b6:	4b3c      	ldr	r3, [pc, #240]	; (80017a8 <check_file+0x12c>)
 80016b8:	889b      	ldrh	r3, [r3, #4]
 80016ba:	0a5b      	lsrs	r3, r3, #9
 80016bc:	b29b      	uxth	r3, r3
	        sprintf(buffer,"Timestamp: %u/%02u/%02u, %02u:%02u\n",
 80016be:	f203 71bc 	addw	r1, r3, #1980	; 0x7bc
	               (fno.fdate >> 9) + 1980, fno.fdate >> 5 & 15, fno.fdate & 31,
 80016c2:	4b39      	ldr	r3, [pc, #228]	; (80017a8 <check_file+0x12c>)
 80016c4:	889b      	ldrh	r3, [r3, #4]
	        sprintf(buffer,"Timestamp: %u/%02u/%02u, %02u:%02u\n",
 80016c6:	095b      	lsrs	r3, r3, #5
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	f003 000f 	and.w	r0, r3, #15
	               (fno.fdate >> 9) + 1980, fno.fdate >> 5 & 15, fno.fdate & 31,
 80016ce:	4b36      	ldr	r3, [pc, #216]	; (80017a8 <check_file+0x12c>)
 80016d0:	889b      	ldrh	r3, [r3, #4]
	        sprintf(buffer,"Timestamp: %u/%02u/%02u, %02u:%02u\n",
 80016d2:	f003 031f 	and.w	r3, r3, #31
	               fno.ftime >> 11, fno.ftime >> 5 & 63);
 80016d6:	4a34      	ldr	r2, [pc, #208]	; (80017a8 <check_file+0x12c>)
 80016d8:	88d2      	ldrh	r2, [r2, #6]
	        sprintf(buffer,"Timestamp: %u/%02u/%02u, %02u:%02u\n",
 80016da:	0ad2      	lsrs	r2, r2, #11
 80016dc:	b292      	uxth	r2, r2
 80016de:	4614      	mov	r4, r2
	               fno.ftime >> 11, fno.ftime >> 5 & 63);
 80016e0:	4a31      	ldr	r2, [pc, #196]	; (80017a8 <check_file+0x12c>)
 80016e2:	88d2      	ldrh	r2, [r2, #6]
	        sprintf(buffer,"Timestamp: %u/%02u/%02u, %02u:%02u\n",
 80016e4:	0952      	lsrs	r2, r2, #5
 80016e6:	b292      	uxth	r2, r2
 80016e8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80016ec:	9202      	str	r2, [sp, #8]
 80016ee:	9401      	str	r4, [sp, #4]
 80016f0:	9300      	str	r3, [sp, #0]
 80016f2:	4603      	mov	r3, r0
 80016f4:	460a      	mov	r2, r1
 80016f6:	4930      	ldr	r1, [pc, #192]	; (80017b8 <check_file+0x13c>)
 80016f8:	482e      	ldr	r0, [pc, #184]	; (80017b4 <check_file+0x138>)
 80016fa:	f010 f845 	bl	8011788 <siprintf>
	        send_uart (buffer);
 80016fe:	482d      	ldr	r0, [pc, #180]	; (80017b4 <check_file+0x138>)
 8001700:	f7ff fc48 	bl	8000f94 <send_uart>
	        sprintf(buffer,"Attributes: %c%c%c%c%c\n",
	               (fno.fattrib & AM_DIR) ? 'D' : '-',
 8001704:	4b28      	ldr	r3, [pc, #160]	; (80017a8 <check_file+0x12c>)
 8001706:	7a1b      	ldrb	r3, [r3, #8]
 8001708:	f003 0310 	and.w	r3, r3, #16
	        sprintf(buffer,"Attributes: %c%c%c%c%c\n",
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <check_file+0x98>
 8001710:	2044      	movs	r0, #68	; 0x44
 8001712:	e000      	b.n	8001716 <check_file+0x9a>
 8001714:	202d      	movs	r0, #45	; 0x2d
	               (fno.fattrib & AM_RDO) ? 'R' : '-',
 8001716:	4b24      	ldr	r3, [pc, #144]	; (80017a8 <check_file+0x12c>)
 8001718:	7a1b      	ldrb	r3, [r3, #8]
 800171a:	f003 0301 	and.w	r3, r3, #1
	        sprintf(buffer,"Attributes: %c%c%c%c%c\n",
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <check_file+0xaa>
 8001722:	2452      	movs	r4, #82	; 0x52
 8001724:	e000      	b.n	8001728 <check_file+0xac>
 8001726:	242d      	movs	r4, #45	; 0x2d
	               (fno.fattrib & AM_HID) ? 'H' : '-',
 8001728:	4b1f      	ldr	r3, [pc, #124]	; (80017a8 <check_file+0x12c>)
 800172a:	7a1b      	ldrb	r3, [r3, #8]
 800172c:	f003 0302 	and.w	r3, r3, #2
	        sprintf(buffer,"Attributes: %c%c%c%c%c\n",
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <check_file+0xbc>
 8001734:	2348      	movs	r3, #72	; 0x48
 8001736:	e000      	b.n	800173a <check_file+0xbe>
 8001738:	232d      	movs	r3, #45	; 0x2d
	               (fno.fattrib & AM_SYS) ? 'S' : '-',
 800173a:	4a1b      	ldr	r2, [pc, #108]	; (80017a8 <check_file+0x12c>)
 800173c:	7a12      	ldrb	r2, [r2, #8]
 800173e:	f002 0204 	and.w	r2, r2, #4
	        sprintf(buffer,"Attributes: %c%c%c%c%c\n",
 8001742:	2a00      	cmp	r2, #0
 8001744:	d001      	beq.n	800174a <check_file+0xce>
 8001746:	2253      	movs	r2, #83	; 0x53
 8001748:	e000      	b.n	800174c <check_file+0xd0>
 800174a:	222d      	movs	r2, #45	; 0x2d
	               (fno.fattrib & AM_ARC) ? 'A' : '-');
 800174c:	4916      	ldr	r1, [pc, #88]	; (80017a8 <check_file+0x12c>)
 800174e:	7a09      	ldrb	r1, [r1, #8]
 8001750:	f001 0120 	and.w	r1, r1, #32
	        sprintf(buffer,"Attributes: %c%c%c%c%c\n",
 8001754:	2900      	cmp	r1, #0
 8001756:	d001      	beq.n	800175c <check_file+0xe0>
 8001758:	2141      	movs	r1, #65	; 0x41
 800175a:	e000      	b.n	800175e <check_file+0xe2>
 800175c:	212d      	movs	r1, #45	; 0x2d
 800175e:	9102      	str	r1, [sp, #8]
 8001760:	9201      	str	r2, [sp, #4]
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	4623      	mov	r3, r4
 8001766:	4602      	mov	r2, r0
 8001768:	4914      	ldr	r1, [pc, #80]	; (80017bc <check_file+0x140>)
 800176a:	4812      	ldr	r0, [pc, #72]	; (80017b4 <check_file+0x138>)
 800176c:	f010 f80c 	bl	8011788 <siprintf>
	        send_uart (buffer);
 8001770:	4810      	ldr	r0, [pc, #64]	; (80017b4 <check_file+0x138>)
 8001772:	f7ff fc0f 	bl	8000f94 <send_uart>
	        break;
 8001776:	e012      	b.n	800179e <check_file+0x122>

	    case FR_NO_FILE:
	        sprintf(buffer,"*%s* does not exist.\n", name);
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	4911      	ldr	r1, [pc, #68]	; (80017c0 <check_file+0x144>)
 800177c:	480d      	ldr	r0, [pc, #52]	; (80017b4 <check_file+0x138>)
 800177e:	f010 f803 	bl	8011788 <siprintf>
	        send_uart (buffer);
 8001782:	480c      	ldr	r0, [pc, #48]	; (80017b4 <check_file+0x138>)
 8001784:	f7ff fc06 	bl	8000f94 <send_uart>
	        break;
 8001788:	e009      	b.n	800179e <check_file+0x122>

	    default:
	        sprintf(buffer,"An error occurred. (%d)\n", fresult);
 800178a:	4b08      	ldr	r3, [pc, #32]	; (80017ac <check_file+0x130>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	461a      	mov	r2, r3
 8001790:	490c      	ldr	r1, [pc, #48]	; (80017c4 <check_file+0x148>)
 8001792:	4808      	ldr	r0, [pc, #32]	; (80017b4 <check_file+0x138>)
 8001794:	f00f fff8 	bl	8011788 <siprintf>
	        send_uart (buffer);
 8001798:	4806      	ldr	r0, [pc, #24]	; (80017b4 <check_file+0x138>)
 800179a:	f7ff fbfb 	bl	8000f94 <send_uart>
	    }
}
 800179e:	bf00      	nop
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd90      	pop	{r4, r7, pc}
 80017a6:	bf00      	nop
 80017a8:	200004b4 	.word	0x200004b4
 80017ac:	20001694 	.word	0x20001694
 80017b0:	08012170 	.word	0x08012170
 80017b4:	2000160c 	.word	0x2000160c
 80017b8:	080121a0 	.word	0x080121a0
 80017bc:	080121c4 	.word	0x080121c4
 80017c0:	080121dc 	.word	0x080121dc
 80017c4:	080121f4 	.word	0x080121f4

080017c8 <update_file>:

void update_file (char *name)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
	/**** check whether the file exists or not ****/
	fresult = f_stat (name, &fno);
 80017d0:	4940      	ldr	r1, [pc, #256]	; (80018d4 <update_file+0x10c>)
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f00e fdeb 	bl	80103ae <f_stat>
 80017d8:	4603      	mov	r3, r0
 80017da:	461a      	mov	r2, r3
 80017dc:	4b3e      	ldr	r3, [pc, #248]	; (80018d8 <update_file+0x110>)
 80017de:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80017e0:	4b3d      	ldr	r3, [pc, #244]	; (80018d8 <update_file+0x110>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d008      	beq.n	80017fa <update_file+0x32>
	{
		sprintf (buffer, "*%s* does not exists\n", name);
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	493c      	ldr	r1, [pc, #240]	; (80018dc <update_file+0x114>)
 80017ec:	483c      	ldr	r0, [pc, #240]	; (80018e0 <update_file+0x118>)
 80017ee:	f00f ffcb 	bl	8011788 <siprintf>
		send_uart (buffer);
 80017f2:	483b      	ldr	r0, [pc, #236]	; (80018e0 <update_file+0x118>)
 80017f4:	f7ff fbce 	bl	8000f94 <send_uart>
			    {
			    	sprintf (buffer, "error no %d in closing file *%s*\n", fresult, name);
			    	send_uart(buffer);
			    }
		}
}
 80017f8:	e068      	b.n	80018cc <update_file+0x104>
			    fresult = f_open(&fil, name, FA_OPEN_APPEND | FA_WRITE);
 80017fa:	2232      	movs	r2, #50	; 0x32
 80017fc:	6879      	ldr	r1, [r7, #4]
 80017fe:	4839      	ldr	r0, [pc, #228]	; (80018e4 <update_file+0x11c>)
 8001800:	f00d ff98 	bl	800f734 <f_open>
 8001804:	4603      	mov	r3, r0
 8001806:	461a      	mov	r2, r3
 8001808:	4b33      	ldr	r3, [pc, #204]	; (80018d8 <update_file+0x110>)
 800180a:	701a      	strb	r2, [r3, #0]
			    if (fresult != FR_OK)
 800180c:	4b32      	ldr	r3, [pc, #200]	; (80018d8 <update_file+0x110>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d00b      	beq.n	800182c <update_file+0x64>
			    	sprintf (buffer, "error no %d in opening file *%s*\n", fresult, name);
 8001814:	4b30      	ldr	r3, [pc, #192]	; (80018d8 <update_file+0x110>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	461a      	mov	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4932      	ldr	r1, [pc, #200]	; (80018e8 <update_file+0x120>)
 800181e:	4830      	ldr	r0, [pc, #192]	; (80018e0 <update_file+0x118>)
 8001820:	f00f ffb2 	bl	8011788 <siprintf>
			    	send_uart(buffer);
 8001824:	482e      	ldr	r0, [pc, #184]	; (80018e0 <update_file+0x118>)
 8001826:	f7ff fbb5 	bl	8000f94 <send_uart>
 800182a:	e007      	b.n	800183c <update_file+0x74>
			    	sprintf (buffer, "file *%s* is opened. Now enter the string you want to update\n", name);
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	492f      	ldr	r1, [pc, #188]	; (80018ec <update_file+0x124>)
 8001830:	482b      	ldr	r0, [pc, #172]	; (80018e0 <update_file+0x118>)
 8001832:	f00f ffa9 	bl	8011788 <siprintf>
			    	send_uart (buffer);
 8001836:	482a      	ldr	r0, [pc, #168]	; (80018e0 <update_file+0x118>)
 8001838:	f7ff fbac 	bl	8000f94 <send_uart>
			    while (!(wait_until("\r\n", buffer)));
 800183c:	bf00      	nop
 800183e:	4928      	ldr	r1, [pc, #160]	; (80018e0 <update_file+0x118>)
 8001840:	482b      	ldr	r0, [pc, #172]	; (80018f0 <update_file+0x128>)
 8001842:	f7ff faf9 	bl	8000e38 <wait_until>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d0f8      	beq.n	800183e <update_file+0x76>
			    fresult = f_write(&fil, buffer, bufsize(buffer), &bw);
 800184c:	4824      	ldr	r0, [pc, #144]	; (80018e0 <update_file+0x118>)
 800184e:	f7ff fb55 	bl	8000efc <bufsize>
 8001852:	4603      	mov	r3, r0
 8001854:	461a      	mov	r2, r3
 8001856:	4b27      	ldr	r3, [pc, #156]	; (80018f4 <update_file+0x12c>)
 8001858:	4921      	ldr	r1, [pc, #132]	; (80018e0 <update_file+0x118>)
 800185a:	4822      	ldr	r0, [pc, #136]	; (80018e4 <update_file+0x11c>)
 800185c:	f00e fa95 	bl	800fd8a <f_write>
 8001860:	4603      	mov	r3, r0
 8001862:	461a      	mov	r2, r3
 8001864:	4b1c      	ldr	r3, [pc, #112]	; (80018d8 <update_file+0x110>)
 8001866:	701a      	strb	r2, [r3, #0]
			    if (fresult != FR_OK)
 8001868:	4b1b      	ldr	r3, [pc, #108]	; (80018d8 <update_file+0x110>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d00d      	beq.n	800188c <update_file+0xc4>
			    	clear_buffer();
 8001870:	f7ff fb5c 	bl	8000f2c <clear_buffer>
			    	sprintf (buffer, "error no %d in writing file *%s*\n", fresult, name);
 8001874:	4b18      	ldr	r3, [pc, #96]	; (80018d8 <update_file+0x110>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	461a      	mov	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	491e      	ldr	r1, [pc, #120]	; (80018f8 <update_file+0x130>)
 800187e:	4818      	ldr	r0, [pc, #96]	; (80018e0 <update_file+0x118>)
 8001880:	f00f ff82 	bl	8011788 <siprintf>
			    	send_uart(buffer);
 8001884:	4816      	ldr	r0, [pc, #88]	; (80018e0 <update_file+0x118>)
 8001886:	f7ff fb85 	bl	8000f94 <send_uart>
 800188a:	e009      	b.n	80018a0 <update_file+0xd8>
			    	clear_buffer();
 800188c:	f7ff fb4e 	bl	8000f2c <clear_buffer>
			    	sprintf (buffer, "*%s* written successfully\n", name);
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	491a      	ldr	r1, [pc, #104]	; (80018fc <update_file+0x134>)
 8001894:	4812      	ldr	r0, [pc, #72]	; (80018e0 <update_file+0x118>)
 8001896:	f00f ff77 	bl	8011788 <siprintf>
			    	send_uart(buffer);
 800189a:	4811      	ldr	r0, [pc, #68]	; (80018e0 <update_file+0x118>)
 800189c:	f7ff fb7a 	bl	8000f94 <send_uart>
			    fresult = f_close(&fil);
 80018a0:	4810      	ldr	r0, [pc, #64]	; (80018e4 <update_file+0x11c>)
 80018a2:	f00e fc84 	bl	80101ae <f_close>
 80018a6:	4603      	mov	r3, r0
 80018a8:	461a      	mov	r2, r3
 80018aa:	4b0b      	ldr	r3, [pc, #44]	; (80018d8 <update_file+0x110>)
 80018ac:	701a      	strb	r2, [r3, #0]
			    if (fresult != FR_OK)
 80018ae:	4b0a      	ldr	r3, [pc, #40]	; (80018d8 <update_file+0x110>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d00a      	beq.n	80018cc <update_file+0x104>
			    	sprintf (buffer, "error no %d in closing file *%s*\n", fresult, name);
 80018b6:	4b08      	ldr	r3, [pc, #32]	; (80018d8 <update_file+0x110>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	461a      	mov	r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	4910      	ldr	r1, [pc, #64]	; (8001900 <update_file+0x138>)
 80018c0:	4807      	ldr	r0, [pc, #28]	; (80018e0 <update_file+0x118>)
 80018c2:	f00f ff61 	bl	8011788 <siprintf>
			    	send_uart(buffer);
 80018c6:	4806      	ldr	r0, [pc, #24]	; (80018e0 <update_file+0x118>)
 80018c8:	f7ff fb64 	bl	8000f94 <send_uart>
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	200004b4 	.word	0x200004b4
 80018d8:	20001694 	.word	0x20001694
 80018dc:	08011f28 	.word	0x08011f28
 80018e0:	2000160c 	.word	0x2000160c
 80018e4:	2000169c 	.word	0x2000169c
 80018e8:	08011f40 	.word	0x08011f40
 80018ec:	08012210 	.word	0x08012210
 80018f0:	08011fa4 	.word	0x08011fa4
 80018f4:	2000168c 	.word	0x2000168c
 80018f8:	08011fa8 	.word	0x08011fa8
 80018fc:	08011fcc 	.word	0x08011fcc
 8001900:	08011fe8 	.word	0x08011fe8

08001904 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800190a:	f001 fd05 	bl	8003318 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800190e:	f000 f9f1 	bl	8001cf4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001912:	f000 ff29 	bl	8002768 <MX_GPIO_Init>
  MX_CAN1_Init();
 8001916:	f000 facb 	bl	8001eb0 <MX_CAN1_Init>
  MX_I2C1_Init();
 800191a:	f000 fafd 	bl	8001f18 <MX_I2C1_Init>
  MX_SDIO_SD_Init();
 800191e:	f000 fb29 	bl	8001f74 <MX_SDIO_SD_Init>
  MX_SPI1_Init();
 8001922:	f000 fb47 	bl	8001fb4 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001926:	f000 fb7d 	bl	8002024 <MX_TIM1_Init>
  MX_TIM2_Init();
 800192a:	f000 fc1b 	bl	8002164 <MX_TIM2_Init>
  MX_TIM3_Init();
 800192e:	f000 fc8f 	bl	8002250 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001932:	f000 fd03 	bl	800233c <MX_TIM4_Init>
  MX_UART4_Init();
 8001936:	f000 feed 	bl	8002714 <MX_UART4_Init>
  MX_FATFS_Init();
 800193a:	f009 fcfd 	bl	800b338 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 800193e:	f00f f8ff 	bl	8010b40 <MX_USB_DEVICE_Init>
  MX_TIM5_Init();
 8001942:	f000 fd93 	bl	800246c <MX_TIM5_Init>
  MX_TIM8_Init();
 8001946:	f000 fe07 	bl	8002558 <MX_TIM8_Init>
  MX_TIM9_Init();
 800194a:	f000 fe5d 	bl	8002608 <MX_TIM9_Init>
  MX_ADC1_Init();
 800194e:	f000 fa5d 	bl	8001e0c <MX_ADC1_Init>
  MX_TIM14_Init();
 8001952:	f000 febb 	bl	80026cc <MX_TIM14_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char cmd = 0;
 8001956:	2300      	movs	r3, #0
 8001958:	73fb      	strb	r3, [r7, #15]
  memset(&com_buf,0,sizeof(com_buf));
 800195a:	2240      	movs	r2, #64	; 0x40
 800195c:	2100      	movs	r1, #0
 800195e:	487c      	ldr	r0, [pc, #496]	; (8001b50 <main+0x24c>)
 8001960:	f00f fe51 	bl	8011606 <memset>
  HAL_TIM_Base_Start_IT(&htim14);
 8001964:	487b      	ldr	r0, [pc, #492]	; (8001b54 <main+0x250>)
 8001966:	f006 f922 	bl	8007bae <HAL_TIM_Base_Start_IT>

  mount_sd();
 800196a:	f7ff fb71 	bl	8001050 <mount_sd>

  while (1)
  {
	  // test virtual com port
	  if(com_bytes_available){
 800196e:	4b7a      	ldr	r3, [pc, #488]	; (8001b58 <main+0x254>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	2b00      	cmp	r3, #0
 8001974:	f000 8106 	beq.w	8001b84 <main+0x280>
		  com_bytes_available = 0;
 8001978:	4b77      	ldr	r3, [pc, #476]	; (8001b58 <main+0x254>)
 800197a:	2200      	movs	r2, #0
 800197c:	701a      	strb	r2, [r3, #0]
		  */


  		  //Get_string(buffer);
  		  //int len = cmdlength(buffer);
		  int len = strlen(com_buf);
 800197e:	4874      	ldr	r0, [pc, #464]	; (8001b50 <main+0x24c>)
 8001980:	f7fe fc50 	bl	8000224 <strlen>
 8001984:	4603      	mov	r3, r0
 8001986:	607b      	str	r3, [r7, #4]
  		  get_path();
 8001988:	f7ff fb2e 	bl	8000fe8 <get_path>

  		  if (!(strncmp ("ls", com_buf,len))) cmd = 'l';
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	461a      	mov	r2, r3
 8001990:	496f      	ldr	r1, [pc, #444]	; (8001b50 <main+0x24c>)
 8001992:	4872      	ldr	r0, [pc, #456]	; (8001b5c <main+0x258>)
 8001994:	f00f ff20 	bl	80117d8 <strncmp>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d101      	bne.n	80019a2 <main+0x9e>
 800199e:	236c      	movs	r3, #108	; 0x6c
 80019a0:	73fb      	strb	r3, [r7, #15]
  		  if (!(strncmp ("mkdir", com_buf,len))) cmd = 'm';
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	461a      	mov	r2, r3
 80019a6:	496a      	ldr	r1, [pc, #424]	; (8001b50 <main+0x24c>)
 80019a8:	486d      	ldr	r0, [pc, #436]	; (8001b60 <main+0x25c>)
 80019aa:	f00f ff15 	bl	80117d8 <strncmp>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <main+0xb4>
 80019b4:	236d      	movs	r3, #109	; 0x6d
 80019b6:	73fb      	strb	r3, [r7, #15]
  		  if (!(strncmp ("mkfil", com_buf, len))) cmd = 'c';
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	461a      	mov	r2, r3
 80019bc:	4964      	ldr	r1, [pc, #400]	; (8001b50 <main+0x24c>)
 80019be:	4869      	ldr	r0, [pc, #420]	; (8001b64 <main+0x260>)
 80019c0:	f00f ff0a 	bl	80117d8 <strncmp>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d101      	bne.n	80019ce <main+0xca>
 80019ca:	2363      	movs	r3, #99	; 0x63
 80019cc:	73fb      	strb	r3, [r7, #15]
  		  if (!(strncmp ("read", com_buf, len))) cmd = 'r';
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	461a      	mov	r2, r3
 80019d2:	495f      	ldr	r1, [pc, #380]	; (8001b50 <main+0x24c>)
 80019d4:	4864      	ldr	r0, [pc, #400]	; (8001b68 <main+0x264>)
 80019d6:	f00f feff 	bl	80117d8 <strncmp>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d101      	bne.n	80019e4 <main+0xe0>
 80019e0:	2372      	movs	r3, #114	; 0x72
 80019e2:	73fb      	strb	r3, [r7, #15]
  		  if (!(strncmp ("write", com_buf, len))) cmd = 'w';
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	461a      	mov	r2, r3
 80019e8:	4959      	ldr	r1, [pc, #356]	; (8001b50 <main+0x24c>)
 80019ea:	4860      	ldr	r0, [pc, #384]	; (8001b6c <main+0x268>)
 80019ec:	f00f fef4 	bl	80117d8 <strncmp>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d101      	bne.n	80019fa <main+0xf6>
 80019f6:	2377      	movs	r3, #119	; 0x77
 80019f8:	73fb      	strb	r3, [r7, #15]
  		  if (!(strncmp ("rm", com_buf, len))) cmd = 'd';
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	461a      	mov	r2, r3
 80019fe:	4954      	ldr	r1, [pc, #336]	; (8001b50 <main+0x24c>)
 8001a00:	485b      	ldr	r0, [pc, #364]	; (8001b70 <main+0x26c>)
 8001a02:	f00f fee9 	bl	80117d8 <strncmp>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d101      	bne.n	8001a10 <main+0x10c>
 8001a0c:	2364      	movs	r3, #100	; 0x64
 8001a0e:	73fb      	strb	r3, [r7, #15]
  		  if (!(strncmp ("update", com_buf, len))) cmd = 'u';
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	461a      	mov	r2, r3
 8001a14:	494e      	ldr	r1, [pc, #312]	; (8001b50 <main+0x24c>)
 8001a16:	4857      	ldr	r0, [pc, #348]	; (8001b74 <main+0x270>)
 8001a18:	f00f fede 	bl	80117d8 <strncmp>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d101      	bne.n	8001a26 <main+0x122>
 8001a22:	2375      	movs	r3, #117	; 0x75
 8001a24:	73fb      	strb	r3, [r7, #15]
  		  if (!(strncmp ("checkfile", com_buf, len))) cmd = 'f';
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	461a      	mov	r2, r3
 8001a2a:	4949      	ldr	r1, [pc, #292]	; (8001b50 <main+0x24c>)
 8001a2c:	4852      	ldr	r0, [pc, #328]	; (8001b78 <main+0x274>)
 8001a2e:	f00f fed3 	bl	80117d8 <strncmp>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d101      	bne.n	8001a3c <main+0x138>
 8001a38:	2366      	movs	r3, #102	; 0x66
 8001a3a:	73fb      	strb	r3, [r7, #15]
  		  if (!(strncmp ("checksd", com_buf, len))) cmd = 's';
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	4943      	ldr	r1, [pc, #268]	; (8001b50 <main+0x24c>)
 8001a42:	484e      	ldr	r0, [pc, #312]	; (8001b7c <main+0x278>)
 8001a44:	f00f fec8 	bl	80117d8 <strncmp>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <main+0x14e>
 8001a4e:	2373      	movs	r3, #115	; 0x73
 8001a50:	73fb      	strb	r3, [r7, #15]


  		  switch (cmd)
 8001a52:	7bfb      	ldrb	r3, [r7, #15]
 8001a54:	3b63      	subs	r3, #99	; 0x63
 8001a56:	2b14      	cmp	r3, #20
 8001a58:	d875      	bhi.n	8001b46 <main+0x242>
 8001a5a:	a201      	add	r2, pc, #4	; (adr r2, 8001a60 <main+0x15c>)
 8001a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a60:	08001ad9 	.word	0x08001ad9
 8001a64:	08001af9 	.word	0x08001af9
 8001a68:	08001b47 	.word	0x08001b47
 8001a6c:	08001b29 	.word	0x08001b29
 8001a70:	08001b47 	.word	0x08001b47
 8001a74:	08001b47 	.word	0x08001b47
 8001a78:	08001b47 	.word	0x08001b47
 8001a7c:	08001b47 	.word	0x08001b47
 8001a80:	08001b47 	.word	0x08001b47
 8001a84:	08001ab5 	.word	0x08001ab5
 8001a88:	08001ac9 	.word	0x08001ac9
 8001a8c:	08001b47 	.word	0x08001b47
 8001a90:	08001b47 	.word	0x08001b47
 8001a94:	08001b47 	.word	0x08001b47
 8001a98:	08001b47 	.word	0x08001b47
 8001a9c:	08001ae9 	.word	0x08001ae9
 8001aa0:	08001b39 	.word	0x08001b39
 8001aa4:	08001b47 	.word	0x08001b47
 8001aa8:	08001b19 	.word	0x08001b19
 8001aac:	08001b47 	.word	0x08001b47
 8001ab0:	08001b09 	.word	0x08001b09
  		  {
  		  	  case ('l'):
  		  			  scan_files(path);
 8001ab4:	4832      	ldr	r0, [pc, #200]	; (8001b80 <main+0x27c>)
 8001ab6:	f7ff faed 	bl	8001094 <scan_files>
  		  	  	  	  cmd =0;
 8001aba:	2300      	movs	r3, #0
 8001abc:	73fb      	strb	r3, [r7, #15]
  		  	  	  	  clear_buffer();
 8001abe:	f7ff fa35 	bl	8000f2c <clear_buffer>
  		  	  	  	  clear_path();
 8001ac2:	f7ff fa4d 	bl	8000f60 <clear_path>
  		  	  	  	  break;
 8001ac6:	e05e      	b.n	8001b86 <main+0x282>
  			  case ('m'):
  					  create_dir (path);
 8001ac8:	482d      	ldr	r0, [pc, #180]	; (8001b80 <main+0x27c>)
 8001aca:	f7ff fd47 	bl	800155c <create_dir>
  			  	  	  cmd=0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	73fb      	strb	r3, [r7, #15]
  			  	  	  clear_path();
 8001ad2:	f7ff fa45 	bl	8000f60 <clear_path>
  			  	  	  break;
 8001ad6:	e056      	b.n	8001b86 <main+0x282>
  			  case ('c'):
  					  create_file(path);
 8001ad8:	4829      	ldr	r0, [pc, #164]	; (8001b80 <main+0x27c>)
 8001ada:	f7ff fc95 	bl	8001408 <create_file>
  			  	  	  cmd = 0;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	73fb      	strb	r3, [r7, #15]
  			  	  	  clear_path();
 8001ae2:	f7ff fa3d 	bl	8000f60 <clear_path>
  			  	  	  break;
 8001ae6:	e04e      	b.n	8001b86 <main+0x282>
  			  case ('r'):
  					  read_file (path);
 8001ae8:	4825      	ldr	r0, [pc, #148]	; (8001b80 <main+0x27c>)
 8001aea:	f7ff fc05 	bl	80012f8 <read_file>
  			  	  	  cmd = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	73fb      	strb	r3, [r7, #15]
  			  	  	  clear_path();
 8001af2:	f7ff fa35 	bl	8000f60 <clear_path>
  			  	  	  break;
 8001af6:	e046      	b.n	8001b86 <main+0x282>
  			  case ('d'):
  					  remove_file(path);
 8001af8:	4821      	ldr	r0, [pc, #132]	; (8001b80 <main+0x27c>)
 8001afa:	f7ff fce9 	bl	80014d0 <remove_file>
  			  	  	  cmd = 0;
 8001afe:	2300      	movs	r3, #0
 8001b00:	73fb      	strb	r3, [r7, #15]
  			  	  	  clear_path();
 8001b02:	f7ff fa2d 	bl	8000f60 <clear_path>
  			  	  	  break;
 8001b06:	e03e      	b.n	8001b86 <main+0x282>
  			  case ('w'):
  					  write_file (path);
 8001b08:	481d      	ldr	r0, [pc, #116]	; (8001b80 <main+0x27c>)
 8001b0a:	f7ff fb57 	bl	80011bc <write_file>
  			  	  	  cmd = 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	73fb      	strb	r3, [r7, #15]
  			  	  	  clear_path();
 8001b12:	f7ff fa25 	bl	8000f60 <clear_path>
  			  	  	  break;
 8001b16:	e036      	b.n	8001b86 <main+0x282>
  			  case ('u'):
  					  update_file (path);
 8001b18:	4819      	ldr	r0, [pc, #100]	; (8001b80 <main+0x27c>)
 8001b1a:	f7ff fe55 	bl	80017c8 <update_file>
  			  	  	  cmd = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	73fb      	strb	r3, [r7, #15]
  			  	  	  clear_path();
 8001b22:	f7ff fa1d 	bl	8000f60 <clear_path>
  			  	  	  break;
 8001b26:	e02e      	b.n	8001b86 <main+0x282>
  			  case ('f'):
  					  check_file(path);
 8001b28:	4815      	ldr	r0, [pc, #84]	; (8001b80 <main+0x27c>)
 8001b2a:	f7ff fda7 	bl	800167c <check_file>
  			  	  	  cmd = 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	73fb      	strb	r3, [r7, #15]
  			  	  	  clear_path();
 8001b32:	f7ff fa15 	bl	8000f60 <clear_path>
  			  	  	  break;
 8001b36:	e026      	b.n	8001b86 <main+0x282>
  			  case ('s'):
  					  check_sd();
 8001b38:	f7ff fd3e 	bl	80015b8 <check_sd>
  			  	  	  cmd = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	73fb      	strb	r3, [r7, #15]
  			  	  	  clear_path();
 8001b40:	f7ff fa0e 	bl	8000f60 <clear_path>
  			  	  	  break;
 8001b44:	e01f      	b.n	8001b86 <main+0x282>
  			  default :
  				  clear_buffer();
 8001b46:	f7ff f9f1 	bl	8000f2c <clear_buffer>
  				  clear_path();
 8001b4a:	f7ff fa09 	bl	8000f60 <clear_path>
  				  break;
 8001b4e:	e01a      	b.n	8001b86 <main+0x282>
 8001b50:	2000296c 	.word	0x2000296c
 8001b54:	20002aac 	.word	0x20002aac
 8001b58:	20000200 	.word	0x20000200
 8001b5c:	08012278 	.word	0x08012278
 8001b60:	0801227c 	.word	0x0801227c
 8001b64:	08012284 	.word	0x08012284
 8001b68:	0801228c 	.word	0x0801228c
 8001b6c:	08012294 	.word	0x08012294
 8001b70:	0801229c 	.word	0x0801229c
 8001b74:	080122a0 	.word	0x080122a0
 8001b78:	080122a8 	.word	0x080122a8
 8001b7c:	080122b4 	.word	0x080122b4
 8001b80:	20000494 	.word	0x20000494
  		  }

	  }
 8001b84:	bf00      	nop

	  HAL_Delay(100);
 8001b86:	2064      	movs	r0, #100	; 0x64
 8001b88:	f001 fc38 	bl	80033fc <HAL_Delay>


	  // OUTPUTS test:outputs funktionieren
	  HAL_GPIO_WritePin(VENTIL1_GPIO_Port, VENTIL1_Pin, 1);
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b92:	4853      	ldr	r0, [pc, #332]	; (8001ce0 <main+0x3dc>)
 8001b94:	f002 fa7e 	bl	8004094 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(VENTIL2_GPIO_Port, VENTIL2_Pin, 1);
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b9e:	4850      	ldr	r0, [pc, #320]	; (8001ce0 <main+0x3dc>)
 8001ba0:	f002 fa78 	bl	8004094 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(VACUUM_PUMP_GPIO_Port, VACUUM_PUMP_Pin, 1);
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001baa:	484d      	ldr	r0, [pc, #308]	; (8001ce0 <main+0x3dc>)
 8001bac:	f002 fa72 	bl	8004094 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_RES1_GPIO_Port, OUTPUT_RES1_Pin, 1);
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bb6:	484a      	ldr	r0, [pc, #296]	; (8001ce0 <main+0x3dc>)
 8001bb8:	f002 fa6c 	bl	8004094 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_RES2_GPIO_Port, OUTPUT_RES2_Pin, 1);
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bc2:	4848      	ldr	r0, [pc, #288]	; (8001ce4 <main+0x3e0>)
 8001bc4:	f002 fa66 	bl	8004094 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_RES3_GPIO_Port, OUTPUT_RES3_Pin, 1);
 8001bc8:	2201      	movs	r2, #1
 8001bca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bce:	4845      	ldr	r0, [pc, #276]	; (8001ce4 <main+0x3e0>)
 8001bd0:	f002 fa60 	bl	8004094 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_RES4_GPIO_Port, OUTPUT_RES4_Pin, 1);
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bda:	4843      	ldr	r0, [pc, #268]	; (8001ce8 <main+0x3e4>)
 8001bdc:	f002 fa5a 	bl	8004094 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_RES5_GPIO_Port, OUTPUT_RES5_Pin, 1);
 8001be0:	2201      	movs	r2, #1
 8001be2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001be6:	4840      	ldr	r0, [pc, #256]	; (8001ce8 <main+0x3e4>)
 8001be8:	f002 fa54 	bl	8004094 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_RES6_GPIO_Port, OUTPUT_RES6_Pin, 1);
 8001bec:	2201      	movs	r2, #1
 8001bee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bf2:	483d      	ldr	r0, [pc, #244]	; (8001ce8 <main+0x3e4>)
 8001bf4:	f002 fa4e 	bl	8004094 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_RES7_GPIO_Port, OUTPUT_RES7_Pin, 1);
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bfe:	4839      	ldr	r0, [pc, #228]	; (8001ce4 <main+0x3e0>)
 8001c00:	f002 fa48 	bl	8004094 <HAL_GPIO_WritePin>

	  // TEST inputs: inputs funktionieren
	  int input = 0;
 8001c04:	2300      	movs	r3, #0
 8001c06:	60bb      	str	r3, [r7, #8]
	  if(!HAL_GPIO_ReadPin(ENDSTOP_X1_GPIO_Port, ENDSTOP_X1_Pin))
 8001c08:	2140      	movs	r1, #64	; 0x40
 8001c0a:	4838      	ldr	r0, [pc, #224]	; (8001cec <main+0x3e8>)
 8001c0c:	f002 fa2a 	bl	8004064 <HAL_GPIO_ReadPin>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d102      	bne.n	8001c1c <main+0x318>
		  input++;
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	60bb      	str	r3, [r7, #8]
	  if(!HAL_GPIO_ReadPin(ENDSTOP_X2_GPIO_Port, ENDSTOP_X2_Pin))
 8001c1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c20:	4833      	ldr	r0, [pc, #204]	; (8001cf0 <main+0x3ec>)
 8001c22:	f002 fa1f 	bl	8004064 <HAL_GPIO_ReadPin>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d102      	bne.n	8001c32 <main+0x32e>
		  input++;
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	60bb      	str	r3, [r7, #8]
	  if(!HAL_GPIO_ReadPin(ENDSTOP_Y1_GPIO_Port, ENDSTOP_Y1_Pin))
 8001c32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c36:	482e      	ldr	r0, [pc, #184]	; (8001cf0 <main+0x3ec>)
 8001c38:	f002 fa14 	bl	8004064 <HAL_GPIO_ReadPin>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d102      	bne.n	8001c48 <main+0x344>
		  input++;
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	3301      	adds	r3, #1
 8001c46:	60bb      	str	r3, [r7, #8]
	  if(!HAL_GPIO_ReadPin(ENDSTOP_Y2_GPIO_Port, ENDSTOP_Y2_Pin))
 8001c48:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c4c:	4828      	ldr	r0, [pc, #160]	; (8001cf0 <main+0x3ec>)
 8001c4e:	f002 fa09 	bl	8004064 <HAL_GPIO_ReadPin>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d102      	bne.n	8001c5e <main+0x35a>
		  input++;
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	60bb      	str	r3, [r7, #8]
	  if(!HAL_GPIO_ReadPin(ENDSTOP_Z1_GPIO_Port, ENDSTOP_Z1_Pin))
 8001c5e:	2102      	movs	r1, #2
 8001c60:	4822      	ldr	r0, [pc, #136]	; (8001cec <main+0x3e8>)
 8001c62:	f002 f9ff 	bl	8004064 <HAL_GPIO_ReadPin>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d102      	bne.n	8001c72 <main+0x36e>
		  input++;
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	60bb      	str	r3, [r7, #8]
	  if(!HAL_GPIO_ReadPin(ENDSTOP_Z2_GPIO_Port, ENDSTOP_Z2_Pin))
 8001c72:	2101      	movs	r1, #1
 8001c74:	481d      	ldr	r0, [pc, #116]	; (8001cec <main+0x3e8>)
 8001c76:	f002 f9f5 	bl	8004064 <HAL_GPIO_ReadPin>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d102      	bne.n	8001c86 <main+0x382>
		  input++;
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	3301      	adds	r3, #1
 8001c84:	60bb      	str	r3, [r7, #8]
	  if(!HAL_GPIO_ReadPin(ENDSTOP_ROT1_GPIO_Port, ENDSTOP_ROT1_Pin))
 8001c86:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c8a:	4816      	ldr	r0, [pc, #88]	; (8001ce4 <main+0x3e0>)
 8001c8c:	f002 f9ea 	bl	8004064 <HAL_GPIO_ReadPin>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d102      	bne.n	8001c9c <main+0x398>
		  input++;
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	60bb      	str	r3, [r7, #8]
	  if(!HAL_GPIO_ReadPin(ENDSTOP_ROT2_GPIO_Port, ENDSTOP_ROT2_Pin))
 8001c9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ca0:	4810      	ldr	r0, [pc, #64]	; (8001ce4 <main+0x3e0>)
 8001ca2:	f002 f9df 	bl	8004064 <HAL_GPIO_ReadPin>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d102      	bne.n	8001cb2 <main+0x3ae>
		  input++;
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	60bb      	str	r3, [r7, #8]
	  if(!HAL_GPIO_ReadPin(INPUT_RES1_GPIO_Port, INPUT_RES1_Pin))
 8001cb2:	2180      	movs	r1, #128	; 0x80
 8001cb4:	480a      	ldr	r0, [pc, #40]	; (8001ce0 <main+0x3dc>)
 8001cb6:	f002 f9d5 	bl	8004064 <HAL_GPIO_ReadPin>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d102      	bne.n	8001cc6 <main+0x3c2>
		  input++;
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	60bb      	str	r3, [r7, #8]
	  if(!HAL_GPIO_ReadPin(INPUT_RES2_GPIO_Port, INPUT_RES2_Pin))
 8001cc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cca:	4809      	ldr	r0, [pc, #36]	; (8001cf0 <main+0x3ec>)
 8001ccc:	f002 f9ca 	bl	8004064 <HAL_GPIO_ReadPin>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	f47f ae4b 	bne.w	800196e <main+0x6a>
		  input++;
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	60bb      	str	r3, [r7, #8]
  {
 8001cde:	e646      	b.n	800196e <main+0x6a>
 8001ce0:	40020c00 	.word	0x40020c00
 8001ce4:	40020400 	.word	0x40020400
 8001ce8:	40020000 	.word	0x40020000
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40020800 	.word	0x40020800

08001cf4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b0ac      	sub	sp, #176	; 0xb0
 8001cf8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cfa:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001cfe:	2234      	movs	r2, #52	; 0x34
 8001d00:	2100      	movs	r1, #0
 8001d02:	4618      	mov	r0, r3
 8001d04:	f00f fc7f 	bl	8011606 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d08:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
 8001d12:	609a      	str	r2, [r3, #8]
 8001d14:	60da      	str	r2, [r3, #12]
 8001d16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d18:	f107 030c 	add.w	r3, r7, #12
 8001d1c:	225c      	movs	r2, #92	; 0x5c
 8001d1e:	2100      	movs	r1, #0
 8001d20:	4618      	mov	r0, r3
 8001d22:	f00f fc70 	bl	8011606 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	60bb      	str	r3, [r7, #8]
 8001d2a:	4b36      	ldr	r3, [pc, #216]	; (8001e04 <SystemClock_Config+0x110>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2e:	4a35      	ldr	r2, [pc, #212]	; (8001e04 <SystemClock_Config+0x110>)
 8001d30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d34:	6413      	str	r3, [r2, #64]	; 0x40
 8001d36:	4b33      	ldr	r3, [pc, #204]	; (8001e04 <SystemClock_Config+0x110>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d3e:	60bb      	str	r3, [r7, #8]
 8001d40:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d42:	2300      	movs	r3, #0
 8001d44:	607b      	str	r3, [r7, #4]
 8001d46:	4b30      	ldr	r3, [pc, #192]	; (8001e08 <SystemClock_Config+0x114>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a2f      	ldr	r2, [pc, #188]	; (8001e08 <SystemClock_Config+0x114>)
 8001d4c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001d50:	6013      	str	r3, [r2, #0]
 8001d52:	4b2d      	ldr	r3, [pc, #180]	; (8001e08 <SystemClock_Config+0x114>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d5a:	607b      	str	r3, [r7, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d66:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d70:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d78:	2304      	movs	r3, #4
 8001d7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001d7e:	23a8      	movs	r3, #168	; 0xa8
 8001d80:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d84:	2302      	movs	r3, #2
 8001d86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001d8a:	2307      	movs	r3, #7
 8001d8c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d90:	2302      	movs	r3, #2
 8001d92:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d96:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f004 faa6 	bl	80062ec <HAL_RCC_OscConfig>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001da6:	f000 fde9 	bl	800297c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001daa:	230f      	movs	r3, #15
 8001dac:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dae:	2302      	movs	r3, #2
 8001db0:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001db2:	2300      	movs	r3, #0
 8001db4:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001db6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001dba:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001dbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dc0:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001dc2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001dc6:	2105      	movs	r1, #5
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f003 fcab 	bl	8005724 <HAL_RCC_ClockConfig>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8001dd4:	f000 fdd2 	bl	800297c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8001dd8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ddc:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001dde:	2300      	movs	r3, #0
 8001de0:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8001de2:	2300      	movs	r3, #0
 8001de4:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001de6:	f107 030c 	add.w	r3, r7, #12
 8001dea:	4618      	mov	r0, r3
 8001dec:	f003 fdb4 	bl	8005958 <HAL_RCCEx_PeriphCLKConfig>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <SystemClock_Config+0x106>
  {
    Error_Handler();
 8001df6:	f000 fdc1 	bl	800297c <Error_Handler>
  }
}
 8001dfa:	bf00      	nop
 8001dfc:	37b0      	adds	r7, #176	; 0xb0
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40023800 	.word	0x40023800
 8001e08:	40007000 	.word	0x40007000

08001e0c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e12:	463b      	mov	r3, r7
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	605a      	str	r2, [r3, #4]
 8001e1a:	609a      	str	r2, [r3, #8]
 8001e1c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001e1e:	4b21      	ldr	r3, [pc, #132]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e20:	4a21      	ldr	r2, [pc, #132]	; (8001ea8 <MX_ADC1_Init+0x9c>)
 8001e22:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001e24:	4b1f      	ldr	r3, [pc, #124]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e26:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001e2a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e2c:	4b1d      	ldr	r3, [pc, #116]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001e32:	4b1c      	ldr	r3, [pc, #112]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e38:	4b1a      	ldr	r3, [pc, #104]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e3e:	4b19      	ldr	r3, [pc, #100]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e46:	4b17      	ldr	r3, [pc, #92]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e4c:	4b15      	ldr	r3, [pc, #84]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e4e:	4a17      	ldr	r2, [pc, #92]	; (8001eac <MX_ADC1_Init+0xa0>)
 8001e50:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e52:	4b14      	ldr	r3, [pc, #80]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001e58:	4b12      	ldr	r3, [pc, #72]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001e5e:	4b11      	ldr	r3, [pc, #68]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e66:	4b0f      	ldr	r3, [pc, #60]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e68:	2201      	movs	r2, #1
 8001e6a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e6c:	480d      	ldr	r0, [pc, #52]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e6e:	f001 fae7 	bl	8003440 <HAL_ADC_Init>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001e78:	f000 fd80 	bl	800297c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001e80:	2301      	movs	r3, #1
 8001e82:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001e84:	2300      	movs	r3, #0
 8001e86:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e88:	463b      	mov	r3, r7
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4805      	ldr	r0, [pc, #20]	; (8001ea4 <MX_ADC1_Init+0x98>)
 8001e8e:	f001 fb1b 	bl	80034c8 <HAL_ADC_ConfigChannel>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001e98:	f000 fd70 	bl	800297c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e9c:	bf00      	nop
 8001e9e:	3710      	adds	r7, #16
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	20002820 	.word	0x20002820
 8001ea8:	40012000 	.word	0x40012000
 8001eac:	0f000001 	.word	0x0f000001

08001eb0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001eb4:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <MX_CAN1_Init+0x60>)
 8001eb6:	4a17      	ldr	r2, [pc, #92]	; (8001f14 <MX_CAN1_Init+0x64>)
 8001eb8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001eba:	4b15      	ldr	r3, [pc, #84]	; (8001f10 <MX_CAN1_Init+0x60>)
 8001ebc:	2210      	movs	r2, #16
 8001ebe:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001ec0:	4b13      	ldr	r3, [pc, #76]	; (8001f10 <MX_CAN1_Init+0x60>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001ec6:	4b12      	ldr	r3, [pc, #72]	; (8001f10 <MX_CAN1_Init+0x60>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001ecc:	4b10      	ldr	r3, [pc, #64]	; (8001f10 <MX_CAN1_Init+0x60>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001ed2:	4b0f      	ldr	r3, [pc, #60]	; (8001f10 <MX_CAN1_Init+0x60>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001ed8:	4b0d      	ldr	r3, [pc, #52]	; (8001f10 <MX_CAN1_Init+0x60>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001ede:	4b0c      	ldr	r3, [pc, #48]	; (8001f10 <MX_CAN1_Init+0x60>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001ee4:	4b0a      	ldr	r3, [pc, #40]	; (8001f10 <MX_CAN1_Init+0x60>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001eea:	4b09      	ldr	r3, [pc, #36]	; (8001f10 <MX_CAN1_Init+0x60>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001ef0:	4b07      	ldr	r3, [pc, #28]	; (8001f10 <MX_CAN1_Init+0x60>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001ef6:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <MX_CAN1_Init+0x60>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001efc:	4804      	ldr	r0, [pc, #16]	; (8001f10 <MX_CAN1_Init+0x60>)
 8001efe:	f001 fd11 	bl	8003924 <HAL_CAN_Init>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8001f08:	f000 fd38 	bl	800297c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001f0c:	bf00      	nop
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	20002a84 	.word	0x20002a84
 8001f14:	40006400 	.word	0x40006400

08001f18 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f1c:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <MX_I2C1_Init+0x50>)
 8001f1e:	4a13      	ldr	r2, [pc, #76]	; (8001f6c <MX_I2C1_Init+0x54>)
 8001f20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001f22:	4b11      	ldr	r3, [pc, #68]	; (8001f68 <MX_I2C1_Init+0x50>)
 8001f24:	4a12      	ldr	r2, [pc, #72]	; (8001f70 <MX_I2C1_Init+0x58>)
 8001f26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f28:	4b0f      	ldr	r3, [pc, #60]	; (8001f68 <MX_I2C1_Init+0x50>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f2e:	4b0e      	ldr	r3, [pc, #56]	; (8001f68 <MX_I2C1_Init+0x50>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f34:	4b0c      	ldr	r3, [pc, #48]	; (8001f68 <MX_I2C1_Init+0x50>)
 8001f36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f3a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f3c:	4b0a      	ldr	r3, [pc, #40]	; (8001f68 <MX_I2C1_Init+0x50>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f42:	4b09      	ldr	r3, [pc, #36]	; (8001f68 <MX_I2C1_Init+0x50>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f48:	4b07      	ldr	r3, [pc, #28]	; (8001f68 <MX_I2C1_Init+0x50>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f4e:	4b06      	ldr	r3, [pc, #24]	; (8001f68 <MX_I2C1_Init+0x50>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f54:	4804      	ldr	r0, [pc, #16]	; (8001f68 <MX_I2C1_Init+0x50>)
 8001f56:	f002 f8d1 	bl	80040fc <HAL_I2C_Init>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f60:	f000 fd0c 	bl	800297c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f64:	bf00      	nop
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	2000274c 	.word	0x2000274c
 8001f6c:	40005400 	.word	0x40005400
 8001f70:	000186a0 	.word	0x000186a0

08001f74 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8001f78:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <MX_SDIO_SD_Init+0x38>)
 8001f7a:	4a0d      	ldr	r2, [pc, #52]	; (8001fb0 <MX_SDIO_SD_Init+0x3c>)
 8001f7c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001f7e:	4b0b      	ldr	r3, [pc, #44]	; (8001fac <MX_SDIO_SD_Init+0x38>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001f84:	4b09      	ldr	r3, [pc, #36]	; (8001fac <MX_SDIO_SD_Init+0x38>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001f8a:	4b08      	ldr	r3, [pc, #32]	; (8001fac <MX_SDIO_SD_Init+0x38>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <MX_SDIO_SD_Init+0x38>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001f96:	4b05      	ldr	r3, [pc, #20]	; (8001fac <MX_SDIO_SD_Init+0x38>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 8001f9c:	4b03      	ldr	r3, [pc, #12]	; (8001fac <MX_SDIO_SD_Init+0x38>)
 8001f9e:	2204      	movs	r2, #4
 8001fa0:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8001fa2:	bf00      	nop
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr
 8001fac:	200028e8 	.word	0x200028e8
 8001fb0:	40012c00 	.word	0x40012c00

08001fb4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001fb8:	4b18      	ldr	r3, [pc, #96]	; (800201c <MX_SPI1_Init+0x68>)
 8001fba:	4a19      	ldr	r2, [pc, #100]	; (8002020 <MX_SPI1_Init+0x6c>)
 8001fbc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001fbe:	4b17      	ldr	r3, [pc, #92]	; (800201c <MX_SPI1_Init+0x68>)
 8001fc0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001fc4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001fc6:	4b15      	ldr	r3, [pc, #84]	; (800201c <MX_SPI1_Init+0x68>)
 8001fc8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001fcc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fce:	4b13      	ldr	r3, [pc, #76]	; (800201c <MX_SPI1_Init+0x68>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fd4:	4b11      	ldr	r3, [pc, #68]	; (800201c <MX_SPI1_Init+0x68>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fda:	4b10      	ldr	r3, [pc, #64]	; (800201c <MX_SPI1_Init+0x68>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001fe0:	4b0e      	ldr	r3, [pc, #56]	; (800201c <MX_SPI1_Init+0x68>)
 8001fe2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fe6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fe8:	4b0c      	ldr	r3, [pc, #48]	; (800201c <MX_SPI1_Init+0x68>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fee:	4b0b      	ldr	r3, [pc, #44]	; (800201c <MX_SPI1_Init+0x68>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ff4:	4b09      	ldr	r3, [pc, #36]	; (800201c <MX_SPI1_Init+0x68>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ffa:	4b08      	ldr	r3, [pc, #32]	; (800201c <MX_SPI1_Init+0x68>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002000:	4b06      	ldr	r3, [pc, #24]	; (800201c <MX_SPI1_Init+0x68>)
 8002002:	220a      	movs	r2, #10
 8002004:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002006:	4805      	ldr	r0, [pc, #20]	; (800201c <MX_SPI1_Init+0x68>)
 8002008:	f005 fd42 	bl	8007a90 <HAL_SPI_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8002012:	f000 fcb3 	bl	800297c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	200029ec 	.word	0x200029ec
 8002020:	40013000 	.word	0x40013000

08002024 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b096      	sub	sp, #88	; 0x58
 8002028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800202a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	605a      	str	r2, [r3, #4]
 8002034:	609a      	str	r2, [r3, #8]
 8002036:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002038:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002042:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002046:	2200      	movs	r2, #0
 8002048:	601a      	str	r2, [r3, #0]
 800204a:	605a      	str	r2, [r3, #4]
 800204c:	609a      	str	r2, [r3, #8]
 800204e:	60da      	str	r2, [r3, #12]
 8002050:	611a      	str	r2, [r3, #16]
 8002052:	615a      	str	r2, [r3, #20]
 8002054:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002056:	1d3b      	adds	r3, r7, #4
 8002058:	2220      	movs	r2, #32
 800205a:	2100      	movs	r1, #0
 800205c:	4618      	mov	r0, r3
 800205e:	f00f fad2 	bl	8011606 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002062:	4b3e      	ldr	r3, [pc, #248]	; (800215c <MX_TIM1_Init+0x138>)
 8002064:	4a3e      	ldr	r2, [pc, #248]	; (8002160 <MX_TIM1_Init+0x13c>)
 8002066:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002068:	4b3c      	ldr	r3, [pc, #240]	; (800215c <MX_TIM1_Init+0x138>)
 800206a:	2200      	movs	r2, #0
 800206c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800206e:	4b3b      	ldr	r3, [pc, #236]	; (800215c <MX_TIM1_Init+0x138>)
 8002070:	2200      	movs	r2, #0
 8002072:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002074:	4b39      	ldr	r3, [pc, #228]	; (800215c <MX_TIM1_Init+0x138>)
 8002076:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800207a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800207c:	4b37      	ldr	r3, [pc, #220]	; (800215c <MX_TIM1_Init+0x138>)
 800207e:	2200      	movs	r2, #0
 8002080:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002082:	4b36      	ldr	r3, [pc, #216]	; (800215c <MX_TIM1_Init+0x138>)
 8002084:	2200      	movs	r2, #0
 8002086:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002088:	4b34      	ldr	r3, [pc, #208]	; (800215c <MX_TIM1_Init+0x138>)
 800208a:	2200      	movs	r2, #0
 800208c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800208e:	4833      	ldr	r0, [pc, #204]	; (800215c <MX_TIM1_Init+0x138>)
 8002090:	f005 fd62 	bl	8007b58 <HAL_TIM_Base_Init>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800209a:	f000 fc6f 	bl	800297c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800209e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020a2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80020a4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80020a8:	4619      	mov	r1, r3
 80020aa:	482c      	ldr	r0, [pc, #176]	; (800215c <MX_TIM1_Init+0x138>)
 80020ac:	f006 f838 	bl	8008120 <HAL_TIM_ConfigClockSource>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80020b6:	f000 fc61 	bl	800297c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80020ba:	4828      	ldr	r0, [pc, #160]	; (800215c <MX_TIM1_Init+0x138>)
 80020bc:	f005 fd9b 	bl	8007bf6 <HAL_TIM_PWM_Init>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80020c6:	f000 fc59 	bl	800297c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ca:	2300      	movs	r3, #0
 80020cc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ce:	2300      	movs	r3, #0
 80020d0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020d2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80020d6:	4619      	mov	r1, r3
 80020d8:	4820      	ldr	r0, [pc, #128]	; (800215c <MX_TIM1_Init+0x138>)
 80020da:	f006 fbf5 	bl	80088c8 <HAL_TIMEx_MasterConfigSynchronization>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80020e4:	f000 fc4a 	bl	800297c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020e8:	2360      	movs	r3, #96	; 0x60
 80020ea:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80020ec:	2300      	movs	r3, #0
 80020ee:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020f0:	2300      	movs	r3, #0
 80020f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80020f4:	2300      	movs	r3, #0
 80020f6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020f8:	2300      	movs	r3, #0
 80020fa:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020fc:	2300      	movs	r3, #0
 80020fe:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002100:	2300      	movs	r3, #0
 8002102:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002104:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002108:	2200      	movs	r2, #0
 800210a:	4619      	mov	r1, r3
 800210c:	4813      	ldr	r0, [pc, #76]	; (800215c <MX_TIM1_Init+0x138>)
 800210e:	f005 ff41 	bl	8007f94 <HAL_TIM_PWM_ConfigChannel>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002118:	f000 fc30 	bl	800297c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800211c:	2300      	movs	r3, #0
 800211e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002120:	2300      	movs	r3, #0
 8002122:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002124:	2300      	movs	r3, #0
 8002126:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002128:	2300      	movs	r3, #0
 800212a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800212c:	2300      	movs	r3, #0
 800212e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002130:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002134:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002136:	2300      	movs	r3, #0
 8002138:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800213a:	1d3b      	adds	r3, r7, #4
 800213c:	4619      	mov	r1, r3
 800213e:	4807      	ldr	r0, [pc, #28]	; (800215c <MX_TIM1_Init+0x138>)
 8002140:	f006 fc3e 	bl	80089c0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800214a:	f000 fc17 	bl	800297c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800214e:	4803      	ldr	r0, [pc, #12]	; (800215c <MX_TIM1_Init+0x138>)
 8002150:	f000 fede 	bl	8002f10 <HAL_TIM_MspPostInit>

}
 8002154:	bf00      	nop
 8002156:	3758      	adds	r7, #88	; 0x58
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	20002868 	.word	0x20002868
 8002160:	40010000 	.word	0x40010000

08002164 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b08e      	sub	sp, #56	; 0x38
 8002168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800216a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800216e:	2200      	movs	r2, #0
 8002170:	601a      	str	r2, [r3, #0]
 8002172:	605a      	str	r2, [r3, #4]
 8002174:	609a      	str	r2, [r3, #8]
 8002176:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002178:	f107 0320 	add.w	r3, r7, #32
 800217c:	2200      	movs	r2, #0
 800217e:	601a      	str	r2, [r3, #0]
 8002180:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002182:	1d3b      	adds	r3, r7, #4
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]
 8002188:	605a      	str	r2, [r3, #4]
 800218a:	609a      	str	r2, [r3, #8]
 800218c:	60da      	str	r2, [r3, #12]
 800218e:	611a      	str	r2, [r3, #16]
 8002190:	615a      	str	r2, [r3, #20]
 8002192:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002194:	4b2d      	ldr	r3, [pc, #180]	; (800224c <MX_TIM2_Init+0xe8>)
 8002196:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800219a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800219c:	4b2b      	ldr	r3, [pc, #172]	; (800224c <MX_TIM2_Init+0xe8>)
 800219e:	2200      	movs	r2, #0
 80021a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021a2:	4b2a      	ldr	r3, [pc, #168]	; (800224c <MX_TIM2_Init+0xe8>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80021a8:	4b28      	ldr	r3, [pc, #160]	; (800224c <MX_TIM2_Init+0xe8>)
 80021aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021b0:	4b26      	ldr	r3, [pc, #152]	; (800224c <MX_TIM2_Init+0xe8>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021b6:	4b25      	ldr	r3, [pc, #148]	; (800224c <MX_TIM2_Init+0xe8>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021bc:	4823      	ldr	r0, [pc, #140]	; (800224c <MX_TIM2_Init+0xe8>)
 80021be:	f005 fccb 	bl	8007b58 <HAL_TIM_Base_Init>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80021c8:	f000 fbd8 	bl	800297c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021d0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021d6:	4619      	mov	r1, r3
 80021d8:	481c      	ldr	r0, [pc, #112]	; (800224c <MX_TIM2_Init+0xe8>)
 80021da:	f005 ffa1 	bl	8008120 <HAL_TIM_ConfigClockSource>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80021e4:	f000 fbca 	bl	800297c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80021e8:	4818      	ldr	r0, [pc, #96]	; (800224c <MX_TIM2_Init+0xe8>)
 80021ea:	f005 fd04 	bl	8007bf6 <HAL_TIM_PWM_Init>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80021f4:	f000 fbc2 	bl	800297c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021f8:	2300      	movs	r3, #0
 80021fa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021fc:	2300      	movs	r3, #0
 80021fe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002200:	f107 0320 	add.w	r3, r7, #32
 8002204:	4619      	mov	r1, r3
 8002206:	4811      	ldr	r0, [pc, #68]	; (800224c <MX_TIM2_Init+0xe8>)
 8002208:	f006 fb5e 	bl	80088c8 <HAL_TIMEx_MasterConfigSynchronization>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002212:	f000 fbb3 	bl	800297c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002216:	2360      	movs	r3, #96	; 0x60
 8002218:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800221a:	2300      	movs	r3, #0
 800221c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800221e:	2300      	movs	r3, #0
 8002220:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002222:	2300      	movs	r3, #0
 8002224:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002226:	1d3b      	adds	r3, r7, #4
 8002228:	2200      	movs	r2, #0
 800222a:	4619      	mov	r1, r3
 800222c:	4807      	ldr	r0, [pc, #28]	; (800224c <MX_TIM2_Init+0xe8>)
 800222e:	f005 feb1 	bl	8007f94 <HAL_TIM_PWM_ConfigChannel>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002238:	f000 fba0 	bl	800297c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800223c:	4803      	ldr	r0, [pc, #12]	; (800224c <MX_TIM2_Init+0xe8>)
 800223e:	f000 fe67 	bl	8002f10 <HAL_TIM_MspPostInit>

}
 8002242:	bf00      	nop
 8002244:	3738      	adds	r7, #56	; 0x38
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20002a44 	.word	0x20002a44

08002250 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08e      	sub	sp, #56	; 0x38
 8002254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002256:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800225a:	2200      	movs	r2, #0
 800225c:	601a      	str	r2, [r3, #0]
 800225e:	605a      	str	r2, [r3, #4]
 8002260:	609a      	str	r2, [r3, #8]
 8002262:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002264:	f107 0320 	add.w	r3, r7, #32
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800226e:	1d3b      	adds	r3, r7, #4
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	605a      	str	r2, [r3, #4]
 8002276:	609a      	str	r2, [r3, #8]
 8002278:	60da      	str	r2, [r3, #12]
 800227a:	611a      	str	r2, [r3, #16]
 800227c:	615a      	str	r2, [r3, #20]
 800227e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002280:	4b2c      	ldr	r3, [pc, #176]	; (8002334 <MX_TIM3_Init+0xe4>)
 8002282:	4a2d      	ldr	r2, [pc, #180]	; (8002338 <MX_TIM3_Init+0xe8>)
 8002284:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002286:	4b2b      	ldr	r3, [pc, #172]	; (8002334 <MX_TIM3_Init+0xe4>)
 8002288:	2200      	movs	r2, #0
 800228a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800228c:	4b29      	ldr	r3, [pc, #164]	; (8002334 <MX_TIM3_Init+0xe4>)
 800228e:	2200      	movs	r2, #0
 8002290:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002292:	4b28      	ldr	r3, [pc, #160]	; (8002334 <MX_TIM3_Init+0xe4>)
 8002294:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002298:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800229a:	4b26      	ldr	r3, [pc, #152]	; (8002334 <MX_TIM3_Init+0xe4>)
 800229c:	2200      	movs	r2, #0
 800229e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022a0:	4b24      	ldr	r3, [pc, #144]	; (8002334 <MX_TIM3_Init+0xe4>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80022a6:	4823      	ldr	r0, [pc, #140]	; (8002334 <MX_TIM3_Init+0xe4>)
 80022a8:	f005 fc56 	bl	8007b58 <HAL_TIM_Base_Init>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80022b2:	f000 fb63 	bl	800297c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022ba:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80022bc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022c0:	4619      	mov	r1, r3
 80022c2:	481c      	ldr	r0, [pc, #112]	; (8002334 <MX_TIM3_Init+0xe4>)
 80022c4:	f005 ff2c 	bl	8008120 <HAL_TIM_ConfigClockSource>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80022ce:	f000 fb55 	bl	800297c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80022d2:	4818      	ldr	r0, [pc, #96]	; (8002334 <MX_TIM3_Init+0xe4>)
 80022d4:	f005 fc8f 	bl	8007bf6 <HAL_TIM_PWM_Init>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80022de:	f000 fb4d 	bl	800297c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022e2:	2300      	movs	r3, #0
 80022e4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022e6:	2300      	movs	r3, #0
 80022e8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022ea:	f107 0320 	add.w	r3, r7, #32
 80022ee:	4619      	mov	r1, r3
 80022f0:	4810      	ldr	r0, [pc, #64]	; (8002334 <MX_TIM3_Init+0xe4>)
 80022f2:	f006 fae9 	bl	80088c8 <HAL_TIMEx_MasterConfigSynchronization>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80022fc:	f000 fb3e 	bl	800297c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002300:	2360      	movs	r3, #96	; 0x60
 8002302:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002304:	2300      	movs	r3, #0
 8002306:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002308:	2300      	movs	r3, #0
 800230a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800230c:	2300      	movs	r3, #0
 800230e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002310:	1d3b      	adds	r3, r7, #4
 8002312:	2200      	movs	r2, #0
 8002314:	4619      	mov	r1, r3
 8002316:	4807      	ldr	r0, [pc, #28]	; (8002334 <MX_TIM3_Init+0xe4>)
 8002318:	f005 fe3c 	bl	8007f94 <HAL_TIM_PWM_ConfigChannel>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002322:	f000 fb2b 	bl	800297c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002326:	4803      	ldr	r0, [pc, #12]	; (8002334 <MX_TIM3_Init+0xe4>)
 8002328:	f000 fdf2 	bl	8002f10 <HAL_TIM_MspPostInit>

}
 800232c:	bf00      	nop
 800232e:	3738      	adds	r7, #56	; 0x38
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	200027e0 	.word	0x200027e0
 8002338:	40000400 	.word	0x40000400

0800233c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08e      	sub	sp, #56	; 0x38
 8002340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002342:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002346:	2200      	movs	r2, #0
 8002348:	601a      	str	r2, [r3, #0]
 800234a:	605a      	str	r2, [r3, #4]
 800234c:	609a      	str	r2, [r3, #8]
 800234e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002350:	f107 0320 	add.w	r3, r7, #32
 8002354:	2200      	movs	r2, #0
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800235a:	1d3b      	adds	r3, r7, #4
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	605a      	str	r2, [r3, #4]
 8002362:	609a      	str	r2, [r3, #8]
 8002364:	60da      	str	r2, [r3, #12]
 8002366:	611a      	str	r2, [r3, #16]
 8002368:	615a      	str	r2, [r3, #20]
 800236a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800236c:	4b3d      	ldr	r3, [pc, #244]	; (8002464 <MX_TIM4_Init+0x128>)
 800236e:	4a3e      	ldr	r2, [pc, #248]	; (8002468 <MX_TIM4_Init+0x12c>)
 8002370:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002372:	4b3c      	ldr	r3, [pc, #240]	; (8002464 <MX_TIM4_Init+0x128>)
 8002374:	2200      	movs	r2, #0
 8002376:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002378:	4b3a      	ldr	r3, [pc, #232]	; (8002464 <MX_TIM4_Init+0x128>)
 800237a:	2200      	movs	r2, #0
 800237c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800237e:	4b39      	ldr	r3, [pc, #228]	; (8002464 <MX_TIM4_Init+0x128>)
 8002380:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002384:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002386:	4b37      	ldr	r3, [pc, #220]	; (8002464 <MX_TIM4_Init+0x128>)
 8002388:	2200      	movs	r2, #0
 800238a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800238c:	4b35      	ldr	r3, [pc, #212]	; (8002464 <MX_TIM4_Init+0x128>)
 800238e:	2200      	movs	r2, #0
 8002390:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002392:	4834      	ldr	r0, [pc, #208]	; (8002464 <MX_TIM4_Init+0x128>)
 8002394:	f005 fbe0 	bl	8007b58 <HAL_TIM_Base_Init>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800239e:	f000 faed 	bl	800297c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023a6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80023a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023ac:	4619      	mov	r1, r3
 80023ae:	482d      	ldr	r0, [pc, #180]	; (8002464 <MX_TIM4_Init+0x128>)
 80023b0:	f005 feb6 	bl	8008120 <HAL_TIM_ConfigClockSource>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80023ba:	f000 fadf 	bl	800297c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80023be:	4829      	ldr	r0, [pc, #164]	; (8002464 <MX_TIM4_Init+0x128>)
 80023c0:	f005 fc19 	bl	8007bf6 <HAL_TIM_PWM_Init>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80023ca:	f000 fad7 	bl	800297c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023ce:	2300      	movs	r3, #0
 80023d0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023d2:	2300      	movs	r3, #0
 80023d4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80023d6:	f107 0320 	add.w	r3, r7, #32
 80023da:	4619      	mov	r1, r3
 80023dc:	4821      	ldr	r0, [pc, #132]	; (8002464 <MX_TIM4_Init+0x128>)
 80023de:	f006 fa73 	bl	80088c8 <HAL_TIMEx_MasterConfigSynchronization>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80023e8:	f000 fac8 	bl	800297c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023ec:	2360      	movs	r3, #96	; 0x60
 80023ee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80023f0:	2300      	movs	r3, #0
 80023f2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023f4:	2300      	movs	r3, #0
 80023f6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023f8:	2300      	movs	r3, #0
 80023fa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023fc:	1d3b      	adds	r3, r7, #4
 80023fe:	2200      	movs	r2, #0
 8002400:	4619      	mov	r1, r3
 8002402:	4818      	ldr	r0, [pc, #96]	; (8002464 <MX_TIM4_Init+0x128>)
 8002404:	f005 fdc6 	bl	8007f94 <HAL_TIM_PWM_ConfigChannel>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800240e:	f000 fab5 	bl	800297c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002412:	1d3b      	adds	r3, r7, #4
 8002414:	2204      	movs	r2, #4
 8002416:	4619      	mov	r1, r3
 8002418:	4812      	ldr	r0, [pc, #72]	; (8002464 <MX_TIM4_Init+0x128>)
 800241a:	f005 fdbb 	bl	8007f94 <HAL_TIM_PWM_ConfigChannel>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8002424:	f000 faaa 	bl	800297c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002428:	1d3b      	adds	r3, r7, #4
 800242a:	2208      	movs	r2, #8
 800242c:	4619      	mov	r1, r3
 800242e:	480d      	ldr	r0, [pc, #52]	; (8002464 <MX_TIM4_Init+0x128>)
 8002430:	f005 fdb0 	bl	8007f94 <HAL_TIM_PWM_ConfigChannel>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 800243a:	f000 fa9f 	bl	800297c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800243e:	1d3b      	adds	r3, r7, #4
 8002440:	220c      	movs	r2, #12
 8002442:	4619      	mov	r1, r3
 8002444:	4807      	ldr	r0, [pc, #28]	; (8002464 <MX_TIM4_Init+0x128>)
 8002446:	f005 fda5 	bl	8007f94 <HAL_TIM_PWM_ConfigChannel>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8002450:	f000 fa94 	bl	800297c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002454:	4803      	ldr	r0, [pc, #12]	; (8002464 <MX_TIM4_Init+0x128>)
 8002456:	f000 fd5b 	bl	8002f10 <HAL_TIM_MspPostInit>

}
 800245a:	bf00      	nop
 800245c:	3738      	adds	r7, #56	; 0x38
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	2000270c 	.word	0x2000270c
 8002468:	40000800 	.word	0x40000800

0800246c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b08e      	sub	sp, #56	; 0x38
 8002470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002472:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002476:	2200      	movs	r2, #0
 8002478:	601a      	str	r2, [r3, #0]
 800247a:	605a      	str	r2, [r3, #4]
 800247c:	609a      	str	r2, [r3, #8]
 800247e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002480:	f107 0320 	add.w	r3, r7, #32
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]
 8002488:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800248a:	1d3b      	adds	r3, r7, #4
 800248c:	2200      	movs	r2, #0
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	605a      	str	r2, [r3, #4]
 8002492:	609a      	str	r2, [r3, #8]
 8002494:	60da      	str	r2, [r3, #12]
 8002496:	611a      	str	r2, [r3, #16]
 8002498:	615a      	str	r2, [r3, #20]
 800249a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800249c:	4b2c      	ldr	r3, [pc, #176]	; (8002550 <MX_TIM5_Init+0xe4>)
 800249e:	4a2d      	ldr	r2, [pc, #180]	; (8002554 <MX_TIM5_Init+0xe8>)
 80024a0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80024a2:	4b2b      	ldr	r3, [pc, #172]	; (8002550 <MX_TIM5_Init+0xe4>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024a8:	4b29      	ldr	r3, [pc, #164]	; (8002550 <MX_TIM5_Init+0xe4>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80024ae:	4b28      	ldr	r3, [pc, #160]	; (8002550 <MX_TIM5_Init+0xe4>)
 80024b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80024b4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024b6:	4b26      	ldr	r3, [pc, #152]	; (8002550 <MX_TIM5_Init+0xe4>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024bc:	4b24      	ldr	r3, [pc, #144]	; (8002550 <MX_TIM5_Init+0xe4>)
 80024be:	2200      	movs	r2, #0
 80024c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80024c2:	4823      	ldr	r0, [pc, #140]	; (8002550 <MX_TIM5_Init+0xe4>)
 80024c4:	f005 fb48 	bl	8007b58 <HAL_TIM_Base_Init>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80024ce:	f000 fa55 	bl	800297c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024d6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80024d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024dc:	4619      	mov	r1, r3
 80024de:	481c      	ldr	r0, [pc, #112]	; (8002550 <MX_TIM5_Init+0xe4>)
 80024e0:	f005 fe1e 	bl	8008120 <HAL_TIM_ConfigClockSource>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80024ea:	f000 fa47 	bl	800297c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80024ee:	4818      	ldr	r0, [pc, #96]	; (8002550 <MX_TIM5_Init+0xe4>)
 80024f0:	f005 fb81 	bl	8007bf6 <HAL_TIM_PWM_Init>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80024fa:	f000 fa3f 	bl	800297c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024fe:	2300      	movs	r3, #0
 8002500:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002502:	2300      	movs	r3, #0
 8002504:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002506:	f107 0320 	add.w	r3, r7, #32
 800250a:	4619      	mov	r1, r3
 800250c:	4810      	ldr	r0, [pc, #64]	; (8002550 <MX_TIM5_Init+0xe4>)
 800250e:	f006 f9db 	bl	80088c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002518:	f000 fa30 	bl	800297c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800251c:	2360      	movs	r3, #96	; 0x60
 800251e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002520:	2300      	movs	r3, #0
 8002522:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002524:	2300      	movs	r3, #0
 8002526:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002528:	2300      	movs	r3, #0
 800252a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800252c:	1d3b      	adds	r3, r7, #4
 800252e:	2200      	movs	r2, #0
 8002530:	4619      	mov	r1, r3
 8002532:	4807      	ldr	r0, [pc, #28]	; (8002550 <MX_TIM5_Init+0xe4>)
 8002534:	f005 fd2e 	bl	8007f94 <HAL_TIM_PWM_ConfigChannel>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800253e:	f000 fa1d 	bl	800297c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002542:	4803      	ldr	r0, [pc, #12]	; (8002550 <MX_TIM5_Init+0xe4>)
 8002544:	f000 fce4 	bl	8002f10 <HAL_TIM_MspPostInit>

}
 8002548:	bf00      	nop
 800254a:	3738      	adds	r7, #56	; 0x38
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	200027a0 	.word	0x200027a0
 8002554:	40000c00 	.word	0x40000c00

08002558 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b08c      	sub	sp, #48	; 0x30
 800255c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800255e:	f107 030c 	add.w	r3, r7, #12
 8002562:	2224      	movs	r2, #36	; 0x24
 8002564:	2100      	movs	r1, #0
 8002566:	4618      	mov	r0, r3
 8002568:	f00f f84d 	bl	8011606 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800256c:	1d3b      	adds	r3, r7, #4
 800256e:	2200      	movs	r2, #0
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002574:	4b22      	ldr	r3, [pc, #136]	; (8002600 <MX_TIM8_Init+0xa8>)
 8002576:	4a23      	ldr	r2, [pc, #140]	; (8002604 <MX_TIM8_Init+0xac>)
 8002578:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800257a:	4b21      	ldr	r3, [pc, #132]	; (8002600 <MX_TIM8_Init+0xa8>)
 800257c:	2200      	movs	r2, #0
 800257e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002580:	4b1f      	ldr	r3, [pc, #124]	; (8002600 <MX_TIM8_Init+0xa8>)
 8002582:	2200      	movs	r2, #0
 8002584:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002586:	4b1e      	ldr	r3, [pc, #120]	; (8002600 <MX_TIM8_Init+0xa8>)
 8002588:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800258c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800258e:	4b1c      	ldr	r3, [pc, #112]	; (8002600 <MX_TIM8_Init+0xa8>)
 8002590:	2200      	movs	r2, #0
 8002592:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002594:	4b1a      	ldr	r3, [pc, #104]	; (8002600 <MX_TIM8_Init+0xa8>)
 8002596:	2200      	movs	r2, #0
 8002598:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800259a:	4b19      	ldr	r3, [pc, #100]	; (8002600 <MX_TIM8_Init+0xa8>)
 800259c:	2200      	movs	r2, #0
 800259e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80025a0:	2301      	movs	r3, #1
 80025a2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025a4:	2300      	movs	r3, #0
 80025a6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025a8:	2301      	movs	r3, #1
 80025aa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025ac:	2300      	movs	r3, #0
 80025ae:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80025b0:	2300      	movs	r3, #0
 80025b2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025b4:	2300      	movs	r3, #0
 80025b6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025b8:	2301      	movs	r3, #1
 80025ba:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80025bc:	2300      	movs	r3, #0
 80025be:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80025c0:	2300      	movs	r3, #0
 80025c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80025c4:	f107 030c 	add.w	r3, r7, #12
 80025c8:	4619      	mov	r1, r3
 80025ca:	480d      	ldr	r0, [pc, #52]	; (8002600 <MX_TIM8_Init+0xa8>)
 80025cc:	f005 fb48 	bl	8007c60 <HAL_TIM_Encoder_Init>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80025d6:	f000 f9d1 	bl	800297c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025da:	2300      	movs	r3, #0
 80025dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025de:	2300      	movs	r3, #0
 80025e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80025e2:	1d3b      	adds	r3, r7, #4
 80025e4:	4619      	mov	r1, r3
 80025e6:	4806      	ldr	r0, [pc, #24]	; (8002600 <MX_TIM8_Init+0xa8>)
 80025e8:	f006 f96e 	bl	80088c8 <HAL_TIMEx_MasterConfigSynchronization>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80025f2:	f000 f9c3 	bl	800297c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80025f6:	bf00      	nop
 80025f8:	3730      	adds	r7, #48	; 0x30
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	200026cc 	.word	0x200026cc
 8002604:	40010400 	.word	0x40010400

08002608 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08c      	sub	sp, #48	; 0x30
 800260c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800260e:	f107 0320 	add.w	r3, r7, #32
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	605a      	str	r2, [r3, #4]
 8002618:	609a      	str	r2, [r3, #8]
 800261a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800261c:	1d3b      	adds	r3, r7, #4
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	605a      	str	r2, [r3, #4]
 8002624:	609a      	str	r2, [r3, #8]
 8002626:	60da      	str	r2, [r3, #12]
 8002628:	611a      	str	r2, [r3, #16]
 800262a:	615a      	str	r2, [r3, #20]
 800262c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800262e:	4b25      	ldr	r3, [pc, #148]	; (80026c4 <MX_TIM9_Init+0xbc>)
 8002630:	4a25      	ldr	r2, [pc, #148]	; (80026c8 <MX_TIM9_Init+0xc0>)
 8002632:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8002634:	4b23      	ldr	r3, [pc, #140]	; (80026c4 <MX_TIM9_Init+0xbc>)
 8002636:	2200      	movs	r2, #0
 8002638:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800263a:	4b22      	ldr	r3, [pc, #136]	; (80026c4 <MX_TIM9_Init+0xbc>)
 800263c:	2200      	movs	r2, #0
 800263e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8002640:	4b20      	ldr	r3, [pc, #128]	; (80026c4 <MX_TIM9_Init+0xbc>)
 8002642:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002646:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002648:	4b1e      	ldr	r3, [pc, #120]	; (80026c4 <MX_TIM9_Init+0xbc>)
 800264a:	2200      	movs	r2, #0
 800264c:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800264e:	4b1d      	ldr	r3, [pc, #116]	; (80026c4 <MX_TIM9_Init+0xbc>)
 8002650:	2200      	movs	r2, #0
 8002652:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002654:	481b      	ldr	r0, [pc, #108]	; (80026c4 <MX_TIM9_Init+0xbc>)
 8002656:	f005 fa7f 	bl	8007b58 <HAL_TIM_Base_Init>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8002660:	f000 f98c 	bl	800297c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002664:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002668:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800266a:	f107 0320 	add.w	r3, r7, #32
 800266e:	4619      	mov	r1, r3
 8002670:	4814      	ldr	r0, [pc, #80]	; (80026c4 <MX_TIM9_Init+0xbc>)
 8002672:	f005 fd55 	bl	8008120 <HAL_TIM_ConfigClockSource>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 800267c:	f000 f97e 	bl	800297c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002680:	4810      	ldr	r0, [pc, #64]	; (80026c4 <MX_TIM9_Init+0xbc>)
 8002682:	f005 fab8 	bl	8007bf6 <HAL_TIM_PWM_Init>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 800268c:	f000 f976 	bl	800297c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002690:	2360      	movs	r3, #96	; 0x60
 8002692:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002694:	2300      	movs	r3, #0
 8002696:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002698:	2300      	movs	r3, #0
 800269a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800269c:	2300      	movs	r3, #0
 800269e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026a0:	1d3b      	adds	r3, r7, #4
 80026a2:	2200      	movs	r2, #0
 80026a4:	4619      	mov	r1, r3
 80026a6:	4807      	ldr	r0, [pc, #28]	; (80026c4 <MX_TIM9_Init+0xbc>)
 80026a8:	f005 fc74 	bl	8007f94 <HAL_TIM_PWM_ConfigChannel>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 80026b2:	f000 f963 	bl	800297c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80026b6:	4803      	ldr	r0, [pc, #12]	; (80026c4 <MX_TIM9_Init+0xbc>)
 80026b8:	f000 fc2a 	bl	8002f10 <HAL_TIM_MspPostInit>

}
 80026bc:	bf00      	nop
 80026be:	3730      	adds	r7, #48	; 0x30
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	200028a8 	.word	0x200028a8
 80026c8:	40014000 	.word	0x40014000

080026cc <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80026d0:	4b0e      	ldr	r3, [pc, #56]	; (800270c <MX_TIM14_Init+0x40>)
 80026d2:	4a0f      	ldr	r2, [pc, #60]	; (8002710 <MX_TIM14_Init+0x44>)
 80026d4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 8400;
 80026d6:	4b0d      	ldr	r3, [pc, #52]	; (800270c <MX_TIM14_Init+0x40>)
 80026d8:	f242 02d0 	movw	r2, #8400	; 0x20d0
 80026dc:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026de:	4b0b      	ldr	r3, [pc, #44]	; (800270c <MX_TIM14_Init+0x40>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 2000;
 80026e4:	4b09      	ldr	r3, [pc, #36]	; (800270c <MX_TIM14_Init+0x40>)
 80026e6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80026ea:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026ec:	4b07      	ldr	r3, [pc, #28]	; (800270c <MX_TIM14_Init+0x40>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026f2:	4b06      	ldr	r3, [pc, #24]	; (800270c <MX_TIM14_Init+0x40>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80026f8:	4804      	ldr	r0, [pc, #16]	; (800270c <MX_TIM14_Init+0x40>)
 80026fa:	f005 fa2d 	bl	8007b58 <HAL_TIM_Base_Init>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 8002704:	f000 f93a 	bl	800297c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002708:	bf00      	nop
 800270a:	bd80      	pop	{r7, pc}
 800270c:	20002aac 	.word	0x20002aac
 8002710:	40002000 	.word	0x40002000

08002714 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002718:	4b11      	ldr	r3, [pc, #68]	; (8002760 <MX_UART4_Init+0x4c>)
 800271a:	4a12      	ldr	r2, [pc, #72]	; (8002764 <MX_UART4_Init+0x50>)
 800271c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800271e:	4b10      	ldr	r3, [pc, #64]	; (8002760 <MX_UART4_Init+0x4c>)
 8002720:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002724:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002726:	4b0e      	ldr	r3, [pc, #56]	; (8002760 <MX_UART4_Init+0x4c>)
 8002728:	2200      	movs	r2, #0
 800272a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800272c:	4b0c      	ldr	r3, [pc, #48]	; (8002760 <MX_UART4_Init+0x4c>)
 800272e:	2200      	movs	r2, #0
 8002730:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002732:	4b0b      	ldr	r3, [pc, #44]	; (8002760 <MX_UART4_Init+0x4c>)
 8002734:	2200      	movs	r2, #0
 8002736:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002738:	4b09      	ldr	r3, [pc, #36]	; (8002760 <MX_UART4_Init+0x4c>)
 800273a:	220c      	movs	r2, #12
 800273c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800273e:	4b08      	ldr	r3, [pc, #32]	; (8002760 <MX_UART4_Init+0x4c>)
 8002740:	2200      	movs	r2, #0
 8002742:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002744:	4b06      	ldr	r3, [pc, #24]	; (8002760 <MX_UART4_Init+0x4c>)
 8002746:	2200      	movs	r2, #0
 8002748:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart4) != HAL_OK)
 800274a:	4805      	ldr	r0, [pc, #20]	; (8002760 <MX_UART4_Init+0x4c>)
 800274c:	f006 f99e 	bl	8008a8c <HAL_HalfDuplex_Init>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8002756:	f000 f911 	bl	800297c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800275a:	bf00      	nop
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	200029ac 	.word	0x200029ac
 8002764:	40004c00 	.word	0x40004c00

08002768 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b08c      	sub	sp, #48	; 0x30
 800276c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800276e:	f107 031c 	add.w	r3, r7, #28
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	605a      	str	r2, [r3, #4]
 8002778:	609a      	str	r2, [r3, #8]
 800277a:	60da      	str	r2, [r3, #12]
 800277c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	61bb      	str	r3, [r7, #24]
 8002782:	4b78      	ldr	r3, [pc, #480]	; (8002964 <MX_GPIO_Init+0x1fc>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002786:	4a77      	ldr	r2, [pc, #476]	; (8002964 <MX_GPIO_Init+0x1fc>)
 8002788:	f043 0310 	orr.w	r3, r3, #16
 800278c:	6313      	str	r3, [r2, #48]	; 0x30
 800278e:	4b75      	ldr	r3, [pc, #468]	; (8002964 <MX_GPIO_Init+0x1fc>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002792:	f003 0310 	and.w	r3, r3, #16
 8002796:	61bb      	str	r3, [r7, #24]
 8002798:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800279a:	2300      	movs	r3, #0
 800279c:	617b      	str	r3, [r7, #20]
 800279e:	4b71      	ldr	r3, [pc, #452]	; (8002964 <MX_GPIO_Init+0x1fc>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a2:	4a70      	ldr	r2, [pc, #448]	; (8002964 <MX_GPIO_Init+0x1fc>)
 80027a4:	f043 0304 	orr.w	r3, r3, #4
 80027a8:	6313      	str	r3, [r2, #48]	; 0x30
 80027aa:	4b6e      	ldr	r3, [pc, #440]	; (8002964 <MX_GPIO_Init+0x1fc>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ae:	f003 0304 	and.w	r3, r3, #4
 80027b2:	617b      	str	r3, [r7, #20]
 80027b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80027b6:	2300      	movs	r3, #0
 80027b8:	613b      	str	r3, [r7, #16]
 80027ba:	4b6a      	ldr	r3, [pc, #424]	; (8002964 <MX_GPIO_Init+0x1fc>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027be:	4a69      	ldr	r2, [pc, #420]	; (8002964 <MX_GPIO_Init+0x1fc>)
 80027c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027c4:	6313      	str	r3, [r2, #48]	; 0x30
 80027c6:	4b67      	ldr	r3, [pc, #412]	; (8002964 <MX_GPIO_Init+0x1fc>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ce:	613b      	str	r3, [r7, #16]
 80027d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027d2:	2300      	movs	r3, #0
 80027d4:	60fb      	str	r3, [r7, #12]
 80027d6:	4b63      	ldr	r3, [pc, #396]	; (8002964 <MX_GPIO_Init+0x1fc>)
 80027d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027da:	4a62      	ldr	r2, [pc, #392]	; (8002964 <MX_GPIO_Init+0x1fc>)
 80027dc:	f043 0301 	orr.w	r3, r3, #1
 80027e0:	6313      	str	r3, [r2, #48]	; 0x30
 80027e2:	4b60      	ldr	r3, [pc, #384]	; (8002964 <MX_GPIO_Init+0x1fc>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ee:	2300      	movs	r3, #0
 80027f0:	60bb      	str	r3, [r7, #8]
 80027f2:	4b5c      	ldr	r3, [pc, #368]	; (8002964 <MX_GPIO_Init+0x1fc>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	4a5b      	ldr	r2, [pc, #364]	; (8002964 <MX_GPIO_Init+0x1fc>)
 80027f8:	f043 0302 	orr.w	r3, r3, #2
 80027fc:	6313      	str	r3, [r2, #48]	; 0x30
 80027fe:	4b59      	ldr	r3, [pc, #356]	; (8002964 <MX_GPIO_Init+0x1fc>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	f003 0302 	and.w	r3, r3, #2
 8002806:	60bb      	str	r3, [r7, #8]
 8002808:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	607b      	str	r3, [r7, #4]
 800280e:	4b55      	ldr	r3, [pc, #340]	; (8002964 <MX_GPIO_Init+0x1fc>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002812:	4a54      	ldr	r2, [pc, #336]	; (8002964 <MX_GPIO_Init+0x1fc>)
 8002814:	f043 0308 	orr.w	r3, r3, #8
 8002818:	6313      	str	r3, [r2, #48]	; 0x30
 800281a:	4b52      	ldr	r3, [pc, #328]	; (8002964 <MX_GPIO_Init+0x1fc>)
 800281c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281e:	f003 0308 	and.w	r3, r3, #8
 8002822:	607b      	str	r3, [r7, #4]
 8002824:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_Z_Pin|DIR_Z_Pin|GPIO_PIN_10|DIR_X_Pin, GPIO_PIN_RESET);
 8002826:	2200      	movs	r2, #0
 8002828:	f242 4124 	movw	r1, #9252	; 0x2424
 800282c:	484e      	ldr	r0, [pc, #312]	; (8002968 <MX_GPIO_Init+0x200>)
 800282e:	f001 fc31 	bl	8004094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN_ROT_Pin|DIR_ROT_Pin|SPI_DC_Pin|SPI_CS_Pin, GPIO_PIN_RESET);
 8002832:	2200      	movs	r2, #0
 8002834:	2139      	movs	r1, #57	; 0x39
 8002836:	484d      	ldr	r0, [pc, #308]	; (800296c <MX_GPIO_Init+0x204>)
 8002838:	f001 fc2c 	bl	8004094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_RESET_Pin|LED_Status_Pin|OUTPUT_RES6_Pin|OUTPUT_RES5_Pin
 800283c:	2200      	movs	r2, #0
 800283e:	f44f 61f2 	mov.w	r1, #1936	; 0x790
 8002842:	484b      	ldr	r0, [pc, #300]	; (8002970 <MX_GPIO_Init+0x208>)
 8002844:	f001 fc26 	bl	8004094 <HAL_GPIO_WritePin>
                          |OUTPUT_RES4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUTPUT_RES7_Pin|OUTPUT_RES3_Pin|OUTPUT_RES2_Pin, GPIO_PIN_RESET);
 8002848:	2200      	movs	r2, #0
 800284a:	f44f 4144 	mov.w	r1, #50176	; 0xc400
 800284e:	4849      	ldr	r0, [pc, #292]	; (8002974 <MX_GPIO_Init+0x20c>)
 8002850:	f001 fc20 	bl	8004094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OUTPUT_RES1_Pin|VACUUM_PUMP_Pin|VENTIL2_Pin|VENTIL1_Pin
 8002854:	2200      	movs	r2, #0
 8002856:	f640 7148 	movw	r1, #3912	; 0xf48
 800285a:	4847      	ldr	r0, [pc, #284]	; (8002978 <MX_GPIO_Init+0x210>)
 800285c:	f001 fc1a 	bl	8004094 <HAL_GPIO_WritePin>
                          |EN_Y_Pin|DIR_Y_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN_Z_Pin DIR_Z_Pin PE10 DIR_X_Pin */
  GPIO_InitStruct.Pin = EN_Z_Pin|DIR_Z_Pin|GPIO_PIN_10|DIR_X_Pin;
 8002860:	f242 4324 	movw	r3, #9252	; 0x2424
 8002864:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002866:	2301      	movs	r3, #1
 8002868:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286a:	2300      	movs	r3, #0
 800286c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286e:	2300      	movs	r3, #0
 8002870:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002872:	f107 031c 	add.w	r3, r7, #28
 8002876:	4619      	mov	r1, r3
 8002878:	483b      	ldr	r0, [pc, #236]	; (8002968 <MX_GPIO_Init+0x200>)
 800287a:	f001 fa61 	bl	8003d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIAG_Z_Pin INDEX_Z_Pin ENDSTOP_X1_Pin SDIO_CD_Pin
                           DIAG_X_Pin INDEX_X_Pin ENDSTOP_Z2_Pin ENDSTOP_Z1_Pin */
  GPIO_InitStruct.Pin = DIAG_Z_Pin|INDEX_Z_Pin|ENDSTOP_X1_Pin|SDIO_CD_Pin
 800287e:	f641 03db 	movw	r3, #6363	; 0x18db
 8002882:	61fb      	str	r3, [r7, #28]
                          |DIAG_X_Pin|INDEX_X_Pin|ENDSTOP_Z2_Pin|ENDSTOP_Z1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002884:	2300      	movs	r3, #0
 8002886:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002888:	2300      	movs	r3, #0
 800288a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800288c:	f107 031c 	add.w	r3, r7, #28
 8002890:	4619      	mov	r1, r3
 8002892:	4835      	ldr	r0, [pc, #212]	; (8002968 <MX_GPIO_Init+0x200>)
 8002894:	f001 fa54 	bl	8003d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENDSTOP_X2_Pin ENDSTOP_Y1_Pin ENDSTOP_Y2_Pin DIAG_ROT_Pin
                           INDEX_ROT_Pin ENC_BTN_Pin INPUT_RES2_Pin */
  GPIO_InitStruct.Pin = ENDSTOP_X2_Pin|ENDSTOP_Y1_Pin|ENDSTOP_Y2_Pin|DIAG_ROT_Pin
 8002898:	f24f 2306 	movw	r3, #61958	; 0xf206
 800289c:	61fb      	str	r3, [r7, #28]
                          |INDEX_ROT_Pin|ENC_BTN_Pin|INPUT_RES2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800289e:	2300      	movs	r3, #0
 80028a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028a6:	f107 031c 	add.w	r3, r7, #28
 80028aa:	4619      	mov	r1, r3
 80028ac:	482f      	ldr	r0, [pc, #188]	; (800296c <MX_GPIO_Init+0x204>)
 80028ae:	f001 fa47 	bl	8003d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_ROT_Pin DIR_ROT_Pin SPI_DC_Pin SPI_CS_Pin */
  GPIO_InitStruct.Pin = EN_ROT_Pin|DIR_ROT_Pin|SPI_DC_Pin|SPI_CS_Pin;
 80028b2:	2339      	movs	r3, #57	; 0x39
 80028b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028b6:	2301      	movs	r3, #1
 80028b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ba:	2300      	movs	r3, #0
 80028bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028be:	2300      	movs	r3, #0
 80028c0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028c2:	f107 031c 	add.w	r3, r7, #28
 80028c6:	4619      	mov	r1, r3
 80028c8:	4828      	ldr	r0, [pc, #160]	; (800296c <MX_GPIO_Init+0x204>)
 80028ca:	f001 fa39 	bl	8003d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_RESET_Pin LED_Status_Pin OUTPUT_RES6_Pin OUTPUT_RES5_Pin
                           OUTPUT_RES4_Pin */
  GPIO_InitStruct.Pin = SPI_RESET_Pin|LED_Status_Pin|OUTPUT_RES6_Pin|OUTPUT_RES5_Pin
 80028ce:	f44f 63f2 	mov.w	r3, #1936	; 0x790
 80028d2:	61fb      	str	r3, [r7, #28]
                          |OUTPUT_RES4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028d4:	2301      	movs	r3, #1
 80028d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d8:	2300      	movs	r3, #0
 80028da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028dc:	2300      	movs	r3, #0
 80028de:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e0:	f107 031c 	add.w	r3, r7, #28
 80028e4:	4619      	mov	r1, r3
 80028e6:	4822      	ldr	r0, [pc, #136]	; (8002970 <MX_GPIO_Init+0x208>)
 80028e8:	f001 fa2a 	bl	8003d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUTPUT_RES7_Pin OUTPUT_RES3_Pin OUTPUT_RES2_Pin */
  GPIO_InitStruct.Pin = OUTPUT_RES7_Pin|OUTPUT_RES3_Pin|OUTPUT_RES2_Pin;
 80028ec:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80028f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028f2:	2301      	movs	r3, #1
 80028f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fa:	2300      	movs	r3, #0
 80028fc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028fe:	f107 031c 	add.w	r3, r7, #28
 8002902:	4619      	mov	r1, r3
 8002904:	481b      	ldr	r0, [pc, #108]	; (8002974 <MX_GPIO_Init+0x20c>)
 8002906:	f001 fa1b 	bl	8003d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUTPUT_RES1_Pin VACUUM_PUMP_Pin VENTIL2_Pin VENTIL1_Pin
                           EN_Y_Pin DIR_Y_Pin */
  GPIO_InitStruct.Pin = OUTPUT_RES1_Pin|VACUUM_PUMP_Pin|VENTIL2_Pin|VENTIL1_Pin
 800290a:	f640 7348 	movw	r3, #3912	; 0xf48
 800290e:	61fb      	str	r3, [r7, #28]
                          |EN_Y_Pin|DIR_Y_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002910:	2301      	movs	r3, #1
 8002912:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002914:	2300      	movs	r3, #0
 8002916:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002918:	2300      	movs	r3, #0
 800291a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800291c:	f107 031c 	add.w	r3, r7, #28
 8002920:	4619      	mov	r1, r3
 8002922:	4815      	ldr	r0, [pc, #84]	; (8002978 <MX_GPIO_Init+0x210>)
 8002924:	f001 fa0c 	bl	8003d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD4 INDEX_Y_Pin INPUT_RES1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|INDEX_Y_Pin|INPUT_RES1_Pin;
 8002928:	23b0      	movs	r3, #176	; 0xb0
 800292a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800292c:	2300      	movs	r3, #0
 800292e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002930:	2300      	movs	r3, #0
 8002932:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002934:	f107 031c 	add.w	r3, r7, #28
 8002938:	4619      	mov	r1, r3
 800293a:	480f      	ldr	r0, [pc, #60]	; (8002978 <MX_GPIO_Init+0x210>)
 800293c:	f001 fa00 	bl	8003d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENDSTOP_ROT2_Pin ENDSTOP_ROT1_Pin */
  GPIO_InitStruct.Pin = ENDSTOP_ROT2_Pin|ENDSTOP_ROT1_Pin;
 8002940:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002946:	2300      	movs	r3, #0
 8002948:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294a:	2300      	movs	r3, #0
 800294c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800294e:	f107 031c 	add.w	r3, r7, #28
 8002952:	4619      	mov	r1, r3
 8002954:	4807      	ldr	r0, [pc, #28]	; (8002974 <MX_GPIO_Init+0x20c>)
 8002956:	f001 f9f3 	bl	8003d40 <HAL_GPIO_Init>

}
 800295a:	bf00      	nop
 800295c:	3730      	adds	r7, #48	; 0x30
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40023800 	.word	0x40023800
 8002968:	40021000 	.word	0x40021000
 800296c:	40020800 	.word	0x40020800
 8002970:	40020000 	.word	0x40020000
 8002974:	40020400 	.word	0x40020400
 8002978:	40020c00 	.word	0x40020c00

0800297c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002980:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002982:	e7fe      	b.n	8002982 <Error_Handler+0x6>

08002984 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800298a:	2300      	movs	r3, #0
 800298c:	607b      	str	r3, [r7, #4]
 800298e:	4b10      	ldr	r3, [pc, #64]	; (80029d0 <HAL_MspInit+0x4c>)
 8002990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002992:	4a0f      	ldr	r2, [pc, #60]	; (80029d0 <HAL_MspInit+0x4c>)
 8002994:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002998:	6453      	str	r3, [r2, #68]	; 0x44
 800299a:	4b0d      	ldr	r3, [pc, #52]	; (80029d0 <HAL_MspInit+0x4c>)
 800299c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029a2:	607b      	str	r3, [r7, #4]
 80029a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029a6:	2300      	movs	r3, #0
 80029a8:	603b      	str	r3, [r7, #0]
 80029aa:	4b09      	ldr	r3, [pc, #36]	; (80029d0 <HAL_MspInit+0x4c>)
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	4a08      	ldr	r2, [pc, #32]	; (80029d0 <HAL_MspInit+0x4c>)
 80029b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029b4:	6413      	str	r3, [r2, #64]	; 0x40
 80029b6:	4b06      	ldr	r3, [pc, #24]	; (80029d0 <HAL_MspInit+0x4c>)
 80029b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029be:	603b      	str	r3, [r7, #0]
 80029c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	40023800 	.word	0x40023800

080029d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08a      	sub	sp, #40	; 0x28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 0314 	add.w	r3, r7, #20
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a17      	ldr	r2, [pc, #92]	; (8002a50 <HAL_ADC_MspInit+0x7c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d127      	bne.n	8002a46 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80029f6:	2300      	movs	r3, #0
 80029f8:	613b      	str	r3, [r7, #16]
 80029fa:	4b16      	ldr	r3, [pc, #88]	; (8002a54 <HAL_ADC_MspInit+0x80>)
 80029fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029fe:	4a15      	ldr	r2, [pc, #84]	; (8002a54 <HAL_ADC_MspInit+0x80>)
 8002a00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a04:	6453      	str	r3, [r2, #68]	; 0x44
 8002a06:	4b13      	ldr	r3, [pc, #76]	; (8002a54 <HAL_ADC_MspInit+0x80>)
 8002a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a0e:	613b      	str	r3, [r7, #16]
 8002a10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a12:	2300      	movs	r3, #0
 8002a14:	60fb      	str	r3, [r7, #12]
 8002a16:	4b0f      	ldr	r3, [pc, #60]	; (8002a54 <HAL_ADC_MspInit+0x80>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1a:	4a0e      	ldr	r2, [pc, #56]	; (8002a54 <HAL_ADC_MspInit+0x80>)
 8002a1c:	f043 0301 	orr.w	r3, r3, #1
 8002a20:	6313      	str	r3, [r2, #48]	; 0x30
 8002a22:	4b0c      	ldr	r3, [pc, #48]	; (8002a54 <HAL_ADC_MspInit+0x80>)
 8002a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	60fb      	str	r3, [r7, #12]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA3     ------> ADC1_IN3
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 8002a2e:	236a      	movs	r3, #106	; 0x6a
 8002a30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a32:	2303      	movs	r3, #3
 8002a34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a36:	2300      	movs	r3, #0
 8002a38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a3a:	f107 0314 	add.w	r3, r7, #20
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4805      	ldr	r0, [pc, #20]	; (8002a58 <HAL_ADC_MspInit+0x84>)
 8002a42:	f001 f97d 	bl	8003d40 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002a46:	bf00      	nop
 8002a48:	3728      	adds	r7, #40	; 0x28
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	40012000 	.word	0x40012000
 8002a54:	40023800 	.word	0x40023800
 8002a58:	40020000 	.word	0x40020000

08002a5c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b08a      	sub	sp, #40	; 0x28
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a64:	f107 0314 	add.w	r3, r7, #20
 8002a68:	2200      	movs	r2, #0
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	605a      	str	r2, [r3, #4]
 8002a6e:	609a      	str	r2, [r3, #8]
 8002a70:	60da      	str	r2, [r3, #12]
 8002a72:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a19      	ldr	r2, [pc, #100]	; (8002ae0 <HAL_CAN_MspInit+0x84>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d12b      	bne.n	8002ad6 <HAL_CAN_MspInit+0x7a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	613b      	str	r3, [r7, #16]
 8002a82:	4b18      	ldr	r3, [pc, #96]	; (8002ae4 <HAL_CAN_MspInit+0x88>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	4a17      	ldr	r2, [pc, #92]	; (8002ae4 <HAL_CAN_MspInit+0x88>)
 8002a88:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a8e:	4b15      	ldr	r3, [pc, #84]	; (8002ae4 <HAL_CAN_MspInit+0x88>)
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a96:	613b      	str	r3, [r7, #16]
 8002a98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	4b11      	ldr	r3, [pc, #68]	; (8002ae4 <HAL_CAN_MspInit+0x88>)
 8002aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa2:	4a10      	ldr	r2, [pc, #64]	; (8002ae4 <HAL_CAN_MspInit+0x88>)
 8002aa4:	f043 0308 	orr.w	r3, r3, #8
 8002aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aaa:	4b0e      	ldr	r3, [pc, #56]	; (8002ae4 <HAL_CAN_MspInit+0x88>)
 8002aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aae:	f003 0308 	and.w	r3, r3, #8
 8002ab2:	60fb      	str	r3, [r7, #12]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aba:	2302      	movs	r3, #2
 8002abc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002ac6:	2309      	movs	r3, #9
 8002ac8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002aca:	f107 0314 	add.w	r3, r7, #20
 8002ace:	4619      	mov	r1, r3
 8002ad0:	4805      	ldr	r0, [pc, #20]	; (8002ae8 <HAL_CAN_MspInit+0x8c>)
 8002ad2:	f001 f935 	bl	8003d40 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002ad6:	bf00      	nop
 8002ad8:	3728      	adds	r7, #40	; 0x28
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	40006400 	.word	0x40006400
 8002ae4:	40023800 	.word	0x40023800
 8002ae8:	40020c00 	.word	0x40020c00

08002aec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b08a      	sub	sp, #40	; 0x28
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002af4:	f107 0314 	add.w	r3, r7, #20
 8002af8:	2200      	movs	r2, #0
 8002afa:	601a      	str	r2, [r3, #0]
 8002afc:	605a      	str	r2, [r3, #4]
 8002afe:	609a      	str	r2, [r3, #8]
 8002b00:	60da      	str	r2, [r3, #12]
 8002b02:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a19      	ldr	r2, [pc, #100]	; (8002b70 <HAL_I2C_MspInit+0x84>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d12b      	bne.n	8002b66 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b0e:	2300      	movs	r3, #0
 8002b10:	613b      	str	r3, [r7, #16]
 8002b12:	4b18      	ldr	r3, [pc, #96]	; (8002b74 <HAL_I2C_MspInit+0x88>)
 8002b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b16:	4a17      	ldr	r2, [pc, #92]	; (8002b74 <HAL_I2C_MspInit+0x88>)
 8002b18:	f043 0302 	orr.w	r3, r3, #2
 8002b1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b1e:	4b15      	ldr	r3, [pc, #84]	; (8002b74 <HAL_I2C_MspInit+0x88>)
 8002b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	613b      	str	r3, [r7, #16]
 8002b28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b2a:	23c0      	movs	r3, #192	; 0xc0
 8002b2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b2e:	2312      	movs	r3, #18
 8002b30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b32:	2301      	movs	r3, #1
 8002b34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b36:	2303      	movs	r3, #3
 8002b38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b3a:	2304      	movs	r3, #4
 8002b3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b3e:	f107 0314 	add.w	r3, r7, #20
 8002b42:	4619      	mov	r1, r3
 8002b44:	480c      	ldr	r0, [pc, #48]	; (8002b78 <HAL_I2C_MspInit+0x8c>)
 8002b46:	f001 f8fb 	bl	8003d40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	60fb      	str	r3, [r7, #12]
 8002b4e:	4b09      	ldr	r3, [pc, #36]	; (8002b74 <HAL_I2C_MspInit+0x88>)
 8002b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b52:	4a08      	ldr	r2, [pc, #32]	; (8002b74 <HAL_I2C_MspInit+0x88>)
 8002b54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b58:	6413      	str	r3, [r2, #64]	; 0x40
 8002b5a:	4b06      	ldr	r3, [pc, #24]	; (8002b74 <HAL_I2C_MspInit+0x88>)
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b62:	60fb      	str	r3, [r7, #12]
 8002b64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002b66:	bf00      	nop
 8002b68:	3728      	adds	r7, #40	; 0x28
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	40005400 	.word	0x40005400
 8002b74:	40023800 	.word	0x40023800
 8002b78:	40020400 	.word	0x40020400

08002b7c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b08c      	sub	sp, #48	; 0x30
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b84:	f107 031c 	add.w	r3, r7, #28
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
 8002b8c:	605a      	str	r2, [r3, #4]
 8002b8e:	609a      	str	r2, [r3, #8]
 8002b90:	60da      	str	r2, [r3, #12]
 8002b92:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a37      	ldr	r2, [pc, #220]	; (8002c78 <HAL_SD_MspInit+0xfc>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d168      	bne.n	8002c70 <HAL_SD_MspInit+0xf4>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	61bb      	str	r3, [r7, #24]
 8002ba2:	4b36      	ldr	r3, [pc, #216]	; (8002c7c <HAL_SD_MspInit+0x100>)
 8002ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba6:	4a35      	ldr	r2, [pc, #212]	; (8002c7c <HAL_SD_MspInit+0x100>)
 8002ba8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bac:	6453      	str	r3, [r2, #68]	; 0x44
 8002bae:	4b33      	ldr	r3, [pc, #204]	; (8002c7c <HAL_SD_MspInit+0x100>)
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bb6:	61bb      	str	r3, [r7, #24]
 8002bb8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bba:	2300      	movs	r3, #0
 8002bbc:	617b      	str	r3, [r7, #20]
 8002bbe:	4b2f      	ldr	r3, [pc, #188]	; (8002c7c <HAL_SD_MspInit+0x100>)
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc2:	4a2e      	ldr	r2, [pc, #184]	; (8002c7c <HAL_SD_MspInit+0x100>)
 8002bc4:	f043 0302 	orr.w	r3, r3, #2
 8002bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bca:	4b2c      	ldr	r3, [pc, #176]	; (8002c7c <HAL_SD_MspInit+0x100>)
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	617b      	str	r3, [r7, #20]
 8002bd4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	613b      	str	r3, [r7, #16]
 8002bda:	4b28      	ldr	r3, [pc, #160]	; (8002c7c <HAL_SD_MspInit+0x100>)
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bde:	4a27      	ldr	r2, [pc, #156]	; (8002c7c <HAL_SD_MspInit+0x100>)
 8002be0:	f043 0304 	orr.w	r3, r3, #4
 8002be4:	6313      	str	r3, [r2, #48]	; 0x30
 8002be6:	4b25      	ldr	r3, [pc, #148]	; (8002c7c <HAL_SD_MspInit+0x100>)
 8002be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bea:	f003 0304 	and.w	r3, r3, #4
 8002bee:	613b      	str	r3, [r7, #16]
 8002bf0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60fb      	str	r3, [r7, #12]
 8002bf6:	4b21      	ldr	r3, [pc, #132]	; (8002c7c <HAL_SD_MspInit+0x100>)
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfa:	4a20      	ldr	r2, [pc, #128]	; (8002c7c <HAL_SD_MspInit+0x100>)
 8002bfc:	f043 0308 	orr.w	r3, r3, #8
 8002c00:	6313      	str	r3, [r2, #48]	; 0x30
 8002c02:	4b1e      	ldr	r3, [pc, #120]	; (8002c7c <HAL_SD_MspInit+0x100>)
 8002c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c06:	f003 0308 	and.w	r3, r3, #8
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> SDIO_CK
    PC8     ------> SDIO_D0
    PC11     ------> SDIO_D3
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002c0e:	2307      	movs	r3, #7
 8002c10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c12:	2302      	movs	r3, #2
 8002c14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c16:	2300      	movs	r3, #0
 8002c18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002c1e:	230c      	movs	r3, #12
 8002c20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c22:	f107 031c 	add.w	r3, r7, #28
 8002c26:	4619      	mov	r1, r3
 8002c28:	4815      	ldr	r0, [pc, #84]	; (8002c80 <HAL_SD_MspInit+0x104>)
 8002c2a:	f001 f889 	bl	8003d40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8002c2e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8002c32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c34:	2302      	movs	r3, #2
 8002c36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002c40:	230c      	movs	r3, #12
 8002c42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c44:	f107 031c 	add.w	r3, r7, #28
 8002c48:	4619      	mov	r1, r3
 8002c4a:	480e      	ldr	r0, [pc, #56]	; (8002c84 <HAL_SD_MspInit+0x108>)
 8002c4c:	f001 f878 	bl	8003d40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c50:	2304      	movs	r3, #4
 8002c52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c54:	2302      	movs	r3, #2
 8002c56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002c60:	230c      	movs	r3, #12
 8002c62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c64:	f107 031c 	add.w	r3, r7, #28
 8002c68:	4619      	mov	r1, r3
 8002c6a:	4807      	ldr	r0, [pc, #28]	; (8002c88 <HAL_SD_MspInit+0x10c>)
 8002c6c:	f001 f868 	bl	8003d40 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002c70:	bf00      	nop
 8002c72:	3730      	adds	r7, #48	; 0x30
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	40012c00 	.word	0x40012c00
 8002c7c:	40023800 	.word	0x40023800
 8002c80:	40020400 	.word	0x40020400
 8002c84:	40020800 	.word	0x40020800
 8002c88:	40020c00 	.word	0x40020c00

08002c8c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b08a      	sub	sp, #40	; 0x28
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c94:	f107 0314 	add.w	r3, r7, #20
 8002c98:	2200      	movs	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]
 8002c9c:	605a      	str	r2, [r3, #4]
 8002c9e:	609a      	str	r2, [r3, #8]
 8002ca0:	60da      	str	r2, [r3, #12]
 8002ca2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a19      	ldr	r2, [pc, #100]	; (8002d10 <HAL_SPI_MspInit+0x84>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d12b      	bne.n	8002d06 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	613b      	str	r3, [r7, #16]
 8002cb2:	4b18      	ldr	r3, [pc, #96]	; (8002d14 <HAL_SPI_MspInit+0x88>)
 8002cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb6:	4a17      	ldr	r2, [pc, #92]	; (8002d14 <HAL_SPI_MspInit+0x88>)
 8002cb8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8002cbe:	4b15      	ldr	r3, [pc, #84]	; (8002d14 <HAL_SPI_MspInit+0x88>)
 8002cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cc6:	613b      	str	r3, [r7, #16]
 8002cc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60fb      	str	r3, [r7, #12]
 8002cce:	4b11      	ldr	r3, [pc, #68]	; (8002d14 <HAL_SPI_MspInit+0x88>)
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd2:	4a10      	ldr	r2, [pc, #64]	; (8002d14 <HAL_SPI_MspInit+0x88>)
 8002cd4:	f043 0302 	orr.w	r3, r3, #2
 8002cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cda:	4b0e      	ldr	r3, [pc, #56]	; (8002d14 <HAL_SPI_MspInit+0x88>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	60fb      	str	r3, [r7, #12]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8002ce6:	2328      	movs	r3, #40	; 0x28
 8002ce8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cea:	2302      	movs	r3, #2
 8002cec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002cf6:	2305      	movs	r3, #5
 8002cf8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cfa:	f107 0314 	add.w	r3, r7, #20
 8002cfe:	4619      	mov	r1, r3
 8002d00:	4805      	ldr	r0, [pc, #20]	; (8002d18 <HAL_SPI_MspInit+0x8c>)
 8002d02:	f001 f81d 	bl	8003d40 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002d06:	bf00      	nop
 8002d08:	3728      	adds	r7, #40	; 0x28
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	40013000 	.word	0x40013000
 8002d14:	40023800 	.word	0x40023800
 8002d18:	40020400 	.word	0x40020400

08002d1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b08a      	sub	sp, #40	; 0x28
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a4a      	ldr	r2, [pc, #296]	; (8002e54 <HAL_TIM_Base_MspInit+0x138>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d10e      	bne.n	8002d4c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d2e:	2300      	movs	r3, #0
 8002d30:	627b      	str	r3, [r7, #36]	; 0x24
 8002d32:	4b49      	ldr	r3, [pc, #292]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d36:	4a48      	ldr	r2, [pc, #288]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002d38:	f043 0301 	orr.w	r3, r3, #1
 8002d3c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d3e:	4b46      	ldr	r3, [pc, #280]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d42:	f003 0301 	and.w	r3, r3, #1
 8002d46:	627b      	str	r3, [r7, #36]	; 0x24
 8002d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8002d4a:	e07e      	b.n	8002e4a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM2)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d54:	d10e      	bne.n	8002d74 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	623b      	str	r3, [r7, #32]
 8002d5a:	4b3f      	ldr	r3, [pc, #252]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5e:	4a3e      	ldr	r2, [pc, #248]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002d60:	f043 0301 	orr.w	r3, r3, #1
 8002d64:	6413      	str	r3, [r2, #64]	; 0x40
 8002d66:	4b3c      	ldr	r3, [pc, #240]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	623b      	str	r3, [r7, #32]
 8002d70:	6a3b      	ldr	r3, [r7, #32]
}
 8002d72:	e06a      	b.n	8002e4a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM3)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a38      	ldr	r2, [pc, #224]	; (8002e5c <HAL_TIM_Base_MspInit+0x140>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d10e      	bne.n	8002d9c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	61fb      	str	r3, [r7, #28]
 8002d82:	4b35      	ldr	r3, [pc, #212]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d86:	4a34      	ldr	r2, [pc, #208]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002d88:	f043 0302 	orr.w	r3, r3, #2
 8002d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d8e:	4b32      	ldr	r3, [pc, #200]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	61fb      	str	r3, [r7, #28]
 8002d98:	69fb      	ldr	r3, [r7, #28]
}
 8002d9a:	e056      	b.n	8002e4a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM4)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a2f      	ldr	r2, [pc, #188]	; (8002e60 <HAL_TIM_Base_MspInit+0x144>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d10e      	bne.n	8002dc4 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002da6:	2300      	movs	r3, #0
 8002da8:	61bb      	str	r3, [r7, #24]
 8002daa:	4b2b      	ldr	r3, [pc, #172]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dae:	4a2a      	ldr	r2, [pc, #168]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002db0:	f043 0304 	orr.w	r3, r3, #4
 8002db4:	6413      	str	r3, [r2, #64]	; 0x40
 8002db6:	4b28      	ldr	r3, [pc, #160]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dba:	f003 0304 	and.w	r3, r3, #4
 8002dbe:	61bb      	str	r3, [r7, #24]
 8002dc0:	69bb      	ldr	r3, [r7, #24]
}
 8002dc2:	e042      	b.n	8002e4a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a26      	ldr	r2, [pc, #152]	; (8002e64 <HAL_TIM_Base_MspInit+0x148>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d10e      	bne.n	8002dec <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002dce:	2300      	movs	r3, #0
 8002dd0:	617b      	str	r3, [r7, #20]
 8002dd2:	4b21      	ldr	r3, [pc, #132]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd6:	4a20      	ldr	r2, [pc, #128]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002dd8:	f043 0308 	orr.w	r3, r3, #8
 8002ddc:	6413      	str	r3, [r2, #64]	; 0x40
 8002dde:	4b1e      	ldr	r3, [pc, #120]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de2:	f003 0308 	and.w	r3, r3, #8
 8002de6:	617b      	str	r3, [r7, #20]
 8002de8:	697b      	ldr	r3, [r7, #20]
}
 8002dea:	e02e      	b.n	8002e4a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM9)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a1d      	ldr	r2, [pc, #116]	; (8002e68 <HAL_TIM_Base_MspInit+0x14c>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d10e      	bne.n	8002e14 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002df6:	2300      	movs	r3, #0
 8002df8:	613b      	str	r3, [r7, #16]
 8002dfa:	4b17      	ldr	r3, [pc, #92]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfe:	4a16      	ldr	r2, [pc, #88]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002e00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e04:	6453      	str	r3, [r2, #68]	; 0x44
 8002e06:	4b14      	ldr	r3, [pc, #80]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e0e:	613b      	str	r3, [r7, #16]
 8002e10:	693b      	ldr	r3, [r7, #16]
}
 8002e12:	e01a      	b.n	8002e4a <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM14)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a14      	ldr	r2, [pc, #80]	; (8002e6c <HAL_TIM_Base_MspInit+0x150>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d115      	bne.n	8002e4a <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002e1e:	2300      	movs	r3, #0
 8002e20:	60fb      	str	r3, [r7, #12]
 8002e22:	4b0d      	ldr	r3, [pc, #52]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e26:	4a0c      	ldr	r2, [pc, #48]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002e28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e2e:	4b0a      	ldr	r3, [pc, #40]	; (8002e58 <HAL_TIM_Base_MspInit+0x13c>)
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e36:	60fb      	str	r3, [r7, #12]
 8002e38:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	2100      	movs	r1, #0
 8002e3e:	202d      	movs	r0, #45	; 0x2d
 8002e40:	f000 ff47 	bl	8003cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002e44:	202d      	movs	r0, #45	; 0x2d
 8002e46:	f000 ff60 	bl	8003d0a <HAL_NVIC_EnableIRQ>
}
 8002e4a:	bf00      	nop
 8002e4c:	3728      	adds	r7, #40	; 0x28
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	40010000 	.word	0x40010000
 8002e58:	40023800 	.word	0x40023800
 8002e5c:	40000400 	.word	0x40000400
 8002e60:	40000800 	.word	0x40000800
 8002e64:	40000c00 	.word	0x40000c00
 8002e68:	40014000 	.word	0x40014000
 8002e6c:	40002000 	.word	0x40002000

08002e70 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b08a      	sub	sp, #40	; 0x28
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e78:	f107 0314 	add.w	r3, r7, #20
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	605a      	str	r2, [r3, #4]
 8002e82:	609a      	str	r2, [r3, #8]
 8002e84:	60da      	str	r2, [r3, #12]
 8002e86:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a1d      	ldr	r2, [pc, #116]	; (8002f04 <HAL_TIM_Encoder_MspInit+0x94>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d133      	bne.n	8002efa <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002e92:	2300      	movs	r3, #0
 8002e94:	613b      	str	r3, [r7, #16]
 8002e96:	4b1c      	ldr	r3, [pc, #112]	; (8002f08 <HAL_TIM_Encoder_MspInit+0x98>)
 8002e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e9a:	4a1b      	ldr	r2, [pc, #108]	; (8002f08 <HAL_TIM_Encoder_MspInit+0x98>)
 8002e9c:	f043 0302 	orr.w	r3, r3, #2
 8002ea0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ea2:	4b19      	ldr	r3, [pc, #100]	; (8002f08 <HAL_TIM_Encoder_MspInit+0x98>)
 8002ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	613b      	str	r3, [r7, #16]
 8002eac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60fb      	str	r3, [r7, #12]
 8002eb2:	4b15      	ldr	r3, [pc, #84]	; (8002f08 <HAL_TIM_Encoder_MspInit+0x98>)
 8002eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb6:	4a14      	ldr	r2, [pc, #80]	; (8002f08 <HAL_TIM_Encoder_MspInit+0x98>)
 8002eb8:	f043 0304 	orr.w	r3, r3, #4
 8002ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ebe:	4b12      	ldr	r3, [pc, #72]	; (8002f08 <HAL_TIM_Encoder_MspInit+0x98>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	f003 0304 	and.w	r3, r3, #4
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002eca:	23c0      	movs	r3, #192	; 0xc0
 8002ecc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ece:	2302      	movs	r3, #2
 8002ed0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002eda:	2303      	movs	r3, #3
 8002edc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ede:	f107 0314 	add.w	r3, r7, #20
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	4809      	ldr	r0, [pc, #36]	; (8002f0c <HAL_TIM_Encoder_MspInit+0x9c>)
 8002ee6:	f000 ff2b 	bl	8003d40 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002eea:	2200      	movs	r2, #0
 8002eec:	2100      	movs	r1, #0
 8002eee:	202d      	movs	r0, #45	; 0x2d
 8002ef0:	f000 feef 	bl	8003cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002ef4:	202d      	movs	r0, #45	; 0x2d
 8002ef6:	f000 ff08 	bl	8003d0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002efa:	bf00      	nop
 8002efc:	3728      	adds	r7, #40	; 0x28
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40010400 	.word	0x40010400
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	40020800 	.word	0x40020800

08002f10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b08e      	sub	sp, #56	; 0x38
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	605a      	str	r2, [r3, #4]
 8002f22:	609a      	str	r2, [r3, #8]
 8002f24:	60da      	str	r2, [r3, #12]
 8002f26:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a6d      	ldr	r2, [pc, #436]	; (80030e4 <HAL_TIM_MspPostInit+0x1d4>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d11f      	bne.n	8002f72 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f32:	2300      	movs	r3, #0
 8002f34:	623b      	str	r3, [r7, #32]
 8002f36:	4b6c      	ldr	r3, [pc, #432]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 8002f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3a:	4a6b      	ldr	r2, [pc, #428]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 8002f3c:	f043 0310 	orr.w	r3, r3, #16
 8002f40:	6313      	str	r3, [r2, #48]	; 0x30
 8002f42:	4b69      	ldr	r3, [pc, #420]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f46:	f003 0310 	and.w	r3, r3, #16
 8002f4a:	623b      	str	r3, [r7, #32]
 8002f4c:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = TIM1_CH1_Z_Pin;
 8002f4e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f54:	2302      	movs	r3, #2
 8002f56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002f60:	2301      	movs	r3, #1
 8002f62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(TIM1_CH1_Z_GPIO_Port, &GPIO_InitStruct);
 8002f64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f68:	4619      	mov	r1, r3
 8002f6a:	4860      	ldr	r0, [pc, #384]	; (80030ec <HAL_TIM_MspPostInit+0x1dc>)
 8002f6c:	f000 fee8 	bl	8003d40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8002f70:	e0b4      	b.n	80030dc <HAL_TIM_MspPostInit+0x1cc>
  else if(htim->Instance==TIM2)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f7a:	d11f      	bne.n	8002fbc <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	61fb      	str	r3, [r7, #28]
 8002f80:	4b59      	ldr	r3, [pc, #356]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 8002f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f84:	4a58      	ldr	r2, [pc, #352]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 8002f86:	f043 0301 	orr.w	r3, r3, #1
 8002f8a:	6313      	str	r3, [r2, #48]	; 0x30
 8002f8c:	4b56      	ldr	r3, [pc, #344]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 8002f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	61fb      	str	r3, [r7, #28]
 8002f96:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = TIM2_CH1_X_Pin;
 8002f98:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f9c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002faa:	2301      	movs	r3, #1
 8002fac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(TIM2_CH1_X_GPIO_Port, &GPIO_InitStruct);
 8002fae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	484e      	ldr	r0, [pc, #312]	; (80030f0 <HAL_TIM_MspPostInit+0x1e0>)
 8002fb6:	f000 fec3 	bl	8003d40 <HAL_GPIO_Init>
}
 8002fba:	e08f      	b.n	80030dc <HAL_TIM_MspPostInit+0x1cc>
  else if(htim->Instance==TIM3)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a4c      	ldr	r2, [pc, #304]	; (80030f4 <HAL_TIM_MspPostInit+0x1e4>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d11e      	bne.n	8003004 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	61bb      	str	r3, [r7, #24]
 8002fca:	4b47      	ldr	r3, [pc, #284]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fce:	4a46      	ldr	r2, [pc, #280]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 8002fd0:	f043 0302 	orr.w	r3, r3, #2
 8002fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fd6:	4b44      	ldr	r3, [pc, #272]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	61bb      	str	r3, [r7, #24]
 8002fe0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = TIM3_CH1_ROT_Pin;
 8002fe2:	2310      	movs	r3, #16
 8002fe4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fea:	2300      	movs	r3, #0
 8002fec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(TIM3_CH1_ROT_GPIO_Port, &GPIO_InitStruct);
 8002ff6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	483e      	ldr	r0, [pc, #248]	; (80030f8 <HAL_TIM_MspPostInit+0x1e8>)
 8002ffe:	f000 fe9f 	bl	8003d40 <HAL_GPIO_Init>
}
 8003002:	e06b      	b.n	80030dc <HAL_TIM_MspPostInit+0x1cc>
  else if(htim->Instance==TIM4)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a3c      	ldr	r2, [pc, #240]	; (80030fc <HAL_TIM_MspPostInit+0x1ec>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d11f      	bne.n	800304e <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800300e:	2300      	movs	r3, #0
 8003010:	617b      	str	r3, [r7, #20]
 8003012:	4b35      	ldr	r3, [pc, #212]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 8003014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003016:	4a34      	ldr	r2, [pc, #208]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 8003018:	f043 0308 	orr.w	r3, r3, #8
 800301c:	6313      	str	r3, [r2, #48]	; 0x30
 800301e:	4b32      	ldr	r3, [pc, #200]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 8003020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	617b      	str	r3, [r7, #20]
 8003028:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800302a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800302e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003030:	2302      	movs	r3, #2
 8003032:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003034:	2300      	movs	r3, #0
 8003036:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003038:	2300      	movs	r3, #0
 800303a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800303c:	2302      	movs	r3, #2
 800303e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003040:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003044:	4619      	mov	r1, r3
 8003046:	482e      	ldr	r0, [pc, #184]	; (8003100 <HAL_TIM_MspPostInit+0x1f0>)
 8003048:	f000 fe7a 	bl	8003d40 <HAL_GPIO_Init>
}
 800304c:	e046      	b.n	80030dc <HAL_TIM_MspPostInit+0x1cc>
  else if(htim->Instance==TIM5)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a2c      	ldr	r2, [pc, #176]	; (8003104 <HAL_TIM_MspPostInit+0x1f4>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d11e      	bne.n	8003096 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003058:	2300      	movs	r3, #0
 800305a:	613b      	str	r3, [r7, #16]
 800305c:	4b22      	ldr	r3, [pc, #136]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 800305e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003060:	4a21      	ldr	r2, [pc, #132]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 8003062:	f043 0301 	orr.w	r3, r3, #1
 8003066:	6313      	str	r3, [r2, #48]	; 0x30
 8003068:	4b1f      	ldr	r3, [pc, #124]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 800306a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306c:	f003 0301 	and.w	r3, r3, #1
 8003070:	613b      	str	r3, [r7, #16]
 8003072:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = TIM5_CH1_Y_Pin;
 8003074:	2301      	movs	r3, #1
 8003076:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003078:	2302      	movs	r3, #2
 800307a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307c:	2300      	movs	r3, #0
 800307e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003080:	2300      	movs	r3, #0
 8003082:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003084:	2302      	movs	r3, #2
 8003086:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(TIM5_CH1_Y_GPIO_Port, &GPIO_InitStruct);
 8003088:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800308c:	4619      	mov	r1, r3
 800308e:	4818      	ldr	r0, [pc, #96]	; (80030f0 <HAL_TIM_MspPostInit+0x1e0>)
 8003090:	f000 fe56 	bl	8003d40 <HAL_GPIO_Init>
}
 8003094:	e022      	b.n	80030dc <HAL_TIM_MspPostInit+0x1cc>
  else if(htim->Instance==TIM9)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a1b      	ldr	r2, [pc, #108]	; (8003108 <HAL_TIM_MspPostInit+0x1f8>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d11d      	bne.n	80030dc <HAL_TIM_MspPostInit+0x1cc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030a0:	2300      	movs	r3, #0
 80030a2:	60fb      	str	r3, [r7, #12]
 80030a4:	4b10      	ldr	r3, [pc, #64]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 80030a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a8:	4a0f      	ldr	r2, [pc, #60]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 80030aa:	f043 0301 	orr.w	r3, r3, #1
 80030ae:	6313      	str	r3, [r2, #48]	; 0x30
 80030b0:	4b0d      	ldr	r3, [pc, #52]	; (80030e8 <HAL_TIM_MspPostInit+0x1d8>)
 80030b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b4:	f003 0301 	and.w	r3, r3, #1
 80030b8:	60fb      	str	r3, [r7, #12]
 80030ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80030bc:	2304      	movs	r3, #4
 80030be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c0:	2302      	movs	r3, #2
 80030c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c4:	2300      	movs	r3, #0
 80030c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c8:	2300      	movs	r3, #0
 80030ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80030cc:	2303      	movs	r3, #3
 80030ce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030d4:	4619      	mov	r1, r3
 80030d6:	4806      	ldr	r0, [pc, #24]	; (80030f0 <HAL_TIM_MspPostInit+0x1e0>)
 80030d8:	f000 fe32 	bl	8003d40 <HAL_GPIO_Init>
}
 80030dc:	bf00      	nop
 80030de:	3738      	adds	r7, #56	; 0x38
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40010000 	.word	0x40010000
 80030e8:	40023800 	.word	0x40023800
 80030ec:	40021000 	.word	0x40021000
 80030f0:	40020000 	.word	0x40020000
 80030f4:	40000400 	.word	0x40000400
 80030f8:	40020400 	.word	0x40020400
 80030fc:	40000800 	.word	0x40000800
 8003100:	40020c00 	.word	0x40020c00
 8003104:	40000c00 	.word	0x40000c00
 8003108:	40014000 	.word	0x40014000

0800310c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b08a      	sub	sp, #40	; 0x28
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003114:	f107 0314 	add.w	r3, r7, #20
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	605a      	str	r2, [r3, #4]
 800311e:	609a      	str	r2, [r3, #8]
 8003120:	60da      	str	r2, [r3, #12]
 8003122:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a19      	ldr	r2, [pc, #100]	; (8003190 <HAL_UART_MspInit+0x84>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d12c      	bne.n	8003188 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800312e:	2300      	movs	r3, #0
 8003130:	613b      	str	r3, [r7, #16]
 8003132:	4b18      	ldr	r3, [pc, #96]	; (8003194 <HAL_UART_MspInit+0x88>)
 8003134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003136:	4a17      	ldr	r2, [pc, #92]	; (8003194 <HAL_UART_MspInit+0x88>)
 8003138:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800313c:	6413      	str	r3, [r2, #64]	; 0x40
 800313e:	4b15      	ldr	r3, [pc, #84]	; (8003194 <HAL_UART_MspInit+0x88>)
 8003140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003142:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003146:	613b      	str	r3, [r7, #16]
 8003148:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800314a:	2300      	movs	r3, #0
 800314c:	60fb      	str	r3, [r7, #12]
 800314e:	4b11      	ldr	r3, [pc, #68]	; (8003194 <HAL_UART_MspInit+0x88>)
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	4a10      	ldr	r2, [pc, #64]	; (8003194 <HAL_UART_MspInit+0x88>)
 8003154:	f043 0304 	orr.w	r3, r3, #4
 8003158:	6313      	str	r3, [r2, #48]	; 0x30
 800315a:	4b0e      	ldr	r3, [pc, #56]	; (8003194 <HAL_UART_MspInit+0x88>)
 800315c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315e:	f003 0304 	and.w	r3, r3, #4
 8003162:	60fb      	str	r3, [r7, #12]
 8003164:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003166:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800316a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800316c:	2312      	movs	r3, #18
 800316e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003170:	2301      	movs	r3, #1
 8003172:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003174:	2303      	movs	r3, #3
 8003176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003178:	2308      	movs	r3, #8
 800317a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800317c:	f107 0314 	add.w	r3, r7, #20
 8003180:	4619      	mov	r1, r3
 8003182:	4805      	ldr	r0, [pc, #20]	; (8003198 <HAL_UART_MspInit+0x8c>)
 8003184:	f000 fddc 	bl	8003d40 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8003188:	bf00      	nop
 800318a:	3728      	adds	r7, #40	; 0x28
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}
 8003190:	40004c00 	.word	0x40004c00
 8003194:	40023800 	.word	0x40023800
 8003198:	40020800 	.word	0x40020800

0800319c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80031a0:	e7fe      	b.n	80031a0 <NMI_Handler+0x4>

080031a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031a2:	b480      	push	{r7}
 80031a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031a6:	e7fe      	b.n	80031a6 <HardFault_Handler+0x4>

080031a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031ac:	e7fe      	b.n	80031ac <MemManage_Handler+0x4>

080031ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031ae:	b480      	push	{r7}
 80031b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031b2:	e7fe      	b.n	80031b2 <BusFault_Handler+0x4>

080031b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031b8:	e7fe      	b.n	80031b8 <UsageFault_Handler+0x4>

080031ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031ba:	b480      	push	{r7}
 80031bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031be:	bf00      	nop
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031cc:	bf00      	nop
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr

080031d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031d6:	b480      	push	{r7}
 80031d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031da:	bf00      	nop
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031e8:	f000 f8e8 	bl	80033bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031ec:	bf00      	nop
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80031f4:	4805      	ldr	r0, [pc, #20]	; (800320c <TIM8_TRG_COM_TIM14_IRQHandler+0x1c>)
 80031f6:	f004 fdc5 	bl	8007d84 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim14);
 80031fa:	4805      	ldr	r0, [pc, #20]	; (8003210 <TIM8_TRG_COM_TIM14_IRQHandler+0x20>)
 80031fc:	f004 fdc2 	bl	8007d84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */
  HAL_GPIO_TogglePin(LED_Status_GPIO_Port, LED_Status_Pin);
 8003200:	2180      	movs	r1, #128	; 0x80
 8003202:	4804      	ldr	r0, [pc, #16]	; (8003214 <TIM8_TRG_COM_TIM14_IRQHandler+0x24>)
 8003204:	f000 ff5f 	bl	80040c6 <HAL_GPIO_TogglePin>

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8003208:	bf00      	nop
 800320a:	bd80      	pop	{r7, pc}
 800320c:	200026cc 	.word	0x200026cc
 8003210:	20002aac 	.word	0x20002aac
 8003214:	40020000 	.word	0x40020000

08003218 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800321c:	4802      	ldr	r0, [pc, #8]	; (8003228 <OTG_FS_IRQHandler+0x10>)
 800321e:	f001 f9fc 	bl	800461a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003222:	bf00      	nop
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20006030 	.word	0x20006030

0800322c <_sbrk>:
 800322c:	b580      	push	{r7, lr}
 800322e:	b086      	sub	sp, #24
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	4a14      	ldr	r2, [pc, #80]	; (8003288 <_sbrk+0x5c>)
 8003236:	4b15      	ldr	r3, [pc, #84]	; (800328c <_sbrk+0x60>)
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	617b      	str	r3, [r7, #20]
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	613b      	str	r3, [r7, #16]
 8003240:	4b13      	ldr	r3, [pc, #76]	; (8003290 <_sbrk+0x64>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d102      	bne.n	800324e <_sbrk+0x22>
 8003248:	4b11      	ldr	r3, [pc, #68]	; (8003290 <_sbrk+0x64>)
 800324a:	4a12      	ldr	r2, [pc, #72]	; (8003294 <_sbrk+0x68>)
 800324c:	601a      	str	r2, [r3, #0]
 800324e:	4b10      	ldr	r3, [pc, #64]	; (8003290 <_sbrk+0x64>)
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4413      	add	r3, r2
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	429a      	cmp	r2, r3
 800325a:	d207      	bcs.n	800326c <_sbrk+0x40>
 800325c:	f00e f98e 	bl	801157c <__errno>
 8003260:	4602      	mov	r2, r0
 8003262:	230c      	movs	r3, #12
 8003264:	6013      	str	r3, [r2, #0]
 8003266:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800326a:	e009      	b.n	8003280 <_sbrk+0x54>
 800326c:	4b08      	ldr	r3, [pc, #32]	; (8003290 <_sbrk+0x64>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	60fb      	str	r3, [r7, #12]
 8003272:	4b07      	ldr	r3, [pc, #28]	; (8003290 <_sbrk+0x64>)
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4413      	add	r3, r2
 800327a:	4a05      	ldr	r2, [pc, #20]	; (8003290 <_sbrk+0x64>)
 800327c:	6013      	str	r3, [r2, #0]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	4618      	mov	r0, r3
 8003282:	3718      	adds	r7, #24
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	20020000 	.word	0x20020000
 800328c:	00000400 	.word	0x00000400
 8003290:	20000204 	.word	0x20000204
 8003294:	20006440 	.word	0x20006440

08003298 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003298:	b480      	push	{r7}
 800329a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800329c:	4b08      	ldr	r3, [pc, #32]	; (80032c0 <SystemInit+0x28>)
 800329e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032a2:	4a07      	ldr	r2, [pc, #28]	; (80032c0 <SystemInit+0x28>)
 80032a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032ac:	4b04      	ldr	r3, [pc, #16]	; (80032c0 <SystemInit+0x28>)
 80032ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80032b2:	609a      	str	r2, [r3, #8]
#endif
}
 80032b4:	bf00      	nop
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	e000ed00 	.word	0xe000ed00

080032c4 <Reset_Handler>:
 80032c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032fc <LoopFillZerobss+0x14>
 80032c8:	2100      	movs	r1, #0
 80032ca:	e003      	b.n	80032d4 <LoopCopyDataInit>

080032cc <CopyDataInit>:
 80032cc:	4b0c      	ldr	r3, [pc, #48]	; (8003300 <LoopFillZerobss+0x18>)
 80032ce:	585b      	ldr	r3, [r3, r1]
 80032d0:	5043      	str	r3, [r0, r1]
 80032d2:	3104      	adds	r1, #4

080032d4 <LoopCopyDataInit>:
 80032d4:	480b      	ldr	r0, [pc, #44]	; (8003304 <LoopFillZerobss+0x1c>)
 80032d6:	4b0c      	ldr	r3, [pc, #48]	; (8003308 <LoopFillZerobss+0x20>)
 80032d8:	1842      	adds	r2, r0, r1
 80032da:	429a      	cmp	r2, r3
 80032dc:	d3f6      	bcc.n	80032cc <CopyDataInit>
 80032de:	4a0b      	ldr	r2, [pc, #44]	; (800330c <LoopFillZerobss+0x24>)
 80032e0:	e002      	b.n	80032e8 <LoopFillZerobss>

080032e2 <FillZerobss>:
 80032e2:	2300      	movs	r3, #0
 80032e4:	f842 3b04 	str.w	r3, [r2], #4

080032e8 <LoopFillZerobss>:
 80032e8:	4b09      	ldr	r3, [pc, #36]	; (8003310 <LoopFillZerobss+0x28>)
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d3f9      	bcc.n	80032e2 <FillZerobss>
 80032ee:	f7ff ffd3 	bl	8003298 <SystemInit>
 80032f2:	f00e f949 	bl	8011588 <__libc_init_array>
 80032f6:	f7fe fb05 	bl	8001904 <main>
 80032fa:	4770      	bx	lr
 80032fc:	20020000 	.word	0x20020000
 8003300:	080127f4 	.word	0x080127f4
 8003304:	20000000 	.word	0x20000000
 8003308:	200001e4 	.word	0x200001e4
 800330c:	200001e4 	.word	0x200001e4
 8003310:	2000643c 	.word	0x2000643c

08003314 <ADC_IRQHandler>:
 8003314:	e7fe      	b.n	8003314 <ADC_IRQHandler>
	...

08003318 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800331c:	4b0e      	ldr	r3, [pc, #56]	; (8003358 <HAL_Init+0x40>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a0d      	ldr	r2, [pc, #52]	; (8003358 <HAL_Init+0x40>)
 8003322:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003326:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003328:	4b0b      	ldr	r3, [pc, #44]	; (8003358 <HAL_Init+0x40>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a0a      	ldr	r2, [pc, #40]	; (8003358 <HAL_Init+0x40>)
 800332e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003332:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003334:	4b08      	ldr	r3, [pc, #32]	; (8003358 <HAL_Init+0x40>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a07      	ldr	r2, [pc, #28]	; (8003358 <HAL_Init+0x40>)
 800333a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800333e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003340:	2003      	movs	r0, #3
 8003342:	f000 fcbb 	bl	8003cbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003346:	2000      	movs	r0, #0
 8003348:	f000 f808 	bl	800335c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800334c:	f7ff fb1a 	bl	8002984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	40023c00 	.word	0x40023c00

0800335c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003364:	4b12      	ldr	r3, [pc, #72]	; (80033b0 <HAL_InitTick+0x54>)
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	4b12      	ldr	r3, [pc, #72]	; (80033b4 <HAL_InitTick+0x58>)
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	4619      	mov	r1, r3
 800336e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003372:	fbb3 f3f1 	udiv	r3, r3, r1
 8003376:	fbb2 f3f3 	udiv	r3, r2, r3
 800337a:	4618      	mov	r0, r3
 800337c:	f000 fcd3 	bl	8003d26 <HAL_SYSTICK_Config>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e00e      	b.n	80033a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2b0f      	cmp	r3, #15
 800338e:	d80a      	bhi.n	80033a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003390:	2200      	movs	r2, #0
 8003392:	6879      	ldr	r1, [r7, #4]
 8003394:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003398:	f000 fc9b 	bl	8003cd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800339c:	4a06      	ldr	r2, [pc, #24]	; (80033b8 <HAL_InitTick+0x5c>)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80033a2:	2300      	movs	r3, #0
 80033a4:	e000      	b.n	80033a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3708      	adds	r7, #8
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	20000000 	.word	0x20000000
 80033b4:	20000008 	.word	0x20000008
 80033b8:	20000004 	.word	0x20000004

080033bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033c0:	4b06      	ldr	r3, [pc, #24]	; (80033dc <HAL_IncTick+0x20>)
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	461a      	mov	r2, r3
 80033c6:	4b06      	ldr	r3, [pc, #24]	; (80033e0 <HAL_IncTick+0x24>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4413      	add	r3, r2
 80033cc:	4a04      	ldr	r2, [pc, #16]	; (80033e0 <HAL_IncTick+0x24>)
 80033ce:	6013      	str	r3, [r2, #0]
}
 80033d0:	bf00      	nop
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	20000008 	.word	0x20000008
 80033e0:	20002aec 	.word	0x20002aec

080033e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
  return uwTick;
 80033e8:	4b03      	ldr	r3, [pc, #12]	; (80033f8 <HAL_GetTick+0x14>)
 80033ea:	681b      	ldr	r3, [r3, #0]
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	20002aec 	.word	0x20002aec

080033fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003404:	f7ff ffee 	bl	80033e4 <HAL_GetTick>
 8003408:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003414:	d005      	beq.n	8003422 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003416:	4b09      	ldr	r3, [pc, #36]	; (800343c <HAL_Delay+0x40>)
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	461a      	mov	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	4413      	add	r3, r2
 8003420:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003422:	bf00      	nop
 8003424:	f7ff ffde 	bl	80033e4 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	429a      	cmp	r2, r3
 8003432:	d8f7      	bhi.n	8003424 <HAL_Delay+0x28>
  {
  }
}
 8003434:	bf00      	nop
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	20000008 	.word	0x20000008

08003440 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003448:	2300      	movs	r3, #0
 800344a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e033      	b.n	80034be <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345a:	2b00      	cmp	r3, #0
 800345c:	d109      	bne.n	8003472 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7ff fab8 	bl	80029d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003476:	f003 0310 	and.w	r3, r3, #16
 800347a:	2b00      	cmp	r3, #0
 800347c:	d118      	bne.n	80034b0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003486:	f023 0302 	bic.w	r3, r3, #2
 800348a:	f043 0202 	orr.w	r2, r3, #2
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 f94a 	bl	800372c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	f023 0303 	bic.w	r3, r3, #3
 80034a6:	f043 0201 	orr.w	r2, r3, #1
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	641a      	str	r2, [r3, #64]	; 0x40
 80034ae:	e001      	b.n	80034b4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80034bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
	...

080034c8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80034d2:	2300      	movs	r3, #0
 80034d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d101      	bne.n	80034e4 <HAL_ADC_ConfigChannel+0x1c>
 80034e0:	2302      	movs	r3, #2
 80034e2:	e113      	b.n	800370c <HAL_ADC_ConfigChannel+0x244>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2b09      	cmp	r3, #9
 80034f2:	d925      	bls.n	8003540 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	68d9      	ldr	r1, [r3, #12]
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	b29b      	uxth	r3, r3
 8003500:	461a      	mov	r2, r3
 8003502:	4613      	mov	r3, r2
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	4413      	add	r3, r2
 8003508:	3b1e      	subs	r3, #30
 800350a:	2207      	movs	r2, #7
 800350c:	fa02 f303 	lsl.w	r3, r2, r3
 8003510:	43da      	mvns	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	400a      	ands	r2, r1
 8003518:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68d9      	ldr	r1, [r3, #12]
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	b29b      	uxth	r3, r3
 800352a:	4618      	mov	r0, r3
 800352c:	4603      	mov	r3, r0
 800352e:	005b      	lsls	r3, r3, #1
 8003530:	4403      	add	r3, r0
 8003532:	3b1e      	subs	r3, #30
 8003534:	409a      	lsls	r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	430a      	orrs	r2, r1
 800353c:	60da      	str	r2, [r3, #12]
 800353e:	e022      	b.n	8003586 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6919      	ldr	r1, [r3, #16]
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	b29b      	uxth	r3, r3
 800354c:	461a      	mov	r2, r3
 800354e:	4613      	mov	r3, r2
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	4413      	add	r3, r2
 8003554:	2207      	movs	r2, #7
 8003556:	fa02 f303 	lsl.w	r3, r2, r3
 800355a:	43da      	mvns	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	400a      	ands	r2, r1
 8003562:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	6919      	ldr	r1, [r3, #16]
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	689a      	ldr	r2, [r3, #8]
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	b29b      	uxth	r3, r3
 8003574:	4618      	mov	r0, r3
 8003576:	4603      	mov	r3, r0
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	4403      	add	r3, r0
 800357c:	409a      	lsls	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	430a      	orrs	r2, r1
 8003584:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	2b06      	cmp	r3, #6
 800358c:	d824      	bhi.n	80035d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685a      	ldr	r2, [r3, #4]
 8003598:	4613      	mov	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	4413      	add	r3, r2
 800359e:	3b05      	subs	r3, #5
 80035a0:	221f      	movs	r2, #31
 80035a2:	fa02 f303 	lsl.w	r3, r2, r3
 80035a6:	43da      	mvns	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	400a      	ands	r2, r1
 80035ae:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	4618      	mov	r0, r3
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	685a      	ldr	r2, [r3, #4]
 80035c2:	4613      	mov	r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	4413      	add	r3, r2
 80035c8:	3b05      	subs	r3, #5
 80035ca:	fa00 f203 	lsl.w	r2, r0, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	635a      	str	r2, [r3, #52]	; 0x34
 80035d6:	e04c      	b.n	8003672 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	2b0c      	cmp	r3, #12
 80035de:	d824      	bhi.n	800362a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685a      	ldr	r2, [r3, #4]
 80035ea:	4613      	mov	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	4413      	add	r3, r2
 80035f0:	3b23      	subs	r3, #35	; 0x23
 80035f2:	221f      	movs	r2, #31
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	43da      	mvns	r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	400a      	ands	r2, r1
 8003600:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	b29b      	uxth	r3, r3
 800360e:	4618      	mov	r0, r3
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685a      	ldr	r2, [r3, #4]
 8003614:	4613      	mov	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	4413      	add	r3, r2
 800361a:	3b23      	subs	r3, #35	; 0x23
 800361c:	fa00 f203 	lsl.w	r2, r0, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	430a      	orrs	r2, r1
 8003626:	631a      	str	r2, [r3, #48]	; 0x30
 8003628:	e023      	b.n	8003672 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685a      	ldr	r2, [r3, #4]
 8003634:	4613      	mov	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4413      	add	r3, r2
 800363a:	3b41      	subs	r3, #65	; 0x41
 800363c:	221f      	movs	r2, #31
 800363e:	fa02 f303 	lsl.w	r3, r2, r3
 8003642:	43da      	mvns	r2, r3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	400a      	ands	r2, r1
 800364a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	b29b      	uxth	r3, r3
 8003658:	4618      	mov	r0, r3
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	685a      	ldr	r2, [r3, #4]
 800365e:	4613      	mov	r3, r2
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	4413      	add	r3, r2
 8003664:	3b41      	subs	r3, #65	; 0x41
 8003666:	fa00 f203 	lsl.w	r2, r0, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	430a      	orrs	r2, r1
 8003670:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003672:	4b29      	ldr	r3, [pc, #164]	; (8003718 <HAL_ADC_ConfigChannel+0x250>)
 8003674:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a28      	ldr	r2, [pc, #160]	; (800371c <HAL_ADC_ConfigChannel+0x254>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d10f      	bne.n	80036a0 <HAL_ADC_ConfigChannel+0x1d8>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2b12      	cmp	r3, #18
 8003686:	d10b      	bne.n	80036a0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a1d      	ldr	r2, [pc, #116]	; (800371c <HAL_ADC_ConfigChannel+0x254>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d12b      	bne.n	8003702 <HAL_ADC_ConfigChannel+0x23a>
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a1c      	ldr	r2, [pc, #112]	; (8003720 <HAL_ADC_ConfigChannel+0x258>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d003      	beq.n	80036bc <HAL_ADC_ConfigChannel+0x1f4>
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b11      	cmp	r3, #17
 80036ba:	d122      	bne.n	8003702 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a11      	ldr	r2, [pc, #68]	; (8003720 <HAL_ADC_ConfigChannel+0x258>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d111      	bne.n	8003702 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80036de:	4b11      	ldr	r3, [pc, #68]	; (8003724 <HAL_ADC_ConfigChannel+0x25c>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a11      	ldr	r2, [pc, #68]	; (8003728 <HAL_ADC_ConfigChannel+0x260>)
 80036e4:	fba2 2303 	umull	r2, r3, r2, r3
 80036e8:	0c9a      	lsrs	r2, r3, #18
 80036ea:	4613      	mov	r3, r2
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	4413      	add	r3, r2
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80036f4:	e002      	b.n	80036fc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	3b01      	subs	r3, #1
 80036fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d1f9      	bne.n	80036f6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800370a:	2300      	movs	r3, #0
}
 800370c:	4618      	mov	r0, r3
 800370e:	3714      	adds	r7, #20
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr
 8003718:	40012300 	.word	0x40012300
 800371c:	40012000 	.word	0x40012000
 8003720:	10000012 	.word	0x10000012
 8003724:	20000000 	.word	0x20000000
 8003728:	431bde83 	.word	0x431bde83

0800372c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003734:	4b79      	ldr	r3, [pc, #484]	; (800391c <ADC_Init+0x1f0>)
 8003736:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	685a      	ldr	r2, [r3, #4]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	431a      	orrs	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	685a      	ldr	r2, [r3, #4]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003760:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	6859      	ldr	r1, [r3, #4]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	021a      	lsls	r2, r3, #8
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	430a      	orrs	r2, r1
 8003774:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003784:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	6859      	ldr	r1, [r3, #4]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	430a      	orrs	r2, r1
 8003796:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689a      	ldr	r2, [r3, #8]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	6899      	ldr	r1, [r3, #8]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037be:	4a58      	ldr	r2, [pc, #352]	; (8003920 <ADC_Init+0x1f4>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d022      	beq.n	800380a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	689a      	ldr	r2, [r3, #8]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6899      	ldr	r1, [r3, #8]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	689a      	ldr	r2, [r3, #8]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80037f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	6899      	ldr	r1, [r3, #8]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	430a      	orrs	r2, r1
 8003806:	609a      	str	r2, [r3, #8]
 8003808:	e00f      	b.n	800382a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003818:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	689a      	ldr	r2, [r3, #8]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003828:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	689a      	ldr	r2, [r3, #8]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f022 0202 	bic.w	r2, r2, #2
 8003838:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6899      	ldr	r1, [r3, #8]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	7e1b      	ldrb	r3, [r3, #24]
 8003844:	005a      	lsls	r2, r3, #1
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	430a      	orrs	r2, r1
 800384c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d01b      	beq.n	8003890 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	685a      	ldr	r2, [r3, #4]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003866:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003876:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	6859      	ldr	r1, [r3, #4]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003882:	3b01      	subs	r3, #1
 8003884:	035a      	lsls	r2, r3, #13
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	430a      	orrs	r2, r1
 800388c:	605a      	str	r2, [r3, #4]
 800388e:	e007      	b.n	80038a0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	685a      	ldr	r2, [r3, #4]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800389e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80038ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	69db      	ldr	r3, [r3, #28]
 80038ba:	3b01      	subs	r3, #1
 80038bc:	051a      	lsls	r2, r3, #20
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	430a      	orrs	r2, r1
 80038c4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80038d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6899      	ldr	r1, [r3, #8]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80038e2:	025a      	lsls	r2, r3, #9
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	430a      	orrs	r2, r1
 80038ea:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	689a      	ldr	r2, [r3, #8]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6899      	ldr	r1, [r3, #8]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	029a      	lsls	r2, r3, #10
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	430a      	orrs	r2, r1
 800390e:	609a      	str	r2, [r3, #8]
}
 8003910:	bf00      	nop
 8003912:	3714      	adds	r7, #20
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr
 800391c:	40012300 	.word	0x40012300
 8003920:	0f000001 	.word	0x0f000001

08003924 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d101      	bne.n	8003936 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e0ed      	b.n	8003b12 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f893 3020 	ldrb.w	r3, [r3, #32]
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d102      	bne.n	8003948 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f7ff f88a 	bl	8002a5c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f022 0202 	bic.w	r2, r2, #2
 8003956:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003958:	f7ff fd44 	bl	80033e4 <HAL_GetTick>
 800395c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800395e:	e012      	b.n	8003986 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003960:	f7ff fd40 	bl	80033e4 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b0a      	cmp	r3, #10
 800396c:	d90b      	bls.n	8003986 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003972:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2205      	movs	r2, #5
 800397e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e0c5      	b.n	8003b12 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1e5      	bne.n	8003960 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 0201 	orr.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80039a4:	f7ff fd1e 	bl	80033e4 <HAL_GetTick>
 80039a8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80039aa:	e012      	b.n	80039d2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80039ac:	f7ff fd1a 	bl	80033e4 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b0a      	cmp	r3, #10
 80039b8:	d90b      	bls.n	80039d2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2205      	movs	r2, #5
 80039ca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e09f      	b.n	8003b12 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f003 0301 	and.w	r3, r3, #1
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d0e5      	beq.n	80039ac <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	7e1b      	ldrb	r3, [r3, #24]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d108      	bne.n	80039fa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80039f6:	601a      	str	r2, [r3, #0]
 80039f8:	e007      	b.n	8003a0a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a08:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	7e5b      	ldrb	r3, [r3, #25]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d108      	bne.n	8003a24 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a20:	601a      	str	r2, [r3, #0]
 8003a22:	e007      	b.n	8003a34 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a32:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	7e9b      	ldrb	r3, [r3, #26]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d108      	bne.n	8003a4e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f042 0220 	orr.w	r2, r2, #32
 8003a4a:	601a      	str	r2, [r3, #0]
 8003a4c:	e007      	b.n	8003a5e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f022 0220 	bic.w	r2, r2, #32
 8003a5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	7edb      	ldrb	r3, [r3, #27]
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d108      	bne.n	8003a78 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f022 0210 	bic.w	r2, r2, #16
 8003a74:	601a      	str	r2, [r3, #0]
 8003a76:	e007      	b.n	8003a88 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f042 0210 	orr.w	r2, r2, #16
 8003a86:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	7f1b      	ldrb	r3, [r3, #28]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d108      	bne.n	8003aa2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f042 0208 	orr.w	r2, r2, #8
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	e007      	b.n	8003ab2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 0208 	bic.w	r2, r2, #8
 8003ab0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	7f5b      	ldrb	r3, [r3, #29]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d108      	bne.n	8003acc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f042 0204 	orr.w	r2, r2, #4
 8003ac8:	601a      	str	r2, [r3, #0]
 8003aca:	e007      	b.n	8003adc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f022 0204 	bic.w	r2, r2, #4
 8003ada:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	431a      	orrs	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	431a      	orrs	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	ea42 0103 	orr.w	r1, r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	1e5a      	subs	r2, r3, #1
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	430a      	orrs	r2, r1
 8003b00:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3710      	adds	r7, #16
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
	...

08003b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b085      	sub	sp, #20
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f003 0307 	and.w	r3, r3, #7
 8003b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b2c:	4b0c      	ldr	r3, [pc, #48]	; (8003b60 <__NVIC_SetPriorityGrouping+0x44>)
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b32:	68ba      	ldr	r2, [r7, #8]
 8003b34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b38:	4013      	ands	r3, r2
 8003b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b4e:	4a04      	ldr	r2, [pc, #16]	; (8003b60 <__NVIC_SetPriorityGrouping+0x44>)
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	60d3      	str	r3, [r2, #12]
}
 8003b54:	bf00      	nop
 8003b56:	3714      	adds	r7, #20
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr
 8003b60:	e000ed00 	.word	0xe000ed00

08003b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b64:	b480      	push	{r7}
 8003b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b68:	4b04      	ldr	r3, [pc, #16]	; (8003b7c <__NVIC_GetPriorityGrouping+0x18>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	0a1b      	lsrs	r3, r3, #8
 8003b6e:	f003 0307 	and.w	r3, r3, #7
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr
 8003b7c:	e000ed00 	.word	0xe000ed00

08003b80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	4603      	mov	r3, r0
 8003b88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	db0b      	blt.n	8003baa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b92:	79fb      	ldrb	r3, [r7, #7]
 8003b94:	f003 021f 	and.w	r2, r3, #31
 8003b98:	4907      	ldr	r1, [pc, #28]	; (8003bb8 <__NVIC_EnableIRQ+0x38>)
 8003b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b9e:	095b      	lsrs	r3, r3, #5
 8003ba0:	2001      	movs	r0, #1
 8003ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003baa:	bf00      	nop
 8003bac:	370c      	adds	r7, #12
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	e000e100 	.word	0xe000e100

08003bbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	6039      	str	r1, [r7, #0]
 8003bc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	db0a      	blt.n	8003be6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	b2da      	uxtb	r2, r3
 8003bd4:	490c      	ldr	r1, [pc, #48]	; (8003c08 <__NVIC_SetPriority+0x4c>)
 8003bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bda:	0112      	lsls	r2, r2, #4
 8003bdc:	b2d2      	uxtb	r2, r2
 8003bde:	440b      	add	r3, r1
 8003be0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003be4:	e00a      	b.n	8003bfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	b2da      	uxtb	r2, r3
 8003bea:	4908      	ldr	r1, [pc, #32]	; (8003c0c <__NVIC_SetPriority+0x50>)
 8003bec:	79fb      	ldrb	r3, [r7, #7]
 8003bee:	f003 030f 	and.w	r3, r3, #15
 8003bf2:	3b04      	subs	r3, #4
 8003bf4:	0112      	lsls	r2, r2, #4
 8003bf6:	b2d2      	uxtb	r2, r2
 8003bf8:	440b      	add	r3, r1
 8003bfa:	761a      	strb	r2, [r3, #24]
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr
 8003c08:	e000e100 	.word	0xe000e100
 8003c0c:	e000ed00 	.word	0xe000ed00

08003c10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b089      	sub	sp, #36	; 0x24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f003 0307 	and.w	r3, r3, #7
 8003c22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	f1c3 0307 	rsb	r3, r3, #7
 8003c2a:	2b04      	cmp	r3, #4
 8003c2c:	bf28      	it	cs
 8003c2e:	2304      	movcs	r3, #4
 8003c30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	3304      	adds	r3, #4
 8003c36:	2b06      	cmp	r3, #6
 8003c38:	d902      	bls.n	8003c40 <NVIC_EncodePriority+0x30>
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	3b03      	subs	r3, #3
 8003c3e:	e000      	b.n	8003c42 <NVIC_EncodePriority+0x32>
 8003c40:	2300      	movs	r3, #0
 8003c42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003c48:	69bb      	ldr	r3, [r7, #24]
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	43da      	mvns	r2, r3
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	401a      	ands	r2, r3
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c62:	43d9      	mvns	r1, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c68:	4313      	orrs	r3, r2
         );
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3724      	adds	r7, #36	; 0x24
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
	...

08003c78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	3b01      	subs	r3, #1
 8003c84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c88:	d301      	bcc.n	8003c8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e00f      	b.n	8003cae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c8e:	4a0a      	ldr	r2, [pc, #40]	; (8003cb8 <SysTick_Config+0x40>)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	3b01      	subs	r3, #1
 8003c94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c96:	210f      	movs	r1, #15
 8003c98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c9c:	f7ff ff8e 	bl	8003bbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ca0:	4b05      	ldr	r3, [pc, #20]	; (8003cb8 <SysTick_Config+0x40>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ca6:	4b04      	ldr	r3, [pc, #16]	; (8003cb8 <SysTick_Config+0x40>)
 8003ca8:	2207      	movs	r2, #7
 8003caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cac:	2300      	movs	r3, #0
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	e000e010 	.word	0xe000e010

08003cbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f7ff ff29 	bl	8003b1c <__NVIC_SetPriorityGrouping>
}
 8003cca:	bf00      	nop
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b086      	sub	sp, #24
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	4603      	mov	r3, r0
 8003cda:	60b9      	str	r1, [r7, #8]
 8003cdc:	607a      	str	r2, [r7, #4]
 8003cde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ce4:	f7ff ff3e 	bl	8003b64 <__NVIC_GetPriorityGrouping>
 8003ce8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	68b9      	ldr	r1, [r7, #8]
 8003cee:	6978      	ldr	r0, [r7, #20]
 8003cf0:	f7ff ff8e 	bl	8003c10 <NVIC_EncodePriority>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cfa:	4611      	mov	r1, r2
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7ff ff5d 	bl	8003bbc <__NVIC_SetPriority>
}
 8003d02:	bf00      	nop
 8003d04:	3718      	adds	r7, #24
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}

08003d0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d0a:	b580      	push	{r7, lr}
 8003d0c:	b082      	sub	sp, #8
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	4603      	mov	r3, r0
 8003d12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7ff ff31 	bl	8003b80 <__NVIC_EnableIRQ>
}
 8003d1e:	bf00      	nop
 8003d20:	3708      	adds	r7, #8
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}

08003d26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d26:	b580      	push	{r7, lr}
 8003d28:	b082      	sub	sp, #8
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f7ff ffa2 	bl	8003c78 <SysTick_Config>
 8003d34:	4603      	mov	r3, r0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3708      	adds	r7, #8
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
	...

08003d40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b089      	sub	sp, #36	; 0x24
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d52:	2300      	movs	r3, #0
 8003d54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d56:	2300      	movs	r3, #0
 8003d58:	61fb      	str	r3, [r7, #28]
 8003d5a:	e165      	b.n	8004028 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	697a      	ldr	r2, [r7, #20]
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	f040 8154 	bne.w	8004022 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d00b      	beq.n	8003d9a <HAL_GPIO_Init+0x5a>
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d007      	beq.n	8003d9a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003d8e:	2b11      	cmp	r3, #17
 8003d90:	d003      	beq.n	8003d9a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	2b12      	cmp	r3, #18
 8003d98:	d130      	bne.n	8003dfc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	005b      	lsls	r3, r3, #1
 8003da4:	2203      	movs	r2, #3
 8003da6:	fa02 f303 	lsl.w	r3, r2, r3
 8003daa:	43db      	mvns	r3, r3
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	4013      	ands	r3, r2
 8003db0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	68da      	ldr	r2, [r3, #12]
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbe:	69ba      	ldr	r2, [r7, #24]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	69ba      	ldr	r2, [r7, #24]
 8003dc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd8:	43db      	mvns	r3, r3
 8003dda:	69ba      	ldr	r2, [r7, #24]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	091b      	lsrs	r3, r3, #4
 8003de6:	f003 0201 	and.w	r2, r3, #1
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	fa02 f303 	lsl.w	r3, r2, r3
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	2203      	movs	r2, #3
 8003e08:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0c:	43db      	mvns	r3, r3
 8003e0e:	69ba      	ldr	r2, [r7, #24]
 8003e10:	4013      	ands	r3, r2
 8003e12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	689a      	ldr	r2, [r3, #8]
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	005b      	lsls	r3, r3, #1
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d003      	beq.n	8003e3c <HAL_GPIO_Init+0xfc>
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	2b12      	cmp	r3, #18
 8003e3a:	d123      	bne.n	8003e84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	08da      	lsrs	r2, r3, #3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	3208      	adds	r2, #8
 8003e44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	f003 0307 	and.w	r3, r3, #7
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	220f      	movs	r2, #15
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	43db      	mvns	r3, r3
 8003e5a:	69ba      	ldr	r2, [r7, #24]
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	691a      	ldr	r2, [r3, #16]
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	f003 0307 	and.w	r3, r3, #7
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	08da      	lsrs	r2, r3, #3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	3208      	adds	r2, #8
 8003e7e:	69b9      	ldr	r1, [r7, #24]
 8003e80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	005b      	lsls	r3, r3, #1
 8003e8e:	2203      	movs	r2, #3
 8003e90:	fa02 f303 	lsl.w	r3, r2, r3
 8003e94:	43db      	mvns	r3, r3
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	4013      	ands	r3, r2
 8003e9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f003 0203 	and.w	r2, r3, #3
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	005b      	lsls	r3, r3, #1
 8003ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eac:	69ba      	ldr	r2, [r7, #24]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	69ba      	ldr	r2, [r7, #24]
 8003eb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	f000 80ae 	beq.w	8004022 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	60fb      	str	r3, [r7, #12]
 8003eca:	4b5c      	ldr	r3, [pc, #368]	; (800403c <HAL_GPIO_Init+0x2fc>)
 8003ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ece:	4a5b      	ldr	r2, [pc, #364]	; (800403c <HAL_GPIO_Init+0x2fc>)
 8003ed0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ed4:	6453      	str	r3, [r2, #68]	; 0x44
 8003ed6:	4b59      	ldr	r3, [pc, #356]	; (800403c <HAL_GPIO_Init+0x2fc>)
 8003ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ede:	60fb      	str	r3, [r7, #12]
 8003ee0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ee2:	4a57      	ldr	r2, [pc, #348]	; (8004040 <HAL_GPIO_Init+0x300>)
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	089b      	lsrs	r3, r3, #2
 8003ee8:	3302      	adds	r3, #2
 8003eea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	f003 0303 	and.w	r3, r3, #3
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	220f      	movs	r2, #15
 8003efa:	fa02 f303 	lsl.w	r3, r2, r3
 8003efe:	43db      	mvns	r3, r3
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	4013      	ands	r3, r2
 8003f04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a4e      	ldr	r2, [pc, #312]	; (8004044 <HAL_GPIO_Init+0x304>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d025      	beq.n	8003f5a <HAL_GPIO_Init+0x21a>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a4d      	ldr	r2, [pc, #308]	; (8004048 <HAL_GPIO_Init+0x308>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d01f      	beq.n	8003f56 <HAL_GPIO_Init+0x216>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a4c      	ldr	r2, [pc, #304]	; (800404c <HAL_GPIO_Init+0x30c>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d019      	beq.n	8003f52 <HAL_GPIO_Init+0x212>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a4b      	ldr	r2, [pc, #300]	; (8004050 <HAL_GPIO_Init+0x310>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d013      	beq.n	8003f4e <HAL_GPIO_Init+0x20e>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a4a      	ldr	r2, [pc, #296]	; (8004054 <HAL_GPIO_Init+0x314>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d00d      	beq.n	8003f4a <HAL_GPIO_Init+0x20a>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a49      	ldr	r2, [pc, #292]	; (8004058 <HAL_GPIO_Init+0x318>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d007      	beq.n	8003f46 <HAL_GPIO_Init+0x206>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a48      	ldr	r2, [pc, #288]	; (800405c <HAL_GPIO_Init+0x31c>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d101      	bne.n	8003f42 <HAL_GPIO_Init+0x202>
 8003f3e:	2306      	movs	r3, #6
 8003f40:	e00c      	b.n	8003f5c <HAL_GPIO_Init+0x21c>
 8003f42:	2307      	movs	r3, #7
 8003f44:	e00a      	b.n	8003f5c <HAL_GPIO_Init+0x21c>
 8003f46:	2305      	movs	r3, #5
 8003f48:	e008      	b.n	8003f5c <HAL_GPIO_Init+0x21c>
 8003f4a:	2304      	movs	r3, #4
 8003f4c:	e006      	b.n	8003f5c <HAL_GPIO_Init+0x21c>
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e004      	b.n	8003f5c <HAL_GPIO_Init+0x21c>
 8003f52:	2302      	movs	r3, #2
 8003f54:	e002      	b.n	8003f5c <HAL_GPIO_Init+0x21c>
 8003f56:	2301      	movs	r3, #1
 8003f58:	e000      	b.n	8003f5c <HAL_GPIO_Init+0x21c>
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	69fa      	ldr	r2, [r7, #28]
 8003f5e:	f002 0203 	and.w	r2, r2, #3
 8003f62:	0092      	lsls	r2, r2, #2
 8003f64:	4093      	lsls	r3, r2
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f6c:	4934      	ldr	r1, [pc, #208]	; (8004040 <HAL_GPIO_Init+0x300>)
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	089b      	lsrs	r3, r3, #2
 8003f72:	3302      	adds	r3, #2
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f7a:	4b39      	ldr	r3, [pc, #228]	; (8004060 <HAL_GPIO_Init+0x320>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	43db      	mvns	r3, r3
 8003f84:	69ba      	ldr	r2, [r7, #24]
 8003f86:	4013      	ands	r3, r2
 8003f88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d003      	beq.n	8003f9e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003f96:	69ba      	ldr	r2, [r7, #24]
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f9e:	4a30      	ldr	r2, [pc, #192]	; (8004060 <HAL_GPIO_Init+0x320>)
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003fa4:	4b2e      	ldr	r3, [pc, #184]	; (8004060 <HAL_GPIO_Init+0x320>)
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	43db      	mvns	r3, r3
 8003fae:	69ba      	ldr	r2, [r7, #24]
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d003      	beq.n	8003fc8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003fc0:	69ba      	ldr	r2, [r7, #24]
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003fc8:	4a25      	ldr	r2, [pc, #148]	; (8004060 <HAL_GPIO_Init+0x320>)
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fce:	4b24      	ldr	r3, [pc, #144]	; (8004060 <HAL_GPIO_Init+0x320>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	43db      	mvns	r3, r3
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	4013      	ands	r3, r2
 8003fdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d003      	beq.n	8003ff2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ff2:	4a1b      	ldr	r2, [pc, #108]	; (8004060 <HAL_GPIO_Init+0x320>)
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ff8:	4b19      	ldr	r3, [pc, #100]	; (8004060 <HAL_GPIO_Init+0x320>)
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	43db      	mvns	r3, r3
 8004002:	69ba      	ldr	r2, [r7, #24]
 8004004:	4013      	ands	r3, r2
 8004006:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004010:	2b00      	cmp	r3, #0
 8004012:	d003      	beq.n	800401c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	4313      	orrs	r3, r2
 800401a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800401c:	4a10      	ldr	r2, [pc, #64]	; (8004060 <HAL_GPIO_Init+0x320>)
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	3301      	adds	r3, #1
 8004026:	61fb      	str	r3, [r7, #28]
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	2b0f      	cmp	r3, #15
 800402c:	f67f ae96 	bls.w	8003d5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004030:	bf00      	nop
 8004032:	3724      	adds	r7, #36	; 0x24
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr
 800403c:	40023800 	.word	0x40023800
 8004040:	40013800 	.word	0x40013800
 8004044:	40020000 	.word	0x40020000
 8004048:	40020400 	.word	0x40020400
 800404c:	40020800 	.word	0x40020800
 8004050:	40020c00 	.word	0x40020c00
 8004054:	40021000 	.word	0x40021000
 8004058:	40021400 	.word	0x40021400
 800405c:	40021800 	.word	0x40021800
 8004060:	40013c00 	.word	0x40013c00

08004064 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	460b      	mov	r3, r1
 800406e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	691a      	ldr	r2, [r3, #16]
 8004074:	887b      	ldrh	r3, [r7, #2]
 8004076:	4013      	ands	r3, r2
 8004078:	2b00      	cmp	r3, #0
 800407a:	d002      	beq.n	8004082 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800407c:	2301      	movs	r3, #1
 800407e:	73fb      	strb	r3, [r7, #15]
 8004080:	e001      	b.n	8004086 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004082:	2300      	movs	r3, #0
 8004084:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004086:	7bfb      	ldrb	r3, [r7, #15]
}
 8004088:	4618      	mov	r0, r3
 800408a:	3714      	adds	r7, #20
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	460b      	mov	r3, r1
 800409e:	807b      	strh	r3, [r7, #2]
 80040a0:	4613      	mov	r3, r2
 80040a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040a4:	787b      	ldrb	r3, [r7, #1]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040aa:	887a      	ldrh	r2, [r7, #2]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80040b0:	e003      	b.n	80040ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80040b2:	887b      	ldrh	r3, [r7, #2]
 80040b4:	041a      	lsls	r2, r3, #16
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	619a      	str	r2, [r3, #24]
}
 80040ba:	bf00      	nop
 80040bc:	370c      	adds	r7, #12
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr

080040c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040c6:	b480      	push	{r7}
 80040c8:	b083      	sub	sp, #12
 80040ca:	af00      	add	r7, sp, #0
 80040cc:	6078      	str	r0, [r7, #4]
 80040ce:	460b      	mov	r3, r1
 80040d0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	695a      	ldr	r2, [r3, #20]
 80040d6:	887b      	ldrh	r3, [r7, #2]
 80040d8:	401a      	ands	r2, r3
 80040da:	887b      	ldrh	r3, [r7, #2]
 80040dc:	429a      	cmp	r2, r3
 80040de:	d104      	bne.n	80040ea <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80040e0:	887b      	ldrh	r3, [r7, #2]
 80040e2:	041a      	lsls	r2, r3, #16
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80040e8:	e002      	b.n	80040f0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80040ea:	887a      	ldrh	r2, [r7, #2]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	619a      	str	r2, [r3, #24]
}
 80040f0:	bf00      	nop
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e11f      	b.n	800434e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004114:	b2db      	uxtb	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d106      	bne.n	8004128 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7fe fce2 	bl	8002aec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2224      	movs	r2, #36	; 0x24
 800412c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 0201 	bic.w	r2, r2, #1
 800413e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800414e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800415e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004160:	f001 fbd2 	bl	8005908 <HAL_RCC_GetPCLK1Freq>
 8004164:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	4a7b      	ldr	r2, [pc, #492]	; (8004358 <HAL_I2C_Init+0x25c>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d807      	bhi.n	8004180 <HAL_I2C_Init+0x84>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	4a7a      	ldr	r2, [pc, #488]	; (800435c <HAL_I2C_Init+0x260>)
 8004174:	4293      	cmp	r3, r2
 8004176:	bf94      	ite	ls
 8004178:	2301      	movls	r3, #1
 800417a:	2300      	movhi	r3, #0
 800417c:	b2db      	uxtb	r3, r3
 800417e:	e006      	b.n	800418e <HAL_I2C_Init+0x92>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	4a77      	ldr	r2, [pc, #476]	; (8004360 <HAL_I2C_Init+0x264>)
 8004184:	4293      	cmp	r3, r2
 8004186:	bf94      	ite	ls
 8004188:	2301      	movls	r3, #1
 800418a:	2300      	movhi	r3, #0
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d001      	beq.n	8004196 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e0db      	b.n	800434e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	4a72      	ldr	r2, [pc, #456]	; (8004364 <HAL_I2C_Init+0x268>)
 800419a:	fba2 2303 	umull	r2, r3, r2, r3
 800419e:	0c9b      	lsrs	r3, r3, #18
 80041a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68ba      	ldr	r2, [r7, #8]
 80041b2:	430a      	orrs	r2, r1
 80041b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	6a1b      	ldr	r3, [r3, #32]
 80041bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	4a64      	ldr	r2, [pc, #400]	; (8004358 <HAL_I2C_Init+0x25c>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d802      	bhi.n	80041d0 <HAL_I2C_Init+0xd4>
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	3301      	adds	r3, #1
 80041ce:	e009      	b.n	80041e4 <HAL_I2C_Init+0xe8>
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80041d6:	fb02 f303 	mul.w	r3, r2, r3
 80041da:	4a63      	ldr	r2, [pc, #396]	; (8004368 <HAL_I2C_Init+0x26c>)
 80041dc:	fba2 2303 	umull	r2, r3, r2, r3
 80041e0:	099b      	lsrs	r3, r3, #6
 80041e2:	3301      	adds	r3, #1
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	6812      	ldr	r2, [r2, #0]
 80041e8:	430b      	orrs	r3, r1
 80041ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	69db      	ldr	r3, [r3, #28]
 80041f2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80041f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	4956      	ldr	r1, [pc, #344]	; (8004358 <HAL_I2C_Init+0x25c>)
 8004200:	428b      	cmp	r3, r1
 8004202:	d80d      	bhi.n	8004220 <HAL_I2C_Init+0x124>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	1e59      	subs	r1, r3, #1
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004212:	3301      	adds	r3, #1
 8004214:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004218:	2b04      	cmp	r3, #4
 800421a:	bf38      	it	cc
 800421c:	2304      	movcc	r3, #4
 800421e:	e04f      	b.n	80042c0 <HAL_I2C_Init+0x1c4>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d111      	bne.n	800424c <HAL_I2C_Init+0x150>
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	1e58      	subs	r0, r3, #1
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6859      	ldr	r1, [r3, #4]
 8004230:	460b      	mov	r3, r1
 8004232:	005b      	lsls	r3, r3, #1
 8004234:	440b      	add	r3, r1
 8004236:	fbb0 f3f3 	udiv	r3, r0, r3
 800423a:	3301      	adds	r3, #1
 800423c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004240:	2b00      	cmp	r3, #0
 8004242:	bf0c      	ite	eq
 8004244:	2301      	moveq	r3, #1
 8004246:	2300      	movne	r3, #0
 8004248:	b2db      	uxtb	r3, r3
 800424a:	e012      	b.n	8004272 <HAL_I2C_Init+0x176>
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	1e58      	subs	r0, r3, #1
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6859      	ldr	r1, [r3, #4]
 8004254:	460b      	mov	r3, r1
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	440b      	add	r3, r1
 800425a:	0099      	lsls	r1, r3, #2
 800425c:	440b      	add	r3, r1
 800425e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004262:	3301      	adds	r3, #1
 8004264:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004268:	2b00      	cmp	r3, #0
 800426a:	bf0c      	ite	eq
 800426c:	2301      	moveq	r3, #1
 800426e:	2300      	movne	r3, #0
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b00      	cmp	r3, #0
 8004274:	d001      	beq.n	800427a <HAL_I2C_Init+0x17e>
 8004276:	2301      	movs	r3, #1
 8004278:	e022      	b.n	80042c0 <HAL_I2C_Init+0x1c4>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d10e      	bne.n	80042a0 <HAL_I2C_Init+0x1a4>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	1e58      	subs	r0, r3, #1
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6859      	ldr	r1, [r3, #4]
 800428a:	460b      	mov	r3, r1
 800428c:	005b      	lsls	r3, r3, #1
 800428e:	440b      	add	r3, r1
 8004290:	fbb0 f3f3 	udiv	r3, r0, r3
 8004294:	3301      	adds	r3, #1
 8004296:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800429a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800429e:	e00f      	b.n	80042c0 <HAL_I2C_Init+0x1c4>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	1e58      	subs	r0, r3, #1
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6859      	ldr	r1, [r3, #4]
 80042a8:	460b      	mov	r3, r1
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	440b      	add	r3, r1
 80042ae:	0099      	lsls	r1, r3, #2
 80042b0:	440b      	add	r3, r1
 80042b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80042b6:	3301      	adds	r3, #1
 80042b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80042c0:	6879      	ldr	r1, [r7, #4]
 80042c2:	6809      	ldr	r1, [r1, #0]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	69da      	ldr	r2, [r3, #28]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a1b      	ldr	r3, [r3, #32]
 80042da:	431a      	orrs	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	430a      	orrs	r2, r1
 80042e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80042ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	6911      	ldr	r1, [r2, #16]
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	68d2      	ldr	r2, [r2, #12]
 80042fa:	4311      	orrs	r1, r2
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	6812      	ldr	r2, [r2, #0]
 8004300:	430b      	orrs	r3, r1
 8004302:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	695a      	ldr	r2, [r3, #20]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	431a      	orrs	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	430a      	orrs	r2, r1
 800431e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f042 0201 	orr.w	r2, r2, #1
 800432e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2220      	movs	r2, #32
 800433a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3710      	adds	r7, #16
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	000186a0 	.word	0x000186a0
 800435c:	001e847f 	.word	0x001e847f
 8004360:	003d08ff 	.word	0x003d08ff
 8004364:	431bde83 	.word	0x431bde83
 8004368:	10624dd3 	.word	0x10624dd3

0800436c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800436c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800436e:	b08f      	sub	sp, #60	; 0x3c
 8004370:	af0a      	add	r7, sp, #40	; 0x28
 8004372:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d101      	bne.n	800437e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e116      	b.n	80045ac <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800438a:	b2db      	uxtb	r3, r3
 800438c:	2b00      	cmp	r3, #0
 800438e:	d106      	bne.n	800439e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f00c fdf3 	bl	8010f84 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2203      	movs	r2, #3
 80043a2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d102      	bne.n	80043b8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4618      	mov	r0, r3
 80043be:	f005 fdb0 	bl	8009f22 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	603b      	str	r3, [r7, #0]
 80043c8:	687e      	ldr	r6, [r7, #4]
 80043ca:	466d      	mov	r5, sp
 80043cc:	f106 0410 	add.w	r4, r6, #16
 80043d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043d8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80043dc:	e885 0003 	stmia.w	r5, {r0, r1}
 80043e0:	1d33      	adds	r3, r6, #4
 80043e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80043e4:	6838      	ldr	r0, [r7, #0]
 80043e6:	f005 fc87 	bl	8009cf8 <USB_CoreInit>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d005      	beq.n	80043fc <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2202      	movs	r2, #2
 80043f4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e0d7      	b.n	80045ac <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2100      	movs	r1, #0
 8004402:	4618      	mov	r0, r3
 8004404:	f005 fd9e 	bl	8009f44 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004408:	2300      	movs	r3, #0
 800440a:	73fb      	strb	r3, [r7, #15]
 800440c:	e04a      	b.n	80044a4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800440e:	7bfa      	ldrb	r2, [r7, #15]
 8004410:	6879      	ldr	r1, [r7, #4]
 8004412:	4613      	mov	r3, r2
 8004414:	00db      	lsls	r3, r3, #3
 8004416:	1a9b      	subs	r3, r3, r2
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	440b      	add	r3, r1
 800441c:	333d      	adds	r3, #61	; 0x3d
 800441e:	2201      	movs	r2, #1
 8004420:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004422:	7bfa      	ldrb	r2, [r7, #15]
 8004424:	6879      	ldr	r1, [r7, #4]
 8004426:	4613      	mov	r3, r2
 8004428:	00db      	lsls	r3, r3, #3
 800442a:	1a9b      	subs	r3, r3, r2
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	440b      	add	r3, r1
 8004430:	333c      	adds	r3, #60	; 0x3c
 8004432:	7bfa      	ldrb	r2, [r7, #15]
 8004434:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004436:	7bfa      	ldrb	r2, [r7, #15]
 8004438:	7bfb      	ldrb	r3, [r7, #15]
 800443a:	b298      	uxth	r0, r3
 800443c:	6879      	ldr	r1, [r7, #4]
 800443e:	4613      	mov	r3, r2
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	1a9b      	subs	r3, r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	440b      	add	r3, r1
 8004448:	3342      	adds	r3, #66	; 0x42
 800444a:	4602      	mov	r2, r0
 800444c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800444e:	7bfa      	ldrb	r2, [r7, #15]
 8004450:	6879      	ldr	r1, [r7, #4]
 8004452:	4613      	mov	r3, r2
 8004454:	00db      	lsls	r3, r3, #3
 8004456:	1a9b      	subs	r3, r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	440b      	add	r3, r1
 800445c:	333f      	adds	r3, #63	; 0x3f
 800445e:	2200      	movs	r2, #0
 8004460:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004462:	7bfa      	ldrb	r2, [r7, #15]
 8004464:	6879      	ldr	r1, [r7, #4]
 8004466:	4613      	mov	r3, r2
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	1a9b      	subs	r3, r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	440b      	add	r3, r1
 8004470:	3344      	adds	r3, #68	; 0x44
 8004472:	2200      	movs	r2, #0
 8004474:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004476:	7bfa      	ldrb	r2, [r7, #15]
 8004478:	6879      	ldr	r1, [r7, #4]
 800447a:	4613      	mov	r3, r2
 800447c:	00db      	lsls	r3, r3, #3
 800447e:	1a9b      	subs	r3, r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	440b      	add	r3, r1
 8004484:	3348      	adds	r3, #72	; 0x48
 8004486:	2200      	movs	r2, #0
 8004488:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800448a:	7bfa      	ldrb	r2, [r7, #15]
 800448c:	6879      	ldr	r1, [r7, #4]
 800448e:	4613      	mov	r3, r2
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	1a9b      	subs	r3, r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	440b      	add	r3, r1
 8004498:	3350      	adds	r3, #80	; 0x50
 800449a:	2200      	movs	r2, #0
 800449c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800449e:	7bfb      	ldrb	r3, [r7, #15]
 80044a0:	3301      	adds	r3, #1
 80044a2:	73fb      	strb	r3, [r7, #15]
 80044a4:	7bfa      	ldrb	r2, [r7, #15]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d3af      	bcc.n	800440e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044ae:	2300      	movs	r3, #0
 80044b0:	73fb      	strb	r3, [r7, #15]
 80044b2:	e044      	b.n	800453e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80044b4:	7bfa      	ldrb	r2, [r7, #15]
 80044b6:	6879      	ldr	r1, [r7, #4]
 80044b8:	4613      	mov	r3, r2
 80044ba:	00db      	lsls	r3, r3, #3
 80044bc:	1a9b      	subs	r3, r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	440b      	add	r3, r1
 80044c2:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80044c6:	2200      	movs	r2, #0
 80044c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80044ca:	7bfa      	ldrb	r2, [r7, #15]
 80044cc:	6879      	ldr	r1, [r7, #4]
 80044ce:	4613      	mov	r3, r2
 80044d0:	00db      	lsls	r3, r3, #3
 80044d2:	1a9b      	subs	r3, r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	440b      	add	r3, r1
 80044d8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80044dc:	7bfa      	ldrb	r2, [r7, #15]
 80044de:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80044e0:	7bfa      	ldrb	r2, [r7, #15]
 80044e2:	6879      	ldr	r1, [r7, #4]
 80044e4:	4613      	mov	r3, r2
 80044e6:	00db      	lsls	r3, r3, #3
 80044e8:	1a9b      	subs	r3, r3, r2
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	440b      	add	r3, r1
 80044ee:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80044f2:	2200      	movs	r2, #0
 80044f4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80044f6:	7bfa      	ldrb	r2, [r7, #15]
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4613      	mov	r3, r2
 80044fc:	00db      	lsls	r3, r3, #3
 80044fe:	1a9b      	subs	r3, r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	440b      	add	r3, r1
 8004504:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004508:	2200      	movs	r2, #0
 800450a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800450c:	7bfa      	ldrb	r2, [r7, #15]
 800450e:	6879      	ldr	r1, [r7, #4]
 8004510:	4613      	mov	r3, r2
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	1a9b      	subs	r3, r3, r2
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	440b      	add	r3, r1
 800451a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800451e:	2200      	movs	r2, #0
 8004520:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004522:	7bfa      	ldrb	r2, [r7, #15]
 8004524:	6879      	ldr	r1, [r7, #4]
 8004526:	4613      	mov	r3, r2
 8004528:	00db      	lsls	r3, r3, #3
 800452a:	1a9b      	subs	r3, r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	440b      	add	r3, r1
 8004530:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004534:	2200      	movs	r2, #0
 8004536:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004538:	7bfb      	ldrb	r3, [r7, #15]
 800453a:	3301      	adds	r3, #1
 800453c:	73fb      	strb	r3, [r7, #15]
 800453e:	7bfa      	ldrb	r2, [r7, #15]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	429a      	cmp	r2, r3
 8004546:	d3b5      	bcc.n	80044b4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	603b      	str	r3, [r7, #0]
 800454e:	687e      	ldr	r6, [r7, #4]
 8004550:	466d      	mov	r5, sp
 8004552:	f106 0410 	add.w	r4, r6, #16
 8004556:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004558:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800455a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800455c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800455e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004562:	e885 0003 	stmia.w	r5, {r0, r1}
 8004566:	1d33      	adds	r3, r6, #4
 8004568:	cb0e      	ldmia	r3, {r1, r2, r3}
 800456a:	6838      	ldr	r0, [r7, #0]
 800456c:	f005 fd14 	bl	8009f98 <USB_DevInit>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d005      	beq.n	8004582 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2202      	movs	r2, #2
 800457a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e014      	b.n	80045ac <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  #if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004596:	2b01      	cmp	r3, #1
 8004598:	d102      	bne.n	80045a0 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f001 f892 	bl	80056c4 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4618      	mov	r0, r3
 80045a6:	f006 fd4f 	bl	800b048 <USB_DevDisconnect>

  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3714      	adds	r7, #20
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080045b4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d101      	bne.n	80045d0 <HAL_PCD_Start+0x1c>
 80045cc:	2302      	movs	r3, #2
 80045ce:	e020      	b.n	8004612 <HAL_PCD_Start+0x5e>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d109      	bne.n	80045f4 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d005      	beq.n	80045f4 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ec:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4618      	mov	r0, r3
 80045fa:	f005 fc81 	bl	8009f00 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4618      	mov	r0, r3
 8004604:	f006 fcff 	bl	800b006 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3710      	adds	r7, #16
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}

0800461a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800461a:	b590      	push	{r4, r7, lr}
 800461c:	b08d      	sub	sp, #52	; 0x34
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004628:	6a3b      	ldr	r3, [r7, #32]
 800462a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4618      	mov	r0, r3
 8004632:	f006 fdbd 	bl	800b1b0 <USB_GetMode>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	f040 83ca 	bne.w	8004dd2 <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4618      	mov	r0, r3
 8004644:	f006 fd21 	bl	800b08a <USB_ReadInterrupts>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	f000 83c0 	beq.w	8004dd0 <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4618      	mov	r0, r3
 8004656:	f006 fd18 	bl	800b08a <USB_ReadInterrupts>
 800465a:	4603      	mov	r3, r0
 800465c:	f003 0302 	and.w	r3, r3, #2
 8004660:	2b02      	cmp	r3, #2
 8004662:	d107      	bne.n	8004674 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	695a      	ldr	r2, [r3, #20]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f002 0202 	and.w	r2, r2, #2
 8004672:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4618      	mov	r0, r3
 800467a:	f006 fd06 	bl	800b08a <USB_ReadInterrupts>
 800467e:	4603      	mov	r3, r0
 8004680:	f003 0310 	and.w	r3, r3, #16
 8004684:	2b10      	cmp	r3, #16
 8004686:	d161      	bne.n	800474c <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	699a      	ldr	r2, [r3, #24]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f022 0210 	bic.w	r2, r2, #16
 8004696:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004698:	6a3b      	ldr	r3, [r7, #32]
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	f003 020f 	and.w	r2, r3, #15
 80046a4:	4613      	mov	r3, r2
 80046a6:	00db      	lsls	r3, r3, #3
 80046a8:	1a9b      	subs	r3, r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	4413      	add	r3, r2
 80046b4:	3304      	adds	r3, #4
 80046b6:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	0c5b      	lsrs	r3, r3, #17
 80046bc:	f003 030f 	and.w	r3, r3, #15
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d124      	bne.n	800470e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80046c4:	69ba      	ldr	r2, [r7, #24]
 80046c6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80046ca:	4013      	ands	r3, r2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d035      	beq.n	800473c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	091b      	lsrs	r3, r3, #4
 80046d8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80046da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046de:	b29b      	uxth	r3, r3
 80046e0:	461a      	mov	r2, r3
 80046e2:	6a38      	ldr	r0, [r7, #32]
 80046e4:	f006 fb6c 	bl	800adc0 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	68da      	ldr	r2, [r3, #12]
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	091b      	lsrs	r3, r3, #4
 80046f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046f4:	441a      	add	r2, r3
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	699a      	ldr	r2, [r3, #24]
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	091b      	lsrs	r3, r3, #4
 8004702:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004706:	441a      	add	r2, r3
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	619a      	str	r2, [r3, #24]
 800470c:	e016      	b.n	800473c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	0c5b      	lsrs	r3, r3, #17
 8004712:	f003 030f 	and.w	r3, r3, #15
 8004716:	2b06      	cmp	r3, #6
 8004718:	d110      	bne.n	800473c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004720:	2208      	movs	r2, #8
 8004722:	4619      	mov	r1, r3
 8004724:	6a38      	ldr	r0, [r7, #32]
 8004726:	f006 fb4b 	bl	800adc0 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	699a      	ldr	r2, [r3, #24]
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	091b      	lsrs	r3, r3, #4
 8004732:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004736:	441a      	add	r2, r3
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	699a      	ldr	r2, [r3, #24]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f042 0210 	orr.w	r2, r2, #16
 800474a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4618      	mov	r0, r3
 8004752:	f006 fc9a 	bl	800b08a <USB_ReadInterrupts>
 8004756:	4603      	mov	r3, r0
 8004758:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800475c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004760:	d16e      	bne.n	8004840 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8004762:	2300      	movs	r3, #0
 8004764:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4618      	mov	r0, r3
 800476c:	f006 fca0 	bl	800b0b0 <USB_ReadDevAllOutEpInterrupt>
 8004770:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004772:	e062      	b.n	800483a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d057      	beq.n	800482e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004784:	b2d2      	uxtb	r2, r2
 8004786:	4611      	mov	r1, r2
 8004788:	4618      	mov	r0, r3
 800478a:	f006 fcc5 	bl	800b118 <USB_ReadDevOutEPInterrupt>
 800478e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	f003 0301 	and.w	r3, r3, #1
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00c      	beq.n	80047b4 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800479a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479c:	015a      	lsls	r2, r3, #5
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	4413      	add	r3, r2
 80047a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047a6:	461a      	mov	r2, r3
 80047a8:	2301      	movs	r3, #1
 80047aa:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80047ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 fdde 	bl	8005370 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	f003 0308 	and.w	r3, r3, #8
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00c      	beq.n	80047d8 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80047be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c0:	015a      	lsls	r2, r3, #5
 80047c2:	69fb      	ldr	r3, [r7, #28]
 80047c4:	4413      	add	r3, r2
 80047c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047ca:	461a      	mov	r2, r3
 80047cc:	2308      	movs	r3, #8
 80047ce:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80047d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 fed8 	bl	8005588 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	f003 0310 	and.w	r3, r3, #16
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d008      	beq.n	80047f4 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80047e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e4:	015a      	lsls	r2, r3, #5
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	4413      	add	r3, r2
 80047ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047ee:	461a      	mov	r2, r3
 80047f0:	2310      	movs	r3, #16
 80047f2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	f003 0320 	and.w	r3, r3, #32
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d008      	beq.n	8004810 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80047fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004800:	015a      	lsls	r2, r3, #5
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	4413      	add	r3, r2
 8004806:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800480a:	461a      	mov	r2, r3
 800480c:	2320      	movs	r3, #32
 800480e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d009      	beq.n	800482e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800481a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481c:	015a      	lsls	r2, r3, #5
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	4413      	add	r3, r2
 8004822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004826:	461a      	mov	r2, r3
 8004828:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800482c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800482e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004830:	3301      	adds	r3, #1
 8004832:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004836:	085b      	lsrs	r3, r3, #1
 8004838:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800483a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483c:	2b00      	cmp	r3, #0
 800483e:	d199      	bne.n	8004774 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4618      	mov	r0, r3
 8004846:	f006 fc20 	bl	800b08a <USB_ReadInterrupts>
 800484a:	4603      	mov	r3, r0
 800484c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004850:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004854:	f040 80c0 	bne.w	80049d8 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4618      	mov	r0, r3
 800485e:	f006 fc41 	bl	800b0e4 <USB_ReadDevAllInEpInterrupt>
 8004862:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004864:	2300      	movs	r3, #0
 8004866:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004868:	e0b2      	b.n	80049d0 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800486a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	2b00      	cmp	r3, #0
 8004872:	f000 80a7 	beq.w	80049c4 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800487c:	b2d2      	uxtb	r2, r2
 800487e:	4611      	mov	r1, r2
 8004880:	4618      	mov	r0, r3
 8004882:	f006 fc67 	bl	800b154 <USB_ReadDevInEPInterrupt>
 8004886:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	d057      	beq.n	8004942 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004894:	f003 030f 	and.w	r3, r3, #15
 8004898:	2201      	movs	r2, #1
 800489a:	fa02 f303 	lsl.w	r3, r2, r3
 800489e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	43db      	mvns	r3, r3
 80048ac:	69f9      	ldr	r1, [r7, #28]
 80048ae:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048b2:	4013      	ands	r3, r2
 80048b4:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80048b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b8:	015a      	lsls	r2, r3, #5
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	4413      	add	r3, r2
 80048be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048c2:	461a      	mov	r2, r3
 80048c4:	2301      	movs	r3, #1
 80048c6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	691b      	ldr	r3, [r3, #16]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d132      	bne.n	8004936 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80048d0:	6879      	ldr	r1, [r7, #4]
 80048d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048d4:	4613      	mov	r3, r2
 80048d6:	00db      	lsls	r3, r3, #3
 80048d8:	1a9b      	subs	r3, r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	440b      	add	r3, r1
 80048de:	3348      	adds	r3, #72	; 0x48
 80048e0:	6819      	ldr	r1, [r3, #0]
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048e6:	4613      	mov	r3, r2
 80048e8:	00db      	lsls	r3, r3, #3
 80048ea:	1a9b      	subs	r3, r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	4403      	add	r3, r0
 80048f0:	3344      	adds	r3, #68	; 0x44
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4419      	add	r1, r3
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048fa:	4613      	mov	r3, r2
 80048fc:	00db      	lsls	r3, r3, #3
 80048fe:	1a9b      	subs	r3, r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	4403      	add	r3, r0
 8004904:	3348      	adds	r3, #72	; 0x48
 8004906:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490a:	2b00      	cmp	r3, #0
 800490c:	d113      	bne.n	8004936 <HAL_PCD_IRQHandler+0x31c>
 800490e:	6879      	ldr	r1, [r7, #4]
 8004910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004912:	4613      	mov	r3, r2
 8004914:	00db      	lsls	r3, r3, #3
 8004916:	1a9b      	subs	r3, r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	440b      	add	r3, r1
 800491c:	3350      	adds	r3, #80	; 0x50
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d108      	bne.n	8004936 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6818      	ldr	r0, [r3, #0]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800492e:	461a      	mov	r2, r3
 8004930:	2101      	movs	r1, #1
 8004932:	f006 fc6f 	bl	800b214 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004938:	b2db      	uxtb	r3, r3
 800493a:	4619      	mov	r1, r3
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f00c fba2 	bl	8011086 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	f003 0308 	and.w	r3, r3, #8
 8004948:	2b00      	cmp	r3, #0
 800494a:	d008      	beq.n	800495e <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800494c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494e:	015a      	lsls	r2, r3, #5
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	4413      	add	r3, r2
 8004954:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004958:	461a      	mov	r2, r3
 800495a:	2308      	movs	r3, #8
 800495c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	f003 0310 	and.w	r3, r3, #16
 8004964:	2b00      	cmp	r3, #0
 8004966:	d008      	beq.n	800497a <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496a:	015a      	lsls	r2, r3, #5
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	4413      	add	r3, r2
 8004970:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004974:	461a      	mov	r2, r3
 8004976:	2310      	movs	r3, #16
 8004978:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004980:	2b00      	cmp	r3, #0
 8004982:	d008      	beq.n	8004996 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004986:	015a      	lsls	r2, r3, #5
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	4413      	add	r3, r2
 800498c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004990:	461a      	mov	r2, r3
 8004992:	2340      	movs	r3, #64	; 0x40
 8004994:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	f003 0302 	and.w	r3, r3, #2
 800499c:	2b00      	cmp	r3, #0
 800499e:	d008      	beq.n	80049b2 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80049a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a2:	015a      	lsls	r2, r3, #5
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	4413      	add	r3, r2
 80049a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049ac:	461a      	mov	r2, r3
 80049ae:	2302      	movs	r3, #2
 80049b0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d003      	beq.n	80049c4 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80049bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 fc48 	bl	8005254 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80049c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c6:	3301      	adds	r3, #1
 80049c8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80049ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049cc:	085b      	lsrs	r3, r3, #1
 80049ce:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80049d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	f47f af49 	bne.w	800486a <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4618      	mov	r0, r3
 80049de:	f006 fb54 	bl	800b08a <USB_ReadInterrupts>
 80049e2:	4603      	mov	r3, r0
 80049e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80049e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80049ec:	d122      	bne.n	8004a34 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	69fa      	ldr	r2, [r7, #28]
 80049f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049fc:	f023 0301 	bic.w	r3, r3, #1
 8004a00:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d108      	bne.n	8004a1e <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004a14:	2100      	movs	r1, #0
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 fe78 	bl	800570c <HAL_PCDEx_LPM_Callback>
 8004a1c:	e002      	b.n	8004a24 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f00c fba8 	bl	8011174 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	695a      	ldr	r2, [r3, #20]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004a32:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f006 fb26 	bl	800b08a <USB_ReadInterrupts>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a48:	d112      	bne.n	8004a70 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f003 0301 	and.w	r3, r3, #1
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d102      	bne.n	8004a60 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f00c fb64 	bl	8011128 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	695a      	ldr	r2, [r3, #20]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004a6e:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4618      	mov	r0, r3
 8004a76:	f006 fb08 	bl	800b08a <USB_ReadInterrupts>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a80:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a84:	d121      	bne.n	8004aca <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	695a      	ldr	r2, [r3, #20]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8004a94:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d111      	bne.n	8004ac4 <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aae:	089b      	lsrs	r3, r3, #2
 8004ab0:	f003 020f 	and.w	r2, r3, #15
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004aba:	2101      	movs	r1, #1
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f000 fe25 	bl	800570c <HAL_PCDEx_LPM_Callback>
 8004ac2:	e002      	b.n	8004aca <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f00c fb2f 	bl	8011128 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f006 fadb 	bl	800b08a <USB_ReadInterrupts>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ada:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ade:	f040 80c7 	bne.w	8004c70 <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	69fa      	ldr	r2, [r7, #28]
 8004aec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004af0:	f023 0301 	bic.w	r3, r3, #1
 8004af4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2110      	movs	r1, #16
 8004afc:	4618      	mov	r0, r3
 8004afe:	f005 fba9 	bl	800a254 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b02:	2300      	movs	r3, #0
 8004b04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b06:	e056      	b.n	8004bb6 <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b0a:	015a      	lsls	r2, r3, #5
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	4413      	add	r3, r2
 8004b10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b14:	461a      	mov	r2, r3
 8004b16:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b1a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b1e:	015a      	lsls	r2, r3, #5
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	4413      	add	r3, r2
 8004b24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b2c:	0151      	lsls	r1, r2, #5
 8004b2e:	69fa      	ldr	r2, [r7, #28]
 8004b30:	440a      	add	r2, r1
 8004b32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b36:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004b3a:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b3e:	015a      	lsls	r2, r3, #5
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	4413      	add	r3, r2
 8004b44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b4c:	0151      	lsls	r1, r2, #5
 8004b4e:	69fa      	ldr	r2, [r7, #28]
 8004b50:	440a      	add	r2, r1
 8004b52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b56:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004b5a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b5e:	015a      	lsls	r2, r3, #5
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	4413      	add	r3, r2
 8004b64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b68:	461a      	mov	r2, r3
 8004b6a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b6e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b72:	015a      	lsls	r2, r3, #5
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	4413      	add	r3, r2
 8004b78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b80:	0151      	lsls	r1, r2, #5
 8004b82:	69fa      	ldr	r2, [r7, #28]
 8004b84:	440a      	add	r2, r1
 8004b86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b8a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004b8e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b92:	015a      	lsls	r2, r3, #5
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	4413      	add	r3, r2
 8004b98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ba0:	0151      	lsls	r1, r2, #5
 8004ba2:	69fa      	ldr	r2, [r7, #28]
 8004ba4:	440a      	add	r2, r1
 8004ba6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004baa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004bae:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d3a3      	bcc.n	8004b08 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bc6:	69db      	ldr	r3, [r3, #28]
 8004bc8:	69fa      	ldr	r2, [r7, #28]
 8004bca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bce:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004bd2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d016      	beq.n	8004c0a <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004be2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004be6:	69fa      	ldr	r2, [r7, #28]
 8004be8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bec:	f043 030b 	orr.w	r3, r3, #11
 8004bf0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bfc:	69fa      	ldr	r2, [r7, #28]
 8004bfe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c02:	f043 030b 	orr.w	r3, r3, #11
 8004c06:	6453      	str	r3, [r2, #68]	; 0x44
 8004c08:	e015      	b.n	8004c36 <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	69fa      	ldr	r2, [r7, #28]
 8004c14:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c18:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004c1c:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004c20:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	69fa      	ldr	r2, [r7, #28]
 8004c2c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c30:	f043 030b 	orr.w	r3, r3, #11
 8004c34:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	69fa      	ldr	r2, [r7, #28]
 8004c40:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c44:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004c48:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6818      	ldr	r0, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	f006 fada 	bl	800b214 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	695a      	ldr	r2, [r3, #20]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004c6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4618      	mov	r0, r3
 8004c76:	f006 fa08 	bl	800b08a <USB_ReadInterrupts>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c84:	d124      	bne.n	8004cd0 <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f006 fa9e 	bl	800b1cc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4618      	mov	r0, r3
 8004c96:	f005 fb3e 	bl	800a316 <USB_GetDevSpeed>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681c      	ldr	r4, [r3, #0]
 8004ca6:	f000 fe23 	bl	80058f0 <HAL_RCC_GetHCLKFreq>
 8004caa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	4620      	mov	r0, r4
 8004cb6:	f005 f881 	bl	8009dbc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f00c fa0b 	bl	80110d6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	695a      	ldr	r2, [r3, #20]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004cce:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f006 f9d8 	bl	800b08a <USB_ReadInterrupts>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	f003 0308 	and.w	r3, r3, #8
 8004ce0:	2b08      	cmp	r3, #8
 8004ce2:	d10a      	bne.n	8004cfa <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f00c f9e8 	bl	80110ba <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	695a      	ldr	r2, [r3, #20]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f002 0208 	and.w	r2, r2, #8
 8004cf8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f006 f9c3 	bl	800b08a <USB_ReadInterrupts>
 8004d04:	4603      	mov	r3, r0
 8004d06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d0e:	d10f      	bne.n	8004d30 <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004d10:	2300      	movs	r3, #0
 8004d12:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	4619      	mov	r1, r3
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f00c fa4a 	bl	80111b4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	695a      	ldr	r2, [r3, #20]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004d2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4618      	mov	r0, r3
 8004d36:	f006 f9a8 	bl	800b08a <USB_ReadInterrupts>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d40:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d44:	d10f      	bne.n	8004d66 <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004d46:	2300      	movs	r3, #0
 8004d48:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	4619      	mov	r1, r3
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f00c fa1d 	bl	8011190 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	695a      	ldr	r2, [r3, #20]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004d64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f006 f98d 	bl	800b08a <USB_ReadInterrupts>
 8004d70:	4603      	mov	r3, r0
 8004d72:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004d76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d7a:	d10a      	bne.n	8004d92 <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f00c fa2b 	bl	80111d8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	695a      	ldr	r2, [r3, #20]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004d90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4618      	mov	r0, r3
 8004d98:	f006 f977 	bl	800b08a <USB_ReadInterrupts>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	f003 0304 	and.w	r3, r3, #4
 8004da2:	2b04      	cmp	r3, #4
 8004da4:	d115      	bne.n	8004dd2 <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	f003 0304 	and.w	r3, r3, #4
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d002      	beq.n	8004dbe <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f00c fa1b 	bl	80111f4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	6859      	ldr	r1, [r3, #4]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	605a      	str	r2, [r3, #4]
 8004dce:	e000      	b.n	8004dd2 <HAL_PCD_IRQHandler+0x7b8>
      return;
 8004dd0:	bf00      	nop
    }
  }
}
 8004dd2:	3734      	adds	r7, #52	; 0x34
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd90      	pop	{r4, r7, pc}

08004dd8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	460b      	mov	r3, r1
 8004de2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d101      	bne.n	8004df2 <HAL_PCD_SetAddress+0x1a>
 8004dee:	2302      	movs	r3, #2
 8004df0:	e013      	b.n	8004e1a <HAL_PCD_SetAddress+0x42>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	78fa      	ldrb	r2, [r7, #3]
 8004dfe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	78fa      	ldrb	r2, [r7, #3]
 8004e08:	4611      	mov	r1, r2
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f006 f8d5 	bl	800afba <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3708      	adds	r7, #8
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b084      	sub	sp, #16
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
 8004e2a:	4608      	mov	r0, r1
 8004e2c:	4611      	mov	r1, r2
 8004e2e:	461a      	mov	r2, r3
 8004e30:	4603      	mov	r3, r0
 8004e32:	70fb      	strb	r3, [r7, #3]
 8004e34:	460b      	mov	r3, r1
 8004e36:	803b      	strh	r3, [r7, #0]
 8004e38:	4613      	mov	r3, r2
 8004e3a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004e40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	da0f      	bge.n	8004e68 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e48:	78fb      	ldrb	r3, [r7, #3]
 8004e4a:	f003 020f 	and.w	r2, r3, #15
 8004e4e:	4613      	mov	r3, r2
 8004e50:	00db      	lsls	r3, r3, #3
 8004e52:	1a9b      	subs	r3, r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	3338      	adds	r3, #56	; 0x38
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	3304      	adds	r3, #4
 8004e5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2201      	movs	r2, #1
 8004e64:	705a      	strb	r2, [r3, #1]
 8004e66:	e00f      	b.n	8004e88 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e68:	78fb      	ldrb	r3, [r7, #3]
 8004e6a:	f003 020f 	and.w	r2, r3, #15
 8004e6e:	4613      	mov	r3, r2
 8004e70:	00db      	lsls	r3, r3, #3
 8004e72:	1a9b      	subs	r3, r3, r2
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	4413      	add	r3, r2
 8004e7e:	3304      	adds	r3, #4
 8004e80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004e88:	78fb      	ldrb	r3, [r7, #3]
 8004e8a:	f003 030f 	and.w	r3, r3, #15
 8004e8e:	b2da      	uxtb	r2, r3
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004e94:	883a      	ldrh	r2, [r7, #0]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	78ba      	ldrb	r2, [r7, #2]
 8004e9e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	785b      	ldrb	r3, [r3, #1]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d004      	beq.n	8004eb2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	781b      	ldrb	r3, [r3, #0]
 8004eac:	b29a      	uxth	r2, r3
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004eb2:	78bb      	ldrb	r3, [r7, #2]
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	d102      	bne.n	8004ebe <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d101      	bne.n	8004ecc <HAL_PCD_EP_Open+0xaa>
 8004ec8:	2302      	movs	r3, #2
 8004eca:	e00e      	b.n	8004eea <HAL_PCD_EP_Open+0xc8>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68f9      	ldr	r1, [r7, #12]
 8004eda:	4618      	mov	r0, r3
 8004edc:	f005 fa40 	bl	800a360 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004ee8:	7afb      	ldrb	r3, [r7, #11]
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}

08004ef2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ef2:	b580      	push	{r7, lr}
 8004ef4:	b084      	sub	sp, #16
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
 8004efa:	460b      	mov	r3, r1
 8004efc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004efe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	da0f      	bge.n	8004f26 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f06:	78fb      	ldrb	r3, [r7, #3]
 8004f08:	f003 020f 	and.w	r2, r3, #15
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	00db      	lsls	r3, r3, #3
 8004f10:	1a9b      	subs	r3, r3, r2
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	3338      	adds	r3, #56	; 0x38
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	4413      	add	r3, r2
 8004f1a:	3304      	adds	r3, #4
 8004f1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2201      	movs	r2, #1
 8004f22:	705a      	strb	r2, [r3, #1]
 8004f24:	e00f      	b.n	8004f46 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f26:	78fb      	ldrb	r3, [r7, #3]
 8004f28:	f003 020f 	and.w	r2, r3, #15
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	00db      	lsls	r3, r3, #3
 8004f30:	1a9b      	subs	r3, r3, r2
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	3304      	adds	r3, #4
 8004f3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2200      	movs	r2, #0
 8004f44:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004f46:	78fb      	ldrb	r3, [r7, #3]
 8004f48:	f003 030f 	and.w	r3, r3, #15
 8004f4c:	b2da      	uxtb	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d101      	bne.n	8004f60 <HAL_PCD_EP_Close+0x6e>
 8004f5c:	2302      	movs	r3, #2
 8004f5e:	e00e      	b.n	8004f7e <HAL_PCD_EP_Close+0x8c>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68f9      	ldr	r1, [r7, #12]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f005 fa7e 	bl	800a470 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3710      	adds	r7, #16
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}

08004f86 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004f86:	b580      	push	{r7, lr}
 8004f88:	b086      	sub	sp, #24
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	60f8      	str	r0, [r7, #12]
 8004f8e:	607a      	str	r2, [r7, #4]
 8004f90:	603b      	str	r3, [r7, #0]
 8004f92:	460b      	mov	r3, r1
 8004f94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f96:	7afb      	ldrb	r3, [r7, #11]
 8004f98:	f003 020f 	and.w	r2, r3, #15
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	00db      	lsls	r3, r3, #3
 8004fa0:	1a9b      	subs	r3, r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	4413      	add	r3, r2
 8004fac:	3304      	adds	r3, #4
 8004fae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	683a      	ldr	r2, [r7, #0]
 8004fba:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004fc8:	7afb      	ldrb	r3, [r7, #11]
 8004fca:	f003 030f 	and.w	r3, r3, #15
 8004fce:	b2da      	uxtb	r2, r3
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	691b      	ldr	r3, [r3, #16]
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d102      	bne.n	8004fe2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004fe2:	7afb      	ldrb	r3, [r7, #11]
 8004fe4:	f003 030f 	and.w	r3, r3, #15
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d109      	bne.n	8005000 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6818      	ldr	r0, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	691b      	ldr	r3, [r3, #16]
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	6979      	ldr	r1, [r7, #20]
 8004ffa:	f005 fd59 	bl	800aab0 <USB_EP0StartXfer>
 8004ffe:	e008      	b.n	8005012 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6818      	ldr	r0, [r3, #0]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	691b      	ldr	r3, [r3, #16]
 8005008:	b2db      	uxtb	r3, r3
 800500a:	461a      	mov	r2, r3
 800500c:	6979      	ldr	r1, [r7, #20]
 800500e:	f005 fb0b 	bl	800a628 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005012:	2300      	movs	r3, #0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3718      	adds	r7, #24
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	460b      	mov	r3, r1
 8005026:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005028:	78fb      	ldrb	r3, [r7, #3]
 800502a:	f003 020f 	and.w	r2, r3, #15
 800502e:	6879      	ldr	r1, [r7, #4]
 8005030:	4613      	mov	r3, r2
 8005032:	00db      	lsls	r3, r3, #3
 8005034:	1a9b      	subs	r3, r3, r2
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	440b      	add	r3, r1
 800503a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800503e:	681b      	ldr	r3, [r3, #0]
}
 8005040:	4618      	mov	r0, r3
 8005042:	370c      	adds	r7, #12
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr

0800504c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b086      	sub	sp, #24
 8005050:	af00      	add	r7, sp, #0
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	607a      	str	r2, [r7, #4]
 8005056:	603b      	str	r3, [r7, #0]
 8005058:	460b      	mov	r3, r1
 800505a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800505c:	7afb      	ldrb	r3, [r7, #11]
 800505e:	f003 020f 	and.w	r2, r3, #15
 8005062:	4613      	mov	r3, r2
 8005064:	00db      	lsls	r3, r3, #3
 8005066:	1a9b      	subs	r3, r3, r2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	3338      	adds	r3, #56	; 0x38
 800506c:	68fa      	ldr	r2, [r7, #12]
 800506e:	4413      	add	r3, r2
 8005070:	3304      	adds	r3, #4
 8005072:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	683a      	ldr	r2, [r7, #0]
 800507e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	2200      	movs	r2, #0
 8005084:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	2201      	movs	r2, #1
 800508a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800508c:	7afb      	ldrb	r3, [r7, #11]
 800508e:	f003 030f 	and.w	r3, r3, #15
 8005092:	b2da      	uxtb	r2, r3
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	691b      	ldr	r3, [r3, #16]
 800509c:	2b01      	cmp	r3, #1
 800509e:	d102      	bne.n	80050a6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80050a6:	7afb      	ldrb	r3, [r7, #11]
 80050a8:	f003 030f 	and.w	r3, r3, #15
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d109      	bne.n	80050c4 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6818      	ldr	r0, [r3, #0]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	691b      	ldr	r3, [r3, #16]
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	461a      	mov	r2, r3
 80050bc:	6979      	ldr	r1, [r7, #20]
 80050be:	f005 fcf7 	bl	800aab0 <USB_EP0StartXfer>
 80050c2:	e008      	b.n	80050d6 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6818      	ldr	r0, [r3, #0]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	461a      	mov	r2, r3
 80050d0:	6979      	ldr	r1, [r7, #20]
 80050d2:	f005 faa9 	bl	800a628 <USB_EPStartXfer>
  }

  return HAL_OK;
 80050d6:	2300      	movs	r3, #0
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3718      	adds	r7, #24
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	460b      	mov	r3, r1
 80050ea:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80050ec:	78fb      	ldrb	r3, [r7, #3]
 80050ee:	f003 020f 	and.w	r2, r3, #15
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d901      	bls.n	80050fe <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e050      	b.n	80051a0 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80050fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005102:	2b00      	cmp	r3, #0
 8005104:	da0f      	bge.n	8005126 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005106:	78fb      	ldrb	r3, [r7, #3]
 8005108:	f003 020f 	and.w	r2, r3, #15
 800510c:	4613      	mov	r3, r2
 800510e:	00db      	lsls	r3, r3, #3
 8005110:	1a9b      	subs	r3, r3, r2
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	3338      	adds	r3, #56	; 0x38
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	4413      	add	r3, r2
 800511a:	3304      	adds	r3, #4
 800511c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2201      	movs	r2, #1
 8005122:	705a      	strb	r2, [r3, #1]
 8005124:	e00d      	b.n	8005142 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005126:	78fa      	ldrb	r2, [r7, #3]
 8005128:	4613      	mov	r3, r2
 800512a:	00db      	lsls	r3, r3, #3
 800512c:	1a9b      	subs	r3, r3, r2
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	4413      	add	r3, r2
 8005138:	3304      	adds	r3, #4
 800513a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2201      	movs	r2, #1
 8005146:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005148:	78fb      	ldrb	r3, [r7, #3]
 800514a:	f003 030f 	and.w	r3, r3, #15
 800514e:	b2da      	uxtb	r2, r3
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800515a:	2b01      	cmp	r3, #1
 800515c:	d101      	bne.n	8005162 <HAL_PCD_EP_SetStall+0x82>
 800515e:	2302      	movs	r3, #2
 8005160:	e01e      	b.n	80051a0 <HAL_PCD_EP_SetStall+0xc0>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68f9      	ldr	r1, [r7, #12]
 8005170:	4618      	mov	r0, r3
 8005172:	f005 fe4e 	bl	800ae12 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005176:	78fb      	ldrb	r3, [r7, #3]
 8005178:	f003 030f 	and.w	r3, r3, #15
 800517c:	2b00      	cmp	r3, #0
 800517e:	d10a      	bne.n	8005196 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6818      	ldr	r0, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	691b      	ldr	r3, [r3, #16]
 8005188:	b2d9      	uxtb	r1, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005190:	461a      	mov	r2, r3
 8005192:	f006 f83f 	bl	800b214 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800519e:	2300      	movs	r3, #0
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3710      	adds	r7, #16
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	460b      	mov	r3, r1
 80051b2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80051b4:	78fb      	ldrb	r3, [r7, #3]
 80051b6:	f003 020f 	and.w	r2, r3, #15
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	429a      	cmp	r2, r3
 80051c0:	d901      	bls.n	80051c6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e042      	b.n	800524c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80051c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	da0f      	bge.n	80051ee <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80051ce:	78fb      	ldrb	r3, [r7, #3]
 80051d0:	f003 020f 	and.w	r2, r3, #15
 80051d4:	4613      	mov	r3, r2
 80051d6:	00db      	lsls	r3, r3, #3
 80051d8:	1a9b      	subs	r3, r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	3338      	adds	r3, #56	; 0x38
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	4413      	add	r3, r2
 80051e2:	3304      	adds	r3, #4
 80051e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2201      	movs	r2, #1
 80051ea:	705a      	strb	r2, [r3, #1]
 80051ec:	e00f      	b.n	800520e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80051ee:	78fb      	ldrb	r3, [r7, #3]
 80051f0:	f003 020f 	and.w	r2, r3, #15
 80051f4:	4613      	mov	r3, r2
 80051f6:	00db      	lsls	r3, r3, #3
 80051f8:	1a9b      	subs	r3, r3, r2
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005200:	687a      	ldr	r2, [r7, #4]
 8005202:	4413      	add	r3, r2
 8005204:	3304      	adds	r3, #4
 8005206:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2200      	movs	r2, #0
 800520c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2200      	movs	r2, #0
 8005212:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005214:	78fb      	ldrb	r3, [r7, #3]
 8005216:	f003 030f 	and.w	r3, r3, #15
 800521a:	b2da      	uxtb	r2, r3
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005226:	2b01      	cmp	r3, #1
 8005228:	d101      	bne.n	800522e <HAL_PCD_EP_ClrStall+0x86>
 800522a:	2302      	movs	r3, #2
 800522c:	e00e      	b.n	800524c <HAL_PCD_EP_ClrStall+0xa4>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2201      	movs	r2, #1
 8005232:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68f9      	ldr	r1, [r7, #12]
 800523c:	4618      	mov	r0, r3
 800523e:	f005 fe56 	bl	800aeee <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800524a:	2300      	movs	r3, #0
}
 800524c:	4618      	mov	r0, r3
 800524e:	3710      	adds	r7, #16
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}

08005254 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b08a      	sub	sp, #40	; 0x28
 8005258:	af02      	add	r7, sp, #8
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005268:	683a      	ldr	r2, [r7, #0]
 800526a:	4613      	mov	r3, r2
 800526c:	00db      	lsls	r3, r3, #3
 800526e:	1a9b      	subs	r3, r3, r2
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	3338      	adds	r3, #56	; 0x38
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	4413      	add	r3, r2
 8005278:	3304      	adds	r3, #4
 800527a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	699a      	ldr	r2, [r3, #24]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	429a      	cmp	r2, r3
 8005286:	d901      	bls.n	800528c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e06c      	b.n	8005366 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	695a      	ldr	r2, [r3, #20]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	699b      	ldr	r3, [r3, #24]
 8005294:	1ad3      	subs	r3, r2, r3
 8005296:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	69fa      	ldr	r2, [r7, #28]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d902      	bls.n	80052a8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	3303      	adds	r3, #3
 80052ac:	089b      	lsrs	r3, r3, #2
 80052ae:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80052b0:	e02b      	b.n	800530a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	695a      	ldr	r2, [r3, #20]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	699b      	ldr	r3, [r3, #24]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	69fa      	ldr	r2, [r7, #28]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d902      	bls.n	80052ce <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	3303      	adds	r3, #3
 80052d2:	089b      	lsrs	r3, r3, #2
 80052d4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	68d9      	ldr	r1, [r3, #12]
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	b2da      	uxtb	r2, r3
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	9300      	str	r3, [sp, #0]
 80052ea:	4603      	mov	r3, r0
 80052ec:	6978      	ldr	r0, [r7, #20]
 80052ee:	f005 fd32 	bl	800ad56 <USB_WritePacket>

    ep->xfer_buff  += len;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	68da      	ldr	r2, [r3, #12]
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	441a      	add	r2, r3
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	699a      	ldr	r2, [r3, #24]
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	441a      	add	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	015a      	lsls	r2, r3, #5
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	4413      	add	r3, r2
 8005312:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005316:	699b      	ldr	r3, [r3, #24]
 8005318:	b29b      	uxth	r3, r3
 800531a:	69ba      	ldr	r2, [r7, #24]
 800531c:	429a      	cmp	r2, r3
 800531e:	d809      	bhi.n	8005334 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	699a      	ldr	r2, [r3, #24]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005328:	429a      	cmp	r2, r3
 800532a:	d203      	bcs.n	8005334 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1be      	bne.n	80052b2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	695a      	ldr	r2, [r3, #20]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	699b      	ldr	r3, [r3, #24]
 800533c:	429a      	cmp	r2, r3
 800533e:	d811      	bhi.n	8005364 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	f003 030f 	and.w	r3, r3, #15
 8005346:	2201      	movs	r2, #1
 8005348:	fa02 f303 	lsl.w	r3, r2, r3
 800534c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005354:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	43db      	mvns	r3, r3
 800535a:	6939      	ldr	r1, [r7, #16]
 800535c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005360:	4013      	ands	r3, r2
 8005362:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3720      	adds	r7, #32
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
	...

08005370 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	333c      	adds	r3, #60	; 0x3c
 8005388:	3304      	adds	r3, #4
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	015a      	lsls	r2, r3, #5
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	4413      	add	r3, r2
 8005396:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	f040 80a0 	bne.w	80054e8 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	f003 0308 	and.w	r3, r3, #8
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d015      	beq.n	80053de <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	4a72      	ldr	r2, [pc, #456]	; (8005580 <PCD_EP_OutXfrComplete_int+0x210>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	f240 80dd 	bls.w	8005576 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	f000 80d7 	beq.w	8005576 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	015a      	lsls	r2, r3, #5
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	4413      	add	r3, r2
 80053d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053d4:	461a      	mov	r2, r3
 80053d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053da:	6093      	str	r3, [r2, #8]
 80053dc:	e0cb      	b.n	8005576 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	f003 0320 	and.w	r3, r3, #32
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d009      	beq.n	80053fc <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	015a      	lsls	r2, r3, #5
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	4413      	add	r3, r2
 80053f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053f4:	461a      	mov	r2, r3
 80053f6:	2320      	movs	r3, #32
 80053f8:	6093      	str	r3, [r2, #8]
 80053fa:	e0bc      	b.n	8005576 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005402:	2b00      	cmp	r3, #0
 8005404:	f040 80b7 	bne.w	8005576 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	4a5d      	ldr	r2, [pc, #372]	; (8005580 <PCD_EP_OutXfrComplete_int+0x210>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d90f      	bls.n	8005430 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00a      	beq.n	8005430 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	015a      	lsls	r2, r3, #5
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	4413      	add	r3, r2
 8005422:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005426:	461a      	mov	r2, r3
 8005428:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800542c:	6093      	str	r3, [r2, #8]
 800542e:	e0a2      	b.n	8005576 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005430:	6879      	ldr	r1, [r7, #4]
 8005432:	683a      	ldr	r2, [r7, #0]
 8005434:	4613      	mov	r3, r2
 8005436:	00db      	lsls	r3, r3, #3
 8005438:	1a9b      	subs	r3, r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	440b      	add	r3, r1
 800543e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005442:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	0159      	lsls	r1, r3, #5
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	440b      	add	r3, r1
 800544c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8005456:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	683a      	ldr	r2, [r7, #0]
 800545c:	4613      	mov	r3, r2
 800545e:	00db      	lsls	r3, r3, #3
 8005460:	1a9b      	subs	r3, r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	4403      	add	r3, r0
 8005466:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800546a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800546c:	6879      	ldr	r1, [r7, #4]
 800546e:	683a      	ldr	r2, [r7, #0]
 8005470:	4613      	mov	r3, r2
 8005472:	00db      	lsls	r3, r3, #3
 8005474:	1a9b      	subs	r3, r3, r2
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	440b      	add	r3, r1
 800547a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800547e:	6819      	ldr	r1, [r3, #0]
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	683a      	ldr	r2, [r7, #0]
 8005484:	4613      	mov	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	1a9b      	subs	r3, r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	4403      	add	r3, r0
 800548e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4419      	add	r1, r3
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	683a      	ldr	r2, [r7, #0]
 800549a:	4613      	mov	r3, r2
 800549c:	00db      	lsls	r3, r3, #3
 800549e:	1a9b      	subs	r3, r3, r2
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	4403      	add	r3, r0
 80054a4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80054a8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d114      	bne.n	80054da <PCD_EP_OutXfrComplete_int+0x16a>
 80054b0:	6879      	ldr	r1, [r7, #4]
 80054b2:	683a      	ldr	r2, [r7, #0]
 80054b4:	4613      	mov	r3, r2
 80054b6:	00db      	lsls	r3, r3, #3
 80054b8:	1a9b      	subs	r3, r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	440b      	add	r3, r1
 80054be:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d108      	bne.n	80054da <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6818      	ldr	r0, [r3, #0]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80054d2:	461a      	mov	r2, r3
 80054d4:	2101      	movs	r1, #1
 80054d6:	f005 fe9d 	bl	800b214 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	4619      	mov	r1, r3
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f00b fdb5 	bl	8011050 <HAL_PCD_DataOutStageCallback>
 80054e6:	e046      	b.n	8005576 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	4a26      	ldr	r2, [pc, #152]	; (8005584 <PCD_EP_OutXfrComplete_int+0x214>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d124      	bne.n	800553a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00a      	beq.n	8005510 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	015a      	lsls	r2, r3, #5
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	4413      	add	r3, r2
 8005502:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005506:	461a      	mov	r2, r3
 8005508:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800550c:	6093      	str	r3, [r2, #8]
 800550e:	e032      	b.n	8005576 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	f003 0320 	and.w	r3, r3, #32
 8005516:	2b00      	cmp	r3, #0
 8005518:	d008      	beq.n	800552c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	015a      	lsls	r2, r3, #5
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	4413      	add	r3, r2
 8005522:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005526:	461a      	mov	r2, r3
 8005528:	2320      	movs	r3, #32
 800552a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	b2db      	uxtb	r3, r3
 8005530:	4619      	mov	r1, r3
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f00b fd8c 	bl	8011050 <HAL_PCD_DataOutStageCallback>
 8005538:	e01d      	b.n	8005576 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d114      	bne.n	800556a <PCD_EP_OutXfrComplete_int+0x1fa>
 8005540:	6879      	ldr	r1, [r7, #4]
 8005542:	683a      	ldr	r2, [r7, #0]
 8005544:	4613      	mov	r3, r2
 8005546:	00db      	lsls	r3, r3, #3
 8005548:	1a9b      	subs	r3, r3, r2
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	440b      	add	r3, r1
 800554e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d108      	bne.n	800556a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6818      	ldr	r0, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005562:	461a      	mov	r2, r3
 8005564:	2100      	movs	r1, #0
 8005566:	f005 fe55 	bl	800b214 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	b2db      	uxtb	r3, r3
 800556e:	4619      	mov	r1, r3
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f00b fd6d 	bl	8011050 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005576:	2300      	movs	r3, #0
}
 8005578:	4618      	mov	r0, r3
 800557a:	3718      	adds	r7, #24
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	4f54300a 	.word	0x4f54300a
 8005584:	4f54310a 	.word	0x4f54310a

08005588 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b086      	sub	sp, #24
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	333c      	adds	r3, #60	; 0x3c
 80055a0:	3304      	adds	r3, #4
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	015a      	lsls	r2, r3, #5
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	4413      	add	r3, r2
 80055ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	4a15      	ldr	r2, [pc, #84]	; (8005610 <PCD_EP_OutSetupPacket_int+0x88>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d90e      	bls.n	80055dc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d009      	beq.n	80055dc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	015a      	lsls	r2, r3, #5
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	4413      	add	r3, r2
 80055d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055d4:	461a      	mov	r2, r3
 80055d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055da:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f00b fd25 	bl	801102c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	4a0a      	ldr	r2, [pc, #40]	; (8005610 <PCD_EP_OutSetupPacket_int+0x88>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d90c      	bls.n	8005604 <PCD_EP_OutSetupPacket_int+0x7c>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d108      	bne.n	8005604 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6818      	ldr	r0, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80055fc:	461a      	mov	r2, r3
 80055fe:	2101      	movs	r1, #1
 8005600:	f005 fe08 	bl	800b214 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005604:	2300      	movs	r3, #0
}
 8005606:	4618      	mov	r0, r3
 8005608:	3718      	adds	r7, #24
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	4f54300a 	.word	0x4f54300a

08005614 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005614:	b480      	push	{r7}
 8005616:	b085      	sub	sp, #20
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	460b      	mov	r3, r1
 800561e:	70fb      	strb	r3, [r7, #3]
 8005620:	4613      	mov	r3, r2
 8005622:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800562c:	78fb      	ldrb	r3, [r7, #3]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d107      	bne.n	8005642 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005632:	883b      	ldrh	r3, [r7, #0]
 8005634:	0419      	lsls	r1, r3, #16
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	430a      	orrs	r2, r1
 800563e:	629a      	str	r2, [r3, #40]	; 0x28
 8005640:	e028      	b.n	8005694 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005648:	0c1b      	lsrs	r3, r3, #16
 800564a:	68ba      	ldr	r2, [r7, #8]
 800564c:	4413      	add	r3, r2
 800564e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005650:	2300      	movs	r3, #0
 8005652:	73fb      	strb	r3, [r7, #15]
 8005654:	e00d      	b.n	8005672 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	7bfb      	ldrb	r3, [r7, #15]
 800565c:	3340      	adds	r3, #64	; 0x40
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	4413      	add	r3, r2
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	0c1b      	lsrs	r3, r3, #16
 8005666:	68ba      	ldr	r2, [r7, #8]
 8005668:	4413      	add	r3, r2
 800566a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800566c:	7bfb      	ldrb	r3, [r7, #15]
 800566e:	3301      	adds	r3, #1
 8005670:	73fb      	strb	r3, [r7, #15]
 8005672:	7bfa      	ldrb	r2, [r7, #15]
 8005674:	78fb      	ldrb	r3, [r7, #3]
 8005676:	3b01      	subs	r3, #1
 8005678:	429a      	cmp	r2, r3
 800567a:	d3ec      	bcc.n	8005656 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800567c:	883b      	ldrh	r3, [r7, #0]
 800567e:	0418      	lsls	r0, r3, #16
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6819      	ldr	r1, [r3, #0]
 8005684:	78fb      	ldrb	r3, [r7, #3]
 8005686:	3b01      	subs	r3, #1
 8005688:	68ba      	ldr	r2, [r7, #8]
 800568a:	4302      	orrs	r2, r0
 800568c:	3340      	adds	r3, #64	; 0x40
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	440b      	add	r3, r1
 8005692:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	3714      	adds	r7, #20
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr

080056a2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b083      	sub	sp, #12
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
 80056aa:	460b      	mov	r3, r1
 80056ac:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	887a      	ldrh	r2, [r7, #2]
 80056b4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80056b6:	2300      	movs	r3, #0
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b085      	sub	sp, #20
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2201      	movs	r2, #1
 80056d6:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056f6:	f043 0303 	orr.w	r3, r3, #3
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	4618      	mov	r0, r3
 8005702:	3714      	adds	r7, #20
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	460b      	mov	r3, r1
 8005716:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d101      	bne.n	8005738 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e0cc      	b.n	80058d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005738:	4b68      	ldr	r3, [pc, #416]	; (80058dc <HAL_RCC_ClockConfig+0x1b8>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 030f 	and.w	r3, r3, #15
 8005740:	683a      	ldr	r2, [r7, #0]
 8005742:	429a      	cmp	r2, r3
 8005744:	d90c      	bls.n	8005760 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005746:	4b65      	ldr	r3, [pc, #404]	; (80058dc <HAL_RCC_ClockConfig+0x1b8>)
 8005748:	683a      	ldr	r2, [r7, #0]
 800574a:	b2d2      	uxtb	r2, r2
 800574c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800574e:	4b63      	ldr	r3, [pc, #396]	; (80058dc <HAL_RCC_ClockConfig+0x1b8>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 030f 	and.w	r3, r3, #15
 8005756:	683a      	ldr	r2, [r7, #0]
 8005758:	429a      	cmp	r2, r3
 800575a:	d001      	beq.n	8005760 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e0b8      	b.n	80058d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0302 	and.w	r3, r3, #2
 8005768:	2b00      	cmp	r3, #0
 800576a:	d020      	beq.n	80057ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 0304 	and.w	r3, r3, #4
 8005774:	2b00      	cmp	r3, #0
 8005776:	d005      	beq.n	8005784 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005778:	4b59      	ldr	r3, [pc, #356]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	4a58      	ldr	r2, [pc, #352]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 800577e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005782:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 0308 	and.w	r3, r3, #8
 800578c:	2b00      	cmp	r3, #0
 800578e:	d005      	beq.n	800579c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005790:	4b53      	ldr	r3, [pc, #332]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	4a52      	ldr	r2, [pc, #328]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005796:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800579a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800579c:	4b50      	ldr	r3, [pc, #320]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	494d      	ldr	r1, [pc, #308]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 80057aa:	4313      	orrs	r3, r2
 80057ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 0301 	and.w	r3, r3, #1
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d044      	beq.n	8005844 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d107      	bne.n	80057d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057c2:	4b47      	ldr	r3, [pc, #284]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d119      	bne.n	8005802 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	e07f      	b.n	80058d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d003      	beq.n	80057e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80057de:	2b03      	cmp	r3, #3
 80057e0:	d107      	bne.n	80057f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057e2:	4b3f      	ldr	r3, [pc, #252]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d109      	bne.n	8005802 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	e06f      	b.n	80058d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057f2:	4b3b      	ldr	r3, [pc, #236]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 0302 	and.w	r3, r3, #2
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d101      	bne.n	8005802 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e067      	b.n	80058d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005802:	4b37      	ldr	r3, [pc, #220]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f023 0203 	bic.w	r2, r3, #3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	4934      	ldr	r1, [pc, #208]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005810:	4313      	orrs	r3, r2
 8005812:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005814:	f7fd fde6 	bl	80033e4 <HAL_GetTick>
 8005818:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800581a:	e00a      	b.n	8005832 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800581c:	f7fd fde2 	bl	80033e4 <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	f241 3288 	movw	r2, #5000	; 0x1388
 800582a:	4293      	cmp	r3, r2
 800582c:	d901      	bls.n	8005832 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e04f      	b.n	80058d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005832:	4b2b      	ldr	r3, [pc, #172]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	f003 020c 	and.w	r2, r3, #12
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	009b      	lsls	r3, r3, #2
 8005840:	429a      	cmp	r2, r3
 8005842:	d1eb      	bne.n	800581c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005844:	4b25      	ldr	r3, [pc, #148]	; (80058dc <HAL_RCC_ClockConfig+0x1b8>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 030f 	and.w	r3, r3, #15
 800584c:	683a      	ldr	r2, [r7, #0]
 800584e:	429a      	cmp	r2, r3
 8005850:	d20c      	bcs.n	800586c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005852:	4b22      	ldr	r3, [pc, #136]	; (80058dc <HAL_RCC_ClockConfig+0x1b8>)
 8005854:	683a      	ldr	r2, [r7, #0]
 8005856:	b2d2      	uxtb	r2, r2
 8005858:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800585a:	4b20      	ldr	r3, [pc, #128]	; (80058dc <HAL_RCC_ClockConfig+0x1b8>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 030f 	and.w	r3, r3, #15
 8005862:	683a      	ldr	r2, [r7, #0]
 8005864:	429a      	cmp	r2, r3
 8005866:	d001      	beq.n	800586c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	e032      	b.n	80058d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0304 	and.w	r3, r3, #4
 8005874:	2b00      	cmp	r3, #0
 8005876:	d008      	beq.n	800588a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005878:	4b19      	ldr	r3, [pc, #100]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	4916      	ldr	r1, [pc, #88]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005886:	4313      	orrs	r3, r2
 8005888:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0308 	and.w	r3, r3, #8
 8005892:	2b00      	cmp	r3, #0
 8005894:	d009      	beq.n	80058aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005896:	4b12      	ldr	r3, [pc, #72]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	691b      	ldr	r3, [r3, #16]
 80058a2:	00db      	lsls	r3, r3, #3
 80058a4:	490e      	ldr	r1, [pc, #56]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80058aa:	f000 fb7f 	bl	8005fac <HAL_RCC_GetSysClockFreq>
 80058ae:	4601      	mov	r1, r0
 80058b0:	4b0b      	ldr	r3, [pc, #44]	; (80058e0 <HAL_RCC_ClockConfig+0x1bc>)
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	091b      	lsrs	r3, r3, #4
 80058b6:	f003 030f 	and.w	r3, r3, #15
 80058ba:	4a0a      	ldr	r2, [pc, #40]	; (80058e4 <HAL_RCC_ClockConfig+0x1c0>)
 80058bc:	5cd3      	ldrb	r3, [r2, r3]
 80058be:	fa21 f303 	lsr.w	r3, r1, r3
 80058c2:	4a09      	ldr	r2, [pc, #36]	; (80058e8 <HAL_RCC_ClockConfig+0x1c4>)
 80058c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80058c6:	4b09      	ldr	r3, [pc, #36]	; (80058ec <HAL_RCC_ClockConfig+0x1c8>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7fd fd46 	bl	800335c <HAL_InitTick>

  return HAL_OK;
 80058d0:	2300      	movs	r3, #0
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3710      	adds	r7, #16
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	40023c00 	.word	0x40023c00
 80058e0:	40023800 	.word	0x40023800
 80058e4:	08012344 	.word	0x08012344
 80058e8:	20000000 	.word	0x20000000
 80058ec:	20000004 	.word	0x20000004

080058f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058f0:	b480      	push	{r7}
 80058f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058f4:	4b03      	ldr	r3, [pc, #12]	; (8005904 <HAL_RCC_GetHCLKFreq+0x14>)
 80058f6:	681b      	ldr	r3, [r3, #0]
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
 8005902:	bf00      	nop
 8005904:	20000000 	.word	0x20000000

08005908 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800590c:	f7ff fff0 	bl	80058f0 <HAL_RCC_GetHCLKFreq>
 8005910:	4601      	mov	r1, r0
 8005912:	4b05      	ldr	r3, [pc, #20]	; (8005928 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	0a9b      	lsrs	r3, r3, #10
 8005918:	f003 0307 	and.w	r3, r3, #7
 800591c:	4a03      	ldr	r2, [pc, #12]	; (800592c <HAL_RCC_GetPCLK1Freq+0x24>)
 800591e:	5cd3      	ldrb	r3, [r2, r3]
 8005920:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005924:	4618      	mov	r0, r3
 8005926:	bd80      	pop	{r7, pc}
 8005928:	40023800 	.word	0x40023800
 800592c:	08012354 	.word	0x08012354

08005930 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005934:	f7ff ffdc 	bl	80058f0 <HAL_RCC_GetHCLKFreq>
 8005938:	4601      	mov	r1, r0
 800593a:	4b05      	ldr	r3, [pc, #20]	; (8005950 <HAL_RCC_GetPCLK2Freq+0x20>)
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	0b5b      	lsrs	r3, r3, #13
 8005940:	f003 0307 	and.w	r3, r3, #7
 8005944:	4a03      	ldr	r2, [pc, #12]	; (8005954 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005946:	5cd3      	ldrb	r3, [r2, r3]
 8005948:	fa21 f303 	lsr.w	r3, r1, r3
}
 800594c:	4618      	mov	r0, r3
 800594e:	bd80      	pop	{r7, pc}
 8005950:	40023800 	.word	0x40023800
 8005954:	08012354 	.word	0x08012354

08005958 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b08c      	sub	sp, #48	; 0x30
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005960:	2300      	movs	r3, #0
 8005962:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8005964:	2300      	movs	r3, #0
 8005966:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8005968:	2300      	movs	r3, #0
 800596a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8005970:	2300      	movs	r3, #0
 8005972:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8005974:	2300      	movs	r3, #0
 8005976:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8005978:	2300      	movs	r3, #0
 800597a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 800597c:	2300      	movs	r3, #0
 800597e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8005980:	2300      	movs	r3, #0
 8005982:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0301 	and.w	r3, r3, #1
 800598c:	2b00      	cmp	r3, #0
 800598e:	d010      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8005990:	4b6f      	ldr	r3, [pc, #444]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005992:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005996:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599e:	496c      	ldr	r1, [pc, #432]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80059a0:	4313      	orrs	r3, r2
 80059a2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d101      	bne.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80059ae:	2301      	movs	r3, #1
 80059b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0302 	and.w	r3, r3, #2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d010      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80059be:	4b64      	ldr	r3, [pc, #400]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80059c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059c4:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059cc:	4960      	ldr	r1, [pc, #384]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d101      	bne.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80059dc:	2301      	movs	r3, #1
 80059de:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 0304 	and.w	r3, r3, #4
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d017      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80059ec:	4b58      	ldr	r3, [pc, #352]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80059ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059fa:	4955      	ldr	r1, [pc, #340]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80059fc:	4313      	orrs	r3, r2
 80059fe:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a0a:	d101      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d101      	bne.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f003 0308 	and.w	r3, r3, #8
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d017      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005a28:	4b49      	ldr	r3, [pc, #292]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005a2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a2e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a36:	4946      	ldr	r1, [pc, #280]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a46:	d101      	bne.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d101      	bne.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8005a54:	2301      	movs	r3, #1
 8005a56:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0320 	and.w	r3, r3, #32
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f000 808a 	beq.w	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a66:	2300      	movs	r3, #0
 8005a68:	60bb      	str	r3, [r7, #8]
 8005a6a:	4b39      	ldr	r3, [pc, #228]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6e:	4a38      	ldr	r2, [pc, #224]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005a70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a74:	6413      	str	r3, [r2, #64]	; 0x40
 8005a76:	4b36      	ldr	r3, [pc, #216]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a7e:	60bb      	str	r3, [r7, #8]
 8005a80:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005a82:	4b34      	ldr	r3, [pc, #208]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a33      	ldr	r2, [pc, #204]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8005a88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a8c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a8e:	f7fd fca9 	bl	80033e4 <HAL_GetTick>
 8005a92:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005a94:	e008      	b.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005a96:	f7fd fca5 	bl	80033e4 <HAL_GetTick>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9e:	1ad3      	subs	r3, r2, r3
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	d901      	bls.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e278      	b.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005aa8:	4b2a      	ldr	r3, [pc, #168]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d0f0      	beq.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ab4:	4b26      	ldr	r3, [pc, #152]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005ab6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ab8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005abc:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005abe:	6a3b      	ldr	r3, [r7, #32]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d02f      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005acc:	6a3a      	ldr	r2, [r7, #32]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d028      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ad2:	4b1f      	ldr	r3, [pc, #124]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ada:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005adc:	4b1e      	ldr	r3, [pc, #120]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8005ade:	2201      	movs	r2, #1
 8005ae0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ae2:	4b1d      	ldr	r3, [pc, #116]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005ae8:	4a19      	ldr	r2, [pc, #100]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005aea:	6a3b      	ldr	r3, [r7, #32]
 8005aec:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005aee:	4b18      	ldr	r3, [pc, #96]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af2:	f003 0301 	and.w	r3, r3, #1
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d114      	bne.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005afa:	f7fd fc73 	bl	80033e4 <HAL_GetTick>
 8005afe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b00:	e00a      	b.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b02:	f7fd fc6f 	bl	80033e4 <HAL_GetTick>
 8005b06:	4602      	mov	r2, r0
 8005b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d901      	bls.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e240      	b.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b18:	4b0d      	ldr	r3, [pc, #52]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b1c:	f003 0302 	and.w	r3, r3, #2
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d0ee      	beq.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b30:	d114      	bne.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8005b32:	4b07      	ldr	r3, [pc, #28]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005b42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b46:	4902      	ldr	r1, [pc, #8]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	608b      	str	r3, [r1, #8]
 8005b4c:	e00c      	b.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8005b4e:	bf00      	nop
 8005b50:	40023800 	.word	0x40023800
 8005b54:	40007000 	.word	0x40007000
 8005b58:	42470e40 	.word	0x42470e40
 8005b5c:	4b4a      	ldr	r3, [pc, #296]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	4a49      	ldr	r2, [pc, #292]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005b62:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005b66:	6093      	str	r3, [r2, #8]
 8005b68:	4b47      	ldr	r3, [pc, #284]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005b6a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b74:	4944      	ldr	r1, [pc, #272]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0310 	and.w	r3, r3, #16
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d004      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8005b8c:	4b3f      	ldr	r3, [pc, #252]	; (8005c8c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8005b8e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d00a      	beq.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8005b9c:	4b3a      	ldr	r3, [pc, #232]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005b9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ba2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005baa:	4937      	ldr	r1, [pc, #220]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005bac:	4313      	orrs	r3, r2
 8005bae:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00a      	beq.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005bbe:	4b32      	ldr	r3, [pc, #200]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005bc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bc4:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bcc:	492e      	ldr	r1, [pc, #184]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d011      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005be0:	4b29      	ldr	r3, [pc, #164]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005be2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005be6:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bee:	4926      	ldr	r1, [pc, #152]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bfa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005bfe:	d101      	bne.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8005c00:	2301      	movs	r3, #1
 8005c02:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00a      	beq.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8005c10:	4b1d      	ldr	r3, [pc, #116]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005c12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c16:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c1e:	491a      	ldr	r1, [pc, #104]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005c20:	4313      	orrs	r3, r2
 8005c22:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d011      	beq.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8005c32:	4b15      	ldr	r3, [pc, #84]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005c34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c38:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c40:	4911      	ldr	r1, [pc, #68]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005c42:	4313      	orrs	r3, r2
 8005c44:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c50:	d101      	bne.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8005c52:	2301      	movs	r3, #1
 8005c54:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8005c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d005      	beq.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c64:	f040 80ff 	bne.w	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005c68:	4b09      	ldr	r3, [pc, #36]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005c6e:	f7fd fbb9 	bl	80033e4 <HAL_GetTick>
 8005c72:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005c74:	e00e      	b.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005c76:	f7fd fbb5 	bl	80033e4 <HAL_GetTick>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c7e:	1ad3      	subs	r3, r2, r3
 8005c80:	2b02      	cmp	r3, #2
 8005c82:	d907      	bls.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c84:	2303      	movs	r3, #3
 8005c86:	e188      	b.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8005c88:	40023800 	.word	0x40023800
 8005c8c:	424711e0 	.word	0x424711e0
 8005c90:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005c94:	4b7e      	ldr	r3, [pc, #504]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1ea      	bne.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0301 	and.w	r3, r3, #1
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d003      	beq.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d009      	beq.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d028      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d124      	bne.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005cc8:	4b71      	ldr	r3, [pc, #452]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005cca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005cce:	0c1b      	lsrs	r3, r3, #16
 8005cd0:	f003 0303 	and.w	r3, r3, #3
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005cda:	4b6d      	ldr	r3, [pc, #436]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005cdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ce0:	0e1b      	lsrs	r3, r3, #24
 8005ce2:	f003 030f 	and.w	r3, r3, #15
 8005ce6:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	685a      	ldr	r2, [r3, #4]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	019b      	lsls	r3, r3, #6
 8005cf2:	431a      	orrs	r2, r3
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	085b      	lsrs	r3, r3, #1
 8005cf8:	3b01      	subs	r3, #1
 8005cfa:	041b      	lsls	r3, r3, #16
 8005cfc:	431a      	orrs	r2, r3
 8005cfe:	69bb      	ldr	r3, [r7, #24]
 8005d00:	061b      	lsls	r3, r3, #24
 8005d02:	431a      	orrs	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	695b      	ldr	r3, [r3, #20]
 8005d08:	071b      	lsls	r3, r3, #28
 8005d0a:	4961      	ldr	r1, [pc, #388]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 0304 	and.w	r3, r3, #4
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d004      	beq.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d26:	d00a      	beq.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d035      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d38:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d3c:	d130      	bne.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005d3e:	4b54      	ldr	r3, [pc, #336]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005d40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d44:	0c1b      	lsrs	r3, r3, #16
 8005d46:	f003 0303 	and.w	r3, r3, #3
 8005d4a:	3301      	adds	r3, #1
 8005d4c:	005b      	lsls	r3, r3, #1
 8005d4e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005d50:	4b4f      	ldr	r3, [pc, #316]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005d52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d56:	0f1b      	lsrs	r3, r3, #28
 8005d58:	f003 0307 	and.w	r3, r3, #7
 8005d5c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	685a      	ldr	r2, [r3, #4]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	019b      	lsls	r3, r3, #6
 8005d68:	431a      	orrs	r2, r3
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	085b      	lsrs	r3, r3, #1
 8005d6e:	3b01      	subs	r3, #1
 8005d70:	041b      	lsls	r3, r3, #16
 8005d72:	431a      	orrs	r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	691b      	ldr	r3, [r3, #16]
 8005d78:	061b      	lsls	r3, r3, #24
 8005d7a:	431a      	orrs	r2, r3
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	071b      	lsls	r3, r3, #28
 8005d80:	4943      	ldr	r1, [pc, #268]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005d88:	4b41      	ldr	r3, [pc, #260]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005d8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d8e:	f023 021f 	bic.w	r2, r3, #31
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d96:	3b01      	subs	r3, #1
 8005d98:	493d      	ldr	r1, [pc, #244]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d029      	beq.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005db0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005db4:	d124      	bne.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005db6:	4b36      	ldr	r3, [pc, #216]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005db8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005dbc:	0c1b      	lsrs	r3, r3, #16
 8005dbe:	f003 0303 	and.w	r3, r3, #3
 8005dc2:	3301      	adds	r3, #1
 8005dc4:	005b      	lsls	r3, r3, #1
 8005dc6:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005dc8:	4b31      	ldr	r3, [pc, #196]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005dca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005dce:	0f1b      	lsrs	r3, r3, #28
 8005dd0:	f003 0307 	and.w	r3, r3, #7
 8005dd4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	019b      	lsls	r3, r3, #6
 8005de0:	431a      	orrs	r2, r3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	085b      	lsrs	r3, r3, #1
 8005de8:	3b01      	subs	r3, #1
 8005dea:	041b      	lsls	r3, r3, #16
 8005dec:	431a      	orrs	r2, r3
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	061b      	lsls	r3, r3, #24
 8005df2:	431a      	orrs	r2, r3
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	071b      	lsls	r3, r3, #28
 8005df8:	4925      	ldr	r1, [pc, #148]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d016      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	685a      	ldr	r2, [r3, #4]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	019b      	lsls	r3, r3, #6
 8005e16:	431a      	orrs	r2, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	085b      	lsrs	r3, r3, #1
 8005e1e:	3b01      	subs	r3, #1
 8005e20:	041b      	lsls	r3, r3, #16
 8005e22:	431a      	orrs	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	691b      	ldr	r3, [r3, #16]
 8005e28:	061b      	lsls	r3, r3, #24
 8005e2a:	431a      	orrs	r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	695b      	ldr	r3, [r3, #20]
 8005e30:	071b      	lsls	r3, r3, #28
 8005e32:	4917      	ldr	r1, [pc, #92]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005e34:	4313      	orrs	r3, r2
 8005e36:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005e3a:	4b16      	ldr	r3, [pc, #88]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e40:	f7fd fad0 	bl	80033e4 <HAL_GetTick>
 8005e44:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e46:	e008      	b.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005e48:	f7fd facc 	bl	80033e4 <HAL_GetTick>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d901      	bls.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e09f      	b.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e5a:	4b0d      	ldr	r3, [pc, #52]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d0f0      	beq.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8005e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	f040 8095 	bne.w	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005e6e:	4b0a      	ldr	r3, [pc, #40]	; (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8005e70:	2200      	movs	r2, #0
 8005e72:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e74:	f7fd fab6 	bl	80033e4 <HAL_GetTick>
 8005e78:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005e7a:	e00f      	b.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005e7c:	f7fd fab2 	bl	80033e4 <HAL_GetTick>
 8005e80:	4602      	mov	r2, r0
 8005e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	2b02      	cmp	r3, #2
 8005e88:	d908      	bls.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	e085      	b.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8005e8e:	bf00      	nop
 8005e90:	40023800 	.word	0x40023800
 8005e94:	42470068 	.word	0x42470068
 8005e98:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005e9c:	4b41      	ldr	r3, [pc, #260]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ea4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ea8:	d0e8      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 0304 	and.w	r3, r3, #4
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d003      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x566>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d009      	beq.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d02b      	beq.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d127      	bne.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8005ed2:	4b34      	ldr	r3, [pc, #208]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ed8:	0c1b      	lsrs	r3, r3, #16
 8005eda:	f003 0303 	and.w	r3, r3, #3
 8005ede:	3301      	adds	r3, #1
 8005ee0:	005b      	lsls	r3, r3, #1
 8005ee2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	699a      	ldr	r2, [r3, #24]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	69db      	ldr	r3, [r3, #28]
 8005eec:	019b      	lsls	r3, r3, #6
 8005eee:	431a      	orrs	r2, r3
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	085b      	lsrs	r3, r3, #1
 8005ef4:	3b01      	subs	r3, #1
 8005ef6:	041b      	lsls	r3, r3, #16
 8005ef8:	431a      	orrs	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efe:	061b      	lsls	r3, r3, #24
 8005f00:	4928      	ldr	r1, [pc, #160]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005f02:	4313      	orrs	r3, r2
 8005f04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005f08:	4b26      	ldr	r3, [pc, #152]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005f0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f0e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f16:	3b01      	subs	r3, #1
 8005f18:	021b      	lsls	r3, r3, #8
 8005f1a:	4922      	ldr	r1, [pc, #136]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d01d      	beq.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x612>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f36:	d118      	bne.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005f38:	4b1a      	ldr	r3, [pc, #104]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f3e:	0e1b      	lsrs	r3, r3, #24
 8005f40:	f003 030f 	and.w	r3, r3, #15
 8005f44:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	699a      	ldr	r2, [r3, #24]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	69db      	ldr	r3, [r3, #28]
 8005f4e:	019b      	lsls	r3, r3, #6
 8005f50:	431a      	orrs	r2, r3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a1b      	ldr	r3, [r3, #32]
 8005f56:	085b      	lsrs	r3, r3, #1
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	041b      	lsls	r3, r3, #16
 8005f5c:	431a      	orrs	r2, r3
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	061b      	lsls	r3, r3, #24
 8005f62:	4910      	ldr	r1, [pc, #64]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005f64:	4313      	orrs	r3, r2
 8005f66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005f6a:	4b0f      	ldr	r3, [pc, #60]	; (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f70:	f7fd fa38 	bl	80033e4 <HAL_GetTick>
 8005f74:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005f76:	e008      	b.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005f78:	f7fd fa34 	bl	80033e4 <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d901      	bls.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e007      	b.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005f8a:	4b06      	ldr	r3, [pc, #24]	; (8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005f92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005f96:	d1ef      	bne.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3730      	adds	r7, #48	; 0x30
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	40023800 	.word	0x40023800
 8005fa8:	42470070 	.word	0x42470070

08005fac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fae:	b087      	sub	sp, #28
 8005fb0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005fc6:	4bc6      	ldr	r3, [pc, #792]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x334>)
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f003 030c 	and.w	r3, r3, #12
 8005fce:	2b0c      	cmp	r3, #12
 8005fd0:	f200 817e 	bhi.w	80062d0 <HAL_RCC_GetSysClockFreq+0x324>
 8005fd4:	a201      	add	r2, pc, #4	; (adr r2, 8005fdc <HAL_RCC_GetSysClockFreq+0x30>)
 8005fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fda:	bf00      	nop
 8005fdc:	08006011 	.word	0x08006011
 8005fe0:	080062d1 	.word	0x080062d1
 8005fe4:	080062d1 	.word	0x080062d1
 8005fe8:	080062d1 	.word	0x080062d1
 8005fec:	08006017 	.word	0x08006017
 8005ff0:	080062d1 	.word	0x080062d1
 8005ff4:	080062d1 	.word	0x080062d1
 8005ff8:	080062d1 	.word	0x080062d1
 8005ffc:	0800601d 	.word	0x0800601d
 8006000:	080062d1 	.word	0x080062d1
 8006004:	080062d1 	.word	0x080062d1
 8006008:	080062d1 	.word	0x080062d1
 800600c:	08006179 	.word	0x08006179
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006010:	4bb4      	ldr	r3, [pc, #720]	; (80062e4 <HAL_RCC_GetSysClockFreq+0x338>)
 8006012:	613b      	str	r3, [r7, #16]
       break;
 8006014:	e15f      	b.n	80062d6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006016:	4bb4      	ldr	r3, [pc, #720]	; (80062e8 <HAL_RCC_GetSysClockFreq+0x33c>)
 8006018:	613b      	str	r3, [r7, #16]
      break;
 800601a:	e15c      	b.n	80062d6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800601c:	4bb0      	ldr	r3, [pc, #704]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x334>)
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006024:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006026:	4bae      	ldr	r3, [pc, #696]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x334>)
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800602e:	2b00      	cmp	r3, #0
 8006030:	d04a      	beq.n	80060c8 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006032:	4bab      	ldr	r3, [pc, #684]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x334>)
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	099b      	lsrs	r3, r3, #6
 8006038:	f04f 0400 	mov.w	r4, #0
 800603c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006040:	f04f 0200 	mov.w	r2, #0
 8006044:	ea03 0501 	and.w	r5, r3, r1
 8006048:	ea04 0602 	and.w	r6, r4, r2
 800604c:	4629      	mov	r1, r5
 800604e:	4632      	mov	r2, r6
 8006050:	f04f 0300 	mov.w	r3, #0
 8006054:	f04f 0400 	mov.w	r4, #0
 8006058:	0154      	lsls	r4, r2, #5
 800605a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800605e:	014b      	lsls	r3, r1, #5
 8006060:	4619      	mov	r1, r3
 8006062:	4622      	mov	r2, r4
 8006064:	1b49      	subs	r1, r1, r5
 8006066:	eb62 0206 	sbc.w	r2, r2, r6
 800606a:	f04f 0300 	mov.w	r3, #0
 800606e:	f04f 0400 	mov.w	r4, #0
 8006072:	0194      	lsls	r4, r2, #6
 8006074:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006078:	018b      	lsls	r3, r1, #6
 800607a:	1a5b      	subs	r3, r3, r1
 800607c:	eb64 0402 	sbc.w	r4, r4, r2
 8006080:	f04f 0100 	mov.w	r1, #0
 8006084:	f04f 0200 	mov.w	r2, #0
 8006088:	00e2      	lsls	r2, r4, #3
 800608a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800608e:	00d9      	lsls	r1, r3, #3
 8006090:	460b      	mov	r3, r1
 8006092:	4614      	mov	r4, r2
 8006094:	195b      	adds	r3, r3, r5
 8006096:	eb44 0406 	adc.w	r4, r4, r6
 800609a:	f04f 0100 	mov.w	r1, #0
 800609e:	f04f 0200 	mov.w	r2, #0
 80060a2:	0262      	lsls	r2, r4, #9
 80060a4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80060a8:	0259      	lsls	r1, r3, #9
 80060aa:	460b      	mov	r3, r1
 80060ac:	4614      	mov	r4, r2
 80060ae:	4618      	mov	r0, r3
 80060b0:	4621      	mov	r1, r4
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f04f 0400 	mov.w	r4, #0
 80060b8:	461a      	mov	r2, r3
 80060ba:	4623      	mov	r3, r4
 80060bc:	f7fa fcfe 	bl	8000abc <__aeabi_uldivmod>
 80060c0:	4603      	mov	r3, r0
 80060c2:	460c      	mov	r4, r1
 80060c4:	617b      	str	r3, [r7, #20]
 80060c6:	e049      	b.n	800615c <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060c8:	4b85      	ldr	r3, [pc, #532]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x334>)
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	099b      	lsrs	r3, r3, #6
 80060ce:	f04f 0400 	mov.w	r4, #0
 80060d2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80060d6:	f04f 0200 	mov.w	r2, #0
 80060da:	ea03 0501 	and.w	r5, r3, r1
 80060de:	ea04 0602 	and.w	r6, r4, r2
 80060e2:	4629      	mov	r1, r5
 80060e4:	4632      	mov	r2, r6
 80060e6:	f04f 0300 	mov.w	r3, #0
 80060ea:	f04f 0400 	mov.w	r4, #0
 80060ee:	0154      	lsls	r4, r2, #5
 80060f0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80060f4:	014b      	lsls	r3, r1, #5
 80060f6:	4619      	mov	r1, r3
 80060f8:	4622      	mov	r2, r4
 80060fa:	1b49      	subs	r1, r1, r5
 80060fc:	eb62 0206 	sbc.w	r2, r2, r6
 8006100:	f04f 0300 	mov.w	r3, #0
 8006104:	f04f 0400 	mov.w	r4, #0
 8006108:	0194      	lsls	r4, r2, #6
 800610a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800610e:	018b      	lsls	r3, r1, #6
 8006110:	1a5b      	subs	r3, r3, r1
 8006112:	eb64 0402 	sbc.w	r4, r4, r2
 8006116:	f04f 0100 	mov.w	r1, #0
 800611a:	f04f 0200 	mov.w	r2, #0
 800611e:	00e2      	lsls	r2, r4, #3
 8006120:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006124:	00d9      	lsls	r1, r3, #3
 8006126:	460b      	mov	r3, r1
 8006128:	4614      	mov	r4, r2
 800612a:	195b      	adds	r3, r3, r5
 800612c:	eb44 0406 	adc.w	r4, r4, r6
 8006130:	f04f 0100 	mov.w	r1, #0
 8006134:	f04f 0200 	mov.w	r2, #0
 8006138:	02a2      	lsls	r2, r4, #10
 800613a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800613e:	0299      	lsls	r1, r3, #10
 8006140:	460b      	mov	r3, r1
 8006142:	4614      	mov	r4, r2
 8006144:	4618      	mov	r0, r3
 8006146:	4621      	mov	r1, r4
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f04f 0400 	mov.w	r4, #0
 800614e:	461a      	mov	r2, r3
 8006150:	4623      	mov	r3, r4
 8006152:	f7fa fcb3 	bl	8000abc <__aeabi_uldivmod>
 8006156:	4603      	mov	r3, r0
 8006158:	460c      	mov	r4, r1
 800615a:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800615c:	4b60      	ldr	r3, [pc, #384]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x334>)
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	0c1b      	lsrs	r3, r3, #16
 8006162:	f003 0303 	and.w	r3, r3, #3
 8006166:	3301      	adds	r3, #1
 8006168:	005b      	lsls	r3, r3, #1
 800616a:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 800616c:	697a      	ldr	r2, [r7, #20]
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	fbb2 f3f3 	udiv	r3, r2, r3
 8006174:	613b      	str	r3, [r7, #16]
      break;
 8006176:	e0ae      	b.n	80062d6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006178:	4b59      	ldr	r3, [pc, #356]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x334>)
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006180:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006182:	4b57      	ldr	r3, [pc, #348]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x334>)
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800618a:	2b00      	cmp	r3, #0
 800618c:	d04a      	beq.n	8006224 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800618e:	4b54      	ldr	r3, [pc, #336]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x334>)
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	099b      	lsrs	r3, r3, #6
 8006194:	f04f 0400 	mov.w	r4, #0
 8006198:	f240 11ff 	movw	r1, #511	; 0x1ff
 800619c:	f04f 0200 	mov.w	r2, #0
 80061a0:	ea03 0501 	and.w	r5, r3, r1
 80061a4:	ea04 0602 	and.w	r6, r4, r2
 80061a8:	4629      	mov	r1, r5
 80061aa:	4632      	mov	r2, r6
 80061ac:	f04f 0300 	mov.w	r3, #0
 80061b0:	f04f 0400 	mov.w	r4, #0
 80061b4:	0154      	lsls	r4, r2, #5
 80061b6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80061ba:	014b      	lsls	r3, r1, #5
 80061bc:	4619      	mov	r1, r3
 80061be:	4622      	mov	r2, r4
 80061c0:	1b49      	subs	r1, r1, r5
 80061c2:	eb62 0206 	sbc.w	r2, r2, r6
 80061c6:	f04f 0300 	mov.w	r3, #0
 80061ca:	f04f 0400 	mov.w	r4, #0
 80061ce:	0194      	lsls	r4, r2, #6
 80061d0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80061d4:	018b      	lsls	r3, r1, #6
 80061d6:	1a5b      	subs	r3, r3, r1
 80061d8:	eb64 0402 	sbc.w	r4, r4, r2
 80061dc:	f04f 0100 	mov.w	r1, #0
 80061e0:	f04f 0200 	mov.w	r2, #0
 80061e4:	00e2      	lsls	r2, r4, #3
 80061e6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80061ea:	00d9      	lsls	r1, r3, #3
 80061ec:	460b      	mov	r3, r1
 80061ee:	4614      	mov	r4, r2
 80061f0:	195b      	adds	r3, r3, r5
 80061f2:	eb44 0406 	adc.w	r4, r4, r6
 80061f6:	f04f 0100 	mov.w	r1, #0
 80061fa:	f04f 0200 	mov.w	r2, #0
 80061fe:	0262      	lsls	r2, r4, #9
 8006200:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006204:	0259      	lsls	r1, r3, #9
 8006206:	460b      	mov	r3, r1
 8006208:	4614      	mov	r4, r2
 800620a:	4618      	mov	r0, r3
 800620c:	4621      	mov	r1, r4
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f04f 0400 	mov.w	r4, #0
 8006214:	461a      	mov	r2, r3
 8006216:	4623      	mov	r3, r4
 8006218:	f7fa fc50 	bl	8000abc <__aeabi_uldivmod>
 800621c:	4603      	mov	r3, r0
 800621e:	460c      	mov	r4, r1
 8006220:	617b      	str	r3, [r7, #20]
 8006222:	e049      	b.n	80062b8 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006224:	4b2e      	ldr	r3, [pc, #184]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x334>)
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	099b      	lsrs	r3, r3, #6
 800622a:	f04f 0400 	mov.w	r4, #0
 800622e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006232:	f04f 0200 	mov.w	r2, #0
 8006236:	ea03 0501 	and.w	r5, r3, r1
 800623a:	ea04 0602 	and.w	r6, r4, r2
 800623e:	4629      	mov	r1, r5
 8006240:	4632      	mov	r2, r6
 8006242:	f04f 0300 	mov.w	r3, #0
 8006246:	f04f 0400 	mov.w	r4, #0
 800624a:	0154      	lsls	r4, r2, #5
 800624c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006250:	014b      	lsls	r3, r1, #5
 8006252:	4619      	mov	r1, r3
 8006254:	4622      	mov	r2, r4
 8006256:	1b49      	subs	r1, r1, r5
 8006258:	eb62 0206 	sbc.w	r2, r2, r6
 800625c:	f04f 0300 	mov.w	r3, #0
 8006260:	f04f 0400 	mov.w	r4, #0
 8006264:	0194      	lsls	r4, r2, #6
 8006266:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800626a:	018b      	lsls	r3, r1, #6
 800626c:	1a5b      	subs	r3, r3, r1
 800626e:	eb64 0402 	sbc.w	r4, r4, r2
 8006272:	f04f 0100 	mov.w	r1, #0
 8006276:	f04f 0200 	mov.w	r2, #0
 800627a:	00e2      	lsls	r2, r4, #3
 800627c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006280:	00d9      	lsls	r1, r3, #3
 8006282:	460b      	mov	r3, r1
 8006284:	4614      	mov	r4, r2
 8006286:	195b      	adds	r3, r3, r5
 8006288:	eb44 0406 	adc.w	r4, r4, r6
 800628c:	f04f 0100 	mov.w	r1, #0
 8006290:	f04f 0200 	mov.w	r2, #0
 8006294:	02a2      	lsls	r2, r4, #10
 8006296:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800629a:	0299      	lsls	r1, r3, #10
 800629c:	460b      	mov	r3, r1
 800629e:	4614      	mov	r4, r2
 80062a0:	4618      	mov	r0, r3
 80062a2:	4621      	mov	r1, r4
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f04f 0400 	mov.w	r4, #0
 80062aa:	461a      	mov	r2, r3
 80062ac:	4623      	mov	r3, r4
 80062ae:	f7fa fc05 	bl	8000abc <__aeabi_uldivmod>
 80062b2:	4603      	mov	r3, r0
 80062b4:	460c      	mov	r4, r1
 80062b6:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80062b8:	4b09      	ldr	r3, [pc, #36]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x334>)
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	0f1b      	lsrs	r3, r3, #28
 80062be:	f003 0307 	and.w	r3, r3, #7
 80062c2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 80062c4:	697a      	ldr	r2, [r7, #20]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80062cc:	613b      	str	r3, [r7, #16]
      break;
 80062ce:	e002      	b.n	80062d6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80062d0:	4b04      	ldr	r3, [pc, #16]	; (80062e4 <HAL_RCC_GetSysClockFreq+0x338>)
 80062d2:	613b      	str	r3, [r7, #16]
      break;
 80062d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80062d6:	693b      	ldr	r3, [r7, #16]
}
 80062d8:	4618      	mov	r0, r3
 80062da:	371c      	adds	r7, #28
 80062dc:	46bd      	mov	sp, r7
 80062de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062e0:	40023800 	.word	0x40023800
 80062e4:	00f42400 	.word	0x00f42400
 80062e8:	007a1200 	.word	0x007a1200

080062ec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b086      	sub	sp, #24
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062f4:	2300      	movs	r3, #0
 80062f6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f003 0301 	and.w	r3, r3, #1
 8006300:	2b00      	cmp	r3, #0
 8006302:	f000 8083 	beq.w	800640c <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006306:	4b95      	ldr	r3, [pc, #596]	; (800655c <HAL_RCC_OscConfig+0x270>)
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	f003 030c 	and.w	r3, r3, #12
 800630e:	2b04      	cmp	r3, #4
 8006310:	d019      	beq.n	8006346 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006312:	4b92      	ldr	r3, [pc, #584]	; (800655c <HAL_RCC_OscConfig+0x270>)
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800631a:	2b08      	cmp	r3, #8
 800631c:	d106      	bne.n	800632c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800631e:	4b8f      	ldr	r3, [pc, #572]	; (800655c <HAL_RCC_OscConfig+0x270>)
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006326:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800632a:	d00c      	beq.n	8006346 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800632c:	4b8b      	ldr	r3, [pc, #556]	; (800655c <HAL_RCC_OscConfig+0x270>)
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006334:	2b0c      	cmp	r3, #12
 8006336:	d112      	bne.n	800635e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006338:	4b88      	ldr	r3, [pc, #544]	; (800655c <HAL_RCC_OscConfig+0x270>)
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006340:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006344:	d10b      	bne.n	800635e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006346:	4b85      	ldr	r3, [pc, #532]	; (800655c <HAL_RCC_OscConfig+0x270>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d05b      	beq.n	800640a <HAL_RCC_OscConfig+0x11e>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d157      	bne.n	800640a <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	e216      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006366:	d106      	bne.n	8006376 <HAL_RCC_OscConfig+0x8a>
 8006368:	4b7c      	ldr	r3, [pc, #496]	; (800655c <HAL_RCC_OscConfig+0x270>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a7b      	ldr	r2, [pc, #492]	; (800655c <HAL_RCC_OscConfig+0x270>)
 800636e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006372:	6013      	str	r3, [r2, #0]
 8006374:	e01d      	b.n	80063b2 <HAL_RCC_OscConfig+0xc6>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800637e:	d10c      	bne.n	800639a <HAL_RCC_OscConfig+0xae>
 8006380:	4b76      	ldr	r3, [pc, #472]	; (800655c <HAL_RCC_OscConfig+0x270>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a75      	ldr	r2, [pc, #468]	; (800655c <HAL_RCC_OscConfig+0x270>)
 8006386:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800638a:	6013      	str	r3, [r2, #0]
 800638c:	4b73      	ldr	r3, [pc, #460]	; (800655c <HAL_RCC_OscConfig+0x270>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a72      	ldr	r2, [pc, #456]	; (800655c <HAL_RCC_OscConfig+0x270>)
 8006392:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006396:	6013      	str	r3, [r2, #0]
 8006398:	e00b      	b.n	80063b2 <HAL_RCC_OscConfig+0xc6>
 800639a:	4b70      	ldr	r3, [pc, #448]	; (800655c <HAL_RCC_OscConfig+0x270>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a6f      	ldr	r2, [pc, #444]	; (800655c <HAL_RCC_OscConfig+0x270>)
 80063a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063a4:	6013      	str	r3, [r2, #0]
 80063a6:	4b6d      	ldr	r3, [pc, #436]	; (800655c <HAL_RCC_OscConfig+0x270>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a6c      	ldr	r2, [pc, #432]	; (800655c <HAL_RCC_OscConfig+0x270>)
 80063ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063b0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d013      	beq.n	80063e2 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063ba:	f7fd f813 	bl	80033e4 <HAL_GetTick>
 80063be:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063c0:	e008      	b.n	80063d4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063c2:	f7fd f80f 	bl	80033e4 <HAL_GetTick>
 80063c6:	4602      	mov	r2, r0
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	1ad3      	subs	r3, r2, r3
 80063cc:	2b64      	cmp	r3, #100	; 0x64
 80063ce:	d901      	bls.n	80063d4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80063d0:	2303      	movs	r3, #3
 80063d2:	e1db      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063d4:	4b61      	ldr	r3, [pc, #388]	; (800655c <HAL_RCC_OscConfig+0x270>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d0f0      	beq.n	80063c2 <HAL_RCC_OscConfig+0xd6>
 80063e0:	e014      	b.n	800640c <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063e2:	f7fc ffff 	bl	80033e4 <HAL_GetTick>
 80063e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063e8:	e008      	b.n	80063fc <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063ea:	f7fc fffb 	bl	80033e4 <HAL_GetTick>
 80063ee:	4602      	mov	r2, r0
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	1ad3      	subs	r3, r2, r3
 80063f4:	2b64      	cmp	r3, #100	; 0x64
 80063f6:	d901      	bls.n	80063fc <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80063f8:	2303      	movs	r3, #3
 80063fa:	e1c7      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063fc:	4b57      	ldr	r3, [pc, #348]	; (800655c <HAL_RCC_OscConfig+0x270>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1f0      	bne.n	80063ea <HAL_RCC_OscConfig+0xfe>
 8006408:	e000      	b.n	800640c <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800640a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0302 	and.w	r3, r3, #2
 8006414:	2b00      	cmp	r3, #0
 8006416:	d06f      	beq.n	80064f8 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006418:	4b50      	ldr	r3, [pc, #320]	; (800655c <HAL_RCC_OscConfig+0x270>)
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	f003 030c 	and.w	r3, r3, #12
 8006420:	2b00      	cmp	r3, #0
 8006422:	d017      	beq.n	8006454 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006424:	4b4d      	ldr	r3, [pc, #308]	; (800655c <HAL_RCC_OscConfig+0x270>)
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800642c:	2b08      	cmp	r3, #8
 800642e:	d105      	bne.n	800643c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006430:	4b4a      	ldr	r3, [pc, #296]	; (800655c <HAL_RCC_OscConfig+0x270>)
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006438:	2b00      	cmp	r3, #0
 800643a:	d00b      	beq.n	8006454 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800643c:	4b47      	ldr	r3, [pc, #284]	; (800655c <HAL_RCC_OscConfig+0x270>)
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006444:	2b0c      	cmp	r3, #12
 8006446:	d11c      	bne.n	8006482 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006448:	4b44      	ldr	r3, [pc, #272]	; (800655c <HAL_RCC_OscConfig+0x270>)
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006450:	2b00      	cmp	r3, #0
 8006452:	d116      	bne.n	8006482 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006454:	4b41      	ldr	r3, [pc, #260]	; (800655c <HAL_RCC_OscConfig+0x270>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f003 0302 	and.w	r3, r3, #2
 800645c:	2b00      	cmp	r3, #0
 800645e:	d005      	beq.n	800646c <HAL_RCC_OscConfig+0x180>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	2b01      	cmp	r3, #1
 8006466:	d001      	beq.n	800646c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e18f      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800646c:	4b3b      	ldr	r3, [pc, #236]	; (800655c <HAL_RCC_OscConfig+0x270>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	691b      	ldr	r3, [r3, #16]
 8006478:	00db      	lsls	r3, r3, #3
 800647a:	4938      	ldr	r1, [pc, #224]	; (800655c <HAL_RCC_OscConfig+0x270>)
 800647c:	4313      	orrs	r3, r2
 800647e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006480:	e03a      	b.n	80064f8 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d020      	beq.n	80064cc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800648a:	4b35      	ldr	r3, [pc, #212]	; (8006560 <HAL_RCC_OscConfig+0x274>)
 800648c:	2201      	movs	r2, #1
 800648e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006490:	f7fc ffa8 	bl	80033e4 <HAL_GetTick>
 8006494:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006496:	e008      	b.n	80064aa <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006498:	f7fc ffa4 	bl	80033e4 <HAL_GetTick>
 800649c:	4602      	mov	r2, r0
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	1ad3      	subs	r3, r2, r3
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d901      	bls.n	80064aa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e170      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064aa:	4b2c      	ldr	r3, [pc, #176]	; (800655c <HAL_RCC_OscConfig+0x270>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f003 0302 	and.w	r3, r3, #2
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d0f0      	beq.n	8006498 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064b6:	4b29      	ldr	r3, [pc, #164]	; (800655c <HAL_RCC_OscConfig+0x270>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	00db      	lsls	r3, r3, #3
 80064c4:	4925      	ldr	r1, [pc, #148]	; (800655c <HAL_RCC_OscConfig+0x270>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	600b      	str	r3, [r1, #0]
 80064ca:	e015      	b.n	80064f8 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064cc:	4b24      	ldr	r3, [pc, #144]	; (8006560 <HAL_RCC_OscConfig+0x274>)
 80064ce:	2200      	movs	r2, #0
 80064d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064d2:	f7fc ff87 	bl	80033e4 <HAL_GetTick>
 80064d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064d8:	e008      	b.n	80064ec <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064da:	f7fc ff83 	bl	80033e4 <HAL_GetTick>
 80064de:	4602      	mov	r2, r0
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	1ad3      	subs	r3, r2, r3
 80064e4:	2b02      	cmp	r3, #2
 80064e6:	d901      	bls.n	80064ec <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80064e8:	2303      	movs	r3, #3
 80064ea:	e14f      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064ec:	4b1b      	ldr	r3, [pc, #108]	; (800655c <HAL_RCC_OscConfig+0x270>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f003 0302 	and.w	r3, r3, #2
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d1f0      	bne.n	80064da <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0308 	and.w	r3, r3, #8
 8006500:	2b00      	cmp	r3, #0
 8006502:	d037      	beq.n	8006574 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	695b      	ldr	r3, [r3, #20]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d016      	beq.n	800653a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800650c:	4b15      	ldr	r3, [pc, #84]	; (8006564 <HAL_RCC_OscConfig+0x278>)
 800650e:	2201      	movs	r2, #1
 8006510:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006512:	f7fc ff67 	bl	80033e4 <HAL_GetTick>
 8006516:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006518:	e008      	b.n	800652c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800651a:	f7fc ff63 	bl	80033e4 <HAL_GetTick>
 800651e:	4602      	mov	r2, r0
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	2b02      	cmp	r3, #2
 8006526:	d901      	bls.n	800652c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006528:	2303      	movs	r3, #3
 800652a:	e12f      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800652c:	4b0b      	ldr	r3, [pc, #44]	; (800655c <HAL_RCC_OscConfig+0x270>)
 800652e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006530:	f003 0302 	and.w	r3, r3, #2
 8006534:	2b00      	cmp	r3, #0
 8006536:	d0f0      	beq.n	800651a <HAL_RCC_OscConfig+0x22e>
 8006538:	e01c      	b.n	8006574 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800653a:	4b0a      	ldr	r3, [pc, #40]	; (8006564 <HAL_RCC_OscConfig+0x278>)
 800653c:	2200      	movs	r2, #0
 800653e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006540:	f7fc ff50 	bl	80033e4 <HAL_GetTick>
 8006544:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006546:	e00f      	b.n	8006568 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006548:	f7fc ff4c 	bl	80033e4 <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	2b02      	cmp	r3, #2
 8006554:	d908      	bls.n	8006568 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	e118      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
 800655a:	bf00      	nop
 800655c:	40023800 	.word	0x40023800
 8006560:	42470000 	.word	0x42470000
 8006564:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006568:	4b8a      	ldr	r3, [pc, #552]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 800656a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800656c:	f003 0302 	and.w	r3, r3, #2
 8006570:	2b00      	cmp	r3, #0
 8006572:	d1e9      	bne.n	8006548 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 0304 	and.w	r3, r3, #4
 800657c:	2b00      	cmp	r3, #0
 800657e:	f000 8097 	beq.w	80066b0 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006582:	2300      	movs	r3, #0
 8006584:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006586:	4b83      	ldr	r3, [pc, #524]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 8006588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800658e:	2b00      	cmp	r3, #0
 8006590:	d10f      	bne.n	80065b2 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006592:	2300      	movs	r3, #0
 8006594:	60fb      	str	r3, [r7, #12]
 8006596:	4b7f      	ldr	r3, [pc, #508]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 8006598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659a:	4a7e      	ldr	r2, [pc, #504]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 800659c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065a0:	6413      	str	r3, [r2, #64]	; 0x40
 80065a2:	4b7c      	ldr	r3, [pc, #496]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 80065a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065aa:	60fb      	str	r3, [r7, #12]
 80065ac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80065ae:	2301      	movs	r3, #1
 80065b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065b2:	4b79      	ldr	r3, [pc, #484]	; (8006798 <HAL_RCC_OscConfig+0x4ac>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d118      	bne.n	80065f0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065be:	4b76      	ldr	r3, [pc, #472]	; (8006798 <HAL_RCC_OscConfig+0x4ac>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a75      	ldr	r2, [pc, #468]	; (8006798 <HAL_RCC_OscConfig+0x4ac>)
 80065c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065ca:	f7fc ff0b 	bl	80033e4 <HAL_GetTick>
 80065ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065d0:	e008      	b.n	80065e4 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065d2:	f7fc ff07 	bl	80033e4 <HAL_GetTick>
 80065d6:	4602      	mov	r2, r0
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	1ad3      	subs	r3, r2, r3
 80065dc:	2b02      	cmp	r3, #2
 80065de:	d901      	bls.n	80065e4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80065e0:	2303      	movs	r3, #3
 80065e2:	e0d3      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065e4:	4b6c      	ldr	r3, [pc, #432]	; (8006798 <HAL_RCC_OscConfig+0x4ac>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d0f0      	beq.n	80065d2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d106      	bne.n	8006606 <HAL_RCC_OscConfig+0x31a>
 80065f8:	4b66      	ldr	r3, [pc, #408]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 80065fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065fc:	4a65      	ldr	r2, [pc, #404]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 80065fe:	f043 0301 	orr.w	r3, r3, #1
 8006602:	6713      	str	r3, [r2, #112]	; 0x70
 8006604:	e01c      	b.n	8006640 <HAL_RCC_OscConfig+0x354>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	2b05      	cmp	r3, #5
 800660c:	d10c      	bne.n	8006628 <HAL_RCC_OscConfig+0x33c>
 800660e:	4b61      	ldr	r3, [pc, #388]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 8006610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006612:	4a60      	ldr	r2, [pc, #384]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 8006614:	f043 0304 	orr.w	r3, r3, #4
 8006618:	6713      	str	r3, [r2, #112]	; 0x70
 800661a:	4b5e      	ldr	r3, [pc, #376]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 800661c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800661e:	4a5d      	ldr	r2, [pc, #372]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 8006620:	f043 0301 	orr.w	r3, r3, #1
 8006624:	6713      	str	r3, [r2, #112]	; 0x70
 8006626:	e00b      	b.n	8006640 <HAL_RCC_OscConfig+0x354>
 8006628:	4b5a      	ldr	r3, [pc, #360]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 800662a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800662c:	4a59      	ldr	r2, [pc, #356]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 800662e:	f023 0301 	bic.w	r3, r3, #1
 8006632:	6713      	str	r3, [r2, #112]	; 0x70
 8006634:	4b57      	ldr	r3, [pc, #348]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 8006636:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006638:	4a56      	ldr	r2, [pc, #344]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 800663a:	f023 0304 	bic.w	r3, r3, #4
 800663e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d015      	beq.n	8006674 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006648:	f7fc fecc 	bl	80033e4 <HAL_GetTick>
 800664c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800664e:	e00a      	b.n	8006666 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006650:	f7fc fec8 	bl	80033e4 <HAL_GetTick>
 8006654:	4602      	mov	r2, r0
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	1ad3      	subs	r3, r2, r3
 800665a:	f241 3288 	movw	r2, #5000	; 0x1388
 800665e:	4293      	cmp	r3, r2
 8006660:	d901      	bls.n	8006666 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8006662:	2303      	movs	r3, #3
 8006664:	e092      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006666:	4b4b      	ldr	r3, [pc, #300]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 8006668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800666a:	f003 0302 	and.w	r3, r3, #2
 800666e:	2b00      	cmp	r3, #0
 8006670:	d0ee      	beq.n	8006650 <HAL_RCC_OscConfig+0x364>
 8006672:	e014      	b.n	800669e <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006674:	f7fc feb6 	bl	80033e4 <HAL_GetTick>
 8006678:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800667a:	e00a      	b.n	8006692 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800667c:	f7fc feb2 	bl	80033e4 <HAL_GetTick>
 8006680:	4602      	mov	r2, r0
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	1ad3      	subs	r3, r2, r3
 8006686:	f241 3288 	movw	r2, #5000	; 0x1388
 800668a:	4293      	cmp	r3, r2
 800668c:	d901      	bls.n	8006692 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800668e:	2303      	movs	r3, #3
 8006690:	e07c      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006692:	4b40      	ldr	r3, [pc, #256]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 8006694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006696:	f003 0302 	and.w	r3, r3, #2
 800669a:	2b00      	cmp	r3, #0
 800669c:	d1ee      	bne.n	800667c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800669e:	7dfb      	ldrb	r3, [r7, #23]
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d105      	bne.n	80066b0 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066a4:	4b3b      	ldr	r3, [pc, #236]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 80066a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a8:	4a3a      	ldr	r2, [pc, #232]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 80066aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066ae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	699b      	ldr	r3, [r3, #24]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d068      	beq.n	800678a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80066b8:	4b36      	ldr	r3, [pc, #216]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	f003 030c 	and.w	r3, r3, #12
 80066c0:	2b08      	cmp	r3, #8
 80066c2:	d060      	beq.n	8006786 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	699b      	ldr	r3, [r3, #24]
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	d145      	bne.n	8006758 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066cc:	4b33      	ldr	r3, [pc, #204]	; (800679c <HAL_RCC_OscConfig+0x4b0>)
 80066ce:	2200      	movs	r2, #0
 80066d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066d2:	f7fc fe87 	bl	80033e4 <HAL_GetTick>
 80066d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066d8:	e008      	b.n	80066ec <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066da:	f7fc fe83 	bl	80033e4 <HAL_GetTick>
 80066de:	4602      	mov	r2, r0
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	1ad3      	subs	r3, r2, r3
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	d901      	bls.n	80066ec <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80066e8:	2303      	movs	r3, #3
 80066ea:	e04f      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066ec:	4b29      	ldr	r3, [pc, #164]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d1f0      	bne.n	80066da <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	69da      	ldr	r2, [r3, #28]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6a1b      	ldr	r3, [r3, #32]
 8006700:	431a      	orrs	r2, r3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006706:	019b      	lsls	r3, r3, #6
 8006708:	431a      	orrs	r2, r3
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800670e:	085b      	lsrs	r3, r3, #1
 8006710:	3b01      	subs	r3, #1
 8006712:	041b      	lsls	r3, r3, #16
 8006714:	431a      	orrs	r2, r3
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800671a:	061b      	lsls	r3, r3, #24
 800671c:	431a      	orrs	r2, r3
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006722:	071b      	lsls	r3, r3, #28
 8006724:	491b      	ldr	r1, [pc, #108]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 8006726:	4313      	orrs	r3, r2
 8006728:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800672a:	4b1c      	ldr	r3, [pc, #112]	; (800679c <HAL_RCC_OscConfig+0x4b0>)
 800672c:	2201      	movs	r2, #1
 800672e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006730:	f7fc fe58 	bl	80033e4 <HAL_GetTick>
 8006734:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006736:	e008      	b.n	800674a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006738:	f7fc fe54 	bl	80033e4 <HAL_GetTick>
 800673c:	4602      	mov	r2, r0
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	1ad3      	subs	r3, r2, r3
 8006742:	2b02      	cmp	r3, #2
 8006744:	d901      	bls.n	800674a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8006746:	2303      	movs	r3, #3
 8006748:	e020      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800674a:	4b12      	ldr	r3, [pc, #72]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006752:	2b00      	cmp	r3, #0
 8006754:	d0f0      	beq.n	8006738 <HAL_RCC_OscConfig+0x44c>
 8006756:	e018      	b.n	800678a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006758:	4b10      	ldr	r3, [pc, #64]	; (800679c <HAL_RCC_OscConfig+0x4b0>)
 800675a:	2200      	movs	r2, #0
 800675c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800675e:	f7fc fe41 	bl	80033e4 <HAL_GetTick>
 8006762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006764:	e008      	b.n	8006778 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006766:	f7fc fe3d 	bl	80033e4 <HAL_GetTick>
 800676a:	4602      	mov	r2, r0
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	1ad3      	subs	r3, r2, r3
 8006770:	2b02      	cmp	r3, #2
 8006772:	d901      	bls.n	8006778 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8006774:	2303      	movs	r3, #3
 8006776:	e009      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006778:	4b06      	ldr	r3, [pc, #24]	; (8006794 <HAL_RCC_OscConfig+0x4a8>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006780:	2b00      	cmp	r3, #0
 8006782:	d1f0      	bne.n	8006766 <HAL_RCC_OscConfig+0x47a>
 8006784:	e001      	b.n	800678a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e000      	b.n	800678c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800678a:	2300      	movs	r3, #0
}
 800678c:	4618      	mov	r0, r3
 800678e:	3718      	adds	r7, #24
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}
 8006794:	40023800 	.word	0x40023800
 8006798:	40007000 	.word	0x40007000
 800679c:	42470060 	.word	0x42470060

080067a0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d101      	bne.n	80067b2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e022      	b.n	80067f8 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d105      	bne.n	80067ca <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2200      	movs	r2, #0
 80067c2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f7fc f9d9 	bl	8002b7c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2203      	movs	r2, #3
 80067ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 f814 	bl	8006800 <HAL_SD_InitCard>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e00a      	b.n	80067f8 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2201      	movs	r2, #1
 80067f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80067f6:	2300      	movs	r3, #0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3708      	adds	r7, #8
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006800:	b5b0      	push	{r4, r5, r7, lr}
 8006802:	b08e      	sub	sp, #56	; 0x38
 8006804:	af04      	add	r7, sp, #16
 8006806:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006808:	2300      	movs	r3, #0
 800680a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800680c:	2300      	movs	r3, #0
 800680e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006810:	2300      	movs	r3, #0
 8006812:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006814:	2300      	movs	r3, #0
 8006816:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006818:	2300      	movs	r3, #0
 800681a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800681c:	2376      	movs	r3, #118	; 0x76
 800681e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681d      	ldr	r5, [r3, #0]
 8006824:	466c      	mov	r4, sp
 8006826:	f107 0314 	add.w	r3, r7, #20
 800682a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800682e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006832:	f107 0308 	add.w	r3, r7, #8
 8006836:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006838:	4628      	mov	r0, r5
 800683a:	f002 fcf9 	bl	8009230 <SDIO_Init>
 800683e:	4603      	mov	r3, r0
 8006840:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8006844:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006848:	2b00      	cmp	r3, #0
 800684a:	d001      	beq.n	8006850 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	e031      	b.n	80068b4 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006850:	4b1a      	ldr	r3, [pc, #104]	; (80068bc <HAL_SD_InitCard+0xbc>)
 8006852:	2200      	movs	r2, #0
 8006854:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4618      	mov	r0, r3
 800685c:	f002 fd31 	bl	80092c2 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006860:	4b16      	ldr	r3, [pc, #88]	; (80068bc <HAL_SD_InitCard+0xbc>)
 8006862:	2201      	movs	r2, #1
 8006864:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 fefc 	bl	8007664 <SD_PowerON>
 800686c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800686e:	6a3b      	ldr	r3, [r7, #32]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d00b      	beq.n	800688c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006880:	6a3b      	ldr	r3, [r7, #32]
 8006882:	431a      	orrs	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e013      	b.n	80068b4 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 fe1b 	bl	80074c8 <SD_InitCard>
 8006892:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006894:	6a3b      	ldr	r3, [r7, #32]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00b      	beq.n	80068b2 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2201      	movs	r2, #1
 800689e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068a6:	6a3b      	ldr	r3, [r7, #32]
 80068a8:	431a      	orrs	r2, r3
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e000      	b.n	80068b4 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80068b2:	2300      	movs	r3, #0
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3728      	adds	r7, #40	; 0x28
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bdb0      	pop	{r4, r5, r7, pc}
 80068bc:	422580a0 	.word	0x422580a0

080068c0 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b092      	sub	sp, #72	; 0x48
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
 80068cc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80068ce:	f7fc fd89 	bl	80033e4 <HAL_GetTick>
 80068d2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d107      	bne.n	80068f2 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068e6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e1d7      	b.n	8006ca2 <HAL_SD_ReadBlocks+0x3e2>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	f040 81ca 	bne.w	8006c94 <HAL_SD_ReadBlocks+0x3d4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2200      	movs	r2, #0
 8006904:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006906:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	441a      	add	r2, r3
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006910:	429a      	cmp	r2, r3
 8006912:	d907      	bls.n	8006924 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006918:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e1be      	b.n	8006ca2 <HAL_SD_ReadBlocks+0x3e2>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2203      	movs	r2, #3
 8006928:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	2200      	movs	r2, #0
 8006932:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006938:	2b01      	cmp	r3, #1
 800693a:	d002      	beq.n	8006942 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800693c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800693e:	025b      	lsls	r3, r3, #9
 8006940:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f44f 7100 	mov.w	r1, #512	; 0x200
 800694a:	4618      	mov	r0, r3
 800694c:	f002 fd4c 	bl	80093e8 <SDMMC_CmdBlockLength>
 8006950:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8006952:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006954:	2b00      	cmp	r3, #0
 8006956:	d00f      	beq.n	8006978 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a9a      	ldr	r2, [pc, #616]	; (8006bc8 <HAL_SD_ReadBlocks+0x308>)
 800695e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006964:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006966:	431a      	orrs	r2, r3
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	e194      	b.n	8006ca2 <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006978:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800697c:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	025b      	lsls	r3, r3, #9
 8006982:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006984:	2390      	movs	r3, #144	; 0x90
 8006986:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006988:	2302      	movs	r3, #2
 800698a:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800698c:	2300      	movs	r3, #0
 800698e:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8006990:	2301      	movs	r3, #1
 8006992:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f107 0214 	add.w	r2, r7, #20
 800699c:	4611      	mov	r1, r2
 800699e:	4618      	mov	r0, r3
 80069a0:	f002 fcf6 	bl	8009390 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d90a      	bls.n	80069c0 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2202      	movs	r2, #2
 80069ae:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80069b6:	4618      	mov	r0, r3
 80069b8:	f002 fd5a 	bl	8009470 <SDMMC_CmdReadMultiBlock>
 80069bc:	6478      	str	r0, [r7, #68]	; 0x44
 80069be:	e009      	b.n	80069d4 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2201      	movs	r2, #1
 80069c4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80069cc:	4618      	mov	r0, r3
 80069ce:	f002 fd2d 	bl	800942c <SDMMC_CmdReadSingleBlock>
 80069d2:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80069d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d012      	beq.n	8006a00 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a7a      	ldr	r2, [pc, #488]	; (8006bc8 <HAL_SD_ReadBlocks+0x308>)
 80069e0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80069e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069e8:	431a      	orrs	r2, r3
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2201      	movs	r2, #1
 80069f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2200      	movs	r2, #0
 80069fa:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	e150      	b.n	8006ca2 <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8006a04:	e061      	b.n	8006aca <HAL_SD_ReadBlocks+0x20a>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d03c      	beq.n	8006a8e <HAL_SD_ReadBlocks+0x1ce>
 8006a14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d039      	beq.n	8006a8e <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	643b      	str	r3, [r7, #64]	; 0x40
 8006a1e:	e033      	b.n	8006a88 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4618      	mov	r0, r3
 8006a26:	f002 fc2e 	bl	8009286 <SDIO_ReadFIFO>
 8006a2a:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8006a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a2e:	b2da      	uxtb	r2, r3
 8006a30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a32:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a36:	3301      	adds	r3, #1
 8006a38:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006a3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a3c:	3b01      	subs	r3, #1
 8006a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a42:	0a1b      	lsrs	r3, r3, #8
 8006a44:	b2da      	uxtb	r2, r3
 8006a46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a48:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006a4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a52:	3b01      	subs	r3, #1
 8006a54:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a58:	0c1b      	lsrs	r3, r3, #16
 8006a5a:	b2da      	uxtb	r2, r3
 8006a5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a5e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006a60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a62:	3301      	adds	r3, #1
 8006a64:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006a66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a68:	3b01      	subs	r3, #1
 8006a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8006a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a6e:	0e1b      	lsrs	r3, r3, #24
 8006a70:	b2da      	uxtb	r2, r3
 8006a72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a74:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a78:	3301      	adds	r3, #1
 8006a7a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006a7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8006a82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a84:	3301      	adds	r3, #1
 8006a86:	643b      	str	r3, [r7, #64]	; 0x40
 8006a88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a8a:	2b07      	cmp	r3, #7
 8006a8c:	d9c8      	bls.n	8006a20 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006a8e:	f7fc fca9 	bl	80033e4 <HAL_GetTick>
 8006a92:	4602      	mov	r2, r0
 8006a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a96:	1ad3      	subs	r3, r2, r3
 8006a98:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d902      	bls.n	8006aa4 <HAL_SD_ReadBlocks+0x1e4>
 8006a9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d112      	bne.n	8006aca <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a47      	ldr	r2, [pc, #284]	; (8006bc8 <HAL_SD_ReadBlocks+0x308>)
 8006aaa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ab0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	2201      	movs	r2, #1
 8006abc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	e0eb      	b.n	8006ca2 <HAL_SD_ReadBlocks+0x3e2>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ad0:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d096      	beq.n	8006a06 <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d022      	beq.n	8006b2c <HAL_SD_ReadBlocks+0x26c>
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d91f      	bls.n	8006b2c <HAL_SD_ReadBlocks+0x26c>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006af0:	2b03      	cmp	r3, #3
 8006af2:	d01b      	beq.n	8006b2c <HAL_SD_ReadBlocks+0x26c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4618      	mov	r0, r3
 8006afa:	f002 fd1f 	bl	800953c <SDMMC_CmdStopTransfer>
 8006afe:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006b00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d012      	beq.n	8006b2c <HAL_SD_ReadBlocks+0x26c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a2f      	ldr	r2, [pc, #188]	; (8006bc8 <HAL_SD_ReadBlocks+0x308>)
 8006b0c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b14:	431a      	orrs	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	e0ba      	b.n	8006ca2 <HAL_SD_ReadBlocks+0x3e2>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b32:	f003 0308 	and.w	r3, r3, #8
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d012      	beq.n	8006b60 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a22      	ldr	r2, [pc, #136]	; (8006bc8 <HAL_SD_ReadBlocks+0x308>)
 8006b40:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b46:	f043 0208 	orr.w	r2, r3, #8
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	e0a0      	b.n	8006ca2 <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b66:	f003 0302 	and.w	r3, r3, #2
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d012      	beq.n	8006b94 <HAL_SD_ReadBlocks+0x2d4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a15      	ldr	r2, [pc, #84]	; (8006bc8 <HAL_SD_ReadBlocks+0x308>)
 8006b74:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b7a:	f043 0202 	orr.w	r2, r3, #2
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2201      	movs	r2, #1
 8006b86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e086      	b.n	8006ca2 <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b9a:	f003 0320 	and.w	r3, r3, #32
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d063      	beq.n	8006c6a <HAL_SD_ReadBlocks+0x3aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a08      	ldr	r2, [pc, #32]	; (8006bc8 <HAL_SD_ReadBlocks+0x308>)
 8006ba8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bae:	f043 0220 	orr.w	r2, r3, #32
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2201      	movs	r2, #1
 8006bba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e06c      	b.n	8006ca2 <HAL_SD_ReadBlocks+0x3e2>
 8006bc8:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f002 fb58 	bl	8009286 <SDIO_ReadFIFO>
 8006bd6:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8006bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bda:	b2da      	uxtb	r2, r3
 8006bdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bde:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006be0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006be2:	3301      	adds	r3, #1
 8006be4:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006be6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006be8:	3b01      	subs	r3, #1
 8006bea:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bee:	0a1b      	lsrs	r3, r3, #8
 8006bf0:	b2da      	uxtb	r2, r3
 8006bf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bf4:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006bf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bf8:	3301      	adds	r3, #1
 8006bfa:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006bfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c04:	0c1b      	lsrs	r3, r3, #16
 8006c06:	b2da      	uxtb	r2, r3
 8006c08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c0a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006c0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c0e:	3301      	adds	r3, #1
 8006c10:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006c12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c14:	3b01      	subs	r3, #1
 8006c16:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8006c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c1a:	0e1b      	lsrs	r3, r3, #24
 8006c1c:	b2da      	uxtb	r2, r3
 8006c1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c20:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006c22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c24:	3301      	adds	r3, #1
 8006c26:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006c28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006c2e:	f7fc fbd9 	bl	80033e4 <HAL_GetTick>
 8006c32:	4602      	mov	r2, r0
 8006c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c36:	1ad3      	subs	r3, r2, r3
 8006c38:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d902      	bls.n	8006c44 <HAL_SD_ReadBlocks+0x384>
 8006c3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d112      	bne.n	8006c6a <HAL_SD_ReadBlocks+0x3aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a18      	ldr	r2, [pc, #96]	; (8006cac <HAL_SD_ReadBlocks+0x3ec>)
 8006c4a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c50:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2200      	movs	r2, #0
 8006c64:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e01b      	b.n	8006ca2 <HAL_SD_ReadBlocks+0x3e2>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d002      	beq.n	8006c7e <HAL_SD_ReadBlocks+0x3be>
 8006c78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d1a6      	bne.n	8006bcc <HAL_SD_ReadBlocks+0x30c>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f240 523a 	movw	r2, #1338	; 0x53a
 8006c86:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8006c90:	2300      	movs	r3, #0
 8006c92:	e006      	b.n	8006ca2 <HAL_SD_ReadBlocks+0x3e2>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c98:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
  }
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3748      	adds	r7, #72	; 0x48
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop
 8006cac:	004005ff 	.word	0x004005ff

08006cb0 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b092      	sub	sp, #72	; 0x48
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	60b9      	str	r1, [r7, #8]
 8006cba:	607a      	str	r2, [r7, #4]
 8006cbc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006cbe:	f7fc fb91 	bl	80033e4 <HAL_GetTick>
 8006cc2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d107      	bne.n	8006ce2 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	e182      	b.n	8006fe8 <HAL_SD_WriteBlocks+0x338>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	f040 8175 	bne.w	8006fda <HAL_SD_WriteBlocks+0x32a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006cf6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	441a      	add	r2, r3
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d907      	bls.n	8006d14 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d08:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006d10:	2301      	movs	r3, #1
 8006d12:	e169      	b.n	8006fe8 <HAL_SD_WriteBlocks+0x338>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2203      	movs	r2, #3
 8006d18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	2200      	movs	r2, #0
 8006d22:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d002      	beq.n	8006d32 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8006d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d2e:	025b      	lsls	r3, r3, #9
 8006d30:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f002 fb54 	bl	80093e8 <SDMMC_CmdBlockLength>
 8006d40:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8006d42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d00f      	beq.n	8006d68 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a9c      	ldr	r2, [pc, #624]	; (8006fc0 <HAL_SD_WriteBlocks+0x310>)
 8006d4e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d56:	431a      	orrs	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e13f      	b.n	8006fe8 <HAL_SD_WriteBlocks+0x338>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006d68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006d6c:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	025b      	lsls	r3, r3, #9
 8006d72:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006d74:	2390      	movs	r3, #144	; 0x90
 8006d76:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8006d80:	2301      	movs	r3, #1
 8006d82:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f107 0218 	add.w	r2, r7, #24
 8006d8c:	4611      	mov	r1, r2
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f002 fafe 	bl	8009390 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	d90a      	bls.n	8006db0 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2220      	movs	r2, #32
 8006d9e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006da6:	4618      	mov	r0, r3
 8006da8:	f002 fba6 	bl	80094f8 <SDMMC_CmdWriteMultiBlock>
 8006dac:	6478      	str	r0, [r7, #68]	; 0x44
 8006dae:	e009      	b.n	8006dc4 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2210      	movs	r2, #16
 8006db4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f002 fb79 	bl	80094b4 <SDMMC_CmdWriteSingleBlock>
 8006dc2:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006dc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d012      	beq.n	8006df0 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a7c      	ldr	r2, [pc, #496]	; (8006fc0 <HAL_SD_WriteBlocks+0x310>)
 8006dd0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006dd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dd8:	431a      	orrs	r2, r3
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2201      	movs	r2, #1
 8006de2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2200      	movs	r2, #0
 8006dea:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	e0fb      	b.n	8006fe8 <HAL_SD_WriteBlocks+0x338>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8006df4:	e065      	b.n	8006ec2 <HAL_SD_WriteBlocks+0x212>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dfc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d040      	beq.n	8006e86 <HAL_SD_WriteBlocks+0x1d6>
 8006e04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d03d      	beq.n	8006e86 <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	643b      	str	r3, [r7, #64]	; 0x40
 8006e0e:	e037      	b.n	8006e80 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8006e10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e12:	781b      	ldrb	r3, [r3, #0]
 8006e14:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006e16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e18:	3301      	adds	r3, #1
 8006e1a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006e1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e1e:	3b01      	subs	r3, #1
 8006e20:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8006e22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e24:	781b      	ldrb	r3, [r3, #0]
 8006e26:	021a      	lsls	r2, r3, #8
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e30:	3301      	adds	r3, #1
 8006e32:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006e34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e36:	3b01      	subs	r3, #1
 8006e38:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8006e3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e3c:	781b      	ldrb	r3, [r3, #0]
 8006e3e:	041a      	lsls	r2, r3, #16
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006e46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e48:	3301      	adds	r3, #1
 8006e4a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006e4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e4e:	3b01      	subs	r3, #1
 8006e50:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8006e52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	061a      	lsls	r2, r3, #24
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e60:	3301      	adds	r3, #1
 8006e62:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006e64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e66:	3b01      	subs	r3, #1
 8006e68:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f107 0214 	add.w	r2, r7, #20
 8006e72:	4611      	mov	r1, r2
 8006e74:	4618      	mov	r0, r3
 8006e76:	f002 fa13 	bl	80092a0 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8006e7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	643b      	str	r3, [r7, #64]	; 0x40
 8006e80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e82:	2b07      	cmp	r3, #7
 8006e84:	d9c4      	bls.n	8006e10 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006e86:	f7fc faad 	bl	80033e4 <HAL_GetTick>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e8e:	1ad3      	subs	r3, r2, r3
 8006e90:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d902      	bls.n	8006e9c <HAL_SD_WriteBlocks+0x1ec>
 8006e96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d112      	bne.n	8006ec2 <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a47      	ldr	r2, [pc, #284]	; (8006fc0 <HAL_SD_WriteBlocks+0x310>)
 8006ea2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ea8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006eaa:	431a      	orrs	r2, r3
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	e092      	b.n	8006fe8 <HAL_SD_WriteBlocks+0x338>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ec8:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d092      	beq.n	8006df6 <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d022      	beq.n	8006f24 <HAL_SD_WriteBlocks+0x274>
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d91f      	bls.n	8006f24 <HAL_SD_WriteBlocks+0x274>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ee8:	2b03      	cmp	r3, #3
 8006eea:	d01b      	beq.n	8006f24 <HAL_SD_WriteBlocks+0x274>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f002 fb23 	bl	800953c <SDMMC_CmdStopTransfer>
 8006ef6:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006ef8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d012      	beq.n	8006f24 <HAL_SD_WriteBlocks+0x274>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a2f      	ldr	r2, [pc, #188]	; (8006fc0 <HAL_SD_WriteBlocks+0x310>)
 8006f04:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f0c:	431a      	orrs	r2, r3
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2201      	movs	r2, #1
 8006f16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8006f20:	2301      	movs	r3, #1
 8006f22:	e061      	b.n	8006fe8 <HAL_SD_WriteBlocks+0x338>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f2a:	f003 0308 	and.w	r3, r3, #8
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d012      	beq.n	8006f58 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a22      	ldr	r2, [pc, #136]	; (8006fc0 <HAL_SD_WriteBlocks+0x310>)
 8006f38:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f3e:	f043 0208 	orr.w	r2, r3, #8
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2200      	movs	r2, #0
 8006f52:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e047      	b.n	8006fe8 <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f5e:	f003 0302 	and.w	r3, r3, #2
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d012      	beq.n	8006f8c <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a15      	ldr	r2, [pc, #84]	; (8006fc0 <HAL_SD_WriteBlocks+0x310>)
 8006f6c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f72:	f043 0202 	orr.w	r2, r3, #2
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2200      	movs	r2, #0
 8006f86:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e02d      	b.n	8006fe8 <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f92:	f003 0310 	and.w	r3, r3, #16
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d014      	beq.n	8006fc4 <HAL_SD_WriteBlocks+0x314>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a08      	ldr	r2, [pc, #32]	; (8006fc0 <HAL_SD_WriteBlocks+0x310>)
 8006fa0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fa6:	f043 0210 	orr.w	r2, r3, #16
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e013      	b.n	8006fe8 <HAL_SD_WriteBlocks+0x338>
 8006fc0:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f240 523a 	movw	r2, #1338	; 0x53a
 8006fcc:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	e006      	b.n	8006fe8 <HAL_SD_WriteBlocks+0x338>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fde:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
  }
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3748      	adds	r7, #72	; 0x48
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
 8006ff8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ffe:	0f9b      	lsrs	r3, r3, #30
 8007000:	b2da      	uxtb	r2, r3
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800700a:	0e9b      	lsrs	r3, r3, #26
 800700c:	b2db      	uxtb	r3, r3
 800700e:	f003 030f 	and.w	r3, r3, #15
 8007012:	b2da      	uxtb	r2, r3
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800701c:	0e1b      	lsrs	r3, r3, #24
 800701e:	b2db      	uxtb	r3, r3
 8007020:	f003 0303 	and.w	r3, r3, #3
 8007024:	b2da      	uxtb	r2, r3
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800702e:	0c1b      	lsrs	r3, r3, #16
 8007030:	b2da      	uxtb	r2, r3
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800703a:	0a1b      	lsrs	r3, r3, #8
 800703c:	b2da      	uxtb	r2, r3
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007046:	b2da      	uxtb	r2, r3
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007050:	0d1b      	lsrs	r3, r3, #20
 8007052:	b29a      	uxth	r2, r3
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800705c:	0c1b      	lsrs	r3, r3, #16
 800705e:	b2db      	uxtb	r3, r3
 8007060:	f003 030f 	and.w	r3, r3, #15
 8007064:	b2da      	uxtb	r2, r3
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800706e:	0bdb      	lsrs	r3, r3, #15
 8007070:	b2db      	uxtb	r3, r3
 8007072:	f003 0301 	and.w	r3, r3, #1
 8007076:	b2da      	uxtb	r2, r3
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007080:	0b9b      	lsrs	r3, r3, #14
 8007082:	b2db      	uxtb	r3, r3
 8007084:	f003 0301 	and.w	r3, r3, #1
 8007088:	b2da      	uxtb	r2, r3
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007092:	0b5b      	lsrs	r3, r3, #13
 8007094:	b2db      	uxtb	r3, r3
 8007096:	f003 0301 	and.w	r3, r3, #1
 800709a:	b2da      	uxtb	r2, r3
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070a4:	0b1b      	lsrs	r3, r3, #12
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	f003 0301 	and.w	r3, r3, #1
 80070ac:	b2da      	uxtb	r2, r3
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	2200      	movs	r2, #0
 80070b6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d163      	bne.n	8007188 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070c4:	009a      	lsls	r2, r3, #2
 80070c6:	f640 73fc 	movw	r3, #4092	; 0xffc
 80070ca:	4013      	ands	r3, r2
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80070d0:	0f92      	lsrs	r2, r2, #30
 80070d2:	431a      	orrs	r2, r3
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070dc:	0edb      	lsrs	r3, r3, #27
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	f003 0307 	and.w	r3, r3, #7
 80070e4:	b2da      	uxtb	r2, r3
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070ee:	0e1b      	lsrs	r3, r3, #24
 80070f0:	b2db      	uxtb	r3, r3
 80070f2:	f003 0307 	and.w	r3, r3, #7
 80070f6:	b2da      	uxtb	r2, r3
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007100:	0d5b      	lsrs	r3, r3, #21
 8007102:	b2db      	uxtb	r3, r3
 8007104:	f003 0307 	and.w	r3, r3, #7
 8007108:	b2da      	uxtb	r2, r3
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007112:	0c9b      	lsrs	r3, r3, #18
 8007114:	b2db      	uxtb	r3, r3
 8007116:	f003 0307 	and.w	r3, r3, #7
 800711a:	b2da      	uxtb	r2, r3
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007124:	0bdb      	lsrs	r3, r3, #15
 8007126:	b2db      	uxtb	r3, r3
 8007128:	f003 0307 	and.w	r3, r3, #7
 800712c:	b2da      	uxtb	r2, r3
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	691b      	ldr	r3, [r3, #16]
 8007136:	1c5a      	adds	r2, r3, #1
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	7e1b      	ldrb	r3, [r3, #24]
 8007140:	b2db      	uxtb	r3, r3
 8007142:	f003 0307 	and.w	r3, r3, #7
 8007146:	3302      	adds	r3, #2
 8007148:	2201      	movs	r2, #1
 800714a:	fa02 f303 	lsl.w	r3, r2, r3
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8007152:	fb02 f203 	mul.w	r2, r2, r3
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	7a1b      	ldrb	r3, [r3, #8]
 800715e:	b2db      	uxtb	r3, r3
 8007160:	f003 030f 	and.w	r3, r3, #15
 8007164:	2201      	movs	r2, #1
 8007166:	409a      	lsls	r2, r3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007174:	0a52      	lsrs	r2, r2, #9
 8007176:	fb02 f203 	mul.w	r2, r2, r3
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007184:	661a      	str	r2, [r3, #96]	; 0x60
 8007186:	e031      	b.n	80071ec <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800718c:	2b01      	cmp	r3, #1
 800718e:	d11d      	bne.n	80071cc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007194:	041b      	lsls	r3, r3, #16
 8007196:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800719e:	0c1b      	lsrs	r3, r3, #16
 80071a0:	431a      	orrs	r2, r3
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	691b      	ldr	r3, [r3, #16]
 80071aa:	3301      	adds	r3, #1
 80071ac:	029a      	lsls	r2, r3, #10
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80071c0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	661a      	str	r2, [r3, #96]	; 0x60
 80071ca:	e00f      	b.n	80071ec <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a58      	ldr	r2, [pc, #352]	; (8007334 <HAL_SD_GetCardCSD+0x344>)
 80071d2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071d8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2201      	movs	r2, #1
 80071e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80071e8:	2301      	movs	r3, #1
 80071ea:	e09d      	b.n	8007328 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80071f0:	0b9b      	lsrs	r3, r3, #14
 80071f2:	b2db      	uxtb	r3, r3
 80071f4:	f003 0301 	and.w	r3, r3, #1
 80071f8:	b2da      	uxtb	r2, r3
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007202:	09db      	lsrs	r3, r3, #7
 8007204:	b2db      	uxtb	r3, r3
 8007206:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800720a:	b2da      	uxtb	r2, r3
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007214:	b2db      	uxtb	r3, r3
 8007216:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800721a:	b2da      	uxtb	r2, r3
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007224:	0fdb      	lsrs	r3, r3, #31
 8007226:	b2da      	uxtb	r2, r3
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007230:	0f5b      	lsrs	r3, r3, #29
 8007232:	b2db      	uxtb	r3, r3
 8007234:	f003 0303 	and.w	r3, r3, #3
 8007238:	b2da      	uxtb	r2, r3
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007242:	0e9b      	lsrs	r3, r3, #26
 8007244:	b2db      	uxtb	r3, r3
 8007246:	f003 0307 	and.w	r3, r3, #7
 800724a:	b2da      	uxtb	r2, r3
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007254:	0d9b      	lsrs	r3, r3, #22
 8007256:	b2db      	uxtb	r3, r3
 8007258:	f003 030f 	and.w	r3, r3, #15
 800725c:	b2da      	uxtb	r2, r3
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007266:	0d5b      	lsrs	r3, r3, #21
 8007268:	b2db      	uxtb	r3, r3
 800726a:	f003 0301 	and.w	r3, r3, #1
 800726e:	b2da      	uxtb	r2, r3
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	2200      	movs	r2, #0
 800727a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007282:	0c1b      	lsrs	r3, r3, #16
 8007284:	b2db      	uxtb	r3, r3
 8007286:	f003 0301 	and.w	r3, r3, #1
 800728a:	b2da      	uxtb	r2, r3
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007296:	0bdb      	lsrs	r3, r3, #15
 8007298:	b2db      	uxtb	r3, r3
 800729a:	f003 0301 	and.w	r3, r3, #1
 800729e:	b2da      	uxtb	r2, r3
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072aa:	0b9b      	lsrs	r3, r3, #14
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	f003 0301 	and.w	r3, r3, #1
 80072b2:	b2da      	uxtb	r2, r3
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072be:	0b5b      	lsrs	r3, r3, #13
 80072c0:	b2db      	uxtb	r3, r3
 80072c2:	f003 0301 	and.w	r3, r3, #1
 80072c6:	b2da      	uxtb	r2, r3
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072d2:	0b1b      	lsrs	r3, r3, #12
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	f003 0301 	and.w	r3, r3, #1
 80072da:	b2da      	uxtb	r2, r3
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072e6:	0a9b      	lsrs	r3, r3, #10
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	f003 0303 	and.w	r3, r3, #3
 80072ee:	b2da      	uxtb	r2, r3
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072fa:	0a1b      	lsrs	r3, r3, #8
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	f003 0303 	and.w	r3, r3, #3
 8007302:	b2da      	uxtb	r2, r3
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800730e:	085b      	lsrs	r3, r3, #1
 8007310:	b2db      	uxtb	r3, r3
 8007312:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007316:	b2da      	uxtb	r2, r3
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	2201      	movs	r2, #1
 8007322:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007326:	2300      	movs	r3, #0
}
 8007328:	4618      	mov	r0, r3
 800732a:	370c      	adds	r7, #12
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr
 8007334:	004005ff 	.word	0x004005ff

08007338 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007382:	2300      	movs	r3, #0
}
 8007384:	4618      	mov	r0, r3
 8007386:	370c      	adds	r7, #12
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr

08007390 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007390:	b5b0      	push	{r4, r5, r7, lr}
 8007392:	b08e      	sub	sp, #56	; 0x38
 8007394:	af04      	add	r7, sp, #16
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2203      	movs	r2, #3
 800739e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073a6:	2b03      	cmp	r3, #3
 80073a8:	d02e      	beq.n	8007408 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073b0:	d106      	bne.n	80073c0 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073b6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	639a      	str	r2, [r3, #56]	; 0x38
 80073be:	e029      	b.n	8007414 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073c6:	d10a      	bne.n	80073de <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f000 fa01 	bl	80077d0 <SD_WideBus_Enable>
 80073ce:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d6:	431a      	orrs	r2, r3
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	639a      	str	r2, [r3, #56]	; 0x38
 80073dc:	e01a      	b.n	8007414 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d10a      	bne.n	80073fa <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f000 fa3e 	bl	8007866 <SD_WideBus_Disable>
 80073ea:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f2:	431a      	orrs	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	639a      	str	r2, [r3, #56]	; 0x38
 80073f8:	e00c      	b.n	8007414 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073fe:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	639a      	str	r2, [r3, #56]	; 0x38
 8007406:	e005      	b.n	8007414 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800740c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007418:	2b00      	cmp	r3, #0
 800741a:	d009      	beq.n	8007430 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a18      	ldr	r2, [pc, #96]	; (8007484 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8007422:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800742c:	2301      	movs	r3, #1
 800742e:	e024      	b.n	800747a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	68db      	ldr	r3, [r3, #12]
 8007440:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	695b      	ldr	r3, [r3, #20]
 800744a:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	699b      	ldr	r3, [r3, #24]
 8007450:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681d      	ldr	r5, [r3, #0]
 8007456:	466c      	mov	r4, sp
 8007458:	f107 0318 	add.w	r3, r7, #24
 800745c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007460:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007464:	f107 030c 	add.w	r3, r7, #12
 8007468:	cb0e      	ldmia	r3, {r1, r2, r3}
 800746a:	4628      	mov	r0, r5
 800746c:	f001 fee0 	bl	8009230 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007478:	2300      	movs	r3, #0
}
 800747a:	4618      	mov	r0, r3
 800747c:	3728      	adds	r7, #40	; 0x28
 800747e:	46bd      	mov	sp, r7
 8007480:	bdb0      	pop	{r4, r5, r7, pc}
 8007482:	bf00      	nop
 8007484:	004005ff 	.word	0x004005ff

08007488 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b086      	sub	sp, #24
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007490:	2300      	movs	r3, #0
 8007492:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007494:	f107 030c 	add.w	r3, r7, #12
 8007498:	4619      	mov	r1, r3
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f000 f970 	bl	8007780 <SD_SendStatus>
 80074a0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d005      	beq.n	80074b4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	431a      	orrs	r2, r3
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	0a5b      	lsrs	r3, r3, #9
 80074b8:	f003 030f 	and.w	r3, r3, #15
 80074bc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80074be:	693b      	ldr	r3, [r7, #16]
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3718      	adds	r7, #24
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}

080074c8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80074c8:	b5b0      	push	{r4, r5, r7, lr}
 80074ca:	b094      	sub	sp, #80	; 0x50
 80074cc:	af04      	add	r7, sp, #16
 80074ce:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80074d0:	2301      	movs	r3, #1
 80074d2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4618      	mov	r0, r3
 80074da:	f001 ff01 	bl	80092e0 <SDIO_GetPowerState>
 80074de:	4603      	mov	r3, r0
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d102      	bne.n	80074ea <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80074e4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80074e8:	e0b7      	b.n	800765a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074ee:	2b03      	cmp	r3, #3
 80074f0:	d02f      	beq.n	8007552 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4618      	mov	r0, r3
 80074f8:	f002 f92a 	bl	8009750 <SDMMC_CmdSendCID>
 80074fc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80074fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007500:	2b00      	cmp	r3, #0
 8007502:	d001      	beq.n	8007508 <SD_InitCard+0x40>
    {
      return errorstate;
 8007504:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007506:	e0a8      	b.n	800765a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	2100      	movs	r1, #0
 800750e:	4618      	mov	r0, r3
 8007510:	f001 ff2b 	bl	800936a <SDIO_GetResponse>
 8007514:	4602      	mov	r2, r0
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	2104      	movs	r1, #4
 8007520:	4618      	mov	r0, r3
 8007522:	f001 ff22 	bl	800936a <SDIO_GetResponse>
 8007526:	4602      	mov	r2, r0
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2108      	movs	r1, #8
 8007532:	4618      	mov	r0, r3
 8007534:	f001 ff19 	bl	800936a <SDIO_GetResponse>
 8007538:	4602      	mov	r2, r0
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	210c      	movs	r1, #12
 8007544:	4618      	mov	r0, r3
 8007546:	f001 ff10 	bl	800936a <SDIO_GetResponse>
 800754a:	4602      	mov	r2, r0
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007556:	2b03      	cmp	r3, #3
 8007558:	d00d      	beq.n	8007576 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f107 020e 	add.w	r2, r7, #14
 8007562:	4611      	mov	r1, r2
 8007564:	4618      	mov	r0, r3
 8007566:	f002 f930 	bl	80097ca <SDMMC_CmdSetRelAdd>
 800756a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800756c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800756e:	2b00      	cmp	r3, #0
 8007570:	d001      	beq.n	8007576 <SD_InitCard+0xae>
    {
      return errorstate;
 8007572:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007574:	e071      	b.n	800765a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800757a:	2b03      	cmp	r3, #3
 800757c:	d036      	beq.n	80075ec <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800757e:	89fb      	ldrh	r3, [r7, #14]
 8007580:	461a      	mov	r2, r3
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800758e:	041b      	lsls	r3, r3, #16
 8007590:	4619      	mov	r1, r3
 8007592:	4610      	mov	r0, r2
 8007594:	f002 f8fa 	bl	800978c <SDMMC_CmdSendCSD>
 8007598:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800759a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800759c:	2b00      	cmp	r3, #0
 800759e:	d001      	beq.n	80075a4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80075a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075a2:	e05a      	b.n	800765a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	2100      	movs	r1, #0
 80075aa:	4618      	mov	r0, r3
 80075ac:	f001 fedd 	bl	800936a <SDIO_GetResponse>
 80075b0:	4602      	mov	r2, r0
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	2104      	movs	r1, #4
 80075bc:	4618      	mov	r0, r3
 80075be:	f001 fed4 	bl	800936a <SDIO_GetResponse>
 80075c2:	4602      	mov	r2, r0
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2108      	movs	r1, #8
 80075ce:	4618      	mov	r0, r3
 80075d0:	f001 fecb 	bl	800936a <SDIO_GetResponse>
 80075d4:	4602      	mov	r2, r0
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	210c      	movs	r1, #12
 80075e0:	4618      	mov	r0, r3
 80075e2:	f001 fec2 	bl	800936a <SDIO_GetResponse>
 80075e6:	4602      	mov	r2, r0
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2104      	movs	r1, #4
 80075f2:	4618      	mov	r0, r3
 80075f4:	f001 feb9 	bl	800936a <SDIO_GetResponse>
 80075f8:	4603      	mov	r3, r0
 80075fa:	0d1a      	lsrs	r2, r3, #20
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007600:	f107 0310 	add.w	r3, r7, #16
 8007604:	4619      	mov	r1, r3
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f7ff fcf2 	bl	8006ff0 <HAL_SD_GetCardCSD>
 800760c:	4603      	mov	r3, r0
 800760e:	2b00      	cmp	r3, #0
 8007610:	d002      	beq.n	8007618 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007612:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007616:	e020      	b.n	800765a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6819      	ldr	r1, [r3, #0]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007620:	041b      	lsls	r3, r3, #16
 8007622:	f04f 0400 	mov.w	r4, #0
 8007626:	461a      	mov	r2, r3
 8007628:	4623      	mov	r3, r4
 800762a:	4608      	mov	r0, r1
 800762c:	f001 ffa8 	bl	8009580 <SDMMC_CmdSelDesel>
 8007630:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007634:	2b00      	cmp	r3, #0
 8007636:	d001      	beq.n	800763c <SD_InitCard+0x174>
  {
    return errorstate;
 8007638:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800763a:	e00e      	b.n	800765a <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681d      	ldr	r5, [r3, #0]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	466c      	mov	r4, sp
 8007644:	f103 0210 	add.w	r2, r3, #16
 8007648:	ca07      	ldmia	r2, {r0, r1, r2}
 800764a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800764e:	3304      	adds	r3, #4
 8007650:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007652:	4628      	mov	r0, r5
 8007654:	f001 fdec 	bl	8009230 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007658:	2300      	movs	r3, #0
}
 800765a:	4618      	mov	r0, r3
 800765c:	3740      	adds	r7, #64	; 0x40
 800765e:	46bd      	mov	sp, r7
 8007660:	bdb0      	pop	{r4, r5, r7, pc}
	...

08007664 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b086      	sub	sp, #24
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800766c:	2300      	movs	r3, #0
 800766e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007670:	2300      	movs	r3, #0
 8007672:	617b      	str	r3, [r7, #20]
 8007674:	2300      	movs	r3, #0
 8007676:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4618      	mov	r0, r3
 800767e:	f001 ffa2 	bl	80095c6 <SDMMC_CmdGoIdleState>
 8007682:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d001      	beq.n	800768e <SD_PowerON+0x2a>
  {
    return errorstate;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	e072      	b.n	8007774 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4618      	mov	r0, r3
 8007694:	f001 ffb5 	bl	8009602 <SDMMC_CmdOperCond>
 8007698:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d00d      	beq.n	80076bc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4618      	mov	r0, r3
 80076ac:	f001 ff8b 	bl	80095c6 <SDMMC_CmdGoIdleState>
 80076b0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d004      	beq.n	80076c2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	e05b      	b.n	8007774 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076c6:	2b01      	cmp	r3, #1
 80076c8:	d137      	bne.n	800773a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	2100      	movs	r1, #0
 80076d0:	4618      	mov	r0, r3
 80076d2:	f001 ffb5 	bl	8009640 <SDMMC_CmdAppCommand>
 80076d6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d02d      	beq.n	800773a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80076de:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80076e2:	e047      	b.n	8007774 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	2100      	movs	r1, #0
 80076ea:	4618      	mov	r0, r3
 80076ec:	f001 ffa8 	bl	8009640 <SDMMC_CmdAppCommand>
 80076f0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d001      	beq.n	80076fc <SD_PowerON+0x98>
    {
      return errorstate;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	e03b      	b.n	8007774 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	491e      	ldr	r1, [pc, #120]	; (800777c <SD_PowerON+0x118>)
 8007702:	4618      	mov	r0, r3
 8007704:	f001 ffbe 	bl	8009684 <SDMMC_CmdAppOperCommand>
 8007708:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d002      	beq.n	8007716 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007710:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007714:	e02e      	b.n	8007774 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	2100      	movs	r1, #0
 800771c:	4618      	mov	r0, r3
 800771e:	f001 fe24 	bl	800936a <SDIO_GetResponse>
 8007722:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	0fdb      	lsrs	r3, r3, #31
 8007728:	2b01      	cmp	r3, #1
 800772a:	d101      	bne.n	8007730 <SD_PowerON+0xcc>
 800772c:	2301      	movs	r3, #1
 800772e:	e000      	b.n	8007732 <SD_PowerON+0xce>
 8007730:	2300      	movs	r3, #0
 8007732:	613b      	str	r3, [r7, #16]

    count++;
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	3301      	adds	r3, #1
 8007738:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007740:	4293      	cmp	r3, r2
 8007742:	d802      	bhi.n	800774a <SD_PowerON+0xe6>
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d0cc      	beq.n	80076e4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007750:	4293      	cmp	r3, r2
 8007752:	d902      	bls.n	800775a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007754:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007758:	e00c      	b.n	8007774 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007760:	2b00      	cmp	r3, #0
 8007762:	d003      	beq.n	800776c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2201      	movs	r2, #1
 8007768:	645a      	str	r2, [r3, #68]	; 0x44
 800776a:	e002      	b.n	8007772 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007772:	2300      	movs	r3, #0
}
 8007774:	4618      	mov	r0, r3
 8007776:	3718      	adds	r7, #24
 8007778:	46bd      	mov	sp, r7
 800777a:	bd80      	pop	{r7, pc}
 800777c:	c1100000 	.word	0xc1100000

08007780 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d102      	bne.n	8007796 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007790:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007794:	e018      	b.n	80077c8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681a      	ldr	r2, [r3, #0]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800779e:	041b      	lsls	r3, r3, #16
 80077a0:	4619      	mov	r1, r3
 80077a2:	4610      	mov	r0, r2
 80077a4:	f002 f832 	bl	800980c <SDMMC_CmdSendStatus>
 80077a8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d001      	beq.n	80077b4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	e009      	b.n	80077c8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	2100      	movs	r1, #0
 80077ba:	4618      	mov	r0, r3
 80077bc:	f001 fdd5 	bl	800936a <SDIO_GetResponse>
 80077c0:	4602      	mov	r2, r0
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80077c6:	2300      	movs	r3, #0
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3710      	adds	r7, #16
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b086      	sub	sp, #24
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80077d8:	2300      	movs	r3, #0
 80077da:	60fb      	str	r3, [r7, #12]
 80077dc:	2300      	movs	r3, #0
 80077de:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2100      	movs	r1, #0
 80077e6:	4618      	mov	r0, r3
 80077e8:	f001 fdbf 	bl	800936a <SDIO_GetResponse>
 80077ec:	4603      	mov	r3, r0
 80077ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077f6:	d102      	bne.n	80077fe <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80077f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80077fc:	e02f      	b.n	800785e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80077fe:	f107 030c 	add.w	r3, r7, #12
 8007802:	4619      	mov	r1, r3
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f000 f879 	bl	80078fc <SD_FindSCR>
 800780a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d001      	beq.n	8007816 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	e023      	b.n	800785e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800781c:	2b00      	cmp	r3, #0
 800781e:	d01c      	beq.n	800785a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007828:	041b      	lsls	r3, r3, #16
 800782a:	4619      	mov	r1, r3
 800782c:	4610      	mov	r0, r2
 800782e:	f001 ff07 	bl	8009640 <SDMMC_CmdAppCommand>
 8007832:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d001      	beq.n	800783e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	e00f      	b.n	800785e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	2102      	movs	r1, #2
 8007844:	4618      	mov	r0, r3
 8007846:	f001 ff40 	bl	80096ca <SDMMC_CmdBusWidth>
 800784a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d001      	beq.n	8007856 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	e003      	b.n	800785e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007856:	2300      	movs	r3, #0
 8007858:	e001      	b.n	800785e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800785a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800785e:	4618      	mov	r0, r3
 8007860:	3718      	adds	r7, #24
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}

08007866 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007866:	b580      	push	{r7, lr}
 8007868:	b086      	sub	sp, #24
 800786a:	af00      	add	r7, sp, #0
 800786c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800786e:	2300      	movs	r3, #0
 8007870:	60fb      	str	r3, [r7, #12]
 8007872:	2300      	movs	r3, #0
 8007874:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	2100      	movs	r1, #0
 800787c:	4618      	mov	r0, r3
 800787e:	f001 fd74 	bl	800936a <SDIO_GetResponse>
 8007882:	4603      	mov	r3, r0
 8007884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007888:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800788c:	d102      	bne.n	8007894 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800788e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007892:	e02f      	b.n	80078f4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007894:	f107 030c 	add.w	r3, r7, #12
 8007898:	4619      	mov	r1, r3
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 f82e 	bl	80078fc <SD_FindSCR>
 80078a0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d001      	beq.n	80078ac <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	e023      	b.n	80078f4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d01c      	beq.n	80078f0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078be:	041b      	lsls	r3, r3, #16
 80078c0:	4619      	mov	r1, r3
 80078c2:	4610      	mov	r0, r2
 80078c4:	f001 febc 	bl	8009640 <SDMMC_CmdAppCommand>
 80078c8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d001      	beq.n	80078d4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	e00f      	b.n	80078f4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	2100      	movs	r1, #0
 80078da:	4618      	mov	r0, r3
 80078dc:	f001 fef5 	bl	80096ca <SDMMC_CmdBusWidth>
 80078e0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d001      	beq.n	80078ec <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	e003      	b.n	80078f4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80078ec:	2300      	movs	r3, #0
 80078ee:	e001      	b.n	80078f4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80078f0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3718      	adds	r7, #24
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80078fc:	b590      	push	{r4, r7, lr}
 80078fe:	b08f      	sub	sp, #60	; 0x3c
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007906:	f7fb fd6d 	bl	80033e4 <HAL_GetTick>
 800790a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800790c:	2300      	movs	r3, #0
 800790e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007910:	2300      	movs	r3, #0
 8007912:	60bb      	str	r3, [r7, #8]
 8007914:	2300      	movs	r3, #0
 8007916:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	2108      	movs	r1, #8
 8007922:	4618      	mov	r0, r3
 8007924:	f001 fd60 	bl	80093e8 <SDMMC_CmdBlockLength>
 8007928:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800792a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800792c:	2b00      	cmp	r3, #0
 800792e:	d001      	beq.n	8007934 <SD_FindSCR+0x38>
  {
    return errorstate;
 8007930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007932:	e0a9      	b.n	8007a88 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681a      	ldr	r2, [r3, #0]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800793c:	041b      	lsls	r3, r3, #16
 800793e:	4619      	mov	r1, r3
 8007940:	4610      	mov	r0, r2
 8007942:	f001 fe7d 	bl	8009640 <SDMMC_CmdAppCommand>
 8007946:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800794a:	2b00      	cmp	r3, #0
 800794c:	d001      	beq.n	8007952 <SD_FindSCR+0x56>
  {
    return errorstate;
 800794e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007950:	e09a      	b.n	8007a88 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007952:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007956:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007958:	2308      	movs	r3, #8
 800795a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800795c:	2330      	movs	r3, #48	; 0x30
 800795e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007960:	2302      	movs	r3, #2
 8007962:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007964:	2300      	movs	r3, #0
 8007966:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007968:	2301      	movs	r3, #1
 800796a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f107 0210 	add.w	r2, r7, #16
 8007974:	4611      	mov	r1, r2
 8007976:	4618      	mov	r0, r3
 8007978:	f001 fd0a 	bl	8009390 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4618      	mov	r0, r3
 8007982:	f001 fec4 	bl	800970e <SDMMC_CmdSendSCR>
 8007986:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800798a:	2b00      	cmp	r3, #0
 800798c:	d022      	beq.n	80079d4 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800798e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007990:	e07a      	b.n	8007a88 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007998:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800799c:	2b00      	cmp	r3, #0
 800799e:	d00e      	beq.n	80079be <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6819      	ldr	r1, [r3, #0]
 80079a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	f107 0208 	add.w	r2, r7, #8
 80079ac:	18d4      	adds	r4, r2, r3
 80079ae:	4608      	mov	r0, r1
 80079b0:	f001 fc69 	bl	8009286 <SDIO_ReadFIFO>
 80079b4:	4603      	mov	r3, r0
 80079b6:	6023      	str	r3, [r4, #0]
      index++;
 80079b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079ba:	3301      	adds	r3, #1
 80079bc:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80079be:	f7fb fd11 	bl	80033e4 <HAL_GetTick>
 80079c2:	4602      	mov	r2, r0
 80079c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079c6:	1ad3      	subs	r3, r2, r3
 80079c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079cc:	d102      	bne.n	80079d4 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80079ce:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80079d2:	e059      	b.n	8007a88 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80079da:	f240 432a 	movw	r3, #1066	; 0x42a
 80079de:	4013      	ands	r3, r2
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d0d6      	beq.n	8007992 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ea:	f003 0308 	and.w	r3, r3, #8
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d005      	beq.n	80079fe <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	2208      	movs	r2, #8
 80079f8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80079fa:	2308      	movs	r3, #8
 80079fc:	e044      	b.n	8007a88 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a04:	f003 0302 	and.w	r3, r3, #2
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d005      	beq.n	8007a18 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2202      	movs	r2, #2
 8007a12:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007a14:	2302      	movs	r3, #2
 8007a16:	e037      	b.n	8007a88 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a1e:	f003 0320 	and.w	r3, r3, #32
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d005      	beq.n	8007a32 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	2220      	movs	r2, #32
 8007a2c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007a2e:	2320      	movs	r3, #32
 8007a30:	e02a      	b.n	8007a88 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f240 523a 	movw	r2, #1338	; 0x53a
 8007a3a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	061a      	lsls	r2, r3, #24
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	021b      	lsls	r3, r3, #8
 8007a44:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007a48:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	0a1b      	lsrs	r3, r3, #8
 8007a4e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007a52:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	0e1b      	lsrs	r3, r3, #24
 8007a58:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a5c:	601a      	str	r2, [r3, #0]
    scr++;
 8007a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a60:	3304      	adds	r3, #4
 8007a62:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	061a      	lsls	r2, r3, #24
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	021b      	lsls	r3, r3, #8
 8007a6c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007a70:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	0a1b      	lsrs	r3, r3, #8
 8007a76:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007a7a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	0e1b      	lsrs	r3, r3, #24
 8007a80:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a84:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007a86:	2300      	movs	r3, #0
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	373c      	adds	r7, #60	; 0x3c
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd90      	pop	{r4, r7, pc}

08007a90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b082      	sub	sp, #8
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d101      	bne.n	8007aa2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e056      	b.n	8007b50 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d106      	bne.n	8007ac2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f7fb f8e5 	bl	8002c8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2202      	movs	r2, #2
 8007ac6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ad8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	685a      	ldr	r2, [r3, #4]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	431a      	orrs	r2, r3
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	431a      	orrs	r2, r3
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	691b      	ldr	r3, [r3, #16]
 8007aee:	431a      	orrs	r2, r3
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	695b      	ldr	r3, [r3, #20]
 8007af4:	431a      	orrs	r2, r3
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	699b      	ldr	r3, [r3, #24]
 8007afa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007afe:	431a      	orrs	r2, r3
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	69db      	ldr	r3, [r3, #28]
 8007b04:	431a      	orrs	r2, r3
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6a1b      	ldr	r3, [r3, #32]
 8007b0a:	ea42 0103 	orr.w	r1, r2, r3
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	430a      	orrs	r2, r1
 8007b18:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	699b      	ldr	r3, [r3, #24]
 8007b1e:	0c1b      	lsrs	r3, r3, #16
 8007b20:	f003 0104 	and.w	r1, r3, #4
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	430a      	orrs	r2, r1
 8007b2e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	69da      	ldr	r2, [r3, #28]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007b3e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2200      	movs	r2, #0
 8007b44:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2201      	movs	r2, #1
 8007b4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007b4e:	2300      	movs	r3, #0
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3708      	adds	r7, #8
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}

08007b58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b082      	sub	sp, #8
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d101      	bne.n	8007b6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b66:	2301      	movs	r3, #1
 8007b68:	e01d      	b.n	8007ba6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b70:	b2db      	uxtb	r3, r3
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d106      	bne.n	8007b84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f7fb f8cc 	bl	8002d1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2202      	movs	r2, #2
 8007b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	3304      	adds	r3, #4
 8007b94:	4619      	mov	r1, r3
 8007b96:	4610      	mov	r0, r2
 8007b98:	f000 fbac 	bl	80082f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ba4:	2300      	movs	r3, #0
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3708      	adds	r7, #8
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}

08007bae <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007bae:	b480      	push	{r7}
 8007bb0:	b085      	sub	sp, #20
 8007bb2:	af00      	add	r7, sp, #0
 8007bb4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	68da      	ldr	r2, [r3, #12]
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f042 0201 	orr.w	r2, r2, #1
 8007bc4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	f003 0307 	and.w	r3, r3, #7
 8007bd0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2b06      	cmp	r3, #6
 8007bd6:	d007      	beq.n	8007be8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f042 0201 	orr.w	r2, r2, #1
 8007be6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007be8:	2300      	movs	r3, #0
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3714      	adds	r7, #20
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf4:	4770      	bx	lr

08007bf6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007bf6:	b580      	push	{r7, lr}
 8007bf8:	b082      	sub	sp, #8
 8007bfa:	af00      	add	r7, sp, #0
 8007bfc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d101      	bne.n	8007c08 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007c04:	2301      	movs	r3, #1
 8007c06:	e01d      	b.n	8007c44 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c0e:	b2db      	uxtb	r3, r3
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d106      	bne.n	8007c22 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f000 f815 	bl	8007c4c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2202      	movs	r2, #2
 8007c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681a      	ldr	r2, [r3, #0]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	3304      	adds	r3, #4
 8007c32:	4619      	mov	r1, r3
 8007c34:	4610      	mov	r0, r2
 8007c36:	f000 fb5d 	bl	80082f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c42:	2300      	movs	r3, #0
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3708      	adds	r7, #8
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}

08007c4c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007c54:	bf00      	nop
 8007c56:	370c      	adds	r7, #12
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b086      	sub	sp, #24
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d101      	bne.n	8007c74 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
 8007c72:	e083      	b.n	8007d7c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c7a:	b2db      	uxtb	r3, r3
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d106      	bne.n	8007c8e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f7fb f8f1 	bl	8002e70 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2202      	movs	r2, #2
 8007c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	6812      	ldr	r2, [r2, #0]
 8007ca0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ca4:	f023 0307 	bic.w	r3, r3, #7
 8007ca8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681a      	ldr	r2, [r3, #0]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	3304      	adds	r3, #4
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	4610      	mov	r0, r2
 8007cb6:	f000 fb1d 	bl	80082f4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	699b      	ldr	r3, [r3, #24]
 8007cc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	6a1b      	ldr	r3, [r3, #32]
 8007cd0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	697a      	ldr	r2, [r7, #20]
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007cdc:	693b      	ldr	r3, [r7, #16]
 8007cde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ce2:	f023 0303 	bic.w	r3, r3, #3
 8007ce6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	689a      	ldr	r2, [r3, #8]
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	699b      	ldr	r3, [r3, #24]
 8007cf0:	021b      	lsls	r3, r3, #8
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	693a      	ldr	r2, [r7, #16]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007d00:	f023 030c 	bic.w	r3, r3, #12
 8007d04:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d0c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	68da      	ldr	r2, [r3, #12]
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	69db      	ldr	r3, [r3, #28]
 8007d1a:	021b      	lsls	r3, r3, #8
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	693a      	ldr	r2, [r7, #16]
 8007d20:	4313      	orrs	r3, r2
 8007d22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	691b      	ldr	r3, [r3, #16]
 8007d28:	011a      	lsls	r2, r3, #4
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	6a1b      	ldr	r3, [r3, #32]
 8007d2e:	031b      	lsls	r3, r3, #12
 8007d30:	4313      	orrs	r3, r2
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	4313      	orrs	r3, r2
 8007d36:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007d3e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007d46:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	685a      	ldr	r2, [r3, #4]
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	695b      	ldr	r3, [r3, #20]
 8007d50:	011b      	lsls	r3, r3, #4
 8007d52:	4313      	orrs	r3, r2
 8007d54:	68fa      	ldr	r2, [r7, #12]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	697a      	ldr	r2, [r7, #20]
 8007d60:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	693a      	ldr	r2, [r7, #16]
 8007d68:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	68fa      	ldr	r2, [r7, #12]
 8007d70:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2201      	movs	r2, #1
 8007d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d7a:	2300      	movs	r3, #0
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3718      	adds	r7, #24
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b082      	sub	sp, #8
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	691b      	ldr	r3, [r3, #16]
 8007d92:	f003 0302 	and.w	r3, r3, #2
 8007d96:	2b02      	cmp	r3, #2
 8007d98:	d122      	bne.n	8007de0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	68db      	ldr	r3, [r3, #12]
 8007da0:	f003 0302 	and.w	r3, r3, #2
 8007da4:	2b02      	cmp	r3, #2
 8007da6:	d11b      	bne.n	8007de0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f06f 0202 	mvn.w	r2, #2
 8007db0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2201      	movs	r2, #1
 8007db6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	699b      	ldr	r3, [r3, #24]
 8007dbe:	f003 0303 	and.w	r3, r3, #3
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d003      	beq.n	8007dce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f000 fa75 	bl	80082b6 <HAL_TIM_IC_CaptureCallback>
 8007dcc:	e005      	b.n	8007dda <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f000 fa67 	bl	80082a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f000 fa78 	bl	80082ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	691b      	ldr	r3, [r3, #16]
 8007de6:	f003 0304 	and.w	r3, r3, #4
 8007dea:	2b04      	cmp	r3, #4
 8007dec:	d122      	bne.n	8007e34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	68db      	ldr	r3, [r3, #12]
 8007df4:	f003 0304 	and.w	r3, r3, #4
 8007df8:	2b04      	cmp	r3, #4
 8007dfa:	d11b      	bne.n	8007e34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f06f 0204 	mvn.w	r2, #4
 8007e04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2202      	movs	r2, #2
 8007e0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	699b      	ldr	r3, [r3, #24]
 8007e12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d003      	beq.n	8007e22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f000 fa4b 	bl	80082b6 <HAL_TIM_IC_CaptureCallback>
 8007e20:	e005      	b.n	8007e2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f000 fa3d 	bl	80082a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f000 fa4e 	bl	80082ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2200      	movs	r2, #0
 8007e32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	691b      	ldr	r3, [r3, #16]
 8007e3a:	f003 0308 	and.w	r3, r3, #8
 8007e3e:	2b08      	cmp	r3, #8
 8007e40:	d122      	bne.n	8007e88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	f003 0308 	and.w	r3, r3, #8
 8007e4c:	2b08      	cmp	r3, #8
 8007e4e:	d11b      	bne.n	8007e88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f06f 0208 	mvn.w	r2, #8
 8007e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2204      	movs	r2, #4
 8007e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	69db      	ldr	r3, [r3, #28]
 8007e66:	f003 0303 	and.w	r3, r3, #3
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d003      	beq.n	8007e76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 fa21 	bl	80082b6 <HAL_TIM_IC_CaptureCallback>
 8007e74:	e005      	b.n	8007e82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f000 fa13 	bl	80082a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f000 fa24 	bl	80082ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	691b      	ldr	r3, [r3, #16]
 8007e8e:	f003 0310 	and.w	r3, r3, #16
 8007e92:	2b10      	cmp	r3, #16
 8007e94:	d122      	bne.n	8007edc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	68db      	ldr	r3, [r3, #12]
 8007e9c:	f003 0310 	and.w	r3, r3, #16
 8007ea0:	2b10      	cmp	r3, #16
 8007ea2:	d11b      	bne.n	8007edc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f06f 0210 	mvn.w	r2, #16
 8007eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2208      	movs	r2, #8
 8007eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	69db      	ldr	r3, [r3, #28]
 8007eba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d003      	beq.n	8007eca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 f9f7 	bl	80082b6 <HAL_TIM_IC_CaptureCallback>
 8007ec8:	e005      	b.n	8007ed6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 f9e9 	bl	80082a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f000 f9fa 	bl	80082ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	691b      	ldr	r3, [r3, #16]
 8007ee2:	f003 0301 	and.w	r3, r3, #1
 8007ee6:	2b01      	cmp	r3, #1
 8007ee8:	d10e      	bne.n	8007f08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	f003 0301 	and.w	r3, r3, #1
 8007ef4:	2b01      	cmp	r3, #1
 8007ef6:	d107      	bne.n	8007f08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f06f 0201 	mvn.w	r2, #1
 8007f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 f9c3 	bl	800828e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	691b      	ldr	r3, [r3, #16]
 8007f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f12:	2b80      	cmp	r3, #128	; 0x80
 8007f14:	d10e      	bne.n	8007f34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68db      	ldr	r3, [r3, #12]
 8007f1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f20:	2b80      	cmp	r3, #128	; 0x80
 8007f22:	d107      	bne.n	8007f34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007f2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 fda2 	bl	8008a78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	691b      	ldr	r3, [r3, #16]
 8007f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f3e:	2b40      	cmp	r3, #64	; 0x40
 8007f40:	d10e      	bne.n	8007f60 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	68db      	ldr	r3, [r3, #12]
 8007f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f4c:	2b40      	cmp	r3, #64	; 0x40
 8007f4e:	d107      	bne.n	8007f60 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 f9bf 	bl	80082de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	691b      	ldr	r3, [r3, #16]
 8007f66:	f003 0320 	and.w	r3, r3, #32
 8007f6a:	2b20      	cmp	r3, #32
 8007f6c:	d10e      	bne.n	8007f8c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	68db      	ldr	r3, [r3, #12]
 8007f74:	f003 0320 	and.w	r3, r3, #32
 8007f78:	2b20      	cmp	r3, #32
 8007f7a:	d107      	bne.n	8007f8c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f06f 0220 	mvn.w	r2, #32
 8007f84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f000 fd6c 	bl	8008a64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007f8c:	bf00      	nop
 8007f8e:	3708      	adds	r7, #8
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}

08007f94 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b084      	sub	sp, #16
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	60f8      	str	r0, [r7, #12]
 8007f9c:	60b9      	str	r1, [r7, #8]
 8007f9e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fa6:	2b01      	cmp	r3, #1
 8007fa8:	d101      	bne.n	8007fae <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007faa:	2302      	movs	r3, #2
 8007fac:	e0b4      	b.n	8008118 <HAL_TIM_PWM_ConfigChannel+0x184>
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2201      	movs	r2, #1
 8007fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2202      	movs	r2, #2
 8007fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2b0c      	cmp	r3, #12
 8007fc2:	f200 809f 	bhi.w	8008104 <HAL_TIM_PWM_ConfigChannel+0x170>
 8007fc6:	a201      	add	r2, pc, #4	; (adr r2, 8007fcc <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fcc:	08008001 	.word	0x08008001
 8007fd0:	08008105 	.word	0x08008105
 8007fd4:	08008105 	.word	0x08008105
 8007fd8:	08008105 	.word	0x08008105
 8007fdc:	08008041 	.word	0x08008041
 8007fe0:	08008105 	.word	0x08008105
 8007fe4:	08008105 	.word	0x08008105
 8007fe8:	08008105 	.word	0x08008105
 8007fec:	08008083 	.word	0x08008083
 8007ff0:	08008105 	.word	0x08008105
 8007ff4:	08008105 	.word	0x08008105
 8007ff8:	08008105 	.word	0x08008105
 8007ffc:	080080c3 	.word	0x080080c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	68b9      	ldr	r1, [r7, #8]
 8008006:	4618      	mov	r0, r3
 8008008:	f000 fa14 	bl	8008434 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	699a      	ldr	r2, [r3, #24]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f042 0208 	orr.w	r2, r2, #8
 800801a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	699a      	ldr	r2, [r3, #24]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f022 0204 	bic.w	r2, r2, #4
 800802a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	6999      	ldr	r1, [r3, #24]
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	691a      	ldr	r2, [r3, #16]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	430a      	orrs	r2, r1
 800803c:	619a      	str	r2, [r3, #24]
      break;
 800803e:	e062      	b.n	8008106 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	68b9      	ldr	r1, [r7, #8]
 8008046:	4618      	mov	r0, r3
 8008048:	f000 fa64 	bl	8008514 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	699a      	ldr	r2, [r3, #24]
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800805a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	699a      	ldr	r2, [r3, #24]
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800806a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	6999      	ldr	r1, [r3, #24]
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	691b      	ldr	r3, [r3, #16]
 8008076:	021a      	lsls	r2, r3, #8
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	430a      	orrs	r2, r1
 800807e:	619a      	str	r2, [r3, #24]
      break;
 8008080:	e041      	b.n	8008106 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	68b9      	ldr	r1, [r7, #8]
 8008088:	4618      	mov	r0, r3
 800808a:	f000 fab9 	bl	8008600 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	69da      	ldr	r2, [r3, #28]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f042 0208 	orr.w	r2, r2, #8
 800809c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	69da      	ldr	r2, [r3, #28]
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f022 0204 	bic.w	r2, r2, #4
 80080ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	69d9      	ldr	r1, [r3, #28]
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	691a      	ldr	r2, [r3, #16]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	430a      	orrs	r2, r1
 80080be:	61da      	str	r2, [r3, #28]
      break;
 80080c0:	e021      	b.n	8008106 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	68b9      	ldr	r1, [r7, #8]
 80080c8:	4618      	mov	r0, r3
 80080ca:	f000 fb0d 	bl	80086e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	69da      	ldr	r2, [r3, #28]
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	69da      	ldr	r2, [r3, #28]
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	69d9      	ldr	r1, [r3, #28]
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	691b      	ldr	r3, [r3, #16]
 80080f8:	021a      	lsls	r2, r3, #8
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	430a      	orrs	r2, r1
 8008100:	61da      	str	r2, [r3, #28]
      break;
 8008102:	e000      	b.n	8008106 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8008104:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2201      	movs	r2, #1
 800810a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008116:	2300      	movs	r3, #0
}
 8008118:	4618      	mov	r0, r3
 800811a:	3710      	adds	r7, #16
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}

08008120 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b084      	sub	sp, #16
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
 8008128:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008130:	2b01      	cmp	r3, #1
 8008132:	d101      	bne.n	8008138 <HAL_TIM_ConfigClockSource+0x18>
 8008134:	2302      	movs	r3, #2
 8008136:	e0a6      	b.n	8008286 <HAL_TIM_ConfigClockSource+0x166>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2201      	movs	r2, #1
 800813c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2202      	movs	r2, #2
 8008144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008156:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800815e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	68fa      	ldr	r2, [r7, #12]
 8008166:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	2b40      	cmp	r3, #64	; 0x40
 800816e:	d067      	beq.n	8008240 <HAL_TIM_ConfigClockSource+0x120>
 8008170:	2b40      	cmp	r3, #64	; 0x40
 8008172:	d80b      	bhi.n	800818c <HAL_TIM_ConfigClockSource+0x6c>
 8008174:	2b10      	cmp	r3, #16
 8008176:	d073      	beq.n	8008260 <HAL_TIM_ConfigClockSource+0x140>
 8008178:	2b10      	cmp	r3, #16
 800817a:	d802      	bhi.n	8008182 <HAL_TIM_ConfigClockSource+0x62>
 800817c:	2b00      	cmp	r3, #0
 800817e:	d06f      	beq.n	8008260 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008180:	e078      	b.n	8008274 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008182:	2b20      	cmp	r3, #32
 8008184:	d06c      	beq.n	8008260 <HAL_TIM_ConfigClockSource+0x140>
 8008186:	2b30      	cmp	r3, #48	; 0x30
 8008188:	d06a      	beq.n	8008260 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800818a:	e073      	b.n	8008274 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800818c:	2b70      	cmp	r3, #112	; 0x70
 800818e:	d00d      	beq.n	80081ac <HAL_TIM_ConfigClockSource+0x8c>
 8008190:	2b70      	cmp	r3, #112	; 0x70
 8008192:	d804      	bhi.n	800819e <HAL_TIM_ConfigClockSource+0x7e>
 8008194:	2b50      	cmp	r3, #80	; 0x50
 8008196:	d033      	beq.n	8008200 <HAL_TIM_ConfigClockSource+0xe0>
 8008198:	2b60      	cmp	r3, #96	; 0x60
 800819a:	d041      	beq.n	8008220 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800819c:	e06a      	b.n	8008274 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800819e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081a2:	d066      	beq.n	8008272 <HAL_TIM_ConfigClockSource+0x152>
 80081a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081a8:	d017      	beq.n	80081da <HAL_TIM_ConfigClockSource+0xba>
      break;
 80081aa:	e063      	b.n	8008274 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6818      	ldr	r0, [r3, #0]
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	6899      	ldr	r1, [r3, #8]
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	685a      	ldr	r2, [r3, #4]
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	68db      	ldr	r3, [r3, #12]
 80081bc:	f000 fb64 	bl	8008888 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	689b      	ldr	r3, [r3, #8]
 80081c6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80081ce:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	68fa      	ldr	r2, [r7, #12]
 80081d6:	609a      	str	r2, [r3, #8]
      break;
 80081d8:	e04c      	b.n	8008274 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6818      	ldr	r0, [r3, #0]
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	6899      	ldr	r1, [r3, #8]
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	685a      	ldr	r2, [r3, #4]
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	68db      	ldr	r3, [r3, #12]
 80081ea:	f000 fb4d 	bl	8008888 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	689a      	ldr	r2, [r3, #8]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80081fc:	609a      	str	r2, [r3, #8]
      break;
 80081fe:	e039      	b.n	8008274 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6818      	ldr	r0, [r3, #0]
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	6859      	ldr	r1, [r3, #4]
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	461a      	mov	r2, r3
 800820e:	f000 fac1 	bl	8008794 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2150      	movs	r1, #80	; 0x50
 8008218:	4618      	mov	r0, r3
 800821a:	f000 fb1a 	bl	8008852 <TIM_ITRx_SetConfig>
      break;
 800821e:	e029      	b.n	8008274 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6818      	ldr	r0, [r3, #0]
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	6859      	ldr	r1, [r3, #4]
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	68db      	ldr	r3, [r3, #12]
 800822c:	461a      	mov	r2, r3
 800822e:	f000 fae0 	bl	80087f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	2160      	movs	r1, #96	; 0x60
 8008238:	4618      	mov	r0, r3
 800823a:	f000 fb0a 	bl	8008852 <TIM_ITRx_SetConfig>
      break;
 800823e:	e019      	b.n	8008274 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6818      	ldr	r0, [r3, #0]
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	6859      	ldr	r1, [r3, #4]
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	68db      	ldr	r3, [r3, #12]
 800824c:	461a      	mov	r2, r3
 800824e:	f000 faa1 	bl	8008794 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	2140      	movs	r1, #64	; 0x40
 8008258:	4618      	mov	r0, r3
 800825a:	f000 fafa 	bl	8008852 <TIM_ITRx_SetConfig>
      break;
 800825e:	e009      	b.n	8008274 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681a      	ldr	r2, [r3, #0]
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4619      	mov	r1, r3
 800826a:	4610      	mov	r0, r2
 800826c:	f000 faf1 	bl	8008852 <TIM_ITRx_SetConfig>
      break;
 8008270:	e000      	b.n	8008274 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008272:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2201      	movs	r2, #1
 8008278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2200      	movs	r2, #0
 8008280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008284:	2300      	movs	r3, #0
}
 8008286:	4618      	mov	r0, r3
 8008288:	3710      	adds	r7, #16
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}

0800828e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800828e:	b480      	push	{r7}
 8008290:	b083      	sub	sp, #12
 8008292:	af00      	add	r7, sp, #0
 8008294:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008296:	bf00      	nop
 8008298:	370c      	adds	r7, #12
 800829a:	46bd      	mov	sp, r7
 800829c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a0:	4770      	bx	lr

080082a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80082a2:	b480      	push	{r7}
 80082a4:	b083      	sub	sp, #12
 80082a6:	af00      	add	r7, sp, #0
 80082a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80082aa:	bf00      	nop
 80082ac:	370c      	adds	r7, #12
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr

080082b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80082b6:	b480      	push	{r7}
 80082b8:	b083      	sub	sp, #12
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80082be:	bf00      	nop
 80082c0:	370c      	adds	r7, #12
 80082c2:	46bd      	mov	sp, r7
 80082c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c8:	4770      	bx	lr

080082ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80082ca:	b480      	push	{r7}
 80082cc:	b083      	sub	sp, #12
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80082d2:	bf00      	nop
 80082d4:	370c      	adds	r7, #12
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr

080082de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80082de:	b480      	push	{r7}
 80082e0:	b083      	sub	sp, #12
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80082e6:	bf00      	nop
 80082e8:	370c      	adds	r7, #12
 80082ea:	46bd      	mov	sp, r7
 80082ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f0:	4770      	bx	lr
	...

080082f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b085      	sub	sp, #20
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
 80082fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	4a40      	ldr	r2, [pc, #256]	; (8008408 <TIM_Base_SetConfig+0x114>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d013      	beq.n	8008334 <TIM_Base_SetConfig+0x40>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008312:	d00f      	beq.n	8008334 <TIM_Base_SetConfig+0x40>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	4a3d      	ldr	r2, [pc, #244]	; (800840c <TIM_Base_SetConfig+0x118>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d00b      	beq.n	8008334 <TIM_Base_SetConfig+0x40>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4a3c      	ldr	r2, [pc, #240]	; (8008410 <TIM_Base_SetConfig+0x11c>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d007      	beq.n	8008334 <TIM_Base_SetConfig+0x40>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	4a3b      	ldr	r2, [pc, #236]	; (8008414 <TIM_Base_SetConfig+0x120>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d003      	beq.n	8008334 <TIM_Base_SetConfig+0x40>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	4a3a      	ldr	r2, [pc, #232]	; (8008418 <TIM_Base_SetConfig+0x124>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d108      	bne.n	8008346 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800833a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	68fa      	ldr	r2, [r7, #12]
 8008342:	4313      	orrs	r3, r2
 8008344:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	4a2f      	ldr	r2, [pc, #188]	; (8008408 <TIM_Base_SetConfig+0x114>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d02b      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008354:	d027      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	4a2c      	ldr	r2, [pc, #176]	; (800840c <TIM_Base_SetConfig+0x118>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d023      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	4a2b      	ldr	r2, [pc, #172]	; (8008410 <TIM_Base_SetConfig+0x11c>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d01f      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	4a2a      	ldr	r2, [pc, #168]	; (8008414 <TIM_Base_SetConfig+0x120>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d01b      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	4a29      	ldr	r2, [pc, #164]	; (8008418 <TIM_Base_SetConfig+0x124>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d017      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	4a28      	ldr	r2, [pc, #160]	; (800841c <TIM_Base_SetConfig+0x128>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d013      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	4a27      	ldr	r2, [pc, #156]	; (8008420 <TIM_Base_SetConfig+0x12c>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d00f      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	4a26      	ldr	r2, [pc, #152]	; (8008424 <TIM_Base_SetConfig+0x130>)
 800838a:	4293      	cmp	r3, r2
 800838c:	d00b      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	4a25      	ldr	r2, [pc, #148]	; (8008428 <TIM_Base_SetConfig+0x134>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d007      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	4a24      	ldr	r2, [pc, #144]	; (800842c <TIM_Base_SetConfig+0x138>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d003      	beq.n	80083a6 <TIM_Base_SetConfig+0xb2>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4a23      	ldr	r2, [pc, #140]	; (8008430 <TIM_Base_SetConfig+0x13c>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d108      	bne.n	80083b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	68db      	ldr	r3, [r3, #12]
 80083b2:	68fa      	ldr	r2, [r7, #12]
 80083b4:	4313      	orrs	r3, r2
 80083b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	695b      	ldr	r3, [r3, #20]
 80083c2:	4313      	orrs	r3, r2
 80083c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	68fa      	ldr	r2, [r7, #12]
 80083ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	689a      	ldr	r2, [r3, #8]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a0a      	ldr	r2, [pc, #40]	; (8008408 <TIM_Base_SetConfig+0x114>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d003      	beq.n	80083ec <TIM_Base_SetConfig+0xf8>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4a0c      	ldr	r2, [pc, #48]	; (8008418 <TIM_Base_SetConfig+0x124>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d103      	bne.n	80083f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	691a      	ldr	r2, [r3, #16]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	615a      	str	r2, [r3, #20]
}
 80083fa:	bf00      	nop
 80083fc:	3714      	adds	r7, #20
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr
 8008406:	bf00      	nop
 8008408:	40010000 	.word	0x40010000
 800840c:	40000400 	.word	0x40000400
 8008410:	40000800 	.word	0x40000800
 8008414:	40000c00 	.word	0x40000c00
 8008418:	40010400 	.word	0x40010400
 800841c:	40014000 	.word	0x40014000
 8008420:	40014400 	.word	0x40014400
 8008424:	40014800 	.word	0x40014800
 8008428:	40001800 	.word	0x40001800
 800842c:	40001c00 	.word	0x40001c00
 8008430:	40002000 	.word	0x40002000

08008434 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008434:	b480      	push	{r7}
 8008436:	b087      	sub	sp, #28
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a1b      	ldr	r3, [r3, #32]
 8008442:	f023 0201 	bic.w	r2, r3, #1
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6a1b      	ldr	r3, [r3, #32]
 800844e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	699b      	ldr	r3, [r3, #24]
 800845a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f023 0303 	bic.w	r3, r3, #3
 800846a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	68fa      	ldr	r2, [r7, #12]
 8008472:	4313      	orrs	r3, r2
 8008474:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	f023 0302 	bic.w	r3, r3, #2
 800847c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	689b      	ldr	r3, [r3, #8]
 8008482:	697a      	ldr	r2, [r7, #20]
 8008484:	4313      	orrs	r3, r2
 8008486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	4a20      	ldr	r2, [pc, #128]	; (800850c <TIM_OC1_SetConfig+0xd8>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d003      	beq.n	8008498 <TIM_OC1_SetConfig+0x64>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	4a1f      	ldr	r2, [pc, #124]	; (8008510 <TIM_OC1_SetConfig+0xdc>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d10c      	bne.n	80084b2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	f023 0308 	bic.w	r3, r3, #8
 800849e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	68db      	ldr	r3, [r3, #12]
 80084a4:	697a      	ldr	r2, [r7, #20]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	f023 0304 	bic.w	r3, r3, #4
 80084b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	4a15      	ldr	r2, [pc, #84]	; (800850c <TIM_OC1_SetConfig+0xd8>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d003      	beq.n	80084c2 <TIM_OC1_SetConfig+0x8e>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	4a14      	ldr	r2, [pc, #80]	; (8008510 <TIM_OC1_SetConfig+0xdc>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d111      	bne.n	80084e6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80084d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	695b      	ldr	r3, [r3, #20]
 80084d6:	693a      	ldr	r2, [r7, #16]
 80084d8:	4313      	orrs	r3, r2
 80084da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	699b      	ldr	r3, [r3, #24]
 80084e0:	693a      	ldr	r2, [r7, #16]
 80084e2:	4313      	orrs	r3, r2
 80084e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	693a      	ldr	r2, [r7, #16]
 80084ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	68fa      	ldr	r2, [r7, #12]
 80084f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	685a      	ldr	r2, [r3, #4]
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	697a      	ldr	r2, [r7, #20]
 80084fe:	621a      	str	r2, [r3, #32]
}
 8008500:	bf00      	nop
 8008502:	371c      	adds	r7, #28
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr
 800850c:	40010000 	.word	0x40010000
 8008510:	40010400 	.word	0x40010400

08008514 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008514:	b480      	push	{r7}
 8008516:	b087      	sub	sp, #28
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6a1b      	ldr	r3, [r3, #32]
 8008522:	f023 0210 	bic.w	r2, r3, #16
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6a1b      	ldr	r3, [r3, #32]
 800852e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	699b      	ldr	r3, [r3, #24]
 800853a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008542:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800854a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	021b      	lsls	r3, r3, #8
 8008552:	68fa      	ldr	r2, [r7, #12]
 8008554:	4313      	orrs	r3, r2
 8008556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	f023 0320 	bic.w	r3, r3, #32
 800855e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	689b      	ldr	r3, [r3, #8]
 8008564:	011b      	lsls	r3, r3, #4
 8008566:	697a      	ldr	r2, [r7, #20]
 8008568:	4313      	orrs	r3, r2
 800856a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	4a22      	ldr	r2, [pc, #136]	; (80085f8 <TIM_OC2_SetConfig+0xe4>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d003      	beq.n	800857c <TIM_OC2_SetConfig+0x68>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	4a21      	ldr	r2, [pc, #132]	; (80085fc <TIM_OC2_SetConfig+0xe8>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d10d      	bne.n	8008598 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008582:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	011b      	lsls	r3, r3, #4
 800858a:	697a      	ldr	r2, [r7, #20]
 800858c:	4313      	orrs	r3, r2
 800858e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008596:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	4a17      	ldr	r2, [pc, #92]	; (80085f8 <TIM_OC2_SetConfig+0xe4>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d003      	beq.n	80085a8 <TIM_OC2_SetConfig+0x94>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	4a16      	ldr	r2, [pc, #88]	; (80085fc <TIM_OC2_SetConfig+0xe8>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d113      	bne.n	80085d0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80085ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80085b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	695b      	ldr	r3, [r3, #20]
 80085bc:	009b      	lsls	r3, r3, #2
 80085be:	693a      	ldr	r2, [r7, #16]
 80085c0:	4313      	orrs	r3, r2
 80085c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	699b      	ldr	r3, [r3, #24]
 80085c8:	009b      	lsls	r3, r3, #2
 80085ca:	693a      	ldr	r2, [r7, #16]
 80085cc:	4313      	orrs	r3, r2
 80085ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	693a      	ldr	r2, [r7, #16]
 80085d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	68fa      	ldr	r2, [r7, #12]
 80085da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	685a      	ldr	r2, [r3, #4]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	697a      	ldr	r2, [r7, #20]
 80085e8:	621a      	str	r2, [r3, #32]
}
 80085ea:	bf00      	nop
 80085ec:	371c      	adds	r7, #28
 80085ee:	46bd      	mov	sp, r7
 80085f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f4:	4770      	bx	lr
 80085f6:	bf00      	nop
 80085f8:	40010000 	.word	0x40010000
 80085fc:	40010400 	.word	0x40010400

08008600 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008600:	b480      	push	{r7}
 8008602:	b087      	sub	sp, #28
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
 8008608:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a1b      	ldr	r3, [r3, #32]
 800860e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6a1b      	ldr	r3, [r3, #32]
 800861a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	69db      	ldr	r3, [r3, #28]
 8008626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800862e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f023 0303 	bic.w	r3, r3, #3
 8008636:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	68fa      	ldr	r2, [r7, #12]
 800863e:	4313      	orrs	r3, r2
 8008640:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008648:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	021b      	lsls	r3, r3, #8
 8008650:	697a      	ldr	r2, [r7, #20]
 8008652:	4313      	orrs	r3, r2
 8008654:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	4a21      	ldr	r2, [pc, #132]	; (80086e0 <TIM_OC3_SetConfig+0xe0>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d003      	beq.n	8008666 <TIM_OC3_SetConfig+0x66>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	4a20      	ldr	r2, [pc, #128]	; (80086e4 <TIM_OC3_SetConfig+0xe4>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d10d      	bne.n	8008682 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800866c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	68db      	ldr	r3, [r3, #12]
 8008672:	021b      	lsls	r3, r3, #8
 8008674:	697a      	ldr	r2, [r7, #20]
 8008676:	4313      	orrs	r3, r2
 8008678:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008680:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	4a16      	ldr	r2, [pc, #88]	; (80086e0 <TIM_OC3_SetConfig+0xe0>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d003      	beq.n	8008692 <TIM_OC3_SetConfig+0x92>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4a15      	ldr	r2, [pc, #84]	; (80086e4 <TIM_OC3_SetConfig+0xe4>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d113      	bne.n	80086ba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008698:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80086a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	695b      	ldr	r3, [r3, #20]
 80086a6:	011b      	lsls	r3, r3, #4
 80086a8:	693a      	ldr	r2, [r7, #16]
 80086aa:	4313      	orrs	r3, r2
 80086ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	699b      	ldr	r3, [r3, #24]
 80086b2:	011b      	lsls	r3, r3, #4
 80086b4:	693a      	ldr	r2, [r7, #16]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	693a      	ldr	r2, [r7, #16]
 80086be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	68fa      	ldr	r2, [r7, #12]
 80086c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	685a      	ldr	r2, [r3, #4]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	697a      	ldr	r2, [r7, #20]
 80086d2:	621a      	str	r2, [r3, #32]
}
 80086d4:	bf00      	nop
 80086d6:	371c      	adds	r7, #28
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr
 80086e0:	40010000 	.word	0x40010000
 80086e4:	40010400 	.word	0x40010400

080086e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b087      	sub	sp, #28
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6a1b      	ldr	r3, [r3, #32]
 80086f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6a1b      	ldr	r3, [r3, #32]
 8008702:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	69db      	ldr	r3, [r3, #28]
 800870e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800871e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	021b      	lsls	r3, r3, #8
 8008726:	68fa      	ldr	r2, [r7, #12]
 8008728:	4313      	orrs	r3, r2
 800872a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008732:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	031b      	lsls	r3, r3, #12
 800873a:	693a      	ldr	r2, [r7, #16]
 800873c:	4313      	orrs	r3, r2
 800873e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	4a12      	ldr	r2, [pc, #72]	; (800878c <TIM_OC4_SetConfig+0xa4>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d003      	beq.n	8008750 <TIM_OC4_SetConfig+0x68>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	4a11      	ldr	r2, [pc, #68]	; (8008790 <TIM_OC4_SetConfig+0xa8>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d109      	bne.n	8008764 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008756:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	695b      	ldr	r3, [r3, #20]
 800875c:	019b      	lsls	r3, r3, #6
 800875e:	697a      	ldr	r2, [r7, #20]
 8008760:	4313      	orrs	r3, r2
 8008762:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	697a      	ldr	r2, [r7, #20]
 8008768:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	68fa      	ldr	r2, [r7, #12]
 800876e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	685a      	ldr	r2, [r3, #4]
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	693a      	ldr	r2, [r7, #16]
 800877c:	621a      	str	r2, [r3, #32]
}
 800877e:	bf00      	nop
 8008780:	371c      	adds	r7, #28
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr
 800878a:	bf00      	nop
 800878c:	40010000 	.word	0x40010000
 8008790:	40010400 	.word	0x40010400

08008794 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008794:	b480      	push	{r7}
 8008796:	b087      	sub	sp, #28
 8008798:	af00      	add	r7, sp, #0
 800879a:	60f8      	str	r0, [r7, #12]
 800879c:	60b9      	str	r1, [r7, #8]
 800879e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	6a1b      	ldr	r3, [r3, #32]
 80087a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	6a1b      	ldr	r3, [r3, #32]
 80087aa:	f023 0201 	bic.w	r2, r3, #1
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	699b      	ldr	r3, [r3, #24]
 80087b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80087be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	011b      	lsls	r3, r3, #4
 80087c4:	693a      	ldr	r2, [r7, #16]
 80087c6:	4313      	orrs	r3, r2
 80087c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	f023 030a 	bic.w	r3, r3, #10
 80087d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80087d2:	697a      	ldr	r2, [r7, #20]
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	4313      	orrs	r3, r2
 80087d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	693a      	ldr	r2, [r7, #16]
 80087de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	697a      	ldr	r2, [r7, #20]
 80087e4:	621a      	str	r2, [r3, #32]
}
 80087e6:	bf00      	nop
 80087e8:	371c      	adds	r7, #28
 80087ea:	46bd      	mov	sp, r7
 80087ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f0:	4770      	bx	lr

080087f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80087f2:	b480      	push	{r7}
 80087f4:	b087      	sub	sp, #28
 80087f6:	af00      	add	r7, sp, #0
 80087f8:	60f8      	str	r0, [r7, #12]
 80087fa:	60b9      	str	r1, [r7, #8]
 80087fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	6a1b      	ldr	r3, [r3, #32]
 8008802:	f023 0210 	bic.w	r2, r3, #16
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	699b      	ldr	r3, [r3, #24]
 800880e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	6a1b      	ldr	r3, [r3, #32]
 8008814:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800881c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	031b      	lsls	r3, r3, #12
 8008822:	697a      	ldr	r2, [r7, #20]
 8008824:	4313      	orrs	r3, r2
 8008826:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800882e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	011b      	lsls	r3, r3, #4
 8008834:	693a      	ldr	r2, [r7, #16]
 8008836:	4313      	orrs	r3, r2
 8008838:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	697a      	ldr	r2, [r7, #20]
 800883e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	693a      	ldr	r2, [r7, #16]
 8008844:	621a      	str	r2, [r3, #32]
}
 8008846:	bf00      	nop
 8008848:	371c      	adds	r7, #28
 800884a:	46bd      	mov	sp, r7
 800884c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008850:	4770      	bx	lr

08008852 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008852:	b480      	push	{r7}
 8008854:	b085      	sub	sp, #20
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
 800885a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008868:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800886a:	683a      	ldr	r2, [r7, #0]
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	4313      	orrs	r3, r2
 8008870:	f043 0307 	orr.w	r3, r3, #7
 8008874:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	609a      	str	r2, [r3, #8]
}
 800887c:	bf00      	nop
 800887e:	3714      	adds	r7, #20
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008888:	b480      	push	{r7}
 800888a:	b087      	sub	sp, #28
 800888c:	af00      	add	r7, sp, #0
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	607a      	str	r2, [r7, #4]
 8008894:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	689b      	ldr	r3, [r3, #8]
 800889a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80088a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	021a      	lsls	r2, r3, #8
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	431a      	orrs	r2, r3
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	697a      	ldr	r2, [r7, #20]
 80088b2:	4313      	orrs	r3, r2
 80088b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	697a      	ldr	r2, [r7, #20]
 80088ba:	609a      	str	r2, [r3, #8]
}
 80088bc:	bf00      	nop
 80088be:	371c      	adds	r7, #28
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr

080088c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b085      	sub	sp, #20
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d101      	bne.n	80088e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80088dc:	2302      	movs	r3, #2
 80088de:	e05a      	b.n	8008996 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2201      	movs	r2, #1
 80088e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2202      	movs	r2, #2
 80088ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	689b      	ldr	r3, [r3, #8]
 80088fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008906:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	68fa      	ldr	r2, [r7, #12]
 800890e:	4313      	orrs	r3, r2
 8008910:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	68fa      	ldr	r2, [r7, #12]
 8008918:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a21      	ldr	r2, [pc, #132]	; (80089a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d022      	beq.n	800896a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800892c:	d01d      	beq.n	800896a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a1d      	ldr	r2, [pc, #116]	; (80089a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d018      	beq.n	800896a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a1b      	ldr	r2, [pc, #108]	; (80089ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d013      	beq.n	800896a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a1a      	ldr	r2, [pc, #104]	; (80089b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d00e      	beq.n	800896a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a18      	ldr	r2, [pc, #96]	; (80089b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d009      	beq.n	800896a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a17      	ldr	r2, [pc, #92]	; (80089b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d004      	beq.n	800896a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a15      	ldr	r2, [pc, #84]	; (80089bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d10c      	bne.n	8008984 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008970:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	68ba      	ldr	r2, [r7, #8]
 8008978:	4313      	orrs	r3, r2
 800897a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	68ba      	ldr	r2, [r7, #8]
 8008982:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2201      	movs	r2, #1
 8008988:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2200      	movs	r2, #0
 8008990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008994:	2300      	movs	r3, #0
}
 8008996:	4618      	mov	r0, r3
 8008998:	3714      	adds	r7, #20
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop
 80089a4:	40010000 	.word	0x40010000
 80089a8:	40000400 	.word	0x40000400
 80089ac:	40000800 	.word	0x40000800
 80089b0:	40000c00 	.word	0x40000c00
 80089b4:	40010400 	.word	0x40010400
 80089b8:	40014000 	.word	0x40014000
 80089bc:	40001800 	.word	0x40001800

080089c0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b085      	sub	sp, #20
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80089ca:	2300      	movs	r3, #0
 80089cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d101      	bne.n	80089dc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80089d8:	2302      	movs	r3, #2
 80089da:	e03d      	b.n	8008a58 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2201      	movs	r2, #1
 80089e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	68db      	ldr	r3, [r3, #12]
 80089ee:	4313      	orrs	r3, r2
 80089f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	689b      	ldr	r3, [r3, #8]
 80089fc:	4313      	orrs	r3, r2
 80089fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4313      	orrs	r3, r2
 8008a1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	691b      	ldr	r3, [r3, #16]
 8008a26:	4313      	orrs	r3, r2
 8008a28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	695b      	ldr	r3, [r3, #20]
 8008a34:	4313      	orrs	r3, r2
 8008a36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	69db      	ldr	r3, [r3, #28]
 8008a42:	4313      	orrs	r3, r2
 8008a44:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	68fa      	ldr	r2, [r7, #12]
 8008a4c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2200      	movs	r2, #0
 8008a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a56:	2300      	movs	r3, #0
}
 8008a58:	4618      	mov	r0, r3
 8008a5a:	3714      	adds	r7, #20
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a62:	4770      	bx	lr

08008a64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b083      	sub	sp, #12
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008a6c:	bf00      	nop
 8008a6e:	370c      	adds	r7, #12
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr

08008a78 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b083      	sub	sp, #12
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008a80:	bf00      	nop
 8008a82:	370c      	adds	r7, #12
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr

08008a8c <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b082      	sub	sp, #8
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d101      	bne.n	8008a9e <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	e047      	b.n	8008b2e <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d106      	bne.n	8008ab8 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2200      	movs	r2, #0
 8008aae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f7fa fb2a 	bl	800310c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2224      	movs	r2, #36	; 0x24
 8008abc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	68da      	ldr	r2, [r3, #12]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008ace:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f000 f831 	bl	8008b38 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	691a      	ldr	r2, [r3, #16]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008ae4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	695a      	ldr	r2, [r3, #20]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8008af4:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	695a      	ldr	r2, [r3, #20]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f042 0208 	orr.w	r2, r2, #8
 8008b04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	68da      	ldr	r2, [r3, #12]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2220      	movs	r2, #32
 8008b20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2220      	movs	r2, #32
 8008b28:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008b2c:	2300      	movs	r3, #0
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3708      	adds	r7, #8
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}
	...

08008b38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b3c:	b085      	sub	sp, #20
 8008b3e:	af00      	add	r7, sp, #0
 8008b40:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	691b      	ldr	r3, [r3, #16]
 8008b48:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	68da      	ldr	r2, [r3, #12]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	430a      	orrs	r2, r1
 8008b56:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	689a      	ldr	r2, [r3, #8]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	691b      	ldr	r3, [r3, #16]
 8008b60:	431a      	orrs	r2, r3
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	695b      	ldr	r3, [r3, #20]
 8008b66:	431a      	orrs	r2, r3
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	69db      	ldr	r3, [r3, #28]
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	68db      	ldr	r3, [r3, #12]
 8008b76:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008b7a:	f023 030c 	bic.w	r3, r3, #12
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	6812      	ldr	r2, [r2, #0]
 8008b82:	68f9      	ldr	r1, [r7, #12]
 8008b84:	430b      	orrs	r3, r1
 8008b86:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	695b      	ldr	r3, [r3, #20]
 8008b8e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	699a      	ldr	r2, [r3, #24]
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	430a      	orrs	r2, r1
 8008b9c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	69db      	ldr	r3, [r3, #28]
 8008ba2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ba6:	f040 818b 	bne.w	8008ec0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4ac1      	ldr	r2, [pc, #772]	; (8008eb4 <UART_SetConfig+0x37c>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d005      	beq.n	8008bc0 <UART_SetConfig+0x88>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	4abf      	ldr	r2, [pc, #764]	; (8008eb8 <UART_SetConfig+0x380>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	f040 80bd 	bne.w	8008d3a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008bc0:	f7fc feb6 	bl	8005930 <HAL_RCC_GetPCLK2Freq>
 8008bc4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	461d      	mov	r5, r3
 8008bca:	f04f 0600 	mov.w	r6, #0
 8008bce:	46a8      	mov	r8, r5
 8008bd0:	46b1      	mov	r9, r6
 8008bd2:	eb18 0308 	adds.w	r3, r8, r8
 8008bd6:	eb49 0409 	adc.w	r4, r9, r9
 8008bda:	4698      	mov	r8, r3
 8008bdc:	46a1      	mov	r9, r4
 8008bde:	eb18 0805 	adds.w	r8, r8, r5
 8008be2:	eb49 0906 	adc.w	r9, r9, r6
 8008be6:	f04f 0100 	mov.w	r1, #0
 8008bea:	f04f 0200 	mov.w	r2, #0
 8008bee:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008bf2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008bf6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008bfa:	4688      	mov	r8, r1
 8008bfc:	4691      	mov	r9, r2
 8008bfe:	eb18 0005 	adds.w	r0, r8, r5
 8008c02:	eb49 0106 	adc.w	r1, r9, r6
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	685b      	ldr	r3, [r3, #4]
 8008c0a:	461d      	mov	r5, r3
 8008c0c:	f04f 0600 	mov.w	r6, #0
 8008c10:	196b      	adds	r3, r5, r5
 8008c12:	eb46 0406 	adc.w	r4, r6, r6
 8008c16:	461a      	mov	r2, r3
 8008c18:	4623      	mov	r3, r4
 8008c1a:	f7f7 ff4f 	bl	8000abc <__aeabi_uldivmod>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	460c      	mov	r4, r1
 8008c22:	461a      	mov	r2, r3
 8008c24:	4ba5      	ldr	r3, [pc, #660]	; (8008ebc <UART_SetConfig+0x384>)
 8008c26:	fba3 2302 	umull	r2, r3, r3, r2
 8008c2a:	095b      	lsrs	r3, r3, #5
 8008c2c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	461d      	mov	r5, r3
 8008c34:	f04f 0600 	mov.w	r6, #0
 8008c38:	46a9      	mov	r9, r5
 8008c3a:	46b2      	mov	sl, r6
 8008c3c:	eb19 0309 	adds.w	r3, r9, r9
 8008c40:	eb4a 040a 	adc.w	r4, sl, sl
 8008c44:	4699      	mov	r9, r3
 8008c46:	46a2      	mov	sl, r4
 8008c48:	eb19 0905 	adds.w	r9, r9, r5
 8008c4c:	eb4a 0a06 	adc.w	sl, sl, r6
 8008c50:	f04f 0100 	mov.w	r1, #0
 8008c54:	f04f 0200 	mov.w	r2, #0
 8008c58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c5c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008c60:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008c64:	4689      	mov	r9, r1
 8008c66:	4692      	mov	sl, r2
 8008c68:	eb19 0005 	adds.w	r0, r9, r5
 8008c6c:	eb4a 0106 	adc.w	r1, sl, r6
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	685b      	ldr	r3, [r3, #4]
 8008c74:	461d      	mov	r5, r3
 8008c76:	f04f 0600 	mov.w	r6, #0
 8008c7a:	196b      	adds	r3, r5, r5
 8008c7c:	eb46 0406 	adc.w	r4, r6, r6
 8008c80:	461a      	mov	r2, r3
 8008c82:	4623      	mov	r3, r4
 8008c84:	f7f7 ff1a 	bl	8000abc <__aeabi_uldivmod>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	460c      	mov	r4, r1
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	4b8b      	ldr	r3, [pc, #556]	; (8008ebc <UART_SetConfig+0x384>)
 8008c90:	fba3 1302 	umull	r1, r3, r3, r2
 8008c94:	095b      	lsrs	r3, r3, #5
 8008c96:	2164      	movs	r1, #100	; 0x64
 8008c98:	fb01 f303 	mul.w	r3, r1, r3
 8008c9c:	1ad3      	subs	r3, r2, r3
 8008c9e:	00db      	lsls	r3, r3, #3
 8008ca0:	3332      	adds	r3, #50	; 0x32
 8008ca2:	4a86      	ldr	r2, [pc, #536]	; (8008ebc <UART_SetConfig+0x384>)
 8008ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8008ca8:	095b      	lsrs	r3, r3, #5
 8008caa:	005b      	lsls	r3, r3, #1
 8008cac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008cb0:	4498      	add	r8, r3
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	461d      	mov	r5, r3
 8008cb6:	f04f 0600 	mov.w	r6, #0
 8008cba:	46a9      	mov	r9, r5
 8008cbc:	46b2      	mov	sl, r6
 8008cbe:	eb19 0309 	adds.w	r3, r9, r9
 8008cc2:	eb4a 040a 	adc.w	r4, sl, sl
 8008cc6:	4699      	mov	r9, r3
 8008cc8:	46a2      	mov	sl, r4
 8008cca:	eb19 0905 	adds.w	r9, r9, r5
 8008cce:	eb4a 0a06 	adc.w	sl, sl, r6
 8008cd2:	f04f 0100 	mov.w	r1, #0
 8008cd6:	f04f 0200 	mov.w	r2, #0
 8008cda:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008cde:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008ce2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008ce6:	4689      	mov	r9, r1
 8008ce8:	4692      	mov	sl, r2
 8008cea:	eb19 0005 	adds.w	r0, r9, r5
 8008cee:	eb4a 0106 	adc.w	r1, sl, r6
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	461d      	mov	r5, r3
 8008cf8:	f04f 0600 	mov.w	r6, #0
 8008cfc:	196b      	adds	r3, r5, r5
 8008cfe:	eb46 0406 	adc.w	r4, r6, r6
 8008d02:	461a      	mov	r2, r3
 8008d04:	4623      	mov	r3, r4
 8008d06:	f7f7 fed9 	bl	8000abc <__aeabi_uldivmod>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	460c      	mov	r4, r1
 8008d0e:	461a      	mov	r2, r3
 8008d10:	4b6a      	ldr	r3, [pc, #424]	; (8008ebc <UART_SetConfig+0x384>)
 8008d12:	fba3 1302 	umull	r1, r3, r3, r2
 8008d16:	095b      	lsrs	r3, r3, #5
 8008d18:	2164      	movs	r1, #100	; 0x64
 8008d1a:	fb01 f303 	mul.w	r3, r1, r3
 8008d1e:	1ad3      	subs	r3, r2, r3
 8008d20:	00db      	lsls	r3, r3, #3
 8008d22:	3332      	adds	r3, #50	; 0x32
 8008d24:	4a65      	ldr	r2, [pc, #404]	; (8008ebc <UART_SetConfig+0x384>)
 8008d26:	fba2 2303 	umull	r2, r3, r2, r3
 8008d2a:	095b      	lsrs	r3, r3, #5
 8008d2c:	f003 0207 	and.w	r2, r3, #7
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4442      	add	r2, r8
 8008d36:	609a      	str	r2, [r3, #8]
 8008d38:	e26f      	b.n	800921a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008d3a:	f7fc fde5 	bl	8005908 <HAL_RCC_GetPCLK1Freq>
 8008d3e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	461d      	mov	r5, r3
 8008d44:	f04f 0600 	mov.w	r6, #0
 8008d48:	46a8      	mov	r8, r5
 8008d4a:	46b1      	mov	r9, r6
 8008d4c:	eb18 0308 	adds.w	r3, r8, r8
 8008d50:	eb49 0409 	adc.w	r4, r9, r9
 8008d54:	4698      	mov	r8, r3
 8008d56:	46a1      	mov	r9, r4
 8008d58:	eb18 0805 	adds.w	r8, r8, r5
 8008d5c:	eb49 0906 	adc.w	r9, r9, r6
 8008d60:	f04f 0100 	mov.w	r1, #0
 8008d64:	f04f 0200 	mov.w	r2, #0
 8008d68:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008d6c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008d70:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008d74:	4688      	mov	r8, r1
 8008d76:	4691      	mov	r9, r2
 8008d78:	eb18 0005 	adds.w	r0, r8, r5
 8008d7c:	eb49 0106 	adc.w	r1, r9, r6
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	461d      	mov	r5, r3
 8008d86:	f04f 0600 	mov.w	r6, #0
 8008d8a:	196b      	adds	r3, r5, r5
 8008d8c:	eb46 0406 	adc.w	r4, r6, r6
 8008d90:	461a      	mov	r2, r3
 8008d92:	4623      	mov	r3, r4
 8008d94:	f7f7 fe92 	bl	8000abc <__aeabi_uldivmod>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	460c      	mov	r4, r1
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	4b47      	ldr	r3, [pc, #284]	; (8008ebc <UART_SetConfig+0x384>)
 8008da0:	fba3 2302 	umull	r2, r3, r3, r2
 8008da4:	095b      	lsrs	r3, r3, #5
 8008da6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	461d      	mov	r5, r3
 8008dae:	f04f 0600 	mov.w	r6, #0
 8008db2:	46a9      	mov	r9, r5
 8008db4:	46b2      	mov	sl, r6
 8008db6:	eb19 0309 	adds.w	r3, r9, r9
 8008dba:	eb4a 040a 	adc.w	r4, sl, sl
 8008dbe:	4699      	mov	r9, r3
 8008dc0:	46a2      	mov	sl, r4
 8008dc2:	eb19 0905 	adds.w	r9, r9, r5
 8008dc6:	eb4a 0a06 	adc.w	sl, sl, r6
 8008dca:	f04f 0100 	mov.w	r1, #0
 8008dce:	f04f 0200 	mov.w	r2, #0
 8008dd2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008dd6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008dda:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008dde:	4689      	mov	r9, r1
 8008de0:	4692      	mov	sl, r2
 8008de2:	eb19 0005 	adds.w	r0, r9, r5
 8008de6:	eb4a 0106 	adc.w	r1, sl, r6
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	461d      	mov	r5, r3
 8008df0:	f04f 0600 	mov.w	r6, #0
 8008df4:	196b      	adds	r3, r5, r5
 8008df6:	eb46 0406 	adc.w	r4, r6, r6
 8008dfa:	461a      	mov	r2, r3
 8008dfc:	4623      	mov	r3, r4
 8008dfe:	f7f7 fe5d 	bl	8000abc <__aeabi_uldivmod>
 8008e02:	4603      	mov	r3, r0
 8008e04:	460c      	mov	r4, r1
 8008e06:	461a      	mov	r2, r3
 8008e08:	4b2c      	ldr	r3, [pc, #176]	; (8008ebc <UART_SetConfig+0x384>)
 8008e0a:	fba3 1302 	umull	r1, r3, r3, r2
 8008e0e:	095b      	lsrs	r3, r3, #5
 8008e10:	2164      	movs	r1, #100	; 0x64
 8008e12:	fb01 f303 	mul.w	r3, r1, r3
 8008e16:	1ad3      	subs	r3, r2, r3
 8008e18:	00db      	lsls	r3, r3, #3
 8008e1a:	3332      	adds	r3, #50	; 0x32
 8008e1c:	4a27      	ldr	r2, [pc, #156]	; (8008ebc <UART_SetConfig+0x384>)
 8008e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8008e22:	095b      	lsrs	r3, r3, #5
 8008e24:	005b      	lsls	r3, r3, #1
 8008e26:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008e2a:	4498      	add	r8, r3
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	461d      	mov	r5, r3
 8008e30:	f04f 0600 	mov.w	r6, #0
 8008e34:	46a9      	mov	r9, r5
 8008e36:	46b2      	mov	sl, r6
 8008e38:	eb19 0309 	adds.w	r3, r9, r9
 8008e3c:	eb4a 040a 	adc.w	r4, sl, sl
 8008e40:	4699      	mov	r9, r3
 8008e42:	46a2      	mov	sl, r4
 8008e44:	eb19 0905 	adds.w	r9, r9, r5
 8008e48:	eb4a 0a06 	adc.w	sl, sl, r6
 8008e4c:	f04f 0100 	mov.w	r1, #0
 8008e50:	f04f 0200 	mov.w	r2, #0
 8008e54:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008e58:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008e5c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008e60:	4689      	mov	r9, r1
 8008e62:	4692      	mov	sl, r2
 8008e64:	eb19 0005 	adds.w	r0, r9, r5
 8008e68:	eb4a 0106 	adc.w	r1, sl, r6
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	461d      	mov	r5, r3
 8008e72:	f04f 0600 	mov.w	r6, #0
 8008e76:	196b      	adds	r3, r5, r5
 8008e78:	eb46 0406 	adc.w	r4, r6, r6
 8008e7c:	461a      	mov	r2, r3
 8008e7e:	4623      	mov	r3, r4
 8008e80:	f7f7 fe1c 	bl	8000abc <__aeabi_uldivmod>
 8008e84:	4603      	mov	r3, r0
 8008e86:	460c      	mov	r4, r1
 8008e88:	461a      	mov	r2, r3
 8008e8a:	4b0c      	ldr	r3, [pc, #48]	; (8008ebc <UART_SetConfig+0x384>)
 8008e8c:	fba3 1302 	umull	r1, r3, r3, r2
 8008e90:	095b      	lsrs	r3, r3, #5
 8008e92:	2164      	movs	r1, #100	; 0x64
 8008e94:	fb01 f303 	mul.w	r3, r1, r3
 8008e98:	1ad3      	subs	r3, r2, r3
 8008e9a:	00db      	lsls	r3, r3, #3
 8008e9c:	3332      	adds	r3, #50	; 0x32
 8008e9e:	4a07      	ldr	r2, [pc, #28]	; (8008ebc <UART_SetConfig+0x384>)
 8008ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ea4:	095b      	lsrs	r3, r3, #5
 8008ea6:	f003 0207 	and.w	r2, r3, #7
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4442      	add	r2, r8
 8008eb0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8008eb2:	e1b2      	b.n	800921a <UART_SetConfig+0x6e2>
 8008eb4:	40011000 	.word	0x40011000
 8008eb8:	40011400 	.word	0x40011400
 8008ebc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4ad7      	ldr	r2, [pc, #860]	; (8009224 <UART_SetConfig+0x6ec>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d005      	beq.n	8008ed6 <UART_SetConfig+0x39e>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4ad6      	ldr	r2, [pc, #856]	; (8009228 <UART_SetConfig+0x6f0>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	f040 80d1 	bne.w	8009078 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ed6:	f7fc fd2b 	bl	8005930 <HAL_RCC_GetPCLK2Freq>
 8008eda:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	469a      	mov	sl, r3
 8008ee0:	f04f 0b00 	mov.w	fp, #0
 8008ee4:	46d0      	mov	r8, sl
 8008ee6:	46d9      	mov	r9, fp
 8008ee8:	eb18 0308 	adds.w	r3, r8, r8
 8008eec:	eb49 0409 	adc.w	r4, r9, r9
 8008ef0:	4698      	mov	r8, r3
 8008ef2:	46a1      	mov	r9, r4
 8008ef4:	eb18 080a 	adds.w	r8, r8, sl
 8008ef8:	eb49 090b 	adc.w	r9, r9, fp
 8008efc:	f04f 0100 	mov.w	r1, #0
 8008f00:	f04f 0200 	mov.w	r2, #0
 8008f04:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008f08:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008f0c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008f10:	4688      	mov	r8, r1
 8008f12:	4691      	mov	r9, r2
 8008f14:	eb1a 0508 	adds.w	r5, sl, r8
 8008f18:	eb4b 0609 	adc.w	r6, fp, r9
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	4619      	mov	r1, r3
 8008f22:	f04f 0200 	mov.w	r2, #0
 8008f26:	f04f 0300 	mov.w	r3, #0
 8008f2a:	f04f 0400 	mov.w	r4, #0
 8008f2e:	0094      	lsls	r4, r2, #2
 8008f30:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008f34:	008b      	lsls	r3, r1, #2
 8008f36:	461a      	mov	r2, r3
 8008f38:	4623      	mov	r3, r4
 8008f3a:	4628      	mov	r0, r5
 8008f3c:	4631      	mov	r1, r6
 8008f3e:	f7f7 fdbd 	bl	8000abc <__aeabi_uldivmod>
 8008f42:	4603      	mov	r3, r0
 8008f44:	460c      	mov	r4, r1
 8008f46:	461a      	mov	r2, r3
 8008f48:	4bb8      	ldr	r3, [pc, #736]	; (800922c <UART_SetConfig+0x6f4>)
 8008f4a:	fba3 2302 	umull	r2, r3, r3, r2
 8008f4e:	095b      	lsrs	r3, r3, #5
 8008f50:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	469b      	mov	fp, r3
 8008f58:	f04f 0c00 	mov.w	ip, #0
 8008f5c:	46d9      	mov	r9, fp
 8008f5e:	46e2      	mov	sl, ip
 8008f60:	eb19 0309 	adds.w	r3, r9, r9
 8008f64:	eb4a 040a 	adc.w	r4, sl, sl
 8008f68:	4699      	mov	r9, r3
 8008f6a:	46a2      	mov	sl, r4
 8008f6c:	eb19 090b 	adds.w	r9, r9, fp
 8008f70:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008f74:	f04f 0100 	mov.w	r1, #0
 8008f78:	f04f 0200 	mov.w	r2, #0
 8008f7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008f80:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008f84:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008f88:	4689      	mov	r9, r1
 8008f8a:	4692      	mov	sl, r2
 8008f8c:	eb1b 0509 	adds.w	r5, fp, r9
 8008f90:	eb4c 060a 	adc.w	r6, ip, sl
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	685b      	ldr	r3, [r3, #4]
 8008f98:	4619      	mov	r1, r3
 8008f9a:	f04f 0200 	mov.w	r2, #0
 8008f9e:	f04f 0300 	mov.w	r3, #0
 8008fa2:	f04f 0400 	mov.w	r4, #0
 8008fa6:	0094      	lsls	r4, r2, #2
 8008fa8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008fac:	008b      	lsls	r3, r1, #2
 8008fae:	461a      	mov	r2, r3
 8008fb0:	4623      	mov	r3, r4
 8008fb2:	4628      	mov	r0, r5
 8008fb4:	4631      	mov	r1, r6
 8008fb6:	f7f7 fd81 	bl	8000abc <__aeabi_uldivmod>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	460c      	mov	r4, r1
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	4b9a      	ldr	r3, [pc, #616]	; (800922c <UART_SetConfig+0x6f4>)
 8008fc2:	fba3 1302 	umull	r1, r3, r3, r2
 8008fc6:	095b      	lsrs	r3, r3, #5
 8008fc8:	2164      	movs	r1, #100	; 0x64
 8008fca:	fb01 f303 	mul.w	r3, r1, r3
 8008fce:	1ad3      	subs	r3, r2, r3
 8008fd0:	011b      	lsls	r3, r3, #4
 8008fd2:	3332      	adds	r3, #50	; 0x32
 8008fd4:	4a95      	ldr	r2, [pc, #596]	; (800922c <UART_SetConfig+0x6f4>)
 8008fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8008fda:	095b      	lsrs	r3, r3, #5
 8008fdc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008fe0:	4498      	add	r8, r3
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	469b      	mov	fp, r3
 8008fe6:	f04f 0c00 	mov.w	ip, #0
 8008fea:	46d9      	mov	r9, fp
 8008fec:	46e2      	mov	sl, ip
 8008fee:	eb19 0309 	adds.w	r3, r9, r9
 8008ff2:	eb4a 040a 	adc.w	r4, sl, sl
 8008ff6:	4699      	mov	r9, r3
 8008ff8:	46a2      	mov	sl, r4
 8008ffa:	eb19 090b 	adds.w	r9, r9, fp
 8008ffe:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009002:	f04f 0100 	mov.w	r1, #0
 8009006:	f04f 0200 	mov.w	r2, #0
 800900a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800900e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009012:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009016:	4689      	mov	r9, r1
 8009018:	4692      	mov	sl, r2
 800901a:	eb1b 0509 	adds.w	r5, fp, r9
 800901e:	eb4c 060a 	adc.w	r6, ip, sl
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	4619      	mov	r1, r3
 8009028:	f04f 0200 	mov.w	r2, #0
 800902c:	f04f 0300 	mov.w	r3, #0
 8009030:	f04f 0400 	mov.w	r4, #0
 8009034:	0094      	lsls	r4, r2, #2
 8009036:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800903a:	008b      	lsls	r3, r1, #2
 800903c:	461a      	mov	r2, r3
 800903e:	4623      	mov	r3, r4
 8009040:	4628      	mov	r0, r5
 8009042:	4631      	mov	r1, r6
 8009044:	f7f7 fd3a 	bl	8000abc <__aeabi_uldivmod>
 8009048:	4603      	mov	r3, r0
 800904a:	460c      	mov	r4, r1
 800904c:	461a      	mov	r2, r3
 800904e:	4b77      	ldr	r3, [pc, #476]	; (800922c <UART_SetConfig+0x6f4>)
 8009050:	fba3 1302 	umull	r1, r3, r3, r2
 8009054:	095b      	lsrs	r3, r3, #5
 8009056:	2164      	movs	r1, #100	; 0x64
 8009058:	fb01 f303 	mul.w	r3, r1, r3
 800905c:	1ad3      	subs	r3, r2, r3
 800905e:	011b      	lsls	r3, r3, #4
 8009060:	3332      	adds	r3, #50	; 0x32
 8009062:	4a72      	ldr	r2, [pc, #456]	; (800922c <UART_SetConfig+0x6f4>)
 8009064:	fba2 2303 	umull	r2, r3, r2, r3
 8009068:	095b      	lsrs	r3, r3, #5
 800906a:	f003 020f 	and.w	r2, r3, #15
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4442      	add	r2, r8
 8009074:	609a      	str	r2, [r3, #8]
 8009076:	e0d0      	b.n	800921a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8009078:	f7fc fc46 	bl	8005908 <HAL_RCC_GetPCLK1Freq>
 800907c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	469a      	mov	sl, r3
 8009082:	f04f 0b00 	mov.w	fp, #0
 8009086:	46d0      	mov	r8, sl
 8009088:	46d9      	mov	r9, fp
 800908a:	eb18 0308 	adds.w	r3, r8, r8
 800908e:	eb49 0409 	adc.w	r4, r9, r9
 8009092:	4698      	mov	r8, r3
 8009094:	46a1      	mov	r9, r4
 8009096:	eb18 080a 	adds.w	r8, r8, sl
 800909a:	eb49 090b 	adc.w	r9, r9, fp
 800909e:	f04f 0100 	mov.w	r1, #0
 80090a2:	f04f 0200 	mov.w	r2, #0
 80090a6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80090aa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80090ae:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80090b2:	4688      	mov	r8, r1
 80090b4:	4691      	mov	r9, r2
 80090b6:	eb1a 0508 	adds.w	r5, sl, r8
 80090ba:	eb4b 0609 	adc.w	r6, fp, r9
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	685b      	ldr	r3, [r3, #4]
 80090c2:	4619      	mov	r1, r3
 80090c4:	f04f 0200 	mov.w	r2, #0
 80090c8:	f04f 0300 	mov.w	r3, #0
 80090cc:	f04f 0400 	mov.w	r4, #0
 80090d0:	0094      	lsls	r4, r2, #2
 80090d2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80090d6:	008b      	lsls	r3, r1, #2
 80090d8:	461a      	mov	r2, r3
 80090da:	4623      	mov	r3, r4
 80090dc:	4628      	mov	r0, r5
 80090de:	4631      	mov	r1, r6
 80090e0:	f7f7 fcec 	bl	8000abc <__aeabi_uldivmod>
 80090e4:	4603      	mov	r3, r0
 80090e6:	460c      	mov	r4, r1
 80090e8:	461a      	mov	r2, r3
 80090ea:	4b50      	ldr	r3, [pc, #320]	; (800922c <UART_SetConfig+0x6f4>)
 80090ec:	fba3 2302 	umull	r2, r3, r3, r2
 80090f0:	095b      	lsrs	r3, r3, #5
 80090f2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	469b      	mov	fp, r3
 80090fa:	f04f 0c00 	mov.w	ip, #0
 80090fe:	46d9      	mov	r9, fp
 8009100:	46e2      	mov	sl, ip
 8009102:	eb19 0309 	adds.w	r3, r9, r9
 8009106:	eb4a 040a 	adc.w	r4, sl, sl
 800910a:	4699      	mov	r9, r3
 800910c:	46a2      	mov	sl, r4
 800910e:	eb19 090b 	adds.w	r9, r9, fp
 8009112:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009116:	f04f 0100 	mov.w	r1, #0
 800911a:	f04f 0200 	mov.w	r2, #0
 800911e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009122:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009126:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800912a:	4689      	mov	r9, r1
 800912c:	4692      	mov	sl, r2
 800912e:	eb1b 0509 	adds.w	r5, fp, r9
 8009132:	eb4c 060a 	adc.w	r6, ip, sl
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	4619      	mov	r1, r3
 800913c:	f04f 0200 	mov.w	r2, #0
 8009140:	f04f 0300 	mov.w	r3, #0
 8009144:	f04f 0400 	mov.w	r4, #0
 8009148:	0094      	lsls	r4, r2, #2
 800914a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800914e:	008b      	lsls	r3, r1, #2
 8009150:	461a      	mov	r2, r3
 8009152:	4623      	mov	r3, r4
 8009154:	4628      	mov	r0, r5
 8009156:	4631      	mov	r1, r6
 8009158:	f7f7 fcb0 	bl	8000abc <__aeabi_uldivmod>
 800915c:	4603      	mov	r3, r0
 800915e:	460c      	mov	r4, r1
 8009160:	461a      	mov	r2, r3
 8009162:	4b32      	ldr	r3, [pc, #200]	; (800922c <UART_SetConfig+0x6f4>)
 8009164:	fba3 1302 	umull	r1, r3, r3, r2
 8009168:	095b      	lsrs	r3, r3, #5
 800916a:	2164      	movs	r1, #100	; 0x64
 800916c:	fb01 f303 	mul.w	r3, r1, r3
 8009170:	1ad3      	subs	r3, r2, r3
 8009172:	011b      	lsls	r3, r3, #4
 8009174:	3332      	adds	r3, #50	; 0x32
 8009176:	4a2d      	ldr	r2, [pc, #180]	; (800922c <UART_SetConfig+0x6f4>)
 8009178:	fba2 2303 	umull	r2, r3, r2, r3
 800917c:	095b      	lsrs	r3, r3, #5
 800917e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009182:	4498      	add	r8, r3
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	469b      	mov	fp, r3
 8009188:	f04f 0c00 	mov.w	ip, #0
 800918c:	46d9      	mov	r9, fp
 800918e:	46e2      	mov	sl, ip
 8009190:	eb19 0309 	adds.w	r3, r9, r9
 8009194:	eb4a 040a 	adc.w	r4, sl, sl
 8009198:	4699      	mov	r9, r3
 800919a:	46a2      	mov	sl, r4
 800919c:	eb19 090b 	adds.w	r9, r9, fp
 80091a0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80091a4:	f04f 0100 	mov.w	r1, #0
 80091a8:	f04f 0200 	mov.w	r2, #0
 80091ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80091b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80091b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80091b8:	4689      	mov	r9, r1
 80091ba:	4692      	mov	sl, r2
 80091bc:	eb1b 0509 	adds.w	r5, fp, r9
 80091c0:	eb4c 060a 	adc.w	r6, ip, sl
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	4619      	mov	r1, r3
 80091ca:	f04f 0200 	mov.w	r2, #0
 80091ce:	f04f 0300 	mov.w	r3, #0
 80091d2:	f04f 0400 	mov.w	r4, #0
 80091d6:	0094      	lsls	r4, r2, #2
 80091d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80091dc:	008b      	lsls	r3, r1, #2
 80091de:	461a      	mov	r2, r3
 80091e0:	4623      	mov	r3, r4
 80091e2:	4628      	mov	r0, r5
 80091e4:	4631      	mov	r1, r6
 80091e6:	f7f7 fc69 	bl	8000abc <__aeabi_uldivmod>
 80091ea:	4603      	mov	r3, r0
 80091ec:	460c      	mov	r4, r1
 80091ee:	461a      	mov	r2, r3
 80091f0:	4b0e      	ldr	r3, [pc, #56]	; (800922c <UART_SetConfig+0x6f4>)
 80091f2:	fba3 1302 	umull	r1, r3, r3, r2
 80091f6:	095b      	lsrs	r3, r3, #5
 80091f8:	2164      	movs	r1, #100	; 0x64
 80091fa:	fb01 f303 	mul.w	r3, r1, r3
 80091fe:	1ad3      	subs	r3, r2, r3
 8009200:	011b      	lsls	r3, r3, #4
 8009202:	3332      	adds	r3, #50	; 0x32
 8009204:	4a09      	ldr	r2, [pc, #36]	; (800922c <UART_SetConfig+0x6f4>)
 8009206:	fba2 2303 	umull	r2, r3, r2, r3
 800920a:	095b      	lsrs	r3, r3, #5
 800920c:	f003 020f 	and.w	r2, r3, #15
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4442      	add	r2, r8
 8009216:	609a      	str	r2, [r3, #8]
}
 8009218:	e7ff      	b.n	800921a <UART_SetConfig+0x6e2>
 800921a:	bf00      	nop
 800921c:	3714      	adds	r7, #20
 800921e:	46bd      	mov	sp, r7
 8009220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009224:	40011000 	.word	0x40011000
 8009228:	40011400 	.word	0x40011400
 800922c:	51eb851f 	.word	0x51eb851f

08009230 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009230:	b084      	sub	sp, #16
 8009232:	b480      	push	{r7}
 8009234:	b085      	sub	sp, #20
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]
 800923a:	f107 001c 	add.w	r0, r7, #28
 800923e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009242:	2300      	movs	r3, #0
 8009244:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009246:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009248:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800924a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800924c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800924e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009250:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8009252:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8009256:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800925a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800925c:	68fa      	ldr	r2, [r7, #12]
 800925e:	4313      	orrs	r3, r2
 8009260:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	685b      	ldr	r3, [r3, #4]
 8009266:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800926a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800926e:	68fa      	ldr	r2, [r7, #12]
 8009270:	431a      	orrs	r2, r3
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009276:	2300      	movs	r3, #0
}
 8009278:	4618      	mov	r0, r3
 800927a:	3714      	adds	r7, #20
 800927c:	46bd      	mov	sp, r7
 800927e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009282:	b004      	add	sp, #16
 8009284:	4770      	bx	lr

08009286 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009286:	b480      	push	{r7}
 8009288:	b083      	sub	sp, #12
 800928a:	af00      	add	r7, sp, #0
 800928c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8009294:	4618      	mov	r0, r3
 8009296:	370c      	adds	r7, #12
 8009298:	46bd      	mov	sp, r7
 800929a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929e:	4770      	bx	lr

080092a0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80092a0:	b480      	push	{r7}
 80092a2:	b083      	sub	sp, #12
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
 80092a8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80092b4:	2300      	movs	r3, #0
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	370c      	adds	r7, #12
 80092ba:	46bd      	mov	sp, r7
 80092bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c0:	4770      	bx	lr

080092c2 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80092c2:	b580      	push	{r7, lr}
 80092c4:	b082      	sub	sp, #8
 80092c6:	af00      	add	r7, sp, #0
 80092c8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2203      	movs	r2, #3
 80092ce:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80092d0:	2002      	movs	r0, #2
 80092d2:	f7fa f893 	bl	80033fc <HAL_Delay>
  
  return HAL_OK;
 80092d6:	2300      	movs	r3, #0
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3708      	adds	r7, #8
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80092e0:	b480      	push	{r7}
 80092e2:	b083      	sub	sp, #12
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f003 0303 	and.w	r3, r3, #3
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	370c      	adds	r7, #12
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b085      	sub	sp, #20
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
 8009304:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009306:	2300      	movs	r3, #0
 8009308:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	681a      	ldr	r2, [r3, #0]
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800931a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009320:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009326:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009328:	68fa      	ldr	r2, [r7, #12]
 800932a:	4313      	orrs	r3, r2
 800932c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	68db      	ldr	r3, [r3, #12]
 8009332:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009336:	f023 030f 	bic.w	r3, r3, #15
 800933a:	68fa      	ldr	r2, [r7, #12]
 800933c:	431a      	orrs	r2, r3
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009342:	2300      	movs	r3, #0
}
 8009344:	4618      	mov	r0, r3
 8009346:	3714      	adds	r7, #20
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr

08009350 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8009350:	b480      	push	{r7}
 8009352:	b083      	sub	sp, #12
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	691b      	ldr	r3, [r3, #16]
 800935c:	b2db      	uxtb	r3, r3
}
 800935e:	4618      	mov	r0, r3
 8009360:	370c      	adds	r7, #12
 8009362:	46bd      	mov	sp, r7
 8009364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009368:	4770      	bx	lr

0800936a <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800936a:	b480      	push	{r7}
 800936c:	b085      	sub	sp, #20
 800936e:	af00      	add	r7, sp, #0
 8009370:	6078      	str	r0, [r7, #4]
 8009372:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	3314      	adds	r3, #20
 8009378:	461a      	mov	r2, r3
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	4413      	add	r3, r2
 800937e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
}  
 8009384:	4618      	mov	r0, r3
 8009386:	3714      	adds	r7, #20
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr

08009390 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009390:	b480      	push	{r7}
 8009392:	b085      	sub	sp, #20
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800939a:	2300      	movs	r3, #0
 800939c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	681a      	ldr	r2, [r3, #0]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	685a      	ldr	r2, [r3, #4]
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80093b6:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80093bc:	431a      	orrs	r2, r3
                       Data->DPSM);
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80093c2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80093c4:	68fa      	ldr	r2, [r7, #12]
 80093c6:	4313      	orrs	r3, r2
 80093c8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093ce:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	431a      	orrs	r2, r3
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80093da:	2300      	movs	r3, #0

}
 80093dc:	4618      	mov	r0, r3
 80093de:	3714      	adds	r7, #20
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr

080093e8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b088      	sub	sp, #32
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
 80093f0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80093f6:	2310      	movs	r3, #16
 80093f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80093fa:	2340      	movs	r3, #64	; 0x40
 80093fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80093fe:	2300      	movs	r3, #0
 8009400:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009402:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009406:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009408:	f107 0308 	add.w	r3, r7, #8
 800940c:	4619      	mov	r1, r3
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f7ff ff74 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009414:	f241 3288 	movw	r2, #5000	; 0x1388
 8009418:	2110      	movs	r1, #16
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 fa40 	bl	80098a0 <SDMMC_GetCmdResp1>
 8009420:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009422:	69fb      	ldr	r3, [r7, #28]
}
 8009424:	4618      	mov	r0, r3
 8009426:	3720      	adds	r7, #32
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}

0800942c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b088      	sub	sp, #32
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
 8009434:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800943a:	2311      	movs	r3, #17
 800943c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800943e:	2340      	movs	r3, #64	; 0x40
 8009440:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009442:	2300      	movs	r3, #0
 8009444:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009446:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800944a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800944c:	f107 0308 	add.w	r3, r7, #8
 8009450:	4619      	mov	r1, r3
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f7ff ff52 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009458:	f241 3288 	movw	r2, #5000	; 0x1388
 800945c:	2111      	movs	r1, #17
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f000 fa1e 	bl	80098a0 <SDMMC_GetCmdResp1>
 8009464:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009466:	69fb      	ldr	r3, [r7, #28]
}
 8009468:	4618      	mov	r0, r3
 800946a:	3720      	adds	r7, #32
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}

08009470 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b088      	sub	sp, #32
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
 8009478:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800947e:	2312      	movs	r3, #18
 8009480:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009482:	2340      	movs	r3, #64	; 0x40
 8009484:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009486:	2300      	movs	r3, #0
 8009488:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800948a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800948e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009490:	f107 0308 	add.w	r3, r7, #8
 8009494:	4619      	mov	r1, r3
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f7ff ff30 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800949c:	f241 3288 	movw	r2, #5000	; 0x1388
 80094a0:	2112      	movs	r1, #18
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f000 f9fc 	bl	80098a0 <SDMMC_GetCmdResp1>
 80094a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80094aa:	69fb      	ldr	r3, [r7, #28]
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3720      	adds	r7, #32
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b088      	sub	sp, #32
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80094c2:	2318      	movs	r3, #24
 80094c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80094c6:	2340      	movs	r3, #64	; 0x40
 80094c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80094ca:	2300      	movs	r3, #0
 80094cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80094ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094d2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80094d4:	f107 0308 	add.w	r3, r7, #8
 80094d8:	4619      	mov	r1, r3
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f7ff ff0e 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80094e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80094e4:	2118      	movs	r1, #24
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f000 f9da 	bl	80098a0 <SDMMC_GetCmdResp1>
 80094ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80094ee:	69fb      	ldr	r3, [r7, #28]
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3720      	adds	r7, #32
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd80      	pop	{r7, pc}

080094f8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b088      	sub	sp, #32
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009506:	2319      	movs	r3, #25
 8009508:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800950a:	2340      	movs	r3, #64	; 0x40
 800950c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800950e:	2300      	movs	r3, #0
 8009510:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009516:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009518:	f107 0308 	add.w	r3, r7, #8
 800951c:	4619      	mov	r1, r3
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	f7ff feec 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009524:	f241 3288 	movw	r2, #5000	; 0x1388
 8009528:	2119      	movs	r1, #25
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f000 f9b8 	bl	80098a0 <SDMMC_GetCmdResp1>
 8009530:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009532:	69fb      	ldr	r3, [r7, #28]
}
 8009534:	4618      	mov	r0, r3
 8009536:	3720      	adds	r7, #32
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b088      	sub	sp, #32
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009544:	2300      	movs	r3, #0
 8009546:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009548:	230c      	movs	r3, #12
 800954a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800954c:	2340      	movs	r3, #64	; 0x40
 800954e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009550:	2300      	movs	r3, #0
 8009552:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009554:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009558:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800955a:	f107 0308 	add.w	r3, r7, #8
 800955e:	4619      	mov	r1, r3
 8009560:	6878      	ldr	r0, [r7, #4]
 8009562:	f7ff fecb 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8009566:	4a05      	ldr	r2, [pc, #20]	; (800957c <SDMMC_CmdStopTransfer+0x40>)
 8009568:	210c      	movs	r1, #12
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f000 f998 	bl	80098a0 <SDMMC_GetCmdResp1>
 8009570:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009572:	69fb      	ldr	r3, [r7, #28]
}
 8009574:	4618      	mov	r0, r3
 8009576:	3720      	adds	r7, #32
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}
 800957c:	05f5e100 	.word	0x05f5e100

08009580 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b08a      	sub	sp, #40	; 0x28
 8009584:	af00      	add	r7, sp, #0
 8009586:	60f8      	str	r0, [r7, #12]
 8009588:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009590:	2307      	movs	r3, #7
 8009592:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009594:	2340      	movs	r3, #64	; 0x40
 8009596:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009598:	2300      	movs	r3, #0
 800959a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800959c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095a0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80095a2:	f107 0310 	add.w	r3, r7, #16
 80095a6:	4619      	mov	r1, r3
 80095a8:	68f8      	ldr	r0, [r7, #12]
 80095aa:	f7ff fea7 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80095ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80095b2:	2107      	movs	r1, #7
 80095b4:	68f8      	ldr	r0, [r7, #12]
 80095b6:	f000 f973 	bl	80098a0 <SDMMC_GetCmdResp1>
 80095ba:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80095bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80095be:	4618      	mov	r0, r3
 80095c0:	3728      	adds	r7, #40	; 0x28
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bd80      	pop	{r7, pc}

080095c6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80095c6:	b580      	push	{r7, lr}
 80095c8:	b088      	sub	sp, #32
 80095ca:	af00      	add	r7, sp, #0
 80095cc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80095ce:	2300      	movs	r3, #0
 80095d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80095d2:	2300      	movs	r3, #0
 80095d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80095d6:	2300      	movs	r3, #0
 80095d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80095da:	2300      	movs	r3, #0
 80095dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80095de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80095e4:	f107 0308 	add.w	r3, r7, #8
 80095e8:	4619      	mov	r1, r3
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f7ff fe86 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	f000 f92d 	bl	8009850 <SDMMC_GetCmdError>
 80095f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80095f8:	69fb      	ldr	r3, [r7, #28]
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	3720      	adds	r7, #32
 80095fe:	46bd      	mov	sp, r7
 8009600:	bd80      	pop	{r7, pc}

08009602 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009602:	b580      	push	{r7, lr}
 8009604:	b088      	sub	sp, #32
 8009606:	af00      	add	r7, sp, #0
 8009608:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800960a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800960e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009610:	2308      	movs	r3, #8
 8009612:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009614:	2340      	movs	r3, #64	; 0x40
 8009616:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009618:	2300      	movs	r3, #0
 800961a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800961c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009620:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009622:	f107 0308 	add.w	r3, r7, #8
 8009626:	4619      	mov	r1, r3
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f7ff fe67 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	f000 fb16 	bl	8009c60 <SDMMC_GetCmdResp7>
 8009634:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009636:	69fb      	ldr	r3, [r7, #28]
}
 8009638:	4618      	mov	r0, r3
 800963a:	3720      	adds	r7, #32
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b088      	sub	sp, #32
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
 8009648:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800964e:	2337      	movs	r3, #55	; 0x37
 8009650:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009652:	2340      	movs	r3, #64	; 0x40
 8009654:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009656:	2300      	movs	r3, #0
 8009658:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800965a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800965e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009660:	f107 0308 	add.w	r3, r7, #8
 8009664:	4619      	mov	r1, r3
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f7ff fe48 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800966c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009670:	2137      	movs	r1, #55	; 0x37
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	f000 f914 	bl	80098a0 <SDMMC_GetCmdResp1>
 8009678:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800967a:	69fb      	ldr	r3, [r7, #28]
}
 800967c:	4618      	mov	r0, r3
 800967e:	3720      	adds	r7, #32
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}

08009684 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b088      	sub	sp, #32
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009698:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800969a:	2329      	movs	r3, #41	; 0x29
 800969c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800969e:	2340      	movs	r3, #64	; 0x40
 80096a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80096a2:	2300      	movs	r3, #0
 80096a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80096a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80096ac:	f107 0308 	add.w	r3, r7, #8
 80096b0:	4619      	mov	r1, r3
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f7ff fe22 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f000 fa23 	bl	8009b04 <SDMMC_GetCmdResp3>
 80096be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80096c0:	69fb      	ldr	r3, [r7, #28]
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3720      	adds	r7, #32
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}

080096ca <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80096ca:	b580      	push	{r7, lr}
 80096cc:	b088      	sub	sp, #32
 80096ce:	af00      	add	r7, sp, #0
 80096d0:	6078      	str	r0, [r7, #4]
 80096d2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80096d8:	2306      	movs	r3, #6
 80096da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80096dc:	2340      	movs	r3, #64	; 0x40
 80096de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80096e0:	2300      	movs	r3, #0
 80096e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80096e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80096ea:	f107 0308 	add.w	r3, r7, #8
 80096ee:	4619      	mov	r1, r3
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f7ff fe03 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 80096f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80096fa:	2106      	movs	r1, #6
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f000 f8cf 	bl	80098a0 <SDMMC_GetCmdResp1>
 8009702:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009704:	69fb      	ldr	r3, [r7, #28]
}
 8009706:	4618      	mov	r0, r3
 8009708:	3720      	adds	r7, #32
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}

0800970e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800970e:	b580      	push	{r7, lr}
 8009710:	b088      	sub	sp, #32
 8009712:	af00      	add	r7, sp, #0
 8009714:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009716:	2300      	movs	r3, #0
 8009718:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800971a:	2333      	movs	r3, #51	; 0x33
 800971c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800971e:	2340      	movs	r3, #64	; 0x40
 8009720:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009722:	2300      	movs	r3, #0
 8009724:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009726:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800972a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800972c:	f107 0308 	add.w	r3, r7, #8
 8009730:	4619      	mov	r1, r3
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f7ff fde2 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8009738:	f241 3288 	movw	r2, #5000	; 0x1388
 800973c:	2133      	movs	r1, #51	; 0x33
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f000 f8ae 	bl	80098a0 <SDMMC_GetCmdResp1>
 8009744:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009746:	69fb      	ldr	r3, [r7, #28]
}
 8009748:	4618      	mov	r0, r3
 800974a:	3720      	adds	r7, #32
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}

08009750 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b088      	sub	sp, #32
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009758:	2300      	movs	r3, #0
 800975a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800975c:	2302      	movs	r3, #2
 800975e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009760:	23c0      	movs	r3, #192	; 0xc0
 8009762:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009764:	2300      	movs	r3, #0
 8009766:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009768:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800976c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800976e:	f107 0308 	add.w	r3, r7, #8
 8009772:	4619      	mov	r1, r3
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f7ff fdc1 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f000 f97c 	bl	8009a78 <SDMMC_GetCmdResp2>
 8009780:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009782:	69fb      	ldr	r3, [r7, #28]
}
 8009784:	4618      	mov	r0, r3
 8009786:	3720      	adds	r7, #32
 8009788:	46bd      	mov	sp, r7
 800978a:	bd80      	pop	{r7, pc}

0800978c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b088      	sub	sp, #32
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
 8009794:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800979a:	2309      	movs	r3, #9
 800979c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800979e:	23c0      	movs	r3, #192	; 0xc0
 80097a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80097a2:	2300      	movs	r3, #0
 80097a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80097a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80097ac:	f107 0308 	add.w	r3, r7, #8
 80097b0:	4619      	mov	r1, r3
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f7ff fda2 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f000 f95d 	bl	8009a78 <SDMMC_GetCmdResp2>
 80097be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80097c0:	69fb      	ldr	r3, [r7, #28]
}
 80097c2:	4618      	mov	r0, r3
 80097c4:	3720      	adds	r7, #32
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}

080097ca <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80097ca:	b580      	push	{r7, lr}
 80097cc:	b088      	sub	sp, #32
 80097ce:	af00      	add	r7, sp, #0
 80097d0:	6078      	str	r0, [r7, #4]
 80097d2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80097d4:	2300      	movs	r3, #0
 80097d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80097d8:	2303      	movs	r3, #3
 80097da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80097dc:	2340      	movs	r3, #64	; 0x40
 80097de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80097e0:	2300      	movs	r3, #0
 80097e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80097e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80097ea:	f107 0308 	add.w	r3, r7, #8
 80097ee:	4619      	mov	r1, r3
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f7ff fd83 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80097f6:	683a      	ldr	r2, [r7, #0]
 80097f8:	2103      	movs	r1, #3
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 f9bc 	bl	8009b78 <SDMMC_GetCmdResp6>
 8009800:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009802:	69fb      	ldr	r3, [r7, #28]
}
 8009804:	4618      	mov	r0, r3
 8009806:	3720      	adds	r7, #32
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b088      	sub	sp, #32
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800981a:	230d      	movs	r3, #13
 800981c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800981e:	2340      	movs	r3, #64	; 0x40
 8009820:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009822:	2300      	movs	r3, #0
 8009824:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009826:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800982a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800982c:	f107 0308 	add.w	r3, r7, #8
 8009830:	4619      	mov	r1, r3
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f7ff fd62 	bl	80092fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8009838:	f241 3288 	movw	r2, #5000	; 0x1388
 800983c:	210d      	movs	r1, #13
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 f82e 	bl	80098a0 <SDMMC_GetCmdResp1>
 8009844:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009846:	69fb      	ldr	r3, [r7, #28]
}
 8009848:	4618      	mov	r0, r3
 800984a:	3720      	adds	r7, #32
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}

08009850 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8009850:	b490      	push	{r4, r7}
 8009852:	b082      	sub	sp, #8
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009858:	4b0f      	ldr	r3, [pc, #60]	; (8009898 <SDMMC_GetCmdError+0x48>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4a0f      	ldr	r2, [pc, #60]	; (800989c <SDMMC_GetCmdError+0x4c>)
 800985e:	fba2 2303 	umull	r2, r3, r2, r3
 8009862:	0a5b      	lsrs	r3, r3, #9
 8009864:	f241 3288 	movw	r2, #5000	; 0x1388
 8009868:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800986c:	4623      	mov	r3, r4
 800986e:	1e5c      	subs	r4, r3, #1
 8009870:	2b00      	cmp	r3, #0
 8009872:	d102      	bne.n	800987a <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009874:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009878:	e009      	b.n	800988e <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800987e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009882:	2b00      	cmp	r3, #0
 8009884:	d0f2      	beq.n	800986c <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	22c5      	movs	r2, #197	; 0xc5
 800988a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800988c:	2300      	movs	r3, #0
}
 800988e:	4618      	mov	r0, r3
 8009890:	3708      	adds	r7, #8
 8009892:	46bd      	mov	sp, r7
 8009894:	bc90      	pop	{r4, r7}
 8009896:	4770      	bx	lr
 8009898:	20000000 	.word	0x20000000
 800989c:	10624dd3 	.word	0x10624dd3

080098a0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80098a0:	b590      	push	{r4, r7, lr}
 80098a2:	b087      	sub	sp, #28
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	60f8      	str	r0, [r7, #12]
 80098a8:	460b      	mov	r3, r1
 80098aa:	607a      	str	r2, [r7, #4]
 80098ac:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80098ae:	4b6f      	ldr	r3, [pc, #444]	; (8009a6c <SDMMC_GetCmdResp1+0x1cc>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	4a6f      	ldr	r2, [pc, #444]	; (8009a70 <SDMMC_GetCmdResp1+0x1d0>)
 80098b4:	fba2 2303 	umull	r2, r3, r2, r3
 80098b8:	0a5b      	lsrs	r3, r3, #9
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80098c0:	4623      	mov	r3, r4
 80098c2:	1e5c      	subs	r4, r3, #1
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d102      	bne.n	80098ce <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80098c8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80098cc:	e0c9      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098d2:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d0f0      	beq.n	80098c0 <SDMMC_GetCmdResp1+0x20>
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d1eb      	bne.n	80098c0 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098ec:	f003 0304 	and.w	r3, r3, #4
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d004      	beq.n	80098fe <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	2204      	movs	r2, #4
 80098f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80098fa:	2304      	movs	r3, #4
 80098fc:	e0b1      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009902:	f003 0301 	and.w	r3, r3, #1
 8009906:	2b00      	cmp	r3, #0
 8009908:	d004      	beq.n	8009914 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	2201      	movs	r2, #1
 800990e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009910:	2301      	movs	r3, #1
 8009912:	e0a6      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	22c5      	movs	r2, #197	; 0xc5
 8009918:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800991a:	68f8      	ldr	r0, [r7, #12]
 800991c:	f7ff fd18 	bl	8009350 <SDIO_GetCommandResponse>
 8009920:	4603      	mov	r3, r0
 8009922:	461a      	mov	r2, r3
 8009924:	7afb      	ldrb	r3, [r7, #11]
 8009926:	4293      	cmp	r3, r2
 8009928:	d001      	beq.n	800992e <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800992a:	2301      	movs	r3, #1
 800992c:	e099      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800992e:	2100      	movs	r1, #0
 8009930:	68f8      	ldr	r0, [r7, #12]
 8009932:	f7ff fd1a 	bl	800936a <SDIO_GetResponse>
 8009936:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009938:	693a      	ldr	r2, [r7, #16]
 800993a:	4b4e      	ldr	r3, [pc, #312]	; (8009a74 <SDMMC_GetCmdResp1+0x1d4>)
 800993c:	4013      	ands	r3, r2
 800993e:	2b00      	cmp	r3, #0
 8009940:	d101      	bne.n	8009946 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8009942:	2300      	movs	r3, #0
 8009944:	e08d      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009946:	693b      	ldr	r3, [r7, #16]
 8009948:	2b00      	cmp	r3, #0
 800994a:	da02      	bge.n	8009952 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800994c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009950:	e087      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009958:	2b00      	cmp	r3, #0
 800995a:	d001      	beq.n	8009960 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800995c:	2340      	movs	r3, #64	; 0x40
 800995e:	e080      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009966:	2b00      	cmp	r3, #0
 8009968:	d001      	beq.n	800996e <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800996a:	2380      	movs	r3, #128	; 0x80
 800996c:	e079      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009974:	2b00      	cmp	r3, #0
 8009976:	d002      	beq.n	800997e <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009978:	f44f 7380 	mov.w	r3, #256	; 0x100
 800997c:	e071      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800997e:	693b      	ldr	r3, [r7, #16]
 8009980:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009984:	2b00      	cmp	r3, #0
 8009986:	d002      	beq.n	800998e <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009988:	f44f 7300 	mov.w	r3, #512	; 0x200
 800998c:	e069      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009994:	2b00      	cmp	r3, #0
 8009996:	d002      	beq.n	800999e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009998:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800999c:	e061      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d002      	beq.n	80099ae <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80099a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80099ac:	e059      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d002      	beq.n	80099be <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80099b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80099bc:	e051      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80099be:	693b      	ldr	r3, [r7, #16]
 80099c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d002      	beq.n	80099ce <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80099c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80099cc:	e049      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80099ce:	693b      	ldr	r3, [r7, #16]
 80099d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d002      	beq.n	80099de <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80099d8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80099dc:	e041      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80099de:	693b      	ldr	r3, [r7, #16]
 80099e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d002      	beq.n	80099ee <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 80099e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80099ec:	e039      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d002      	beq.n	80099fe <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80099f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80099fc:	e031      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80099fe:	693b      	ldr	r3, [r7, #16]
 8009a00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d002      	beq.n	8009a0e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009a08:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009a0c:	e029      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d002      	beq.n	8009a1e <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009a18:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009a1c:	e021      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009a1e:	693b      	ldr	r3, [r7, #16]
 8009a20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d002      	beq.n	8009a2e <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009a28:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009a2c:	e019      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d002      	beq.n	8009a3e <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009a38:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009a3c:	e011      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009a3e:	693b      	ldr	r3, [r7, #16]
 8009a40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d002      	beq.n	8009a4e <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009a48:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009a4c:	e009      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	f003 0308 	and.w	r3, r3, #8
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d002      	beq.n	8009a5e <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009a58:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009a5c:	e001      	b.n	8009a62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009a5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009a62:	4618      	mov	r0, r3
 8009a64:	371c      	adds	r7, #28
 8009a66:	46bd      	mov	sp, r7
 8009a68:	bd90      	pop	{r4, r7, pc}
 8009a6a:	bf00      	nop
 8009a6c:	20000000 	.word	0x20000000
 8009a70:	10624dd3 	.word	0x10624dd3
 8009a74:	fdffe008 	.word	0xfdffe008

08009a78 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009a78:	b490      	push	{r4, r7}
 8009a7a:	b084      	sub	sp, #16
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009a80:	4b1e      	ldr	r3, [pc, #120]	; (8009afc <SDMMC_GetCmdResp2+0x84>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4a1e      	ldr	r2, [pc, #120]	; (8009b00 <SDMMC_GetCmdResp2+0x88>)
 8009a86:	fba2 2303 	umull	r2, r3, r2, r3
 8009a8a:	0a5b      	lsrs	r3, r3, #9
 8009a8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a90:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009a94:	4623      	mov	r3, r4
 8009a96:	1e5c      	subs	r4, r3, #1
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d102      	bne.n	8009aa2 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009a9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009aa0:	e026      	b.n	8009af0 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009aa6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d0f0      	beq.n	8009a94 <SDMMC_GetCmdResp2+0x1c>
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d1eb      	bne.n	8009a94 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ac0:	f003 0304 	and.w	r3, r3, #4
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d004      	beq.n	8009ad2 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2204      	movs	r2, #4
 8009acc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009ace:	2304      	movs	r3, #4
 8009ad0:	e00e      	b.n	8009af0 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ad6:	f003 0301 	and.w	r3, r3, #1
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d004      	beq.n	8009ae8 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2201      	movs	r2, #1
 8009ae2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	e003      	b.n	8009af0 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	22c5      	movs	r2, #197	; 0xc5
 8009aec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009aee:	2300      	movs	r3, #0
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3710      	adds	r7, #16
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bc90      	pop	{r4, r7}
 8009af8:	4770      	bx	lr
 8009afa:	bf00      	nop
 8009afc:	20000000 	.word	0x20000000
 8009b00:	10624dd3 	.word	0x10624dd3

08009b04 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009b04:	b490      	push	{r4, r7}
 8009b06:	b084      	sub	sp, #16
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009b0c:	4b18      	ldr	r3, [pc, #96]	; (8009b70 <SDMMC_GetCmdResp3+0x6c>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	4a18      	ldr	r2, [pc, #96]	; (8009b74 <SDMMC_GetCmdResp3+0x70>)
 8009b12:	fba2 2303 	umull	r2, r3, r2, r3
 8009b16:	0a5b      	lsrs	r3, r3, #9
 8009b18:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b1c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009b20:	4623      	mov	r3, r4
 8009b22:	1e5c      	subs	r4, r3, #1
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d102      	bne.n	8009b2e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009b28:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009b2c:	e01b      	b.n	8009b66 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b32:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d0f0      	beq.n	8009b20 <SDMMC_GetCmdResp3+0x1c>
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d1eb      	bne.n	8009b20 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b4c:	f003 0304 	and.w	r3, r3, #4
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d004      	beq.n	8009b5e <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2204      	movs	r2, #4
 8009b58:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009b5a:	2304      	movs	r3, #4
 8009b5c:	e003      	b.n	8009b66 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	22c5      	movs	r2, #197	; 0xc5
 8009b62:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009b64:	2300      	movs	r3, #0
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3710      	adds	r7, #16
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bc90      	pop	{r4, r7}
 8009b6e:	4770      	bx	lr
 8009b70:	20000000 	.word	0x20000000
 8009b74:	10624dd3 	.word	0x10624dd3

08009b78 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009b78:	b590      	push	{r4, r7, lr}
 8009b7a:	b087      	sub	sp, #28
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	60f8      	str	r0, [r7, #12]
 8009b80:	460b      	mov	r3, r1
 8009b82:	607a      	str	r2, [r7, #4]
 8009b84:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009b86:	4b34      	ldr	r3, [pc, #208]	; (8009c58 <SDMMC_GetCmdResp6+0xe0>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	4a34      	ldr	r2, [pc, #208]	; (8009c5c <SDMMC_GetCmdResp6+0xe4>)
 8009b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8009b90:	0a5b      	lsrs	r3, r3, #9
 8009b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b96:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009b9a:	4623      	mov	r3, r4
 8009b9c:	1e5c      	subs	r4, r3, #1
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d102      	bne.n	8009ba8 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009ba2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009ba6:	e052      	b.n	8009c4e <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bac:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d0f0      	beq.n	8009b9a <SDMMC_GetCmdResp6+0x22>
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d1eb      	bne.n	8009b9a <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bc6:	f003 0304 	and.w	r3, r3, #4
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d004      	beq.n	8009bd8 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	2204      	movs	r2, #4
 8009bd2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009bd4:	2304      	movs	r3, #4
 8009bd6:	e03a      	b.n	8009c4e <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bdc:	f003 0301 	and.w	r3, r3, #1
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d004      	beq.n	8009bee <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	2201      	movs	r2, #1
 8009be8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009bea:	2301      	movs	r3, #1
 8009bec:	e02f      	b.n	8009c4e <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009bee:	68f8      	ldr	r0, [r7, #12]
 8009bf0:	f7ff fbae 	bl	8009350 <SDIO_GetCommandResponse>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	461a      	mov	r2, r3
 8009bf8:	7afb      	ldrb	r3, [r7, #11]
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d001      	beq.n	8009c02 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009bfe:	2301      	movs	r3, #1
 8009c00:	e025      	b.n	8009c4e <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	22c5      	movs	r2, #197	; 0xc5
 8009c06:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009c08:	2100      	movs	r1, #0
 8009c0a:	68f8      	ldr	r0, [r7, #12]
 8009c0c:	f7ff fbad 	bl	800936a <SDIO_GetResponse>
 8009c10:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009c12:	693b      	ldr	r3, [r7, #16]
 8009c14:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d106      	bne.n	8009c2a <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	0c1b      	lsrs	r3, r3, #16
 8009c20:	b29a      	uxth	r2, r3
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8009c26:	2300      	movs	r3, #0
 8009c28:	e011      	b.n	8009c4e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009c2a:	693b      	ldr	r3, [r7, #16]
 8009c2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d002      	beq.n	8009c3a <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009c34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009c38:	e009      	b.n	8009c4e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009c3a:	693b      	ldr	r3, [r7, #16]
 8009c3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d002      	beq.n	8009c4a <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009c44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009c48:	e001      	b.n	8009c4e <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009c4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	371c      	adds	r7, #28
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bd90      	pop	{r4, r7, pc}
 8009c56:	bf00      	nop
 8009c58:	20000000 	.word	0x20000000
 8009c5c:	10624dd3 	.word	0x10624dd3

08009c60 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009c60:	b490      	push	{r4, r7}
 8009c62:	b084      	sub	sp, #16
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009c68:	4b21      	ldr	r3, [pc, #132]	; (8009cf0 <SDMMC_GetCmdResp7+0x90>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4a21      	ldr	r2, [pc, #132]	; (8009cf4 <SDMMC_GetCmdResp7+0x94>)
 8009c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8009c72:	0a5b      	lsrs	r3, r3, #9
 8009c74:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c78:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009c7c:	4623      	mov	r3, r4
 8009c7e:	1e5c      	subs	r4, r3, #1
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d102      	bne.n	8009c8a <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009c84:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009c88:	e02c      	b.n	8009ce4 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c8e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d0f0      	beq.n	8009c7c <SDMMC_GetCmdResp7+0x1c>
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d1eb      	bne.n	8009c7c <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ca8:	f003 0304 	and.w	r3, r3, #4
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d004      	beq.n	8009cba <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2204      	movs	r2, #4
 8009cb4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009cb6:	2304      	movs	r3, #4
 8009cb8:	e014      	b.n	8009ce4 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cbe:	f003 0301 	and.w	r3, r3, #1
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d004      	beq.n	8009cd0 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2201      	movs	r2, #1
 8009cca:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	e009      	b.n	8009ce4 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d002      	beq.n	8009ce2 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2240      	movs	r2, #64	; 0x40
 8009ce0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009ce2:	2300      	movs	r3, #0
  
}
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	3710      	adds	r7, #16
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	bc90      	pop	{r4, r7}
 8009cec:	4770      	bx	lr
 8009cee:	bf00      	nop
 8009cf0:	20000000 	.word	0x20000000
 8009cf4:	10624dd3 	.word	0x10624dd3

08009cf8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009cf8:	b084      	sub	sp, #16
 8009cfa:	b580      	push	{r7, lr}
 8009cfc:	b084      	sub	sp, #16
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	6078      	str	r0, [r7, #4]
 8009d02:	f107 001c 	add.w	r0, r7, #28
 8009d06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	d122      	bne.n	8009d56 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d14:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	68db      	ldr	r3, [r3, #12]
 8009d20:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009d24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d28:	687a      	ldr	r2, [r7, #4]
 8009d2a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	68db      	ldr	r3, [r3, #12]
 8009d30:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009d38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d3a:	2b01      	cmp	r3, #1
 8009d3c:	d105      	bne.n	8009d4a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	68db      	ldr	r3, [r3, #12]
 8009d42:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8009d4a:	6878      	ldr	r0, [r7, #4]
 8009d4c:	f001 fac0 	bl	800b2d0 <USB_CoreReset>
 8009d50:	4603      	mov	r3, r0
 8009d52:	73fb      	strb	r3, [r7, #15]
 8009d54:	e01a      	b.n	8009d8c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	68db      	ldr	r3, [r3, #12]
 8009d5a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f001 fab4 	bl	800b2d0 <USB_CoreReset>
 8009d68:	4603      	mov	r3, r0
 8009d6a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009d6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d106      	bne.n	8009d80 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d76:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	639a      	str	r2, [r3, #56]	; 0x38
 8009d7e:	e005      	b.n	8009d8c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d84:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d8e:	2b01      	cmp	r3, #1
 8009d90:	d10b      	bne.n	8009daa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	689b      	ldr	r3, [r3, #8]
 8009d96:	f043 0206 	orr.w	r2, r3, #6
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	689b      	ldr	r3, [r3, #8]
 8009da2:	f043 0220 	orr.w	r2, r3, #32
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3710      	adds	r7, #16
 8009db0:	46bd      	mov	sp, r7
 8009db2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009db6:	b004      	add	sp, #16
 8009db8:	4770      	bx	lr
	...

08009dbc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009dbc:	b480      	push	{r7}
 8009dbe:	b087      	sub	sp, #28
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	60f8      	str	r0, [r7, #12]
 8009dc4:	60b9      	str	r1, [r7, #8]
 8009dc6:	4613      	mov	r3, r2
 8009dc8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009dca:	79fb      	ldrb	r3, [r7, #7]
 8009dcc:	2b02      	cmp	r3, #2
 8009dce:	d165      	bne.n	8009e9c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	4a41      	ldr	r2, [pc, #260]	; (8009ed8 <USB_SetTurnaroundTime+0x11c>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d906      	bls.n	8009de6 <USB_SetTurnaroundTime+0x2a>
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	4a40      	ldr	r2, [pc, #256]	; (8009edc <USB_SetTurnaroundTime+0x120>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d802      	bhi.n	8009de6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009de0:	230f      	movs	r3, #15
 8009de2:	617b      	str	r3, [r7, #20]
 8009de4:	e062      	b.n	8009eac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009de6:	68bb      	ldr	r3, [r7, #8]
 8009de8:	4a3c      	ldr	r2, [pc, #240]	; (8009edc <USB_SetTurnaroundTime+0x120>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d906      	bls.n	8009dfc <USB_SetTurnaroundTime+0x40>
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	4a3b      	ldr	r2, [pc, #236]	; (8009ee0 <USB_SetTurnaroundTime+0x124>)
 8009df2:	4293      	cmp	r3, r2
 8009df4:	d802      	bhi.n	8009dfc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009df6:	230e      	movs	r3, #14
 8009df8:	617b      	str	r3, [r7, #20]
 8009dfa:	e057      	b.n	8009eac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	4a38      	ldr	r2, [pc, #224]	; (8009ee0 <USB_SetTurnaroundTime+0x124>)
 8009e00:	4293      	cmp	r3, r2
 8009e02:	d906      	bls.n	8009e12 <USB_SetTurnaroundTime+0x56>
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	4a37      	ldr	r2, [pc, #220]	; (8009ee4 <USB_SetTurnaroundTime+0x128>)
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d802      	bhi.n	8009e12 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009e0c:	230d      	movs	r3, #13
 8009e0e:	617b      	str	r3, [r7, #20]
 8009e10:	e04c      	b.n	8009eac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	4a33      	ldr	r2, [pc, #204]	; (8009ee4 <USB_SetTurnaroundTime+0x128>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d906      	bls.n	8009e28 <USB_SetTurnaroundTime+0x6c>
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	4a32      	ldr	r2, [pc, #200]	; (8009ee8 <USB_SetTurnaroundTime+0x12c>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d802      	bhi.n	8009e28 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009e22:	230c      	movs	r3, #12
 8009e24:	617b      	str	r3, [r7, #20]
 8009e26:	e041      	b.n	8009eac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	4a2f      	ldr	r2, [pc, #188]	; (8009ee8 <USB_SetTurnaroundTime+0x12c>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d906      	bls.n	8009e3e <USB_SetTurnaroundTime+0x82>
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	4a2e      	ldr	r2, [pc, #184]	; (8009eec <USB_SetTurnaroundTime+0x130>)
 8009e34:	4293      	cmp	r3, r2
 8009e36:	d802      	bhi.n	8009e3e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009e38:	230b      	movs	r3, #11
 8009e3a:	617b      	str	r3, [r7, #20]
 8009e3c:	e036      	b.n	8009eac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	4a2a      	ldr	r2, [pc, #168]	; (8009eec <USB_SetTurnaroundTime+0x130>)
 8009e42:	4293      	cmp	r3, r2
 8009e44:	d906      	bls.n	8009e54 <USB_SetTurnaroundTime+0x98>
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	4a29      	ldr	r2, [pc, #164]	; (8009ef0 <USB_SetTurnaroundTime+0x134>)
 8009e4a:	4293      	cmp	r3, r2
 8009e4c:	d802      	bhi.n	8009e54 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009e4e:	230a      	movs	r3, #10
 8009e50:	617b      	str	r3, [r7, #20]
 8009e52:	e02b      	b.n	8009eac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	4a26      	ldr	r2, [pc, #152]	; (8009ef0 <USB_SetTurnaroundTime+0x134>)
 8009e58:	4293      	cmp	r3, r2
 8009e5a:	d906      	bls.n	8009e6a <USB_SetTurnaroundTime+0xae>
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	4a25      	ldr	r2, [pc, #148]	; (8009ef4 <USB_SetTurnaroundTime+0x138>)
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d802      	bhi.n	8009e6a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009e64:	2309      	movs	r3, #9
 8009e66:	617b      	str	r3, [r7, #20]
 8009e68:	e020      	b.n	8009eac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009e6a:	68bb      	ldr	r3, [r7, #8]
 8009e6c:	4a21      	ldr	r2, [pc, #132]	; (8009ef4 <USB_SetTurnaroundTime+0x138>)
 8009e6e:	4293      	cmp	r3, r2
 8009e70:	d906      	bls.n	8009e80 <USB_SetTurnaroundTime+0xc4>
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	4a20      	ldr	r2, [pc, #128]	; (8009ef8 <USB_SetTurnaroundTime+0x13c>)
 8009e76:	4293      	cmp	r3, r2
 8009e78:	d802      	bhi.n	8009e80 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009e7a:	2308      	movs	r3, #8
 8009e7c:	617b      	str	r3, [r7, #20]
 8009e7e:	e015      	b.n	8009eac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009e80:	68bb      	ldr	r3, [r7, #8]
 8009e82:	4a1d      	ldr	r2, [pc, #116]	; (8009ef8 <USB_SetTurnaroundTime+0x13c>)
 8009e84:	4293      	cmp	r3, r2
 8009e86:	d906      	bls.n	8009e96 <USB_SetTurnaroundTime+0xda>
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	4a1c      	ldr	r2, [pc, #112]	; (8009efc <USB_SetTurnaroundTime+0x140>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d802      	bhi.n	8009e96 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009e90:	2307      	movs	r3, #7
 8009e92:	617b      	str	r3, [r7, #20]
 8009e94:	e00a      	b.n	8009eac <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009e96:	2306      	movs	r3, #6
 8009e98:	617b      	str	r3, [r7, #20]
 8009e9a:	e007      	b.n	8009eac <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009e9c:	79fb      	ldrb	r3, [r7, #7]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d102      	bne.n	8009ea8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009ea2:	2309      	movs	r3, #9
 8009ea4:	617b      	str	r3, [r7, #20]
 8009ea6:	e001      	b.n	8009eac <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009ea8:	2309      	movs	r3, #9
 8009eaa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	68db      	ldr	r3, [r3, #12]
 8009eb0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	68da      	ldr	r2, [r3, #12]
 8009ebc:	697b      	ldr	r3, [r7, #20]
 8009ebe:	029b      	lsls	r3, r3, #10
 8009ec0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8009ec4:	431a      	orrs	r2, r3
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009eca:	2300      	movs	r3, #0
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	371c      	adds	r7, #28
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed6:	4770      	bx	lr
 8009ed8:	00d8acbf 	.word	0x00d8acbf
 8009edc:	00e4e1bf 	.word	0x00e4e1bf
 8009ee0:	00f423ff 	.word	0x00f423ff
 8009ee4:	0106737f 	.word	0x0106737f
 8009ee8:	011a499f 	.word	0x011a499f
 8009eec:	01312cff 	.word	0x01312cff
 8009ef0:	014ca43f 	.word	0x014ca43f
 8009ef4:	016e35ff 	.word	0x016e35ff
 8009ef8:	01a6ab1f 	.word	0x01a6ab1f
 8009efc:	01e847ff 	.word	0x01e847ff

08009f00 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009f00:	b480      	push	{r7}
 8009f02:	b083      	sub	sp, #12
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	689b      	ldr	r3, [r3, #8]
 8009f0c:	f043 0201 	orr.w	r2, r3, #1
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009f14:	2300      	movs	r3, #0
}
 8009f16:	4618      	mov	r0, r3
 8009f18:	370c      	adds	r7, #12
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f20:	4770      	bx	lr

08009f22 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009f22:	b480      	push	{r7}
 8009f24:	b083      	sub	sp, #12
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	689b      	ldr	r3, [r3, #8]
 8009f2e:	f023 0201 	bic.w	r2, r3, #1
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009f36:	2300      	movs	r3, #0
}
 8009f38:	4618      	mov	r0, r3
 8009f3a:	370c      	adds	r7, #12
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f42:	4770      	bx	lr

08009f44 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b082      	sub	sp, #8
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
 8009f4c:	460b      	mov	r3, r1
 8009f4e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	68db      	ldr	r3, [r3, #12]
 8009f54:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009f5c:	78fb      	ldrb	r3, [r7, #3]
 8009f5e:	2b01      	cmp	r3, #1
 8009f60:	d106      	bne.n	8009f70 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	68db      	ldr	r3, [r3, #12]
 8009f66:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	60da      	str	r2, [r3, #12]
 8009f6e:	e00b      	b.n	8009f88 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8009f70:	78fb      	ldrb	r3, [r7, #3]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d106      	bne.n	8009f84 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	68db      	ldr	r3, [r3, #12]
 8009f7a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	60da      	str	r2, [r3, #12]
 8009f82:	e001      	b.n	8009f88 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8009f84:	2301      	movs	r3, #1
 8009f86:	e003      	b.n	8009f90 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8009f88:	2032      	movs	r0, #50	; 0x32
 8009f8a:	f7f9 fa37 	bl	80033fc <HAL_Delay>

  return HAL_OK;
 8009f8e:	2300      	movs	r3, #0
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3708      	adds	r7, #8
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}

08009f98 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009f98:	b084      	sub	sp, #16
 8009f9a:	b580      	push	{r7, lr}
 8009f9c:	b086      	sub	sp, #24
 8009f9e:	af00      	add	r7, sp, #0
 8009fa0:	6078      	str	r0, [r7, #4]
 8009fa2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009fa6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009faa:	2300      	movs	r3, #0
 8009fac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	613b      	str	r3, [r7, #16]
 8009fb6:	e009      	b.n	8009fcc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009fb8:	687a      	ldr	r2, [r7, #4]
 8009fba:	693b      	ldr	r3, [r7, #16]
 8009fbc:	3340      	adds	r3, #64	; 0x40
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	4413      	add	r3, r2
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	3301      	adds	r3, #1
 8009fca:	613b      	str	r3, [r7, #16]
 8009fcc:	693b      	ldr	r3, [r7, #16]
 8009fce:	2b0e      	cmp	r3, #14
 8009fd0:	d9f2      	bls.n	8009fb8 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009fd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d11c      	bne.n	800a012 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fde:	685b      	ldr	r3, [r3, #4]
 8009fe0:	68fa      	ldr	r2, [r7, #12]
 8009fe2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009fe6:	f043 0302 	orr.w	r3, r3, #2
 8009fea:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ff0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	601a      	str	r2, [r3, #0]
 800a010:	e005      	b.n	800a01e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a016:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a024:	461a      	mov	r2, r3
 800a026:	2300      	movs	r3, #0
 800a028:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a030:	4619      	mov	r1, r3
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a038:	461a      	mov	r2, r3
 800a03a:	680b      	ldr	r3, [r1, #0]
 800a03c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a03e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a040:	2b01      	cmp	r3, #1
 800a042:	d10c      	bne.n	800a05e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a046:	2b00      	cmp	r3, #0
 800a048:	d104      	bne.n	800a054 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a04a:	2100      	movs	r1, #0
 800a04c:	6878      	ldr	r0, [r7, #4]
 800a04e:	f000 f949 	bl	800a2e4 <USB_SetDevSpeed>
 800a052:	e008      	b.n	800a066 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a054:	2101      	movs	r1, #1
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f000 f944 	bl	800a2e4 <USB_SetDevSpeed>
 800a05c:	e003      	b.n	800a066 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a05e:	2103      	movs	r1, #3
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f000 f93f 	bl	800a2e4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a066:	2110      	movs	r1, #16
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 f8f3 	bl	800a254 <USB_FlushTxFifo>
 800a06e:	4603      	mov	r3, r0
 800a070:	2b00      	cmp	r3, #0
 800a072:	d001      	beq.n	800a078 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800a074:	2301      	movs	r3, #1
 800a076:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	f000 f911 	bl	800a2a0 <USB_FlushRxFifo>
 800a07e:	4603      	mov	r3, r0
 800a080:	2b00      	cmp	r3, #0
 800a082:	d001      	beq.n	800a088 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800a084:	2301      	movs	r3, #1
 800a086:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a08e:	461a      	mov	r2, r3
 800a090:	2300      	movs	r3, #0
 800a092:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a09a:	461a      	mov	r2, r3
 800a09c:	2300      	movs	r3, #0
 800a09e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0a6:	461a      	mov	r2, r3
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	613b      	str	r3, [r7, #16]
 800a0b0:	e043      	b.n	800a13a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a0b2:	693b      	ldr	r3, [r7, #16]
 800a0b4:	015a      	lsls	r2, r3, #5
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	4413      	add	r3, r2
 800a0ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a0c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a0c8:	d118      	bne.n	800a0fc <USB_DevInit+0x164>
    {
      if (i == 0U)
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d10a      	bne.n	800a0e6 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a0d0:	693b      	ldr	r3, [r7, #16]
 800a0d2:	015a      	lsls	r2, r3, #5
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	4413      	add	r3, r2
 800a0d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0dc:	461a      	mov	r2, r3
 800a0de:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a0e2:	6013      	str	r3, [r2, #0]
 800a0e4:	e013      	b.n	800a10e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	015a      	lsls	r2, r3, #5
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	4413      	add	r3, r2
 800a0ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0f2:	461a      	mov	r2, r3
 800a0f4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a0f8:	6013      	str	r3, [r2, #0]
 800a0fa:	e008      	b.n	800a10e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a0fc:	693b      	ldr	r3, [r7, #16]
 800a0fe:	015a      	lsls	r2, r3, #5
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	4413      	add	r3, r2
 800a104:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a108:	461a      	mov	r2, r3
 800a10a:	2300      	movs	r3, #0
 800a10c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	015a      	lsls	r2, r3, #5
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	4413      	add	r3, r2
 800a116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a11a:	461a      	mov	r2, r3
 800a11c:	2300      	movs	r3, #0
 800a11e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	015a      	lsls	r2, r3, #5
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	4413      	add	r3, r2
 800a128:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a12c:	461a      	mov	r2, r3
 800a12e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a132:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	3301      	adds	r3, #1
 800a138:	613b      	str	r3, [r7, #16]
 800a13a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a13c:	693a      	ldr	r2, [r7, #16]
 800a13e:	429a      	cmp	r2, r3
 800a140:	d3b7      	bcc.n	800a0b2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a142:	2300      	movs	r3, #0
 800a144:	613b      	str	r3, [r7, #16]
 800a146:	e043      	b.n	800a1d0 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	015a      	lsls	r2, r3, #5
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	4413      	add	r3, r2
 800a150:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a15a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a15e:	d118      	bne.n	800a192 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800a160:	693b      	ldr	r3, [r7, #16]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d10a      	bne.n	800a17c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a166:	693b      	ldr	r3, [r7, #16]
 800a168:	015a      	lsls	r2, r3, #5
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	4413      	add	r3, r2
 800a16e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a172:	461a      	mov	r2, r3
 800a174:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a178:	6013      	str	r3, [r2, #0]
 800a17a:	e013      	b.n	800a1a4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a17c:	693b      	ldr	r3, [r7, #16]
 800a17e:	015a      	lsls	r2, r3, #5
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	4413      	add	r3, r2
 800a184:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a188:	461a      	mov	r2, r3
 800a18a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a18e:	6013      	str	r3, [r2, #0]
 800a190:	e008      	b.n	800a1a4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	015a      	lsls	r2, r3, #5
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	4413      	add	r3, r2
 800a19a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a19e:	461a      	mov	r2, r3
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	015a      	lsls	r2, r3, #5
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	4413      	add	r3, r2
 800a1ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1b0:	461a      	mov	r2, r3
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	015a      	lsls	r2, r3, #5
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	4413      	add	r3, r2
 800a1be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a1c8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a1ca:	693b      	ldr	r3, [r7, #16]
 800a1cc:	3301      	adds	r3, #1
 800a1ce:	613b      	str	r3, [r7, #16]
 800a1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1d2:	693a      	ldr	r2, [r7, #16]
 800a1d4:	429a      	cmp	r2, r3
 800a1d6:	d3b7      	bcc.n	800a148 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1de:	691b      	ldr	r3, [r3, #16]
 800a1e0:	68fa      	ldr	r2, [r7, #12]
 800a1e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a1e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a1ea:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a1f8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a1fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d105      	bne.n	800a20c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	699b      	ldr	r3, [r3, #24]
 800a204:	f043 0210 	orr.w	r2, r3, #16
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	699a      	ldr	r2, [r3, #24]
 800a210:	4b0f      	ldr	r3, [pc, #60]	; (800a250 <USB_DevInit+0x2b8>)
 800a212:	4313      	orrs	r3, r2
 800a214:	687a      	ldr	r2, [r7, #4]
 800a216:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a218:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d005      	beq.n	800a22a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	699b      	ldr	r3, [r3, #24]
 800a222:	f043 0208 	orr.w	r2, r3, #8
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a22a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	d107      	bne.n	800a240 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	699b      	ldr	r3, [r3, #24]
 800a234:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a238:	f043 0304 	orr.w	r3, r3, #4
 800a23c:	687a      	ldr	r2, [r7, #4]
 800a23e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a240:	7dfb      	ldrb	r3, [r7, #23]
}
 800a242:	4618      	mov	r0, r3
 800a244:	3718      	adds	r7, #24
 800a246:	46bd      	mov	sp, r7
 800a248:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a24c:	b004      	add	sp, #16
 800a24e:	4770      	bx	lr
 800a250:	803c3800 	.word	0x803c3800

0800a254 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a254:	b480      	push	{r7}
 800a256:	b085      	sub	sp, #20
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
 800a25c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a25e:	2300      	movs	r3, #0
 800a260:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	019b      	lsls	r3, r3, #6
 800a266:	f043 0220 	orr.w	r2, r3, #32
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	3301      	adds	r3, #1
 800a272:	60fb      	str	r3, [r7, #12]
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	4a09      	ldr	r2, [pc, #36]	; (800a29c <USB_FlushTxFifo+0x48>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d901      	bls.n	800a280 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a27c:	2303      	movs	r3, #3
 800a27e:	e006      	b.n	800a28e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	691b      	ldr	r3, [r3, #16]
 800a284:	f003 0320 	and.w	r3, r3, #32
 800a288:	2b20      	cmp	r3, #32
 800a28a:	d0f0      	beq.n	800a26e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a28c:	2300      	movs	r3, #0
}
 800a28e:	4618      	mov	r0, r3
 800a290:	3714      	adds	r7, #20
 800a292:	46bd      	mov	sp, r7
 800a294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a298:	4770      	bx	lr
 800a29a:	bf00      	nop
 800a29c:	00030d40 	.word	0x00030d40

0800a2a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	b085      	sub	sp, #20
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2210      	movs	r2, #16
 800a2b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	3301      	adds	r3, #1
 800a2b6:	60fb      	str	r3, [r7, #12]
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	4a09      	ldr	r2, [pc, #36]	; (800a2e0 <USB_FlushRxFifo+0x40>)
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d901      	bls.n	800a2c4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a2c0:	2303      	movs	r3, #3
 800a2c2:	e006      	b.n	800a2d2 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	691b      	ldr	r3, [r3, #16]
 800a2c8:	f003 0310 	and.w	r3, r3, #16
 800a2cc:	2b10      	cmp	r3, #16
 800a2ce:	d0f0      	beq.n	800a2b2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a2d0:	2300      	movs	r3, #0
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	3714      	adds	r7, #20
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2dc:	4770      	bx	lr
 800a2de:	bf00      	nop
 800a2e0:	00030d40 	.word	0x00030d40

0800a2e4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b085      	sub	sp, #20
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
 800a2ec:	460b      	mov	r3, r1
 800a2ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2fa:	681a      	ldr	r2, [r3, #0]
 800a2fc:	78fb      	ldrb	r3, [r7, #3]
 800a2fe:	68f9      	ldr	r1, [r7, #12]
 800a300:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a304:	4313      	orrs	r3, r2
 800a306:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a308:	2300      	movs	r3, #0
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3714      	adds	r7, #20
 800a30e:	46bd      	mov	sp, r7
 800a310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a314:	4770      	bx	lr

0800a316 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a316:	b480      	push	{r7}
 800a318:	b087      	sub	sp, #28
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a322:	693b      	ldr	r3, [r7, #16]
 800a324:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a328:	689b      	ldr	r3, [r3, #8]
 800a32a:	f003 0306 	and.w	r3, r3, #6
 800a32e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d102      	bne.n	800a33c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a336:	2300      	movs	r3, #0
 800a338:	75fb      	strb	r3, [r7, #23]
 800a33a:	e00a      	b.n	800a352 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	2b02      	cmp	r3, #2
 800a340:	d002      	beq.n	800a348 <USB_GetDevSpeed+0x32>
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2b06      	cmp	r3, #6
 800a346:	d102      	bne.n	800a34e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a348:	2302      	movs	r3, #2
 800a34a:	75fb      	strb	r3, [r7, #23]
 800a34c:	e001      	b.n	800a352 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a34e:	230f      	movs	r3, #15
 800a350:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a352:	7dfb      	ldrb	r3, [r7, #23]
}
 800a354:	4618      	mov	r0, r3
 800a356:	371c      	adds	r7, #28
 800a358:	46bd      	mov	sp, r7
 800a35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35e:	4770      	bx	lr

0800a360 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a360:	b480      	push	{r7}
 800a362:	b085      	sub	sp, #20
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
 800a368:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	781b      	ldrb	r3, [r3, #0]
 800a372:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	785b      	ldrb	r3, [r3, #1]
 800a378:	2b01      	cmp	r3, #1
 800a37a:	d13a      	bne.n	800a3f2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a382:	69da      	ldr	r2, [r3, #28]
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	781b      	ldrb	r3, [r3, #0]
 800a388:	f003 030f 	and.w	r3, r3, #15
 800a38c:	2101      	movs	r1, #1
 800a38e:	fa01 f303 	lsl.w	r3, r1, r3
 800a392:	b29b      	uxth	r3, r3
 800a394:	68f9      	ldr	r1, [r7, #12]
 800a396:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a39a:	4313      	orrs	r3, r2
 800a39c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a39e:	68bb      	ldr	r3, [r7, #8]
 800a3a0:	015a      	lsls	r2, r3, #5
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	4413      	add	r3, r2
 800a3a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d155      	bne.n	800a460 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	015a      	lsls	r2, r3, #5
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	4413      	add	r3, r2
 800a3bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3c0:	681a      	ldr	r2, [r3, #0]
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	689b      	ldr	r3, [r3, #8]
 800a3c6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	78db      	ldrb	r3, [r3, #3]
 800a3ce:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a3d0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a3d2:	68bb      	ldr	r3, [r7, #8]
 800a3d4:	059b      	lsls	r3, r3, #22
 800a3d6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a3d8:	4313      	orrs	r3, r2
 800a3da:	68ba      	ldr	r2, [r7, #8]
 800a3dc:	0151      	lsls	r1, r2, #5
 800a3de:	68fa      	ldr	r2, [r7, #12]
 800a3e0:	440a      	add	r2, r1
 800a3e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a3ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a3ee:	6013      	str	r3, [r2, #0]
 800a3f0:	e036      	b.n	800a460 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a3f8:	69da      	ldr	r2, [r3, #28]
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	f003 030f 	and.w	r3, r3, #15
 800a402:	2101      	movs	r1, #1
 800a404:	fa01 f303 	lsl.w	r3, r1, r3
 800a408:	041b      	lsls	r3, r3, #16
 800a40a:	68f9      	ldr	r1, [r7, #12]
 800a40c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a410:	4313      	orrs	r3, r2
 800a412:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	015a      	lsls	r2, r3, #5
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	4413      	add	r3, r2
 800a41c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a426:	2b00      	cmp	r3, #0
 800a428:	d11a      	bne.n	800a460 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a42a:	68bb      	ldr	r3, [r7, #8]
 800a42c:	015a      	lsls	r2, r3, #5
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	4413      	add	r3, r2
 800a432:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a436:	681a      	ldr	r2, [r3, #0]
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	689b      	ldr	r3, [r3, #8]
 800a43c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	78db      	ldrb	r3, [r3, #3]
 800a444:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a446:	430b      	orrs	r3, r1
 800a448:	4313      	orrs	r3, r2
 800a44a:	68ba      	ldr	r2, [r7, #8]
 800a44c:	0151      	lsls	r1, r2, #5
 800a44e:	68fa      	ldr	r2, [r7, #12]
 800a450:	440a      	add	r2, r1
 800a452:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a456:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a45a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a45e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a460:	2300      	movs	r3, #0
}
 800a462:	4618      	mov	r0, r3
 800a464:	3714      	adds	r7, #20
 800a466:	46bd      	mov	sp, r7
 800a468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46c:	4770      	bx	lr
	...

0800a470 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a470:	b480      	push	{r7}
 800a472:	b085      	sub	sp, #20
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	781b      	ldrb	r3, [r3, #0]
 800a482:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a484:	683b      	ldr	r3, [r7, #0]
 800a486:	785b      	ldrb	r3, [r3, #1]
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d161      	bne.n	800a550 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	015a      	lsls	r2, r3, #5
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	4413      	add	r3, r2
 800a494:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a49e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a4a2:	d11f      	bne.n	800a4e4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	015a      	lsls	r2, r3, #5
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	4413      	add	r3, r2
 800a4ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	68ba      	ldr	r2, [r7, #8]
 800a4b4:	0151      	lsls	r1, r2, #5
 800a4b6:	68fa      	ldr	r2, [r7, #12]
 800a4b8:	440a      	add	r2, r1
 800a4ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a4be:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a4c2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a4c4:	68bb      	ldr	r3, [r7, #8]
 800a4c6:	015a      	lsls	r2, r3, #5
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	4413      	add	r3, r2
 800a4cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	68ba      	ldr	r2, [r7, #8]
 800a4d4:	0151      	lsls	r1, r2, #5
 800a4d6:	68fa      	ldr	r2, [r7, #12]
 800a4d8:	440a      	add	r2, r1
 800a4da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a4de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a4e2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	f003 030f 	and.w	r3, r3, #15
 800a4f4:	2101      	movs	r1, #1
 800a4f6:	fa01 f303 	lsl.w	r3, r1, r3
 800a4fa:	b29b      	uxth	r3, r3
 800a4fc:	43db      	mvns	r3, r3
 800a4fe:	68f9      	ldr	r1, [r7, #12]
 800a500:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a504:	4013      	ands	r3, r2
 800a506:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a50e:	69da      	ldr	r2, [r3, #28]
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	781b      	ldrb	r3, [r3, #0]
 800a514:	f003 030f 	and.w	r3, r3, #15
 800a518:	2101      	movs	r1, #1
 800a51a:	fa01 f303 	lsl.w	r3, r1, r3
 800a51e:	b29b      	uxth	r3, r3
 800a520:	43db      	mvns	r3, r3
 800a522:	68f9      	ldr	r1, [r7, #12]
 800a524:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a528:	4013      	ands	r3, r2
 800a52a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a52c:	68bb      	ldr	r3, [r7, #8]
 800a52e:	015a      	lsls	r2, r3, #5
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	4413      	add	r3, r2
 800a534:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a538:	681a      	ldr	r2, [r3, #0]
 800a53a:	68bb      	ldr	r3, [r7, #8]
 800a53c:	0159      	lsls	r1, r3, #5
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	440b      	add	r3, r1
 800a542:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a546:	4619      	mov	r1, r3
 800a548:	4b35      	ldr	r3, [pc, #212]	; (800a620 <USB_DeactivateEndpoint+0x1b0>)
 800a54a:	4013      	ands	r3, r2
 800a54c:	600b      	str	r3, [r1, #0]
 800a54e:	e060      	b.n	800a612 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	015a      	lsls	r2, r3, #5
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	4413      	add	r3, r2
 800a558:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a562:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a566:	d11f      	bne.n	800a5a8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a568:	68bb      	ldr	r3, [r7, #8]
 800a56a:	015a      	lsls	r2, r3, #5
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	4413      	add	r3, r2
 800a570:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	68ba      	ldr	r2, [r7, #8]
 800a578:	0151      	lsls	r1, r2, #5
 800a57a:	68fa      	ldr	r2, [r7, #12]
 800a57c:	440a      	add	r2, r1
 800a57e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a582:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a586:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a588:	68bb      	ldr	r3, [r7, #8]
 800a58a:	015a      	lsls	r2, r3, #5
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	4413      	add	r3, r2
 800a590:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	68ba      	ldr	r2, [r7, #8]
 800a598:	0151      	lsls	r1, r2, #5
 800a59a:	68fa      	ldr	r2, [r7, #12]
 800a59c:	440a      	add	r2, r1
 800a59e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a5a2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a5a6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	781b      	ldrb	r3, [r3, #0]
 800a5b4:	f003 030f 	and.w	r3, r3, #15
 800a5b8:	2101      	movs	r1, #1
 800a5ba:	fa01 f303 	lsl.w	r3, r1, r3
 800a5be:	041b      	lsls	r3, r3, #16
 800a5c0:	43db      	mvns	r3, r3
 800a5c2:	68f9      	ldr	r1, [r7, #12]
 800a5c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a5c8:	4013      	ands	r3, r2
 800a5ca:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5d2:	69da      	ldr	r2, [r3, #28]
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	781b      	ldrb	r3, [r3, #0]
 800a5d8:	f003 030f 	and.w	r3, r3, #15
 800a5dc:	2101      	movs	r1, #1
 800a5de:	fa01 f303 	lsl.w	r3, r1, r3
 800a5e2:	041b      	lsls	r3, r3, #16
 800a5e4:	43db      	mvns	r3, r3
 800a5e6:	68f9      	ldr	r1, [r7, #12]
 800a5e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a5ec:	4013      	ands	r3, r2
 800a5ee:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	015a      	lsls	r2, r3, #5
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	4413      	add	r3, r2
 800a5f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5fc:	681a      	ldr	r2, [r3, #0]
 800a5fe:	68bb      	ldr	r3, [r7, #8]
 800a600:	0159      	lsls	r1, r3, #5
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	440b      	add	r3, r1
 800a606:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a60a:	4619      	mov	r1, r3
 800a60c:	4b05      	ldr	r3, [pc, #20]	; (800a624 <USB_DeactivateEndpoint+0x1b4>)
 800a60e:	4013      	ands	r3, r2
 800a610:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a612:	2300      	movs	r3, #0
}
 800a614:	4618      	mov	r0, r3
 800a616:	3714      	adds	r7, #20
 800a618:	46bd      	mov	sp, r7
 800a61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61e:	4770      	bx	lr
 800a620:	ec337800 	.word	0xec337800
 800a624:	eff37800 	.word	0xeff37800

0800a628 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b08a      	sub	sp, #40	; 0x28
 800a62c:	af02      	add	r7, sp, #8
 800a62e:	60f8      	str	r0, [r7, #12]
 800a630:	60b9      	str	r1, [r7, #8]
 800a632:	4613      	mov	r3, r2
 800a634:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	781b      	ldrb	r3, [r3, #0]
 800a63e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	785b      	ldrb	r3, [r3, #1]
 800a644:	2b01      	cmp	r3, #1
 800a646:	f040 815c 	bne.w	800a902 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	695b      	ldr	r3, [r3, #20]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d132      	bne.n	800a6b8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a652:	69bb      	ldr	r3, [r7, #24]
 800a654:	015a      	lsls	r2, r3, #5
 800a656:	69fb      	ldr	r3, [r7, #28]
 800a658:	4413      	add	r3, r2
 800a65a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a65e:	691b      	ldr	r3, [r3, #16]
 800a660:	69ba      	ldr	r2, [r7, #24]
 800a662:	0151      	lsls	r1, r2, #5
 800a664:	69fa      	ldr	r2, [r7, #28]
 800a666:	440a      	add	r2, r1
 800a668:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a66c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a670:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a674:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a676:	69bb      	ldr	r3, [r7, #24]
 800a678:	015a      	lsls	r2, r3, #5
 800a67a:	69fb      	ldr	r3, [r7, #28]
 800a67c:	4413      	add	r3, r2
 800a67e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a682:	691b      	ldr	r3, [r3, #16]
 800a684:	69ba      	ldr	r2, [r7, #24]
 800a686:	0151      	lsls	r1, r2, #5
 800a688:	69fa      	ldr	r2, [r7, #28]
 800a68a:	440a      	add	r2, r1
 800a68c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a690:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a694:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a696:	69bb      	ldr	r3, [r7, #24]
 800a698:	015a      	lsls	r2, r3, #5
 800a69a:	69fb      	ldr	r3, [r7, #28]
 800a69c:	4413      	add	r3, r2
 800a69e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6a2:	691b      	ldr	r3, [r3, #16]
 800a6a4:	69ba      	ldr	r2, [r7, #24]
 800a6a6:	0151      	lsls	r1, r2, #5
 800a6a8:	69fa      	ldr	r2, [r7, #28]
 800a6aa:	440a      	add	r2, r1
 800a6ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a6b0:	0cdb      	lsrs	r3, r3, #19
 800a6b2:	04db      	lsls	r3, r3, #19
 800a6b4:	6113      	str	r3, [r2, #16]
 800a6b6:	e074      	b.n	800a7a2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a6b8:	69bb      	ldr	r3, [r7, #24]
 800a6ba:	015a      	lsls	r2, r3, #5
 800a6bc:	69fb      	ldr	r3, [r7, #28]
 800a6be:	4413      	add	r3, r2
 800a6c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6c4:	691b      	ldr	r3, [r3, #16]
 800a6c6:	69ba      	ldr	r2, [r7, #24]
 800a6c8:	0151      	lsls	r1, r2, #5
 800a6ca:	69fa      	ldr	r2, [r7, #28]
 800a6cc:	440a      	add	r2, r1
 800a6ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a6d2:	0cdb      	lsrs	r3, r3, #19
 800a6d4:	04db      	lsls	r3, r3, #19
 800a6d6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a6d8:	69bb      	ldr	r3, [r7, #24]
 800a6da:	015a      	lsls	r2, r3, #5
 800a6dc:	69fb      	ldr	r3, [r7, #28]
 800a6de:	4413      	add	r3, r2
 800a6e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6e4:	691b      	ldr	r3, [r3, #16]
 800a6e6:	69ba      	ldr	r2, [r7, #24]
 800a6e8:	0151      	lsls	r1, r2, #5
 800a6ea:	69fa      	ldr	r2, [r7, #28]
 800a6ec:	440a      	add	r2, r1
 800a6ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a6f2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a6f6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a6fa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a6fc:	69bb      	ldr	r3, [r7, #24]
 800a6fe:	015a      	lsls	r2, r3, #5
 800a700:	69fb      	ldr	r3, [r7, #28]
 800a702:	4413      	add	r3, r2
 800a704:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a708:	691a      	ldr	r2, [r3, #16]
 800a70a:	68bb      	ldr	r3, [r7, #8]
 800a70c:	6959      	ldr	r1, [r3, #20]
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	689b      	ldr	r3, [r3, #8]
 800a712:	440b      	add	r3, r1
 800a714:	1e59      	subs	r1, r3, #1
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	689b      	ldr	r3, [r3, #8]
 800a71a:	fbb1 f3f3 	udiv	r3, r1, r3
 800a71e:	04d9      	lsls	r1, r3, #19
 800a720:	4b9d      	ldr	r3, [pc, #628]	; (800a998 <USB_EPStartXfer+0x370>)
 800a722:	400b      	ands	r3, r1
 800a724:	69b9      	ldr	r1, [r7, #24]
 800a726:	0148      	lsls	r0, r1, #5
 800a728:	69f9      	ldr	r1, [r7, #28]
 800a72a:	4401      	add	r1, r0
 800a72c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a730:	4313      	orrs	r3, r2
 800a732:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a734:	69bb      	ldr	r3, [r7, #24]
 800a736:	015a      	lsls	r2, r3, #5
 800a738:	69fb      	ldr	r3, [r7, #28]
 800a73a:	4413      	add	r3, r2
 800a73c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a740:	691a      	ldr	r2, [r3, #16]
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	695b      	ldr	r3, [r3, #20]
 800a746:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a74a:	69b9      	ldr	r1, [r7, #24]
 800a74c:	0148      	lsls	r0, r1, #5
 800a74e:	69f9      	ldr	r1, [r7, #28]
 800a750:	4401      	add	r1, r0
 800a752:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a756:	4313      	orrs	r3, r2
 800a758:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	78db      	ldrb	r3, [r3, #3]
 800a75e:	2b01      	cmp	r3, #1
 800a760:	d11f      	bne.n	800a7a2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a762:	69bb      	ldr	r3, [r7, #24]
 800a764:	015a      	lsls	r2, r3, #5
 800a766:	69fb      	ldr	r3, [r7, #28]
 800a768:	4413      	add	r3, r2
 800a76a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a76e:	691b      	ldr	r3, [r3, #16]
 800a770:	69ba      	ldr	r2, [r7, #24]
 800a772:	0151      	lsls	r1, r2, #5
 800a774:	69fa      	ldr	r2, [r7, #28]
 800a776:	440a      	add	r2, r1
 800a778:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a77c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800a780:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a782:	69bb      	ldr	r3, [r7, #24]
 800a784:	015a      	lsls	r2, r3, #5
 800a786:	69fb      	ldr	r3, [r7, #28]
 800a788:	4413      	add	r3, r2
 800a78a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a78e:	691b      	ldr	r3, [r3, #16]
 800a790:	69ba      	ldr	r2, [r7, #24]
 800a792:	0151      	lsls	r1, r2, #5
 800a794:	69fa      	ldr	r2, [r7, #28]
 800a796:	440a      	add	r2, r1
 800a798:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a79c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a7a0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800a7a2:	79fb      	ldrb	r3, [r7, #7]
 800a7a4:	2b01      	cmp	r3, #1
 800a7a6:	d14b      	bne.n	800a840 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	691b      	ldr	r3, [r3, #16]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d009      	beq.n	800a7c4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a7b0:	69bb      	ldr	r3, [r7, #24]
 800a7b2:	015a      	lsls	r2, r3, #5
 800a7b4:	69fb      	ldr	r3, [r7, #28]
 800a7b6:	4413      	add	r3, r2
 800a7b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7bc:	461a      	mov	r2, r3
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	691b      	ldr	r3, [r3, #16]
 800a7c2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	78db      	ldrb	r3, [r3, #3]
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	d128      	bne.n	800a81e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a7cc:	69fb      	ldr	r3, [r7, #28]
 800a7ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7d2:	689b      	ldr	r3, [r3, #8]
 800a7d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d110      	bne.n	800a7fe <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a7dc:	69bb      	ldr	r3, [r7, #24]
 800a7de:	015a      	lsls	r2, r3, #5
 800a7e0:	69fb      	ldr	r3, [r7, #28]
 800a7e2:	4413      	add	r3, r2
 800a7e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	69ba      	ldr	r2, [r7, #24]
 800a7ec:	0151      	lsls	r1, r2, #5
 800a7ee:	69fa      	ldr	r2, [r7, #28]
 800a7f0:	440a      	add	r2, r1
 800a7f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a7f6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a7fa:	6013      	str	r3, [r2, #0]
 800a7fc:	e00f      	b.n	800a81e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a7fe:	69bb      	ldr	r3, [r7, #24]
 800a800:	015a      	lsls	r2, r3, #5
 800a802:	69fb      	ldr	r3, [r7, #28]
 800a804:	4413      	add	r3, r2
 800a806:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	69ba      	ldr	r2, [r7, #24]
 800a80e:	0151      	lsls	r1, r2, #5
 800a810:	69fa      	ldr	r2, [r7, #28]
 800a812:	440a      	add	r2, r1
 800a814:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a818:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a81c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a81e:	69bb      	ldr	r3, [r7, #24]
 800a820:	015a      	lsls	r2, r3, #5
 800a822:	69fb      	ldr	r3, [r7, #28]
 800a824:	4413      	add	r3, r2
 800a826:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	69ba      	ldr	r2, [r7, #24]
 800a82e:	0151      	lsls	r1, r2, #5
 800a830:	69fa      	ldr	r2, [r7, #28]
 800a832:	440a      	add	r2, r1
 800a834:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a838:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a83c:	6013      	str	r3, [r2, #0]
 800a83e:	e12f      	b.n	800aaa0 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a840:	69bb      	ldr	r3, [r7, #24]
 800a842:	015a      	lsls	r2, r3, #5
 800a844:	69fb      	ldr	r3, [r7, #28]
 800a846:	4413      	add	r3, r2
 800a848:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	69ba      	ldr	r2, [r7, #24]
 800a850:	0151      	lsls	r1, r2, #5
 800a852:	69fa      	ldr	r2, [r7, #28]
 800a854:	440a      	add	r2, r1
 800a856:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a85a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a85e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	78db      	ldrb	r3, [r3, #3]
 800a864:	2b01      	cmp	r3, #1
 800a866:	d015      	beq.n	800a894 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	695b      	ldr	r3, [r3, #20]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	f000 8117 	beq.w	800aaa0 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a872:	69fb      	ldr	r3, [r7, #28]
 800a874:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a878:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	f003 030f 	and.w	r3, r3, #15
 800a882:	2101      	movs	r1, #1
 800a884:	fa01 f303 	lsl.w	r3, r1, r3
 800a888:	69f9      	ldr	r1, [r7, #28]
 800a88a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a88e:	4313      	orrs	r3, r2
 800a890:	634b      	str	r3, [r1, #52]	; 0x34
 800a892:	e105      	b.n	800aaa0 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a894:	69fb      	ldr	r3, [r7, #28]
 800a896:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a89a:	689b      	ldr	r3, [r3, #8]
 800a89c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d110      	bne.n	800a8c6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a8a4:	69bb      	ldr	r3, [r7, #24]
 800a8a6:	015a      	lsls	r2, r3, #5
 800a8a8:	69fb      	ldr	r3, [r7, #28]
 800a8aa:	4413      	add	r3, r2
 800a8ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	69ba      	ldr	r2, [r7, #24]
 800a8b4:	0151      	lsls	r1, r2, #5
 800a8b6:	69fa      	ldr	r2, [r7, #28]
 800a8b8:	440a      	add	r2, r1
 800a8ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a8be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a8c2:	6013      	str	r3, [r2, #0]
 800a8c4:	e00f      	b.n	800a8e6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a8c6:	69bb      	ldr	r3, [r7, #24]
 800a8c8:	015a      	lsls	r2, r3, #5
 800a8ca:	69fb      	ldr	r3, [r7, #28]
 800a8cc:	4413      	add	r3, r2
 800a8ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	69ba      	ldr	r2, [r7, #24]
 800a8d6:	0151      	lsls	r1, r2, #5
 800a8d8:	69fa      	ldr	r2, [r7, #28]
 800a8da:	440a      	add	r2, r1
 800a8dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a8e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a8e4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a8e6:	68bb      	ldr	r3, [r7, #8]
 800a8e8:	68d9      	ldr	r1, [r3, #12]
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	781a      	ldrb	r2, [r3, #0]
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	695b      	ldr	r3, [r3, #20]
 800a8f2:	b298      	uxth	r0, r3
 800a8f4:	79fb      	ldrb	r3, [r7, #7]
 800a8f6:	9300      	str	r3, [sp, #0]
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	68f8      	ldr	r0, [r7, #12]
 800a8fc:	f000 fa2b 	bl	800ad56 <USB_WritePacket>
 800a900:	e0ce      	b.n	800aaa0 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a902:	69bb      	ldr	r3, [r7, #24]
 800a904:	015a      	lsls	r2, r3, #5
 800a906:	69fb      	ldr	r3, [r7, #28]
 800a908:	4413      	add	r3, r2
 800a90a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a90e:	691b      	ldr	r3, [r3, #16]
 800a910:	69ba      	ldr	r2, [r7, #24]
 800a912:	0151      	lsls	r1, r2, #5
 800a914:	69fa      	ldr	r2, [r7, #28]
 800a916:	440a      	add	r2, r1
 800a918:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a91c:	0cdb      	lsrs	r3, r3, #19
 800a91e:	04db      	lsls	r3, r3, #19
 800a920:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a922:	69bb      	ldr	r3, [r7, #24]
 800a924:	015a      	lsls	r2, r3, #5
 800a926:	69fb      	ldr	r3, [r7, #28]
 800a928:	4413      	add	r3, r2
 800a92a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a92e:	691b      	ldr	r3, [r3, #16]
 800a930:	69ba      	ldr	r2, [r7, #24]
 800a932:	0151      	lsls	r1, r2, #5
 800a934:	69fa      	ldr	r2, [r7, #28]
 800a936:	440a      	add	r2, r1
 800a938:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a93c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a940:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a944:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800a946:	68bb      	ldr	r3, [r7, #8]
 800a948:	695b      	ldr	r3, [r3, #20]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d126      	bne.n	800a99c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a94e:	69bb      	ldr	r3, [r7, #24]
 800a950:	015a      	lsls	r2, r3, #5
 800a952:	69fb      	ldr	r3, [r7, #28]
 800a954:	4413      	add	r3, r2
 800a956:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a95a:	691a      	ldr	r2, [r3, #16]
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	689b      	ldr	r3, [r3, #8]
 800a960:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a964:	69b9      	ldr	r1, [r7, #24]
 800a966:	0148      	lsls	r0, r1, #5
 800a968:	69f9      	ldr	r1, [r7, #28]
 800a96a:	4401      	add	r1, r0
 800a96c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a970:	4313      	orrs	r3, r2
 800a972:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a974:	69bb      	ldr	r3, [r7, #24]
 800a976:	015a      	lsls	r2, r3, #5
 800a978:	69fb      	ldr	r3, [r7, #28]
 800a97a:	4413      	add	r3, r2
 800a97c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a980:	691b      	ldr	r3, [r3, #16]
 800a982:	69ba      	ldr	r2, [r7, #24]
 800a984:	0151      	lsls	r1, r2, #5
 800a986:	69fa      	ldr	r2, [r7, #28]
 800a988:	440a      	add	r2, r1
 800a98a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a98e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a992:	6113      	str	r3, [r2, #16]
 800a994:	e036      	b.n	800aa04 <USB_EPStartXfer+0x3dc>
 800a996:	bf00      	nop
 800a998:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	695a      	ldr	r2, [r3, #20]
 800a9a0:	68bb      	ldr	r3, [r7, #8]
 800a9a2:	689b      	ldr	r3, [r3, #8]
 800a9a4:	4413      	add	r3, r2
 800a9a6:	1e5a      	subs	r2, r3, #1
 800a9a8:	68bb      	ldr	r3, [r7, #8]
 800a9aa:	689b      	ldr	r3, [r3, #8]
 800a9ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9b0:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a9b2:	69bb      	ldr	r3, [r7, #24]
 800a9b4:	015a      	lsls	r2, r3, #5
 800a9b6:	69fb      	ldr	r3, [r7, #28]
 800a9b8:	4413      	add	r3, r2
 800a9ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9be:	691a      	ldr	r2, [r3, #16]
 800a9c0:	8afb      	ldrh	r3, [r7, #22]
 800a9c2:	04d9      	lsls	r1, r3, #19
 800a9c4:	4b39      	ldr	r3, [pc, #228]	; (800aaac <USB_EPStartXfer+0x484>)
 800a9c6:	400b      	ands	r3, r1
 800a9c8:	69b9      	ldr	r1, [r7, #24]
 800a9ca:	0148      	lsls	r0, r1, #5
 800a9cc:	69f9      	ldr	r1, [r7, #28]
 800a9ce:	4401      	add	r1, r0
 800a9d0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800a9d8:	69bb      	ldr	r3, [r7, #24]
 800a9da:	015a      	lsls	r2, r3, #5
 800a9dc:	69fb      	ldr	r3, [r7, #28]
 800a9de:	4413      	add	r3, r2
 800a9e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9e4:	691a      	ldr	r2, [r3, #16]
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	689b      	ldr	r3, [r3, #8]
 800a9ea:	8af9      	ldrh	r1, [r7, #22]
 800a9ec:	fb01 f303 	mul.w	r3, r1, r3
 800a9f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a9f4:	69b9      	ldr	r1, [r7, #24]
 800a9f6:	0148      	lsls	r0, r1, #5
 800a9f8:	69f9      	ldr	r1, [r7, #28]
 800a9fa:	4401      	add	r1, r0
 800a9fc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800aa00:	4313      	orrs	r3, r2
 800aa02:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800aa04:	79fb      	ldrb	r3, [r7, #7]
 800aa06:	2b01      	cmp	r3, #1
 800aa08:	d10d      	bne.n	800aa26 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	68db      	ldr	r3, [r3, #12]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d009      	beq.n	800aa26 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	68d9      	ldr	r1, [r3, #12]
 800aa16:	69bb      	ldr	r3, [r7, #24]
 800aa18:	015a      	lsls	r2, r3, #5
 800aa1a:	69fb      	ldr	r3, [r7, #28]
 800aa1c:	4413      	add	r3, r2
 800aa1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa22:	460a      	mov	r2, r1
 800aa24:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	78db      	ldrb	r3, [r3, #3]
 800aa2a:	2b01      	cmp	r3, #1
 800aa2c:	d128      	bne.n	800aa80 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aa2e:	69fb      	ldr	r3, [r7, #28]
 800aa30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa34:	689b      	ldr	r3, [r3, #8]
 800aa36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d110      	bne.n	800aa60 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800aa3e:	69bb      	ldr	r3, [r7, #24]
 800aa40:	015a      	lsls	r2, r3, #5
 800aa42:	69fb      	ldr	r3, [r7, #28]
 800aa44:	4413      	add	r3, r2
 800aa46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	69ba      	ldr	r2, [r7, #24]
 800aa4e:	0151      	lsls	r1, r2, #5
 800aa50:	69fa      	ldr	r2, [r7, #28]
 800aa52:	440a      	add	r2, r1
 800aa54:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aa58:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aa5c:	6013      	str	r3, [r2, #0]
 800aa5e:	e00f      	b.n	800aa80 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800aa60:	69bb      	ldr	r3, [r7, #24]
 800aa62:	015a      	lsls	r2, r3, #5
 800aa64:	69fb      	ldr	r3, [r7, #28]
 800aa66:	4413      	add	r3, r2
 800aa68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	69ba      	ldr	r2, [r7, #24]
 800aa70:	0151      	lsls	r1, r2, #5
 800aa72:	69fa      	ldr	r2, [r7, #28]
 800aa74:	440a      	add	r2, r1
 800aa76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aa7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa7e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800aa80:	69bb      	ldr	r3, [r7, #24]
 800aa82:	015a      	lsls	r2, r3, #5
 800aa84:	69fb      	ldr	r3, [r7, #28]
 800aa86:	4413      	add	r3, r2
 800aa88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	69ba      	ldr	r2, [r7, #24]
 800aa90:	0151      	lsls	r1, r2, #5
 800aa92:	69fa      	ldr	r2, [r7, #28]
 800aa94:	440a      	add	r2, r1
 800aa96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aa9a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aa9e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aaa0:	2300      	movs	r3, #0
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3720      	adds	r7, #32
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}
 800aaaa:	bf00      	nop
 800aaac:	1ff80000 	.word	0x1ff80000

0800aab0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800aab0:	b480      	push	{r7}
 800aab2:	b087      	sub	sp, #28
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	60f8      	str	r0, [r7, #12]
 800aab8:	60b9      	str	r1, [r7, #8]
 800aaba:	4613      	mov	r3, r2
 800aabc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	781b      	ldrb	r3, [r3, #0]
 800aac6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	785b      	ldrb	r3, [r3, #1]
 800aacc:	2b01      	cmp	r3, #1
 800aace:	f040 80cd 	bne.w	800ac6c <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800aad2:	68bb      	ldr	r3, [r7, #8]
 800aad4:	695b      	ldr	r3, [r3, #20]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d132      	bne.n	800ab40 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800aada:	693b      	ldr	r3, [r7, #16]
 800aadc:	015a      	lsls	r2, r3, #5
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	4413      	add	r3, r2
 800aae2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aae6:	691b      	ldr	r3, [r3, #16]
 800aae8:	693a      	ldr	r2, [r7, #16]
 800aaea:	0151      	lsls	r1, r2, #5
 800aaec:	697a      	ldr	r2, [r7, #20]
 800aaee:	440a      	add	r2, r1
 800aaf0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aaf4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800aaf8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800aafc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800aafe:	693b      	ldr	r3, [r7, #16]
 800ab00:	015a      	lsls	r2, r3, #5
 800ab02:	697b      	ldr	r3, [r7, #20]
 800ab04:	4413      	add	r3, r2
 800ab06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab0a:	691b      	ldr	r3, [r3, #16]
 800ab0c:	693a      	ldr	r2, [r7, #16]
 800ab0e:	0151      	lsls	r1, r2, #5
 800ab10:	697a      	ldr	r2, [r7, #20]
 800ab12:	440a      	add	r2, r1
 800ab14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab18:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ab1c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab1e:	693b      	ldr	r3, [r7, #16]
 800ab20:	015a      	lsls	r2, r3, #5
 800ab22:	697b      	ldr	r3, [r7, #20]
 800ab24:	4413      	add	r3, r2
 800ab26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab2a:	691b      	ldr	r3, [r3, #16]
 800ab2c:	693a      	ldr	r2, [r7, #16]
 800ab2e:	0151      	lsls	r1, r2, #5
 800ab30:	697a      	ldr	r2, [r7, #20]
 800ab32:	440a      	add	r2, r1
 800ab34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab38:	0cdb      	lsrs	r3, r3, #19
 800ab3a:	04db      	lsls	r3, r3, #19
 800ab3c:	6113      	str	r3, [r2, #16]
 800ab3e:	e04e      	b.n	800abde <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab40:	693b      	ldr	r3, [r7, #16]
 800ab42:	015a      	lsls	r2, r3, #5
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	4413      	add	r3, r2
 800ab48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab4c:	691b      	ldr	r3, [r3, #16]
 800ab4e:	693a      	ldr	r2, [r7, #16]
 800ab50:	0151      	lsls	r1, r2, #5
 800ab52:	697a      	ldr	r2, [r7, #20]
 800ab54:	440a      	add	r2, r1
 800ab56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab5a:	0cdb      	lsrs	r3, r3, #19
 800ab5c:	04db      	lsls	r3, r3, #19
 800ab5e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ab60:	693b      	ldr	r3, [r7, #16]
 800ab62:	015a      	lsls	r2, r3, #5
 800ab64:	697b      	ldr	r3, [r7, #20]
 800ab66:	4413      	add	r3, r2
 800ab68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab6c:	691b      	ldr	r3, [r3, #16]
 800ab6e:	693a      	ldr	r2, [r7, #16]
 800ab70:	0151      	lsls	r1, r2, #5
 800ab72:	697a      	ldr	r2, [r7, #20]
 800ab74:	440a      	add	r2, r1
 800ab76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab7a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ab7e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ab82:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	695a      	ldr	r2, [r3, #20]
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	689b      	ldr	r3, [r3, #8]
 800ab8c:	429a      	cmp	r2, r3
 800ab8e:	d903      	bls.n	800ab98 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	689a      	ldr	r2, [r3, #8]
 800ab94:	68bb      	ldr	r3, [r7, #8]
 800ab96:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ab98:	693b      	ldr	r3, [r7, #16]
 800ab9a:	015a      	lsls	r2, r3, #5
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	4413      	add	r3, r2
 800aba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aba4:	691b      	ldr	r3, [r3, #16]
 800aba6:	693a      	ldr	r2, [r7, #16]
 800aba8:	0151      	lsls	r1, r2, #5
 800abaa:	697a      	ldr	r2, [r7, #20]
 800abac:	440a      	add	r2, r1
 800abae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800abb2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800abb6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800abb8:	693b      	ldr	r3, [r7, #16]
 800abba:	015a      	lsls	r2, r3, #5
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	4413      	add	r3, r2
 800abc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abc4:	691a      	ldr	r2, [r3, #16]
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	695b      	ldr	r3, [r3, #20]
 800abca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800abce:	6939      	ldr	r1, [r7, #16]
 800abd0:	0148      	lsls	r0, r1, #5
 800abd2:	6979      	ldr	r1, [r7, #20]
 800abd4:	4401      	add	r1, r0
 800abd6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800abda:	4313      	orrs	r3, r2
 800abdc:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800abde:	79fb      	ldrb	r3, [r7, #7]
 800abe0:	2b01      	cmp	r3, #1
 800abe2:	d11e      	bne.n	800ac22 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	691b      	ldr	r3, [r3, #16]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d009      	beq.n	800ac00 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	015a      	lsls	r2, r3, #5
 800abf0:	697b      	ldr	r3, [r7, #20]
 800abf2:	4413      	add	r3, r2
 800abf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abf8:	461a      	mov	r2, r3
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	691b      	ldr	r3, [r3, #16]
 800abfe:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ac00:	693b      	ldr	r3, [r7, #16]
 800ac02:	015a      	lsls	r2, r3, #5
 800ac04:	697b      	ldr	r3, [r7, #20]
 800ac06:	4413      	add	r3, r2
 800ac08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	693a      	ldr	r2, [r7, #16]
 800ac10:	0151      	lsls	r1, r2, #5
 800ac12:	697a      	ldr	r2, [r7, #20]
 800ac14:	440a      	add	r2, r1
 800ac16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac1a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ac1e:	6013      	str	r3, [r2, #0]
 800ac20:	e092      	b.n	800ad48 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ac22:	693b      	ldr	r3, [r7, #16]
 800ac24:	015a      	lsls	r2, r3, #5
 800ac26:	697b      	ldr	r3, [r7, #20]
 800ac28:	4413      	add	r3, r2
 800ac2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	693a      	ldr	r2, [r7, #16]
 800ac32:	0151      	lsls	r1, r2, #5
 800ac34:	697a      	ldr	r2, [r7, #20]
 800ac36:	440a      	add	r2, r1
 800ac38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac3c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ac40:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	695b      	ldr	r3, [r3, #20]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d07e      	beq.n	800ad48 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ac4a:	697b      	ldr	r3, [r7, #20]
 800ac4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	781b      	ldrb	r3, [r3, #0]
 800ac56:	f003 030f 	and.w	r3, r3, #15
 800ac5a:	2101      	movs	r1, #1
 800ac5c:	fa01 f303 	lsl.w	r3, r1, r3
 800ac60:	6979      	ldr	r1, [r7, #20]
 800ac62:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ac66:	4313      	orrs	r3, r2
 800ac68:	634b      	str	r3, [r1, #52]	; 0x34
 800ac6a:	e06d      	b.n	800ad48 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ac6c:	693b      	ldr	r3, [r7, #16]
 800ac6e:	015a      	lsls	r2, r3, #5
 800ac70:	697b      	ldr	r3, [r7, #20]
 800ac72:	4413      	add	r3, r2
 800ac74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac78:	691b      	ldr	r3, [r3, #16]
 800ac7a:	693a      	ldr	r2, [r7, #16]
 800ac7c:	0151      	lsls	r1, r2, #5
 800ac7e:	697a      	ldr	r2, [r7, #20]
 800ac80:	440a      	add	r2, r1
 800ac82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac86:	0cdb      	lsrs	r3, r3, #19
 800ac88:	04db      	lsls	r3, r3, #19
 800ac8a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ac8c:	693b      	ldr	r3, [r7, #16]
 800ac8e:	015a      	lsls	r2, r3, #5
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	4413      	add	r3, r2
 800ac94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac98:	691b      	ldr	r3, [r3, #16]
 800ac9a:	693a      	ldr	r2, [r7, #16]
 800ac9c:	0151      	lsls	r1, r2, #5
 800ac9e:	697a      	ldr	r2, [r7, #20]
 800aca0:	440a      	add	r2, r1
 800aca2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aca6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800acaa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800acae:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	695b      	ldr	r3, [r3, #20]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d003      	beq.n	800acc0 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	689a      	ldr	r2, [r3, #8]
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	015a      	lsls	r2, r3, #5
 800acc4:	697b      	ldr	r3, [r7, #20]
 800acc6:	4413      	add	r3, r2
 800acc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800accc:	691b      	ldr	r3, [r3, #16]
 800acce:	693a      	ldr	r2, [r7, #16]
 800acd0:	0151      	lsls	r1, r2, #5
 800acd2:	697a      	ldr	r2, [r7, #20]
 800acd4:	440a      	add	r2, r1
 800acd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800acda:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800acde:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	015a      	lsls	r2, r3, #5
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	4413      	add	r3, r2
 800ace8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acec:	691a      	ldr	r2, [r3, #16]
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	689b      	ldr	r3, [r3, #8]
 800acf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800acf6:	6939      	ldr	r1, [r7, #16]
 800acf8:	0148      	lsls	r0, r1, #5
 800acfa:	6979      	ldr	r1, [r7, #20]
 800acfc:	4401      	add	r1, r0
 800acfe:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ad02:	4313      	orrs	r3, r2
 800ad04:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800ad06:	79fb      	ldrb	r3, [r7, #7]
 800ad08:	2b01      	cmp	r3, #1
 800ad0a:	d10d      	bne.n	800ad28 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	68db      	ldr	r3, [r3, #12]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d009      	beq.n	800ad28 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ad14:	68bb      	ldr	r3, [r7, #8]
 800ad16:	68d9      	ldr	r1, [r3, #12]
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	015a      	lsls	r2, r3, #5
 800ad1c:	697b      	ldr	r3, [r7, #20]
 800ad1e:	4413      	add	r3, r2
 800ad20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad24:	460a      	mov	r2, r1
 800ad26:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ad28:	693b      	ldr	r3, [r7, #16]
 800ad2a:	015a      	lsls	r2, r3, #5
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	4413      	add	r3, r2
 800ad30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	693a      	ldr	r2, [r7, #16]
 800ad38:	0151      	lsls	r1, r2, #5
 800ad3a:	697a      	ldr	r2, [r7, #20]
 800ad3c:	440a      	add	r2, r1
 800ad3e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad42:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ad46:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ad48:	2300      	movs	r3, #0
}
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	371c      	adds	r7, #28
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad54:	4770      	bx	lr

0800ad56 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ad56:	b480      	push	{r7}
 800ad58:	b089      	sub	sp, #36	; 0x24
 800ad5a:	af00      	add	r7, sp, #0
 800ad5c:	60f8      	str	r0, [r7, #12]
 800ad5e:	60b9      	str	r1, [r7, #8]
 800ad60:	4611      	mov	r1, r2
 800ad62:	461a      	mov	r2, r3
 800ad64:	460b      	mov	r3, r1
 800ad66:	71fb      	strb	r3, [r7, #7]
 800ad68:	4613      	mov	r3, r2
 800ad6a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800ad74:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d11a      	bne.n	800adb2 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ad7c:	88bb      	ldrh	r3, [r7, #4]
 800ad7e:	3303      	adds	r3, #3
 800ad80:	089b      	lsrs	r3, r3, #2
 800ad82:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ad84:	2300      	movs	r3, #0
 800ad86:	61bb      	str	r3, [r7, #24]
 800ad88:	e00f      	b.n	800adaa <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ad8a:	79fb      	ldrb	r3, [r7, #7]
 800ad8c:	031a      	lsls	r2, r3, #12
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	4413      	add	r3, r2
 800ad92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad96:	461a      	mov	r2, r3
 800ad98:	69fb      	ldr	r3, [r7, #28]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ad9e:	69fb      	ldr	r3, [r7, #28]
 800ada0:	3304      	adds	r3, #4
 800ada2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ada4:	69bb      	ldr	r3, [r7, #24]
 800ada6:	3301      	adds	r3, #1
 800ada8:	61bb      	str	r3, [r7, #24]
 800adaa:	69ba      	ldr	r2, [r7, #24]
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	429a      	cmp	r2, r3
 800adb0:	d3eb      	bcc.n	800ad8a <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800adb2:	2300      	movs	r3, #0
}
 800adb4:	4618      	mov	r0, r3
 800adb6:	3724      	adds	r7, #36	; 0x24
 800adb8:	46bd      	mov	sp, r7
 800adba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adbe:	4770      	bx	lr

0800adc0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800adc0:	b480      	push	{r7}
 800adc2:	b089      	sub	sp, #36	; 0x24
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	60f8      	str	r0, [r7, #12]
 800adc8:	60b9      	str	r1, [r7, #8]
 800adca:	4613      	mov	r3, r2
 800adcc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800add2:	68bb      	ldr	r3, [r7, #8]
 800add4:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800add6:	88fb      	ldrh	r3, [r7, #6]
 800add8:	3303      	adds	r3, #3
 800adda:	089b      	lsrs	r3, r3, #2
 800addc:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800adde:	2300      	movs	r3, #0
 800ade0:	61bb      	str	r3, [r7, #24]
 800ade2:	e00b      	b.n	800adfc <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ade4:	697b      	ldr	r3, [r7, #20]
 800ade6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800adea:	681a      	ldr	r2, [r3, #0]
 800adec:	69fb      	ldr	r3, [r7, #28]
 800adee:	601a      	str	r2, [r3, #0]
    pDest++;
 800adf0:	69fb      	ldr	r3, [r7, #28]
 800adf2:	3304      	adds	r3, #4
 800adf4:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800adf6:	69bb      	ldr	r3, [r7, #24]
 800adf8:	3301      	adds	r3, #1
 800adfa:	61bb      	str	r3, [r7, #24]
 800adfc:	69ba      	ldr	r2, [r7, #24]
 800adfe:	693b      	ldr	r3, [r7, #16]
 800ae00:	429a      	cmp	r2, r3
 800ae02:	d3ef      	bcc.n	800ade4 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800ae04:	69fb      	ldr	r3, [r7, #28]
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3724      	adds	r7, #36	; 0x24
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr

0800ae12 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ae12:	b480      	push	{r7}
 800ae14:	b085      	sub	sp, #20
 800ae16:	af00      	add	r7, sp, #0
 800ae18:	6078      	str	r0, [r7, #4]
 800ae1a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	781b      	ldrb	r3, [r3, #0]
 800ae24:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	785b      	ldrb	r3, [r3, #1]
 800ae2a:	2b01      	cmp	r3, #1
 800ae2c:	d12c      	bne.n	800ae88 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ae2e:	68bb      	ldr	r3, [r7, #8]
 800ae30:	015a      	lsls	r2, r3, #5
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	4413      	add	r3, r2
 800ae36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	db12      	blt.n	800ae66 <USB_EPSetStall+0x54>
 800ae40:	68bb      	ldr	r3, [r7, #8]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d00f      	beq.n	800ae66 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	015a      	lsls	r2, r3, #5
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	4413      	add	r3, r2
 800ae4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	68ba      	ldr	r2, [r7, #8]
 800ae56:	0151      	lsls	r1, r2, #5
 800ae58:	68fa      	ldr	r2, [r7, #12]
 800ae5a:	440a      	add	r2, r1
 800ae5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae60:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ae64:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	015a      	lsls	r2, r3, #5
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	4413      	add	r3, r2
 800ae6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	68ba      	ldr	r2, [r7, #8]
 800ae76:	0151      	lsls	r1, r2, #5
 800ae78:	68fa      	ldr	r2, [r7, #12]
 800ae7a:	440a      	add	r2, r1
 800ae7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae80:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ae84:	6013      	str	r3, [r2, #0]
 800ae86:	e02b      	b.n	800aee0 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ae88:	68bb      	ldr	r3, [r7, #8]
 800ae8a:	015a      	lsls	r2, r3, #5
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	4413      	add	r3, r2
 800ae90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	db12      	blt.n	800aec0 <USB_EPSetStall+0xae>
 800ae9a:	68bb      	ldr	r3, [r7, #8]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d00f      	beq.n	800aec0 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	015a      	lsls	r2, r3, #5
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	4413      	add	r3, r2
 800aea8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	68ba      	ldr	r2, [r7, #8]
 800aeb0:	0151      	lsls	r1, r2, #5
 800aeb2:	68fa      	ldr	r2, [r7, #12]
 800aeb4:	440a      	add	r2, r1
 800aeb6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aeba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800aebe:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	015a      	lsls	r2, r3, #5
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	4413      	add	r3, r2
 800aec8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	68ba      	ldr	r2, [r7, #8]
 800aed0:	0151      	lsls	r1, r2, #5
 800aed2:	68fa      	ldr	r2, [r7, #12]
 800aed4:	440a      	add	r2, r1
 800aed6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aeda:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800aede:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aee0:	2300      	movs	r3, #0
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	3714      	adds	r7, #20
 800aee6:	46bd      	mov	sp, r7
 800aee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeec:	4770      	bx	lr

0800aeee <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800aeee:	b480      	push	{r7}
 800aef0:	b085      	sub	sp, #20
 800aef2:	af00      	add	r7, sp, #0
 800aef4:	6078      	str	r0, [r7, #4]
 800aef6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	781b      	ldrb	r3, [r3, #0]
 800af00:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	785b      	ldrb	r3, [r3, #1]
 800af06:	2b01      	cmp	r3, #1
 800af08:	d128      	bne.n	800af5c <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	015a      	lsls	r2, r3, #5
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	4413      	add	r3, r2
 800af12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	68ba      	ldr	r2, [r7, #8]
 800af1a:	0151      	lsls	r1, r2, #5
 800af1c:	68fa      	ldr	r2, [r7, #12]
 800af1e:	440a      	add	r2, r1
 800af20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af24:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800af28:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	78db      	ldrb	r3, [r3, #3]
 800af2e:	2b03      	cmp	r3, #3
 800af30:	d003      	beq.n	800af3a <USB_EPClearStall+0x4c>
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	78db      	ldrb	r3, [r3, #3]
 800af36:	2b02      	cmp	r3, #2
 800af38:	d138      	bne.n	800afac <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	015a      	lsls	r2, r3, #5
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	4413      	add	r3, r2
 800af42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	68ba      	ldr	r2, [r7, #8]
 800af4a:	0151      	lsls	r1, r2, #5
 800af4c:	68fa      	ldr	r2, [r7, #12]
 800af4e:	440a      	add	r2, r1
 800af50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af58:	6013      	str	r3, [r2, #0]
 800af5a:	e027      	b.n	800afac <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	015a      	lsls	r2, r3, #5
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	4413      	add	r3, r2
 800af64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	68ba      	ldr	r2, [r7, #8]
 800af6c:	0151      	lsls	r1, r2, #5
 800af6e:	68fa      	ldr	r2, [r7, #12]
 800af70:	440a      	add	r2, r1
 800af72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af76:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800af7a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	78db      	ldrb	r3, [r3, #3]
 800af80:	2b03      	cmp	r3, #3
 800af82:	d003      	beq.n	800af8c <USB_EPClearStall+0x9e>
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	78db      	ldrb	r3, [r3, #3]
 800af88:	2b02      	cmp	r3, #2
 800af8a:	d10f      	bne.n	800afac <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	015a      	lsls	r2, r3, #5
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	4413      	add	r3, r2
 800af94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	68ba      	ldr	r2, [r7, #8]
 800af9c:	0151      	lsls	r1, r2, #5
 800af9e:	68fa      	ldr	r2, [r7, #12]
 800afa0:	440a      	add	r2, r1
 800afa2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800afa6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800afaa:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800afac:	2300      	movs	r3, #0
}
 800afae:	4618      	mov	r0, r3
 800afb0:	3714      	adds	r7, #20
 800afb2:	46bd      	mov	sp, r7
 800afb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb8:	4770      	bx	lr

0800afba <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800afba:	b480      	push	{r7}
 800afbc:	b085      	sub	sp, #20
 800afbe:	af00      	add	r7, sp, #0
 800afc0:	6078      	str	r0, [r7, #4]
 800afc2:	460b      	mov	r3, r1
 800afc4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	68fa      	ldr	r2, [r7, #12]
 800afd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800afd8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800afdc:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800afe4:	681a      	ldr	r2, [r3, #0]
 800afe6:	78fb      	ldrb	r3, [r7, #3]
 800afe8:	011b      	lsls	r3, r3, #4
 800afea:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800afee:	68f9      	ldr	r1, [r7, #12]
 800aff0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aff4:	4313      	orrs	r3, r2
 800aff6:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800aff8:	2300      	movs	r3, #0
}
 800affa:	4618      	mov	r0, r3
 800affc:	3714      	adds	r7, #20
 800affe:	46bd      	mov	sp, r7
 800b000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b004:	4770      	bx	lr

0800b006 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b006:	b480      	push	{r7}
 800b008:	b085      	sub	sp, #20
 800b00a:	af00      	add	r7, sp, #0
 800b00c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	68fa      	ldr	r2, [r7, #12]
 800b01c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b020:	f023 0303 	bic.w	r3, r3, #3
 800b024:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b02c:	685b      	ldr	r3, [r3, #4]
 800b02e:	68fa      	ldr	r2, [r7, #12]
 800b030:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b034:	f023 0302 	bic.w	r3, r3, #2
 800b038:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b03a:	2300      	movs	r3, #0
}
 800b03c:	4618      	mov	r0, r3
 800b03e:	3714      	adds	r7, #20
 800b040:	46bd      	mov	sp, r7
 800b042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b046:	4770      	bx	lr

0800b048 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b048:	b480      	push	{r7}
 800b04a:	b085      	sub	sp, #20
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	68fa      	ldr	r2, [r7, #12]
 800b05e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b062:	f023 0303 	bic.w	r3, r3, #3
 800b066:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b06e:	685b      	ldr	r3, [r3, #4]
 800b070:	68fa      	ldr	r2, [r7, #12]
 800b072:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b076:	f043 0302 	orr.w	r3, r3, #2
 800b07a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b07c:	2300      	movs	r3, #0
}
 800b07e:	4618      	mov	r0, r3
 800b080:	3714      	adds	r7, #20
 800b082:	46bd      	mov	sp, r7
 800b084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b088:	4770      	bx	lr

0800b08a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b08a:	b480      	push	{r7}
 800b08c:	b085      	sub	sp, #20
 800b08e:	af00      	add	r7, sp, #0
 800b090:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	695b      	ldr	r3, [r3, #20]
 800b096:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	699b      	ldr	r3, [r3, #24]
 800b09c:	68fa      	ldr	r2, [r7, #12]
 800b09e:	4013      	ands	r3, r2
 800b0a0:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
}
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	3714      	adds	r7, #20
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ae:	4770      	bx	lr

0800b0b0 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b0b0:	b480      	push	{r7}
 800b0b2:	b085      	sub	sp, #20
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0c2:	699b      	ldr	r3, [r3, #24]
 800b0c4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0cc:	69db      	ldr	r3, [r3, #28]
 800b0ce:	68ba      	ldr	r2, [r7, #8]
 800b0d0:	4013      	ands	r3, r2
 800b0d2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b0d4:	68bb      	ldr	r3, [r7, #8]
 800b0d6:	0c1b      	lsrs	r3, r3, #16
}
 800b0d8:	4618      	mov	r0, r3
 800b0da:	3714      	adds	r7, #20
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e2:	4770      	bx	lr

0800b0e4 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b0e4:	b480      	push	{r7}
 800b0e6:	b085      	sub	sp, #20
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0f6:	699b      	ldr	r3, [r3, #24]
 800b0f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b100:	69db      	ldr	r3, [r3, #28]
 800b102:	68ba      	ldr	r2, [r7, #8]
 800b104:	4013      	ands	r3, r2
 800b106:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	b29b      	uxth	r3, r3
}
 800b10c:	4618      	mov	r0, r3
 800b10e:	3714      	adds	r7, #20
 800b110:	46bd      	mov	sp, r7
 800b112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b116:	4770      	bx	lr

0800b118 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b118:	b480      	push	{r7}
 800b11a:	b085      	sub	sp, #20
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
 800b120:	460b      	mov	r3, r1
 800b122:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b128:	78fb      	ldrb	r3, [r7, #3]
 800b12a:	015a      	lsls	r2, r3, #5
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	4413      	add	r3, r2
 800b130:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b134:	689b      	ldr	r3, [r3, #8]
 800b136:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b13e:	695b      	ldr	r3, [r3, #20]
 800b140:	68ba      	ldr	r2, [r7, #8]
 800b142:	4013      	ands	r3, r2
 800b144:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b146:	68bb      	ldr	r3, [r7, #8]
}
 800b148:	4618      	mov	r0, r3
 800b14a:	3714      	adds	r7, #20
 800b14c:	46bd      	mov	sp, r7
 800b14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b152:	4770      	bx	lr

0800b154 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b154:	b480      	push	{r7}
 800b156:	b087      	sub	sp, #28
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
 800b15c:	460b      	mov	r3, r1
 800b15e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b164:	697b      	ldr	r3, [r7, #20]
 800b166:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b16a:	691b      	ldr	r3, [r3, #16]
 800b16c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b176:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b178:	78fb      	ldrb	r3, [r7, #3]
 800b17a:	f003 030f 	and.w	r3, r3, #15
 800b17e:	68fa      	ldr	r2, [r7, #12]
 800b180:	fa22 f303 	lsr.w	r3, r2, r3
 800b184:	01db      	lsls	r3, r3, #7
 800b186:	b2db      	uxtb	r3, r3
 800b188:	693a      	ldr	r2, [r7, #16]
 800b18a:	4313      	orrs	r3, r2
 800b18c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b18e:	78fb      	ldrb	r3, [r7, #3]
 800b190:	015a      	lsls	r2, r3, #5
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	4413      	add	r3, r2
 800b196:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b19a:	689b      	ldr	r3, [r3, #8]
 800b19c:	693a      	ldr	r2, [r7, #16]
 800b19e:	4013      	ands	r3, r2
 800b1a0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b1a2:	68bb      	ldr	r3, [r7, #8]
}
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	371c      	adds	r7, #28
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ae:	4770      	bx	lr

0800b1b0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b1b0:	b480      	push	{r7}
 800b1b2:	b083      	sub	sp, #12
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	695b      	ldr	r3, [r3, #20]
 800b1bc:	f003 0301 	and.w	r3, r3, #1
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	370c      	adds	r7, #12
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ca:	4770      	bx	lr

0800b1cc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	b085      	sub	sp, #20
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	68fa      	ldr	r2, [r7, #12]
 800b1e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b1e6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b1ea:	f023 0307 	bic.w	r3, r3, #7
 800b1ee:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b1f6:	685b      	ldr	r3, [r3, #4]
 800b1f8:	68fa      	ldr	r2, [r7, #12]
 800b1fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b1fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b202:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b204:	2300      	movs	r3, #0
}
 800b206:	4618      	mov	r0, r3
 800b208:	3714      	adds	r7, #20
 800b20a:	46bd      	mov	sp, r7
 800b20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b210:	4770      	bx	lr
	...

0800b214 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b214:	b480      	push	{r7}
 800b216:	b087      	sub	sp, #28
 800b218:	af00      	add	r7, sp, #0
 800b21a:	60f8      	str	r0, [r7, #12]
 800b21c:	460b      	mov	r3, r1
 800b21e:	607a      	str	r2, [r7, #4]
 800b220:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	333c      	adds	r3, #60	; 0x3c
 800b22a:	3304      	adds	r3, #4
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b230:	693b      	ldr	r3, [r7, #16]
 800b232:	4a26      	ldr	r2, [pc, #152]	; (800b2cc <USB_EP0_OutStart+0xb8>)
 800b234:	4293      	cmp	r3, r2
 800b236:	d90a      	bls.n	800b24e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b238:	697b      	ldr	r3, [r7, #20]
 800b23a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b244:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b248:	d101      	bne.n	800b24e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b24a:	2300      	movs	r3, #0
 800b24c:	e037      	b.n	800b2be <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b24e:	697b      	ldr	r3, [r7, #20]
 800b250:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b254:	461a      	mov	r2, r3
 800b256:	2300      	movs	r3, #0
 800b258:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b25a:	697b      	ldr	r3, [r7, #20]
 800b25c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b260:	691b      	ldr	r3, [r3, #16]
 800b262:	697a      	ldr	r2, [r7, #20]
 800b264:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b268:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b26c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b26e:	697b      	ldr	r3, [r7, #20]
 800b270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b274:	691b      	ldr	r3, [r3, #16]
 800b276:	697a      	ldr	r2, [r7, #20]
 800b278:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b27c:	f043 0318 	orr.w	r3, r3, #24
 800b280:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b288:	691b      	ldr	r3, [r3, #16]
 800b28a:	697a      	ldr	r2, [r7, #20]
 800b28c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b290:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b294:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b296:	7afb      	ldrb	r3, [r7, #11]
 800b298:	2b01      	cmp	r3, #1
 800b29a:	d10f      	bne.n	800b2bc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b29c:	697b      	ldr	r3, [r7, #20]
 800b29e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2a2:	461a      	mov	r2, r3
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b2a8:	697b      	ldr	r3, [r7, #20]
 800b2aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	697a      	ldr	r2, [r7, #20]
 800b2b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b2b6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b2ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b2bc:	2300      	movs	r3, #0
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	371c      	adds	r7, #28
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c8:	4770      	bx	lr
 800b2ca:	bf00      	nop
 800b2cc:	4f54300a 	.word	0x4f54300a

0800b2d0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b2d0:	b480      	push	{r7}
 800b2d2:	b085      	sub	sp, #20
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800b2d8:	2300      	movs	r3, #0
 800b2da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	3301      	adds	r3, #1
 800b2e0:	60fb      	str	r3, [r7, #12]
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	4a13      	ldr	r2, [pc, #76]	; (800b334 <USB_CoreReset+0x64>)
 800b2e6:	4293      	cmp	r3, r2
 800b2e8:	d901      	bls.n	800b2ee <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b2ea:	2303      	movs	r3, #3
 800b2ec:	e01b      	b.n	800b326 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	691b      	ldr	r3, [r3, #16]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	daf2      	bge.n	800b2dc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	691b      	ldr	r3, [r3, #16]
 800b2fe:	f043 0201 	orr.w	r2, r3, #1
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	3301      	adds	r3, #1
 800b30a:	60fb      	str	r3, [r7, #12]
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	4a09      	ldr	r2, [pc, #36]	; (800b334 <USB_CoreReset+0x64>)
 800b310:	4293      	cmp	r3, r2
 800b312:	d901      	bls.n	800b318 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b314:	2303      	movs	r3, #3
 800b316:	e006      	b.n	800b326 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	691b      	ldr	r3, [r3, #16]
 800b31c:	f003 0301 	and.w	r3, r3, #1
 800b320:	2b01      	cmp	r3, #1
 800b322:	d0f0      	beq.n	800b306 <USB_CoreReset+0x36>

  return HAL_OK;
 800b324:	2300      	movs	r3, #0
}
 800b326:	4618      	mov	r0, r3
 800b328:	3714      	adds	r7, #20
 800b32a:	46bd      	mov	sp, r7
 800b32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b330:	4770      	bx	lr
 800b332:	bf00      	nop
 800b334:	00030d40 	.word	0x00030d40

0800b338 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b33c:	4904      	ldr	r1, [pc, #16]	; (800b350 <MX_FATFS_Init+0x18>)
 800b33e:	4805      	ldr	r0, [pc, #20]	; (800b354 <MX_FATFS_Init+0x1c>)
 800b340:	f005 fb28 	bl	8010994 <FATFS_LinkDriver>
 800b344:	4603      	mov	r3, r0
 800b346:	461a      	mov	r2, r3
 800b348:	4b03      	ldr	r3, [pc, #12]	; (800b358 <MX_FATFS_Init+0x20>)
 800b34a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b34c:	bf00      	nop
 800b34e:	bd80      	pop	{r7, pc}
 800b350:	20002af4 	.word	0x20002af4
 800b354:	0801235c 	.word	0x0801235c
 800b358:	20002af0 	.word	0x20002af0

0800b35c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b35c:	b480      	push	{r7}
 800b35e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b360:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b362:	4618      	mov	r0, r3
 800b364:	46bd      	mov	sp, r7
 800b366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36a:	4770      	bx	lr

0800b36c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b082      	sub	sp, #8
 800b370:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b372:	2300      	movs	r3, #0
 800b374:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b376:	f000 f879 	bl	800b46c <BSP_SD_IsDetected>
 800b37a:	4603      	mov	r3, r0
 800b37c:	2b01      	cmp	r3, #1
 800b37e:	d001      	beq.n	800b384 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b380:	2301      	movs	r3, #1
 800b382:	e012      	b.n	800b3aa <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b384:	480b      	ldr	r0, [pc, #44]	; (800b3b4 <BSP_SD_Init+0x48>)
 800b386:	f7fb fa0b 	bl	80067a0 <HAL_SD_Init>
 800b38a:	4603      	mov	r3, r0
 800b38c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b38e:	79fb      	ldrb	r3, [r7, #7]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d109      	bne.n	800b3a8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b394:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b398:	4806      	ldr	r0, [pc, #24]	; (800b3b4 <BSP_SD_Init+0x48>)
 800b39a:	f7fb fff9 	bl	8007390 <HAL_SD_ConfigWideBusOperation>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d001      	beq.n	800b3a8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b3a4:	2301      	movs	r3, #1
 800b3a6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b3a8:	79fb      	ldrb	r3, [r7, #7]
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3708      	adds	r7, #8
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}
 800b3b2:	bf00      	nop
 800b3b4:	200028e8 	.word	0x200028e8

0800b3b8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b088      	sub	sp, #32
 800b3bc:	af02      	add	r7, sp, #8
 800b3be:	60f8      	str	r0, [r7, #12]
 800b3c0:	60b9      	str	r1, [r7, #8]
 800b3c2:	607a      	str	r2, [r7, #4]
 800b3c4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	9300      	str	r3, [sp, #0]
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	68ba      	ldr	r2, [r7, #8]
 800b3d2:	68f9      	ldr	r1, [r7, #12]
 800b3d4:	4806      	ldr	r0, [pc, #24]	; (800b3f0 <BSP_SD_ReadBlocks+0x38>)
 800b3d6:	f7fb fa73 	bl	80068c0 <HAL_SD_ReadBlocks>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d001      	beq.n	800b3e4 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b3e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3718      	adds	r7, #24
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}
 800b3ee:	bf00      	nop
 800b3f0:	200028e8 	.word	0x200028e8

0800b3f4 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b088      	sub	sp, #32
 800b3f8:	af02      	add	r7, sp, #8
 800b3fa:	60f8      	str	r0, [r7, #12]
 800b3fc:	60b9      	str	r1, [r7, #8]
 800b3fe:	607a      	str	r2, [r7, #4]
 800b400:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b402:	2300      	movs	r3, #0
 800b404:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	9300      	str	r3, [sp, #0]
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	68ba      	ldr	r2, [r7, #8]
 800b40e:	68f9      	ldr	r1, [r7, #12]
 800b410:	4806      	ldr	r0, [pc, #24]	; (800b42c <BSP_SD_WriteBlocks+0x38>)
 800b412:	f7fb fc4d 	bl	8006cb0 <HAL_SD_WriteBlocks>
 800b416:	4603      	mov	r3, r0
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d001      	beq.n	800b420 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b41c:	2301      	movs	r3, #1
 800b41e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b420:	7dfb      	ldrb	r3, [r7, #23]
}
 800b422:	4618      	mov	r0, r3
 800b424:	3718      	adds	r7, #24
 800b426:	46bd      	mov	sp, r7
 800b428:	bd80      	pop	{r7, pc}
 800b42a:	bf00      	nop
 800b42c:	200028e8 	.word	0x200028e8

0800b430 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b434:	4805      	ldr	r0, [pc, #20]	; (800b44c <BSP_SD_GetCardState+0x1c>)
 800b436:	f7fc f827 	bl	8007488 <HAL_SD_GetCardState>
 800b43a:	4603      	mov	r3, r0
 800b43c:	2b04      	cmp	r3, #4
 800b43e:	bf14      	ite	ne
 800b440:	2301      	movne	r3, #1
 800b442:	2300      	moveq	r3, #0
 800b444:	b2db      	uxtb	r3, r3
}
 800b446:	4618      	mov	r0, r3
 800b448:	bd80      	pop	{r7, pc}
 800b44a:	bf00      	nop
 800b44c:	200028e8 	.word	0x200028e8

0800b450 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b082      	sub	sp, #8
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b458:	6879      	ldr	r1, [r7, #4]
 800b45a:	4803      	ldr	r0, [pc, #12]	; (800b468 <BSP_SD_GetCardInfo+0x18>)
 800b45c:	f7fb ff6c 	bl	8007338 <HAL_SD_GetCardInfo>
}
 800b460:	bf00      	nop
 800b462:	3708      	adds	r7, #8
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}
 800b468:	200028e8 	.word	0x200028e8

0800b46c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b082      	sub	sp, #8
 800b470:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b472:	2301      	movs	r3, #1
 800b474:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800b476:	f000 f80b 	bl	800b490 <BSP_PlatformIsDetected>
 800b47a:	4603      	mov	r3, r0
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d101      	bne.n	800b484 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800b480:	2300      	movs	r3, #0
 800b482:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800b484:	79fb      	ldrb	r3, [r7, #7]
 800b486:	b2db      	uxtb	r3, r3
}
 800b488:	4618      	mov	r0, r3
 800b48a:	3708      	adds	r7, #8
 800b48c:	46bd      	mov	sp, r7
 800b48e:	bd80      	pop	{r7, pc}

0800b490 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800b490:	b580      	push	{r7, lr}
 800b492:	b082      	sub	sp, #8
 800b494:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800b496:	2301      	movs	r3, #1
 800b498:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800b49a:	2180      	movs	r1, #128	; 0x80
 800b49c:	4806      	ldr	r0, [pc, #24]	; (800b4b8 <BSP_PlatformIsDetected+0x28>)
 800b49e:	f7f8 fde1 	bl	8004064 <HAL_GPIO_ReadPin>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d001      	beq.n	800b4ac <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800b4ac:	79fb      	ldrb	r3, [r7, #7]
}
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	3708      	adds	r7, #8
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}
 800b4b6:	bf00      	nop
 800b4b8:	40021000 	.word	0x40021000

0800b4bc <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b082      	sub	sp, #8
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	4603      	mov	r3, r0
 800b4c4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b4c6:	4b0b      	ldr	r3, [pc, #44]	; (800b4f4 <SD_CheckStatus+0x38>)
 800b4c8:	2201      	movs	r2, #1
 800b4ca:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b4cc:	f7ff ffb0 	bl	800b430 <BSP_SD_GetCardState>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d107      	bne.n	800b4e6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b4d6:	4b07      	ldr	r3, [pc, #28]	; (800b4f4 <SD_CheckStatus+0x38>)
 800b4d8:	781b      	ldrb	r3, [r3, #0]
 800b4da:	b2db      	uxtb	r3, r3
 800b4dc:	f023 0301 	bic.w	r3, r3, #1
 800b4e0:	b2da      	uxtb	r2, r3
 800b4e2:	4b04      	ldr	r3, [pc, #16]	; (800b4f4 <SD_CheckStatus+0x38>)
 800b4e4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b4e6:	4b03      	ldr	r3, [pc, #12]	; (800b4f4 <SD_CheckStatus+0x38>)
 800b4e8:	781b      	ldrb	r3, [r3, #0]
 800b4ea:	b2db      	uxtb	r3, r3
}
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	3708      	adds	r7, #8
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	bd80      	pop	{r7, pc}
 800b4f4:	20000009 	.word	0x20000009

0800b4f8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b082      	sub	sp, #8
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	4603      	mov	r3, r0
 800b500:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800b502:	4b0b      	ldr	r3, [pc, #44]	; (800b530 <SD_initialize+0x38>)
 800b504:	2201      	movs	r2, #1
 800b506:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b508:	f7ff ff30 	bl	800b36c <BSP_SD_Init>
 800b50c:	4603      	mov	r3, r0
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d107      	bne.n	800b522 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800b512:	79fb      	ldrb	r3, [r7, #7]
 800b514:	4618      	mov	r0, r3
 800b516:	f7ff ffd1 	bl	800b4bc <SD_CheckStatus>
 800b51a:	4603      	mov	r3, r0
 800b51c:	461a      	mov	r2, r3
 800b51e:	4b04      	ldr	r3, [pc, #16]	; (800b530 <SD_initialize+0x38>)
 800b520:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b522:	4b03      	ldr	r3, [pc, #12]	; (800b530 <SD_initialize+0x38>)
 800b524:	781b      	ldrb	r3, [r3, #0]
 800b526:	b2db      	uxtb	r3, r3
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3708      	adds	r7, #8
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}
 800b530:	20000009 	.word	0x20000009

0800b534 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b082      	sub	sp, #8
 800b538:	af00      	add	r7, sp, #0
 800b53a:	4603      	mov	r3, r0
 800b53c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b53e:	79fb      	ldrb	r3, [r7, #7]
 800b540:	4618      	mov	r0, r3
 800b542:	f7ff ffbb 	bl	800b4bc <SD_CheckStatus>
 800b546:	4603      	mov	r3, r0
}
 800b548:	4618      	mov	r0, r3
 800b54a:	3708      	adds	r7, #8
 800b54c:	46bd      	mov	sp, r7
 800b54e:	bd80      	pop	{r7, pc}

0800b550 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b086      	sub	sp, #24
 800b554:	af00      	add	r7, sp, #0
 800b556:	60b9      	str	r1, [r7, #8]
 800b558:	607a      	str	r2, [r7, #4]
 800b55a:	603b      	str	r3, [r7, #0]
 800b55c:	4603      	mov	r3, r0
 800b55e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b560:	2301      	movs	r3, #1
 800b562:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800b564:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b568:	683a      	ldr	r2, [r7, #0]
 800b56a:	6879      	ldr	r1, [r7, #4]
 800b56c:	68b8      	ldr	r0, [r7, #8]
 800b56e:	f7ff ff23 	bl	800b3b8 <BSP_SD_ReadBlocks>
 800b572:	4603      	mov	r3, r0
 800b574:	2b00      	cmp	r3, #0
 800b576:	d107      	bne.n	800b588 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800b578:	bf00      	nop
 800b57a:	f7ff ff59 	bl	800b430 <BSP_SD_GetCardState>
 800b57e:	4603      	mov	r3, r0
 800b580:	2b00      	cmp	r3, #0
 800b582:	d1fa      	bne.n	800b57a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800b584:	2300      	movs	r3, #0
 800b586:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800b588:	7dfb      	ldrb	r3, [r7, #23]
}
 800b58a:	4618      	mov	r0, r3
 800b58c:	3718      	adds	r7, #24
 800b58e:	46bd      	mov	sp, r7
 800b590:	bd80      	pop	{r7, pc}

0800b592 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b592:	b580      	push	{r7, lr}
 800b594:	b086      	sub	sp, #24
 800b596:	af00      	add	r7, sp, #0
 800b598:	60b9      	str	r1, [r7, #8]
 800b59a:	607a      	str	r2, [r7, #4]
 800b59c:	603b      	str	r3, [r7, #0]
 800b59e:	4603      	mov	r3, r0
 800b5a0:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800b5a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b5aa:	683a      	ldr	r2, [r7, #0]
 800b5ac:	6879      	ldr	r1, [r7, #4]
 800b5ae:	68b8      	ldr	r0, [r7, #8]
 800b5b0:	f7ff ff20 	bl	800b3f4 <BSP_SD_WriteBlocks>
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d107      	bne.n	800b5ca <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800b5ba:	bf00      	nop
 800b5bc:	f7ff ff38 	bl	800b430 <BSP_SD_GetCardState>
 800b5c0:	4603      	mov	r3, r0
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d1fa      	bne.n	800b5bc <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800b5ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	3718      	adds	r7, #24
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}

0800b5d4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b08c      	sub	sp, #48	; 0x30
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	4603      	mov	r3, r0
 800b5dc:	603a      	str	r2, [r7, #0]
 800b5de:	71fb      	strb	r3, [r7, #7]
 800b5e0:	460b      	mov	r3, r1
 800b5e2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b5ea:	4b25      	ldr	r3, [pc, #148]	; (800b680 <SD_ioctl+0xac>)
 800b5ec:	781b      	ldrb	r3, [r3, #0]
 800b5ee:	b2db      	uxtb	r3, r3
 800b5f0:	f003 0301 	and.w	r3, r3, #1
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d001      	beq.n	800b5fc <SD_ioctl+0x28>
 800b5f8:	2303      	movs	r3, #3
 800b5fa:	e03c      	b.n	800b676 <SD_ioctl+0xa2>

  switch (cmd)
 800b5fc:	79bb      	ldrb	r3, [r7, #6]
 800b5fe:	2b03      	cmp	r3, #3
 800b600:	d834      	bhi.n	800b66c <SD_ioctl+0x98>
 800b602:	a201      	add	r2, pc, #4	; (adr r2, 800b608 <SD_ioctl+0x34>)
 800b604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b608:	0800b619 	.word	0x0800b619
 800b60c:	0800b621 	.word	0x0800b621
 800b610:	0800b639 	.word	0x0800b639
 800b614:	0800b653 	.word	0x0800b653
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b618:	2300      	movs	r3, #0
 800b61a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b61e:	e028      	b.n	800b672 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b620:	f107 030c 	add.w	r3, r7, #12
 800b624:	4618      	mov	r0, r3
 800b626:	f7ff ff13 	bl	800b450 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b62a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b630:	2300      	movs	r3, #0
 800b632:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b636:	e01c      	b.n	800b672 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b638:	f107 030c 	add.w	r3, r7, #12
 800b63c:	4618      	mov	r0, r3
 800b63e:	f7ff ff07 	bl	800b450 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b644:	b29a      	uxth	r2, r3
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b64a:	2300      	movs	r3, #0
 800b64c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b650:	e00f      	b.n	800b672 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b652:	f107 030c 	add.w	r3, r7, #12
 800b656:	4618      	mov	r0, r3
 800b658:	f7ff fefa 	bl	800b450 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b65c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b65e:	0a5a      	lsrs	r2, r3, #9
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b664:	2300      	movs	r3, #0
 800b666:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b66a:	e002      	b.n	800b672 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b66c:	2304      	movs	r3, #4
 800b66e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800b672:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b676:	4618      	mov	r0, r3
 800b678:	3730      	adds	r7, #48	; 0x30
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}
 800b67e:	bf00      	nop
 800b680:	20000009 	.word	0x20000009

0800b684 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b084      	sub	sp, #16
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
 800b68c:	460b      	mov	r3, r1
 800b68e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b690:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b694:	f005 ff9c 	bl	80115d0 <malloc>
 800b698:	4603      	mov	r3, r0
 800b69a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d105      	bne.n	800b6ae <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800b6aa:	2302      	movs	r3, #2
 800b6ac:	e066      	b.n	800b77c <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	68fa      	ldr	r2, [r7, #12]
 800b6b2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	7c1b      	ldrb	r3, [r3, #16]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d119      	bne.n	800b6f2 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b6be:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b6c2:	2202      	movs	r2, #2
 800b6c4:	2181      	movs	r1, #129	; 0x81
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f005 fe09 	bl	80112de <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b6d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b6d6:	2202      	movs	r2, #2
 800b6d8:	2101      	movs	r1, #1
 800b6da:	6878      	ldr	r0, [r7, #4]
 800b6dc:	f005 fdff 	bl	80112de <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2201      	movs	r2, #1
 800b6e4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2210      	movs	r2, #16
 800b6ec:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800b6f0:	e016      	b.n	800b720 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b6f2:	2340      	movs	r3, #64	; 0x40
 800b6f4:	2202      	movs	r2, #2
 800b6f6:	2181      	movs	r1, #129	; 0x81
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f005 fdf0 	bl	80112de <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2201      	movs	r2, #1
 800b702:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b704:	2340      	movs	r3, #64	; 0x40
 800b706:	2202      	movs	r2, #2
 800b708:	2101      	movs	r1, #1
 800b70a:	6878      	ldr	r0, [r7, #4]
 800b70c:	f005 fde7 	bl	80112de <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2201      	movs	r2, #1
 800b714:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2210      	movs	r2, #16
 800b71c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b720:	2308      	movs	r3, #8
 800b722:	2203      	movs	r2, #3
 800b724:	2182      	movs	r1, #130	; 0x82
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	f005 fdd9 	bl	80112de <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	2201      	movs	r2, #1
 800b730:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	2200      	movs	r2, #0
 800b742:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	2200      	movs	r2, #0
 800b74a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	7c1b      	ldrb	r3, [r3, #16]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d109      	bne.n	800b76a <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b75c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b760:	2101      	movs	r1, #1
 800b762:	6878      	ldr	r0, [r7, #4]
 800b764:	f005 feaa 	bl	80114bc <USBD_LL_PrepareReceive>
 800b768:	e007      	b.n	800b77a <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b770:	2340      	movs	r3, #64	; 0x40
 800b772:	2101      	movs	r1, #1
 800b774:	6878      	ldr	r0, [r7, #4]
 800b776:	f005 fea1 	bl	80114bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b77a:	2300      	movs	r3, #0
}
 800b77c:	4618      	mov	r0, r3
 800b77e:	3710      	adds	r7, #16
 800b780:	46bd      	mov	sp, r7
 800b782:	bd80      	pop	{r7, pc}

0800b784 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b084      	sub	sp, #16
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
 800b78c:	460b      	mov	r3, r1
 800b78e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800b790:	2300      	movs	r3, #0
 800b792:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b794:	2181      	movs	r1, #129	; 0x81
 800b796:	6878      	ldr	r0, [r7, #4]
 800b798:	f005 fdc7 	bl	801132a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2200      	movs	r2, #0
 800b7a0:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b7a2:	2101      	movs	r1, #1
 800b7a4:	6878      	ldr	r0, [r7, #4]
 800b7a6:	f005 fdc0 	bl	801132a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b7b2:	2182      	movs	r1, #130	; 0x82
 800b7b4:	6878      	ldr	r0, [r7, #4]
 800b7b6:	f005 fdb8 	bl	801132a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	2200      	movs	r2, #0
 800b7be:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d00e      	beq.n	800b7f2 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b7da:	685b      	ldr	r3, [r3, #4]
 800b7dc:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	f005 fefb 	bl	80115e0 <free>
    pdev->pClassData = NULL;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800b7f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	3710      	adds	r7, #16
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	bd80      	pop	{r7, pc}

0800b7fc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	b086      	sub	sp, #24
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
 800b804:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b80c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800b80e:	2300      	movs	r3, #0
 800b810:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800b812:	2300      	movs	r3, #0
 800b814:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800b816:	2300      	movs	r3, #0
 800b818:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	781b      	ldrb	r3, [r3, #0]
 800b81e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b822:	2b00      	cmp	r3, #0
 800b824:	d03a      	beq.n	800b89c <USBD_CDC_Setup+0xa0>
 800b826:	2b20      	cmp	r3, #32
 800b828:	f040 8097 	bne.w	800b95a <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	88db      	ldrh	r3, [r3, #6]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d029      	beq.n	800b888 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	781b      	ldrb	r3, [r3, #0]
 800b838:	b25b      	sxtb	r3, r3
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	da11      	bge.n	800b862 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b844:	689b      	ldr	r3, [r3, #8]
 800b846:	683a      	ldr	r2, [r7, #0]
 800b848:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800b84a:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b84c:	683a      	ldr	r2, [r7, #0]
 800b84e:	88d2      	ldrh	r2, [r2, #6]
 800b850:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b852:	6939      	ldr	r1, [r7, #16]
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	88db      	ldrh	r3, [r3, #6]
 800b858:	461a      	mov	r2, r3
 800b85a:	6878      	ldr	r0, [r7, #4]
 800b85c:	f001 fa9d 	bl	800cd9a <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800b860:	e082      	b.n	800b968 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800b862:	683b      	ldr	r3, [r7, #0]
 800b864:	785a      	ldrb	r2, [r3, #1]
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	88db      	ldrh	r3, [r3, #6]
 800b870:	b2da      	uxtb	r2, r3
 800b872:	693b      	ldr	r3, [r7, #16]
 800b874:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b878:	6939      	ldr	r1, [r7, #16]
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	88db      	ldrh	r3, [r3, #6]
 800b87e:	461a      	mov	r2, r3
 800b880:	6878      	ldr	r0, [r7, #4]
 800b882:	f001 fab6 	bl	800cdf2 <USBD_CtlPrepareRx>
    break;
 800b886:	e06f      	b.n	800b968 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b88e:	689b      	ldr	r3, [r3, #8]
 800b890:	683a      	ldr	r2, [r7, #0]
 800b892:	7850      	ldrb	r0, [r2, #1]
 800b894:	2200      	movs	r2, #0
 800b896:	6839      	ldr	r1, [r7, #0]
 800b898:	4798      	blx	r3
    break;
 800b89a:	e065      	b.n	800b968 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800b89c:	683b      	ldr	r3, [r7, #0]
 800b89e:	785b      	ldrb	r3, [r3, #1]
 800b8a0:	2b0b      	cmp	r3, #11
 800b8a2:	d84f      	bhi.n	800b944 <USBD_CDC_Setup+0x148>
 800b8a4:	a201      	add	r2, pc, #4	; (adr r2, 800b8ac <USBD_CDC_Setup+0xb0>)
 800b8a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8aa:	bf00      	nop
 800b8ac:	0800b8dd 	.word	0x0800b8dd
 800b8b0:	0800b953 	.word	0x0800b953
 800b8b4:	0800b945 	.word	0x0800b945
 800b8b8:	0800b945 	.word	0x0800b945
 800b8bc:	0800b945 	.word	0x0800b945
 800b8c0:	0800b945 	.word	0x0800b945
 800b8c4:	0800b945 	.word	0x0800b945
 800b8c8:	0800b945 	.word	0x0800b945
 800b8cc:	0800b945 	.word	0x0800b945
 800b8d0:	0800b945 	.word	0x0800b945
 800b8d4:	0800b905 	.word	0x0800b905
 800b8d8:	0800b92d 	.word	0x0800b92d
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8e2:	2b03      	cmp	r3, #3
 800b8e4:	d107      	bne.n	800b8f6 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b8e6:	f107 030c 	add.w	r3, r7, #12
 800b8ea:	2202      	movs	r2, #2
 800b8ec:	4619      	mov	r1, r3
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f001 fa53 	bl	800cd9a <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800b8f4:	e030      	b.n	800b958 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800b8f6:	6839      	ldr	r1, [r7, #0]
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f001 f9dd 	bl	800ccb8 <USBD_CtlError>
        ret = USBD_FAIL;
 800b8fe:	2303      	movs	r3, #3
 800b900:	75fb      	strb	r3, [r7, #23]
      break;
 800b902:	e029      	b.n	800b958 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b90a:	2b03      	cmp	r3, #3
 800b90c:	d107      	bne.n	800b91e <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b90e:	f107 030f 	add.w	r3, r7, #15
 800b912:	2201      	movs	r2, #1
 800b914:	4619      	mov	r1, r3
 800b916:	6878      	ldr	r0, [r7, #4]
 800b918:	f001 fa3f 	bl	800cd9a <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800b91c:	e01c      	b.n	800b958 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800b91e:	6839      	ldr	r1, [r7, #0]
 800b920:	6878      	ldr	r0, [r7, #4]
 800b922:	f001 f9c9 	bl	800ccb8 <USBD_CtlError>
        ret = USBD_FAIL;
 800b926:	2303      	movs	r3, #3
 800b928:	75fb      	strb	r3, [r7, #23]
      break;
 800b92a:	e015      	b.n	800b958 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b932:	2b03      	cmp	r3, #3
 800b934:	d00f      	beq.n	800b956 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800b936:	6839      	ldr	r1, [r7, #0]
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	f001 f9bd 	bl	800ccb8 <USBD_CtlError>
        ret = USBD_FAIL;
 800b93e:	2303      	movs	r3, #3
 800b940:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800b942:	e008      	b.n	800b956 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800b944:	6839      	ldr	r1, [r7, #0]
 800b946:	6878      	ldr	r0, [r7, #4]
 800b948:	f001 f9b6 	bl	800ccb8 <USBD_CtlError>
      ret = USBD_FAIL;
 800b94c:	2303      	movs	r3, #3
 800b94e:	75fb      	strb	r3, [r7, #23]
      break;
 800b950:	e002      	b.n	800b958 <USBD_CDC_Setup+0x15c>
      break;
 800b952:	bf00      	nop
 800b954:	e008      	b.n	800b968 <USBD_CDC_Setup+0x16c>
      break;
 800b956:	bf00      	nop
    }
    break;
 800b958:	e006      	b.n	800b968 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800b95a:	6839      	ldr	r1, [r7, #0]
 800b95c:	6878      	ldr	r0, [r7, #4]
 800b95e:	f001 f9ab 	bl	800ccb8 <USBD_CtlError>
    ret = USBD_FAIL;
 800b962:	2303      	movs	r3, #3
 800b964:	75fb      	strb	r3, [r7, #23]
    break;
 800b966:	bf00      	nop
  }

  return (uint8_t)ret;
 800b968:	7dfb      	ldrb	r3, [r7, #23]
}
 800b96a:	4618      	mov	r0, r3
 800b96c:	3718      	adds	r7, #24
 800b96e:	46bd      	mov	sp, r7
 800b970:	bd80      	pop	{r7, pc}
 800b972:	bf00      	nop

0800b974 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b084      	sub	sp, #16
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
 800b97c:	460b      	mov	r3, r1
 800b97e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b986:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d101      	bne.n	800b996 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b992:	2303      	movs	r3, #3
 800b994:	e049      	b.n	800ba2a <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b99c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b99e:	78fa      	ldrb	r2, [r7, #3]
 800b9a0:	6879      	ldr	r1, [r7, #4]
 800b9a2:	4613      	mov	r3, r2
 800b9a4:	009b      	lsls	r3, r3, #2
 800b9a6:	4413      	add	r3, r2
 800b9a8:	009b      	lsls	r3, r3, #2
 800b9aa:	440b      	add	r3, r1
 800b9ac:	3318      	adds	r3, #24
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d029      	beq.n	800ba08 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b9b4:	78fa      	ldrb	r2, [r7, #3]
 800b9b6:	6879      	ldr	r1, [r7, #4]
 800b9b8:	4613      	mov	r3, r2
 800b9ba:	009b      	lsls	r3, r3, #2
 800b9bc:	4413      	add	r3, r2
 800b9be:	009b      	lsls	r3, r3, #2
 800b9c0:	440b      	add	r3, r1
 800b9c2:	3318      	adds	r3, #24
 800b9c4:	681a      	ldr	r2, [r3, #0]
 800b9c6:	78f9      	ldrb	r1, [r7, #3]
 800b9c8:	68f8      	ldr	r0, [r7, #12]
 800b9ca:	460b      	mov	r3, r1
 800b9cc:	00db      	lsls	r3, r3, #3
 800b9ce:	1a5b      	subs	r3, r3, r1
 800b9d0:	009b      	lsls	r3, r3, #2
 800b9d2:	4403      	add	r3, r0
 800b9d4:	3344      	adds	r3, #68	; 0x44
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	fbb2 f1f3 	udiv	r1, r2, r3
 800b9dc:	fb03 f301 	mul.w	r3, r3, r1
 800b9e0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d110      	bne.n	800ba08 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800b9e6:	78fa      	ldrb	r2, [r7, #3]
 800b9e8:	6879      	ldr	r1, [r7, #4]
 800b9ea:	4613      	mov	r3, r2
 800b9ec:	009b      	lsls	r3, r3, #2
 800b9ee:	4413      	add	r3, r2
 800b9f0:	009b      	lsls	r3, r3, #2
 800b9f2:	440b      	add	r3, r1
 800b9f4:	3318      	adds	r3, #24
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b9fa:	78f9      	ldrb	r1, [r7, #3]
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	2200      	movs	r2, #0
 800ba00:	6878      	ldr	r0, [r7, #4]
 800ba02:	f005 fd3a 	bl	801147a <USBD_LL_Transmit>
 800ba06:	e00f      	b.n	800ba28 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ba16:	691b      	ldr	r3, [r3, #16]
 800ba18:	68ba      	ldr	r2, [r7, #8]
 800ba1a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800ba1e:	68ba      	ldr	r2, [r7, #8]
 800ba20:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800ba24:	78fa      	ldrb	r2, [r7, #3]
 800ba26:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800ba28:	2300      	movs	r3, #0
}
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	3710      	adds	r7, #16
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}

0800ba32 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ba32:	b580      	push	{r7, lr}
 800ba34:	b084      	sub	sp, #16
 800ba36:	af00      	add	r7, sp, #0
 800ba38:	6078      	str	r0, [r7, #4]
 800ba3a:	460b      	mov	r3, r1
 800ba3c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ba44:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d101      	bne.n	800ba54 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ba50:	2303      	movs	r3, #3
 800ba52:	e015      	b.n	800ba80 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ba54:	78fb      	ldrb	r3, [r7, #3]
 800ba56:	4619      	mov	r1, r3
 800ba58:	6878      	ldr	r0, [r7, #4]
 800ba5a:	f005 fd50 	bl	80114fe <USBD_LL_GetRxDataSize>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ba6c:	68db      	ldr	r3, [r3, #12]
 800ba6e:	68fa      	ldr	r2, [r7, #12]
 800ba70:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800ba74:	68fa      	ldr	r2, [r7, #12]
 800ba76:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800ba7a:	4611      	mov	r1, r2
 800ba7c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ba7e:	2300      	movs	r3, #0
}
 800ba80:	4618      	mov	r0, r3
 800ba82:	3710      	adds	r7, #16
 800ba84:	46bd      	mov	sp, r7
 800ba86:	bd80      	pop	{r7, pc}

0800ba88 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ba88:	b580      	push	{r7, lr}
 800ba8a:	b084      	sub	sp, #16
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ba96:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d015      	beq.n	800bace <USBD_CDC_EP0_RxReady+0x46>
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800baa8:	2bff      	cmp	r3, #255	; 0xff
 800baaa:	d010      	beq.n	800bace <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bab2:	689b      	ldr	r3, [r3, #8]
 800bab4:	68fa      	ldr	r2, [r7, #12]
 800bab6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800baba:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800babc:	68fa      	ldr	r2, [r7, #12]
 800babe:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bac2:	b292      	uxth	r2, r2
 800bac4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	22ff      	movs	r2, #255	; 0xff
 800baca:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800bace:	2300      	movs	r3, #0
}
 800bad0:	4618      	mov	r0, r3
 800bad2:	3710      	adds	r7, #16
 800bad4:	46bd      	mov	sp, r7
 800bad6:	bd80      	pop	{r7, pc}

0800bad8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bad8:	b480      	push	{r7}
 800bada:	b083      	sub	sp, #12
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	2243      	movs	r2, #67	; 0x43
 800bae4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800bae6:	4b03      	ldr	r3, [pc, #12]	; (800baf4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800bae8:	4618      	mov	r0, r3
 800baea:	370c      	adds	r7, #12
 800baec:	46bd      	mov	sp, r7
 800baee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf2:	4770      	bx	lr
 800baf4:	20000094 	.word	0x20000094

0800baf8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800baf8:	b480      	push	{r7}
 800bafa:	b083      	sub	sp, #12
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2243      	movs	r2, #67	; 0x43
 800bb04:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800bb06:	4b03      	ldr	r3, [pc, #12]	; (800bb14 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800bb08:	4618      	mov	r0, r3
 800bb0a:	370c      	adds	r7, #12
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb12:	4770      	bx	lr
 800bb14:	20000050 	.word	0x20000050

0800bb18 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bb18:	b480      	push	{r7}
 800bb1a:	b083      	sub	sp, #12
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2243      	movs	r2, #67	; 0x43
 800bb24:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800bb26:	4b03      	ldr	r3, [pc, #12]	; (800bb34 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800bb28:	4618      	mov	r0, r3
 800bb2a:	370c      	adds	r7, #12
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb32:	4770      	bx	lr
 800bb34:	200000d8 	.word	0x200000d8

0800bb38 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bb38:	b480      	push	{r7}
 800bb3a:	b083      	sub	sp, #12
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	220a      	movs	r2, #10
 800bb44:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800bb46:	4b03      	ldr	r3, [pc, #12]	; (800bb54 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bb48:	4618      	mov	r0, r3
 800bb4a:	370c      	adds	r7, #12
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb52:	4770      	bx	lr
 800bb54:	2000000c 	.word	0x2000000c

0800bb58 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800bb58:	b480      	push	{r7}
 800bb5a:	b083      	sub	sp, #12
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
 800bb60:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bb62:	683b      	ldr	r3, [r7, #0]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d101      	bne.n	800bb6c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bb68:	2303      	movs	r3, #3
 800bb6a:	e004      	b.n	800bb76 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	683a      	ldr	r2, [r7, #0]
 800bb70:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800bb74:	2300      	movs	r3, #0
}
 800bb76:	4618      	mov	r0, r3
 800bb78:	370c      	adds	r7, #12
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb80:	4770      	bx	lr

0800bb82 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800bb82:	b480      	push	{r7}
 800bb84:	b087      	sub	sp, #28
 800bb86:	af00      	add	r7, sp, #0
 800bb88:	60f8      	str	r0, [r7, #12]
 800bb8a:	60b9      	str	r1, [r7, #8]
 800bb8c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bb94:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800bb96:	697b      	ldr	r3, [r7, #20]
 800bb98:	68ba      	ldr	r2, [r7, #8]
 800bb9a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800bb9e:	697b      	ldr	r3, [r7, #20]
 800bba0:	687a      	ldr	r2, [r7, #4]
 800bba2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800bba6:	2300      	movs	r3, #0
}
 800bba8:	4618      	mov	r0, r3
 800bbaa:	371c      	adds	r7, #28
 800bbac:	46bd      	mov	sp, r7
 800bbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb2:	4770      	bx	lr

0800bbb4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800bbb4:	b480      	push	{r7}
 800bbb6:	b085      	sub	sp, #20
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
 800bbbc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bbc4:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	683a      	ldr	r2, [r7, #0]
 800bbca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800bbce:	2300      	movs	r3, #0
}
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	3714      	adds	r7, #20
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbda:	4770      	bx	lr

0800bbdc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b084      	sub	sp, #16
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bbea:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800bbec:	2301      	movs	r3, #1
 800bbee:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d101      	bne.n	800bbfe <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bbfa:	2303      	movs	r3, #3
 800bbfc:	e01a      	b.n	800bc34 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d114      	bne.n	800bc32 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800bc10:	68bb      	ldr	r3, [r7, #8]
 800bc12:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800bc26:	2181      	movs	r1, #129	; 0x81
 800bc28:	6878      	ldr	r0, [r7, #4]
 800bc2a:	f005 fc26 	bl	801147a <USBD_LL_Transmit>

    ret = USBD_OK;
 800bc2e:	2300      	movs	r3, #0
 800bc30:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800bc32:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc34:	4618      	mov	r0, r3
 800bc36:	3710      	adds	r7, #16
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	bd80      	pop	{r7, pc}

0800bc3c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b084      	sub	sp, #16
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc4a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d101      	bne.n	800bc5a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800bc56:	2303      	movs	r3, #3
 800bc58:	e016      	b.n	800bc88 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	7c1b      	ldrb	r3, [r3, #16]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d109      	bne.n	800bc76 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc68:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bc6c:	2101      	movs	r1, #1
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	f005 fc24 	bl	80114bc <USBD_LL_PrepareReceive>
 800bc74:	e007      	b.n	800bc86 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc7c:	2340      	movs	r3, #64	; 0x40
 800bc7e:	2101      	movs	r1, #1
 800bc80:	6878      	ldr	r0, [r7, #4]
 800bc82:	f005 fc1b 	bl	80114bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bc86:	2300      	movs	r3, #0
}
 800bc88:	4618      	mov	r0, r3
 800bc8a:	3710      	adds	r7, #16
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}

0800bc90 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b086      	sub	sp, #24
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	60f8      	str	r0, [r7, #12]
 800bc98:	60b9      	str	r1, [r7, #8]
 800bc9a:	4613      	mov	r3, r2
 800bc9c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d101      	bne.n	800bca8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800bca4:	2303      	movs	r3, #3
 800bca6:	e025      	b.n	800bcf4 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d003      	beq.n	800bcba <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d003      	beq.n	800bccc <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800bccc:	68bb      	ldr	r3, [r7, #8]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d003      	beq.n	800bcda <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	68ba      	ldr	r2, [r7, #8]
 800bcd6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	2201      	movs	r2, #1
 800bcde:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	79fa      	ldrb	r2, [r7, #7]
 800bce6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800bce8:	68f8      	ldr	r0, [r7, #12]
 800bcea:	f005 fa91 	bl	8011210 <USBD_LL_Init>
 800bcee:	4603      	mov	r3, r0
 800bcf0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800bcf2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcf4:	4618      	mov	r0, r3
 800bcf6:	3718      	adds	r7, #24
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	bd80      	pop	{r7, pc}

0800bcfc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b084      	sub	sp, #16
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
 800bd04:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bd06:	2300      	movs	r3, #0
 800bd08:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d101      	bne.n	800bd14 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800bd10:	2303      	movs	r3, #3
 800bd12:	e010      	b.n	800bd36 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	683a      	ldr	r2, [r7, #0]
 800bd18:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd24:	f107 020e 	add.w	r2, r7, #14
 800bd28:	4610      	mov	r0, r2
 800bd2a:	4798      	blx	r3
 800bd2c:	4602      	mov	r2, r0
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800bd34:	2300      	movs	r3, #0
}
 800bd36:	4618      	mov	r0, r3
 800bd38:	3710      	adds	r7, #16
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	bd80      	pop	{r7, pc}

0800bd3e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800bd3e:	b580      	push	{r7, lr}
 800bd40:	b082      	sub	sp, #8
 800bd42:	af00      	add	r7, sp, #0
 800bd44:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f005 faae 	bl	80112a8 <USBD_LL_Start>
 800bd4c:	4603      	mov	r3, r0
}
 800bd4e:	4618      	mov	r0, r3
 800bd50:	3708      	adds	r7, #8
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}

0800bd56 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800bd56:	b480      	push	{r7}
 800bd58:	b083      	sub	sp, #12
 800bd5a:	af00      	add	r7, sp, #0
 800bd5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bd5e:	2300      	movs	r3, #0
}
 800bd60:	4618      	mov	r0, r3
 800bd62:	370c      	adds	r7, #12
 800bd64:	46bd      	mov	sp, r7
 800bd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6a:	4770      	bx	lr

0800bd6c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b084      	sub	sp, #16
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
 800bd74:	460b      	mov	r3, r1
 800bd76:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800bd78:	2303      	movs	r3, #3
 800bd7a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d009      	beq.n	800bd9a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	78fa      	ldrb	r2, [r7, #3]
 800bd90:	4611      	mov	r1, r2
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	4798      	blx	r3
 800bd96:	4603      	mov	r3, r0
 800bd98:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800bd9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	3710      	adds	r7, #16
 800bda0:	46bd      	mov	sp, r7
 800bda2:	bd80      	pop	{r7, pc}

0800bda4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	b082      	sub	sp, #8
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	6078      	str	r0, [r7, #4]
 800bdac:	460b      	mov	r3, r1
 800bdae:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d007      	beq.n	800bdca <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bdc0:	685b      	ldr	r3, [r3, #4]
 800bdc2:	78fa      	ldrb	r2, [r7, #3]
 800bdc4:	4611      	mov	r1, r2
 800bdc6:	6878      	ldr	r0, [r7, #4]
 800bdc8:	4798      	blx	r3
  }

  return USBD_OK;
 800bdca:	2300      	movs	r3, #0
}
 800bdcc:	4618      	mov	r0, r3
 800bdce:	3708      	adds	r7, #8
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	bd80      	pop	{r7, pc}

0800bdd4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b084      	sub	sp, #16
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	6078      	str	r0, [r7, #4]
 800bddc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800bde4:	6839      	ldr	r1, [r7, #0]
 800bde6:	4618      	mov	r0, r3
 800bde8:	f000 ff2c 	bl	800cc44 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	2201      	movs	r2, #1
 800bdf0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800bdfa:	461a      	mov	r2, r3
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800be08:	f003 031f 	and.w	r3, r3, #31
 800be0c:	2b01      	cmp	r3, #1
 800be0e:	d00e      	beq.n	800be2e <USBD_LL_SetupStage+0x5a>
 800be10:	2b01      	cmp	r3, #1
 800be12:	d302      	bcc.n	800be1a <USBD_LL_SetupStage+0x46>
 800be14:	2b02      	cmp	r3, #2
 800be16:	d014      	beq.n	800be42 <USBD_LL_SetupStage+0x6e>
 800be18:	e01d      	b.n	800be56 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800be20:	4619      	mov	r1, r3
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	f000 fa18 	bl	800c258 <USBD_StdDevReq>
 800be28:	4603      	mov	r3, r0
 800be2a:	73fb      	strb	r3, [r7, #15]
      break;
 800be2c:	e020      	b.n	800be70 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800be34:	4619      	mov	r1, r3
 800be36:	6878      	ldr	r0, [r7, #4]
 800be38:	f000 fa7c 	bl	800c334 <USBD_StdItfReq>
 800be3c:	4603      	mov	r3, r0
 800be3e:	73fb      	strb	r3, [r7, #15]
      break;
 800be40:	e016      	b.n	800be70 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800be48:	4619      	mov	r1, r3
 800be4a:	6878      	ldr	r0, [r7, #4]
 800be4c:	f000 fab8 	bl	800c3c0 <USBD_StdEPReq>
 800be50:	4603      	mov	r3, r0
 800be52:	73fb      	strb	r3, [r7, #15]
      break;
 800be54:	e00c      	b.n	800be70 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800be5c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800be60:	b2db      	uxtb	r3, r3
 800be62:	4619      	mov	r1, r3
 800be64:	6878      	ldr	r0, [r7, #4]
 800be66:	f005 fa7f 	bl	8011368 <USBD_LL_StallEP>
 800be6a:	4603      	mov	r3, r0
 800be6c:	73fb      	strb	r3, [r7, #15]
      break;
 800be6e:	bf00      	nop
  }

  return ret;
 800be70:	7bfb      	ldrb	r3, [r7, #15]
}
 800be72:	4618      	mov	r0, r3
 800be74:	3710      	adds	r7, #16
 800be76:	46bd      	mov	sp, r7
 800be78:	bd80      	pop	{r7, pc}

0800be7a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800be7a:	b580      	push	{r7, lr}
 800be7c:	b086      	sub	sp, #24
 800be7e:	af00      	add	r7, sp, #0
 800be80:	60f8      	str	r0, [r7, #12]
 800be82:	460b      	mov	r3, r1
 800be84:	607a      	str	r2, [r7, #4]
 800be86:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800be88:	7afb      	ldrb	r3, [r7, #11]
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d137      	bne.n	800befe <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800be94:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800be9c:	2b03      	cmp	r3, #3
 800be9e:	d14a      	bne.n	800bf36 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800bea0:	693b      	ldr	r3, [r7, #16]
 800bea2:	689a      	ldr	r2, [r3, #8]
 800bea4:	693b      	ldr	r3, [r7, #16]
 800bea6:	68db      	ldr	r3, [r3, #12]
 800bea8:	429a      	cmp	r2, r3
 800beaa:	d913      	bls.n	800bed4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800beac:	693b      	ldr	r3, [r7, #16]
 800beae:	689a      	ldr	r2, [r3, #8]
 800beb0:	693b      	ldr	r3, [r7, #16]
 800beb2:	68db      	ldr	r3, [r3, #12]
 800beb4:	1ad2      	subs	r2, r2, r3
 800beb6:	693b      	ldr	r3, [r7, #16]
 800beb8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	68da      	ldr	r2, [r3, #12]
 800bebe:	693b      	ldr	r3, [r7, #16]
 800bec0:	689b      	ldr	r3, [r3, #8]
 800bec2:	4293      	cmp	r3, r2
 800bec4:	bf28      	it	cs
 800bec6:	4613      	movcs	r3, r2
 800bec8:	461a      	mov	r2, r3
 800beca:	6879      	ldr	r1, [r7, #4]
 800becc:	68f8      	ldr	r0, [r7, #12]
 800bece:	f000 ffad 	bl	800ce2c <USBD_CtlContinueRx>
 800bed2:	e030      	b.n	800bf36 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800beda:	691b      	ldr	r3, [r3, #16]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d00a      	beq.n	800bef6 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800bee6:	2b03      	cmp	r3, #3
 800bee8:	d105      	bne.n	800bef6 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bef0:	691b      	ldr	r3, [r3, #16]
 800bef2:	68f8      	ldr	r0, [r7, #12]
 800bef4:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800bef6:	68f8      	ldr	r0, [r7, #12]
 800bef8:	f000 ffa9 	bl	800ce4e <USBD_CtlSendStatus>
 800befc:	e01b      	b.n	800bf36 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf04:	699b      	ldr	r3, [r3, #24]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d013      	beq.n	800bf32 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800bf10:	2b03      	cmp	r3, #3
 800bf12:	d10e      	bne.n	800bf32 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf1a:	699b      	ldr	r3, [r3, #24]
 800bf1c:	7afa      	ldrb	r2, [r7, #11]
 800bf1e:	4611      	mov	r1, r2
 800bf20:	68f8      	ldr	r0, [r7, #12]
 800bf22:	4798      	blx	r3
 800bf24:	4603      	mov	r3, r0
 800bf26:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800bf28:	7dfb      	ldrb	r3, [r7, #23]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d003      	beq.n	800bf36 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800bf2e:	7dfb      	ldrb	r3, [r7, #23]
 800bf30:	e002      	b.n	800bf38 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800bf32:	2303      	movs	r3, #3
 800bf34:	e000      	b.n	800bf38 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800bf36:	2300      	movs	r3, #0
}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	3718      	adds	r7, #24
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	bd80      	pop	{r7, pc}

0800bf40 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	b086      	sub	sp, #24
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	60f8      	str	r0, [r7, #12]
 800bf48:	460b      	mov	r3, r1
 800bf4a:	607a      	str	r2, [r7, #4]
 800bf4c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800bf4e:	7afb      	ldrb	r3, [r7, #11]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d16a      	bne.n	800c02a <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	3314      	adds	r3, #20
 800bf58:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bf60:	2b02      	cmp	r3, #2
 800bf62:	d155      	bne.n	800c010 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800bf64:	693b      	ldr	r3, [r7, #16]
 800bf66:	689a      	ldr	r2, [r3, #8]
 800bf68:	693b      	ldr	r3, [r7, #16]
 800bf6a:	68db      	ldr	r3, [r3, #12]
 800bf6c:	429a      	cmp	r2, r3
 800bf6e:	d914      	bls.n	800bf9a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800bf70:	693b      	ldr	r3, [r7, #16]
 800bf72:	689a      	ldr	r2, [r3, #8]
 800bf74:	693b      	ldr	r3, [r7, #16]
 800bf76:	68db      	ldr	r3, [r3, #12]
 800bf78:	1ad2      	subs	r2, r2, r3
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bf7e:	693b      	ldr	r3, [r7, #16]
 800bf80:	689b      	ldr	r3, [r3, #8]
 800bf82:	461a      	mov	r2, r3
 800bf84:	6879      	ldr	r1, [r7, #4]
 800bf86:	68f8      	ldr	r0, [r7, #12]
 800bf88:	f000 ff22 	bl	800cdd0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bf8c:	2300      	movs	r3, #0
 800bf8e:	2200      	movs	r2, #0
 800bf90:	2100      	movs	r1, #0
 800bf92:	68f8      	ldr	r0, [r7, #12]
 800bf94:	f005 fa92 	bl	80114bc <USBD_LL_PrepareReceive>
 800bf98:	e03a      	b.n	800c010 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800bf9a:	693b      	ldr	r3, [r7, #16]
 800bf9c:	68da      	ldr	r2, [r3, #12]
 800bf9e:	693b      	ldr	r3, [r7, #16]
 800bfa0:	689b      	ldr	r3, [r3, #8]
 800bfa2:	429a      	cmp	r2, r3
 800bfa4:	d11c      	bne.n	800bfe0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800bfa6:	693b      	ldr	r3, [r7, #16]
 800bfa8:	685a      	ldr	r2, [r3, #4]
 800bfaa:	693b      	ldr	r3, [r7, #16]
 800bfac:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800bfae:	429a      	cmp	r2, r3
 800bfb0:	d316      	bcc.n	800bfe0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800bfb2:	693b      	ldr	r3, [r7, #16]
 800bfb4:	685a      	ldr	r2, [r3, #4]
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800bfbc:	429a      	cmp	r2, r3
 800bfbe:	d20f      	bcs.n	800bfe0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	2100      	movs	r1, #0
 800bfc4:	68f8      	ldr	r0, [r7, #12]
 800bfc6:	f000 ff03 	bl	800cdd0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	2200      	movs	r2, #0
 800bfce:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	2100      	movs	r1, #0
 800bfd8:	68f8      	ldr	r0, [r7, #12]
 800bfda:	f005 fa6f 	bl	80114bc <USBD_LL_PrepareReceive>
 800bfde:	e017      	b.n	800c010 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bfe6:	68db      	ldr	r3, [r3, #12]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d00a      	beq.n	800c002 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800bff2:	2b03      	cmp	r3, #3
 800bff4:	d105      	bne.n	800c002 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bffc:	68db      	ldr	r3, [r3, #12]
 800bffe:	68f8      	ldr	r0, [r7, #12]
 800c000:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c002:	2180      	movs	r1, #128	; 0x80
 800c004:	68f8      	ldr	r0, [r7, #12]
 800c006:	f005 f9af 	bl	8011368 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c00a:	68f8      	ldr	r0, [r7, #12]
 800c00c:	f000 ff32 	bl	800ce74 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c016:	2b01      	cmp	r3, #1
 800c018:	d123      	bne.n	800c062 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800c01a:	68f8      	ldr	r0, [r7, #12]
 800c01c:	f7ff fe9b 	bl	800bd56 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	2200      	movs	r2, #0
 800c024:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c028:	e01b      	b.n	800c062 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c030:	695b      	ldr	r3, [r3, #20]
 800c032:	2b00      	cmp	r3, #0
 800c034:	d013      	beq.n	800c05e <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800c03c:	2b03      	cmp	r3, #3
 800c03e:	d10e      	bne.n	800c05e <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c046:	695b      	ldr	r3, [r3, #20]
 800c048:	7afa      	ldrb	r2, [r7, #11]
 800c04a:	4611      	mov	r1, r2
 800c04c:	68f8      	ldr	r0, [r7, #12]
 800c04e:	4798      	blx	r3
 800c050:	4603      	mov	r3, r0
 800c052:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800c054:	7dfb      	ldrb	r3, [r7, #23]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d003      	beq.n	800c062 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800c05a:	7dfb      	ldrb	r3, [r7, #23]
 800c05c:	e002      	b.n	800c064 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c05e:	2303      	movs	r3, #3
 800c060:	e000      	b.n	800c064 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800c062:	2300      	movs	r3, #0
}
 800c064:	4618      	mov	r0, r3
 800c066:	3718      	adds	r7, #24
 800c068:	46bd      	mov	sp, r7
 800c06a:	bd80      	pop	{r7, pc}

0800c06c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b082      	sub	sp, #8
 800c070:	af00      	add	r7, sp, #0
 800c072:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2201      	movs	r2, #1
 800c078:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	2200      	movs	r2, #0
 800c080:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	2200      	movs	r2, #0
 800c088:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	2200      	movs	r2, #0
 800c08e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d009      	beq.n	800c0b0 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0a2:	685b      	ldr	r3, [r3, #4]
 800c0a4:	687a      	ldr	r2, [r7, #4]
 800c0a6:	6852      	ldr	r2, [r2, #4]
 800c0a8:	b2d2      	uxtb	r2, r2
 800c0aa:	4611      	mov	r1, r2
 800c0ac:	6878      	ldr	r0, [r7, #4]
 800c0ae:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c0b0:	2340      	movs	r3, #64	; 0x40
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	2100      	movs	r1, #0
 800c0b6:	6878      	ldr	r0, [r7, #4]
 800c0b8:	f005 f911 	bl	80112de <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2201      	movs	r2, #1
 800c0c0:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	2240      	movs	r2, #64	; 0x40
 800c0c8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c0cc:	2340      	movs	r3, #64	; 0x40
 800c0ce:	2200      	movs	r2, #0
 800c0d0:	2180      	movs	r1, #128	; 0x80
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f005 f903 	bl	80112de <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2201      	movs	r2, #1
 800c0dc:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	2240      	movs	r2, #64	; 0x40
 800c0e2:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800c0e4:	2300      	movs	r3, #0
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3708      	adds	r7, #8
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}

0800c0ee <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c0ee:	b480      	push	{r7}
 800c0f0:	b083      	sub	sp, #12
 800c0f2:	af00      	add	r7, sp, #0
 800c0f4:	6078      	str	r0, [r7, #4]
 800c0f6:	460b      	mov	r3, r1
 800c0f8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	78fa      	ldrb	r2, [r7, #3]
 800c0fe:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c100:	2300      	movs	r3, #0
}
 800c102:	4618      	mov	r0, r3
 800c104:	370c      	adds	r7, #12
 800c106:	46bd      	mov	sp, r7
 800c108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10c:	4770      	bx	lr

0800c10e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c10e:	b480      	push	{r7}
 800c110:	b083      	sub	sp, #12
 800c112:	af00      	add	r7, sp, #0
 800c114:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2204      	movs	r2, #4
 800c126:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c12a:	2300      	movs	r3, #0
}
 800c12c:	4618      	mov	r0, r3
 800c12e:	370c      	adds	r7, #12
 800c130:	46bd      	mov	sp, r7
 800c132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c136:	4770      	bx	lr

0800c138 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c138:	b480      	push	{r7}
 800c13a:	b083      	sub	sp, #12
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c146:	2b04      	cmp	r3, #4
 800c148:	d105      	bne.n	800c156 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c156:	2300      	movs	r3, #0
}
 800c158:	4618      	mov	r0, r3
 800c15a:	370c      	adds	r7, #12
 800c15c:	46bd      	mov	sp, r7
 800c15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c162:	4770      	bx	lr

0800c164 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b082      	sub	sp, #8
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c172:	2b03      	cmp	r3, #3
 800c174:	d10b      	bne.n	800c18e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c17c:	69db      	ldr	r3, [r3, #28]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d005      	beq.n	800c18e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c188:	69db      	ldr	r3, [r3, #28]
 800c18a:	6878      	ldr	r0, [r7, #4]
 800c18c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c18e:	2300      	movs	r3, #0
}
 800c190:	4618      	mov	r0, r3
 800c192:	3708      	adds	r7, #8
 800c194:	46bd      	mov	sp, r7
 800c196:	bd80      	pop	{r7, pc}

0800c198 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c198:	b480      	push	{r7}
 800c19a:	b083      	sub	sp, #12
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
 800c1a0:	460b      	mov	r3, r1
 800c1a2:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c1a4:	2300      	movs	r3, #0
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	370c      	adds	r7, #12
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b0:	4770      	bx	lr

0800c1b2 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c1b2:	b480      	push	{r7}
 800c1b4:	b083      	sub	sp, #12
 800c1b6:	af00      	add	r7, sp, #0
 800c1b8:	6078      	str	r0, [r7, #4]
 800c1ba:	460b      	mov	r3, r1
 800c1bc:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c1be:	2300      	movs	r3, #0
}
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	370c      	adds	r7, #12
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ca:	4770      	bx	lr

0800c1cc <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c1cc:	b480      	push	{r7}
 800c1ce:	b083      	sub	sp, #12
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c1d4:	2300      	movs	r3, #0
}
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	370c      	adds	r7, #12
 800c1da:	46bd      	mov	sp, r7
 800c1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e0:	4770      	bx	lr

0800c1e2 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c1e2:	b580      	push	{r7, lr}
 800c1e4:	b082      	sub	sp, #8
 800c1e6:	af00      	add	r7, sp, #0
 800c1e8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	2201      	movs	r2, #1
 800c1ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d009      	beq.n	800c210 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c202:	685b      	ldr	r3, [r3, #4]
 800c204:	687a      	ldr	r2, [r7, #4]
 800c206:	6852      	ldr	r2, [r2, #4]
 800c208:	b2d2      	uxtb	r2, r2
 800c20a:	4611      	mov	r1, r2
 800c20c:	6878      	ldr	r0, [r7, #4]
 800c20e:	4798      	blx	r3
  }

  return USBD_OK;
 800c210:	2300      	movs	r3, #0
}
 800c212:	4618      	mov	r0, r3
 800c214:	3708      	adds	r7, #8
 800c216:	46bd      	mov	sp, r7
 800c218:	bd80      	pop	{r7, pc}

0800c21a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c21a:	b480      	push	{r7}
 800c21c:	b087      	sub	sp, #28
 800c21e:	af00      	add	r7, sp, #0
 800c220:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c226:	697b      	ldr	r3, [r7, #20]
 800c228:	781b      	ldrb	r3, [r3, #0]
 800c22a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c22c:	697b      	ldr	r3, [r7, #20]
 800c22e:	3301      	adds	r3, #1
 800c230:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c232:	697b      	ldr	r3, [r7, #20]
 800c234:	781b      	ldrb	r3, [r3, #0]
 800c236:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c238:	8a3b      	ldrh	r3, [r7, #16]
 800c23a:	021b      	lsls	r3, r3, #8
 800c23c:	b21a      	sxth	r2, r3
 800c23e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c242:	4313      	orrs	r3, r2
 800c244:	b21b      	sxth	r3, r3
 800c246:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c248:	89fb      	ldrh	r3, [r7, #14]
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	371c      	adds	r7, #28
 800c24e:	46bd      	mov	sp, r7
 800c250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c254:	4770      	bx	lr
	...

0800c258 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c258:	b580      	push	{r7, lr}
 800c25a:	b084      	sub	sp, #16
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
 800c260:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c262:	2300      	movs	r3, #0
 800c264:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c266:	683b      	ldr	r3, [r7, #0]
 800c268:	781b      	ldrb	r3, [r3, #0]
 800c26a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c26e:	2b20      	cmp	r3, #32
 800c270:	d004      	beq.n	800c27c <USBD_StdDevReq+0x24>
 800c272:	2b40      	cmp	r3, #64	; 0x40
 800c274:	d002      	beq.n	800c27c <USBD_StdDevReq+0x24>
 800c276:	2b00      	cmp	r3, #0
 800c278:	d00a      	beq.n	800c290 <USBD_StdDevReq+0x38>
 800c27a:	e050      	b.n	800c31e <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c282:	689b      	ldr	r3, [r3, #8]
 800c284:	6839      	ldr	r1, [r7, #0]
 800c286:	6878      	ldr	r0, [r7, #4]
 800c288:	4798      	blx	r3
 800c28a:	4603      	mov	r3, r0
 800c28c:	73fb      	strb	r3, [r7, #15]
    break;
 800c28e:	e04b      	b.n	800c328 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c290:	683b      	ldr	r3, [r7, #0]
 800c292:	785b      	ldrb	r3, [r3, #1]
 800c294:	2b09      	cmp	r3, #9
 800c296:	d83c      	bhi.n	800c312 <USBD_StdDevReq+0xba>
 800c298:	a201      	add	r2, pc, #4	; (adr r2, 800c2a0 <USBD_StdDevReq+0x48>)
 800c29a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c29e:	bf00      	nop
 800c2a0:	0800c2f5 	.word	0x0800c2f5
 800c2a4:	0800c309 	.word	0x0800c309
 800c2a8:	0800c313 	.word	0x0800c313
 800c2ac:	0800c2ff 	.word	0x0800c2ff
 800c2b0:	0800c313 	.word	0x0800c313
 800c2b4:	0800c2d3 	.word	0x0800c2d3
 800c2b8:	0800c2c9 	.word	0x0800c2c9
 800c2bc:	0800c313 	.word	0x0800c313
 800c2c0:	0800c2eb 	.word	0x0800c2eb
 800c2c4:	0800c2dd 	.word	0x0800c2dd
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800c2c8:	6839      	ldr	r1, [r7, #0]
 800c2ca:	6878      	ldr	r0, [r7, #4]
 800c2cc:	f000 f9ce 	bl	800c66c <USBD_GetDescriptor>
      break;
 800c2d0:	e024      	b.n	800c31c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800c2d2:	6839      	ldr	r1, [r7, #0]
 800c2d4:	6878      	ldr	r0, [r7, #4]
 800c2d6:	f000 fb33 	bl	800c940 <USBD_SetAddress>
      break;
 800c2da:	e01f      	b.n	800c31c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800c2dc:	6839      	ldr	r1, [r7, #0]
 800c2de:	6878      	ldr	r0, [r7, #4]
 800c2e0:	f000 fb70 	bl	800c9c4 <USBD_SetConfig>
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	73fb      	strb	r3, [r7, #15]
      break;
 800c2e8:	e018      	b.n	800c31c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800c2ea:	6839      	ldr	r1, [r7, #0]
 800c2ec:	6878      	ldr	r0, [r7, #4]
 800c2ee:	f000 fc0d 	bl	800cb0c <USBD_GetConfig>
      break;
 800c2f2:	e013      	b.n	800c31c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800c2f4:	6839      	ldr	r1, [r7, #0]
 800c2f6:	6878      	ldr	r0, [r7, #4]
 800c2f8:	f000 fc3c 	bl	800cb74 <USBD_GetStatus>
      break;
 800c2fc:	e00e      	b.n	800c31c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800c2fe:	6839      	ldr	r1, [r7, #0]
 800c300:	6878      	ldr	r0, [r7, #4]
 800c302:	f000 fc6a 	bl	800cbda <USBD_SetFeature>
      break;
 800c306:	e009      	b.n	800c31c <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800c308:	6839      	ldr	r1, [r7, #0]
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f000 fc79 	bl	800cc02 <USBD_ClrFeature>
      break;
 800c310:	e004      	b.n	800c31c <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800c312:	6839      	ldr	r1, [r7, #0]
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	f000 fccf 	bl	800ccb8 <USBD_CtlError>
      break;
 800c31a:	bf00      	nop
    }
    break;
 800c31c:	e004      	b.n	800c328 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800c31e:	6839      	ldr	r1, [r7, #0]
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	f000 fcc9 	bl	800ccb8 <USBD_CtlError>
    break;
 800c326:	bf00      	nop
  }

  return ret;
 800c328:	7bfb      	ldrb	r3, [r7, #15]
}
 800c32a:	4618      	mov	r0, r3
 800c32c:	3710      	adds	r7, #16
 800c32e:	46bd      	mov	sp, r7
 800c330:	bd80      	pop	{r7, pc}
 800c332:	bf00      	nop

0800c334 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b084      	sub	sp, #16
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
 800c33c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c33e:	2300      	movs	r3, #0
 800c340:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c342:	683b      	ldr	r3, [r7, #0]
 800c344:	781b      	ldrb	r3, [r3, #0]
 800c346:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c34a:	2b20      	cmp	r3, #32
 800c34c:	d003      	beq.n	800c356 <USBD_StdItfReq+0x22>
 800c34e:	2b40      	cmp	r3, #64	; 0x40
 800c350:	d001      	beq.n	800c356 <USBD_StdItfReq+0x22>
 800c352:	2b00      	cmp	r3, #0
 800c354:	d12a      	bne.n	800c3ac <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c35c:	3b01      	subs	r3, #1
 800c35e:	2b02      	cmp	r3, #2
 800c360:	d81d      	bhi.n	800c39e <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c362:	683b      	ldr	r3, [r7, #0]
 800c364:	889b      	ldrh	r3, [r3, #4]
 800c366:	b2db      	uxtb	r3, r3
 800c368:	2b01      	cmp	r3, #1
 800c36a:	d813      	bhi.n	800c394 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c372:	689b      	ldr	r3, [r3, #8]
 800c374:	6839      	ldr	r1, [r7, #0]
 800c376:	6878      	ldr	r0, [r7, #4]
 800c378:	4798      	blx	r3
 800c37a:	4603      	mov	r3, r0
 800c37c:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800c37e:	683b      	ldr	r3, [r7, #0]
 800c380:	88db      	ldrh	r3, [r3, #6]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d110      	bne.n	800c3a8 <USBD_StdItfReq+0x74>
 800c386:	7bfb      	ldrb	r3, [r7, #15]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d10d      	bne.n	800c3a8 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f000 fd5e 	bl	800ce4e <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800c392:	e009      	b.n	800c3a8 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800c394:	6839      	ldr	r1, [r7, #0]
 800c396:	6878      	ldr	r0, [r7, #4]
 800c398:	f000 fc8e 	bl	800ccb8 <USBD_CtlError>
      break;
 800c39c:	e004      	b.n	800c3a8 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800c39e:	6839      	ldr	r1, [r7, #0]
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	f000 fc89 	bl	800ccb8 <USBD_CtlError>
      break;
 800c3a6:	e000      	b.n	800c3aa <USBD_StdItfReq+0x76>
      break;
 800c3a8:	bf00      	nop
    }
    break;
 800c3aa:	e004      	b.n	800c3b6 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800c3ac:	6839      	ldr	r1, [r7, #0]
 800c3ae:	6878      	ldr	r0, [r7, #4]
 800c3b0:	f000 fc82 	bl	800ccb8 <USBD_CtlError>
    break;
 800c3b4:	bf00      	nop
  }

  return ret;
 800c3b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	3710      	adds	r7, #16
 800c3bc:	46bd      	mov	sp, r7
 800c3be:	bd80      	pop	{r7, pc}

0800c3c0 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c3c0:	b580      	push	{r7, lr}
 800c3c2:	b084      	sub	sp, #16
 800c3c4:	af00      	add	r7, sp, #0
 800c3c6:	6078      	str	r0, [r7, #4]
 800c3c8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800c3ce:	683b      	ldr	r3, [r7, #0]
 800c3d0:	889b      	ldrh	r3, [r3, #4]
 800c3d2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	781b      	ldrb	r3, [r3, #0]
 800c3d8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c3dc:	2b20      	cmp	r3, #32
 800c3de:	d004      	beq.n	800c3ea <USBD_StdEPReq+0x2a>
 800c3e0:	2b40      	cmp	r3, #64	; 0x40
 800c3e2:	d002      	beq.n	800c3ea <USBD_StdEPReq+0x2a>
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d00a      	beq.n	800c3fe <USBD_StdEPReq+0x3e>
 800c3e8:	e135      	b.n	800c656 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3f0:	689b      	ldr	r3, [r3, #8]
 800c3f2:	6839      	ldr	r1, [r7, #0]
 800c3f4:	6878      	ldr	r0, [r7, #4]
 800c3f6:	4798      	blx	r3
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	73fb      	strb	r3, [r7, #15]
    break;
 800c3fc:	e130      	b.n	800c660 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c3fe:	683b      	ldr	r3, [r7, #0]
 800c400:	785b      	ldrb	r3, [r3, #1]
 800c402:	2b01      	cmp	r3, #1
 800c404:	d03e      	beq.n	800c484 <USBD_StdEPReq+0xc4>
 800c406:	2b03      	cmp	r3, #3
 800c408:	d002      	beq.n	800c410 <USBD_StdEPReq+0x50>
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d077      	beq.n	800c4fe <USBD_StdEPReq+0x13e>
 800c40e:	e11c      	b.n	800c64a <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c416:	2b02      	cmp	r3, #2
 800c418:	d002      	beq.n	800c420 <USBD_StdEPReq+0x60>
 800c41a:	2b03      	cmp	r3, #3
 800c41c:	d015      	beq.n	800c44a <USBD_StdEPReq+0x8a>
 800c41e:	e02b      	b.n	800c478 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c420:	7bbb      	ldrb	r3, [r7, #14]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d00c      	beq.n	800c440 <USBD_StdEPReq+0x80>
 800c426:	7bbb      	ldrb	r3, [r7, #14]
 800c428:	2b80      	cmp	r3, #128	; 0x80
 800c42a:	d009      	beq.n	800c440 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800c42c:	7bbb      	ldrb	r3, [r7, #14]
 800c42e:	4619      	mov	r1, r3
 800c430:	6878      	ldr	r0, [r7, #4]
 800c432:	f004 ff99 	bl	8011368 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c436:	2180      	movs	r1, #128	; 0x80
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f004 ff95 	bl	8011368 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800c43e:	e020      	b.n	800c482 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800c440:	6839      	ldr	r1, [r7, #0]
 800c442:	6878      	ldr	r0, [r7, #4]
 800c444:	f000 fc38 	bl	800ccb8 <USBD_CtlError>
        break;
 800c448:	e01b      	b.n	800c482 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	885b      	ldrh	r3, [r3, #2]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d10e      	bne.n	800c470 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c452:	7bbb      	ldrb	r3, [r7, #14]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d00b      	beq.n	800c470 <USBD_StdEPReq+0xb0>
 800c458:	7bbb      	ldrb	r3, [r7, #14]
 800c45a:	2b80      	cmp	r3, #128	; 0x80
 800c45c:	d008      	beq.n	800c470 <USBD_StdEPReq+0xb0>
 800c45e:	683b      	ldr	r3, [r7, #0]
 800c460:	88db      	ldrh	r3, [r3, #6]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d104      	bne.n	800c470 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800c466:	7bbb      	ldrb	r3, [r7, #14]
 800c468:	4619      	mov	r1, r3
 800c46a:	6878      	ldr	r0, [r7, #4]
 800c46c:	f004 ff7c 	bl	8011368 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800c470:	6878      	ldr	r0, [r7, #4]
 800c472:	f000 fcec 	bl	800ce4e <USBD_CtlSendStatus>

        break;
 800c476:	e004      	b.n	800c482 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800c478:	6839      	ldr	r1, [r7, #0]
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f000 fc1c 	bl	800ccb8 <USBD_CtlError>
        break;
 800c480:	bf00      	nop
      }
      break;
 800c482:	e0e7      	b.n	800c654 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c48a:	2b02      	cmp	r3, #2
 800c48c:	d002      	beq.n	800c494 <USBD_StdEPReq+0xd4>
 800c48e:	2b03      	cmp	r3, #3
 800c490:	d015      	beq.n	800c4be <USBD_StdEPReq+0xfe>
 800c492:	e02d      	b.n	800c4f0 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c494:	7bbb      	ldrb	r3, [r7, #14]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d00c      	beq.n	800c4b4 <USBD_StdEPReq+0xf4>
 800c49a:	7bbb      	ldrb	r3, [r7, #14]
 800c49c:	2b80      	cmp	r3, #128	; 0x80
 800c49e:	d009      	beq.n	800c4b4 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800c4a0:	7bbb      	ldrb	r3, [r7, #14]
 800c4a2:	4619      	mov	r1, r3
 800c4a4:	6878      	ldr	r0, [r7, #4]
 800c4a6:	f004 ff5f 	bl	8011368 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c4aa:	2180      	movs	r1, #128	; 0x80
 800c4ac:	6878      	ldr	r0, [r7, #4]
 800c4ae:	f004 ff5b 	bl	8011368 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800c4b2:	e023      	b.n	800c4fc <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800c4b4:	6839      	ldr	r1, [r7, #0]
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f000 fbfe 	bl	800ccb8 <USBD_CtlError>
        break;
 800c4bc:	e01e      	b.n	800c4fc <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	885b      	ldrh	r3, [r3, #2]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d119      	bne.n	800c4fa <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800c4c6:	7bbb      	ldrb	r3, [r7, #14]
 800c4c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d004      	beq.n	800c4da <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c4d0:	7bbb      	ldrb	r3, [r7, #14]
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	6878      	ldr	r0, [r7, #4]
 800c4d6:	f004 ff66 	bl	80113a6 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800c4da:	6878      	ldr	r0, [r7, #4]
 800c4dc:	f000 fcb7 	bl	800ce4e <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c4e6:	689b      	ldr	r3, [r3, #8]
 800c4e8:	6839      	ldr	r1, [r7, #0]
 800c4ea:	6878      	ldr	r0, [r7, #4]
 800c4ec:	4798      	blx	r3
        }
        break;
 800c4ee:	e004      	b.n	800c4fa <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800c4f0:	6839      	ldr	r1, [r7, #0]
 800c4f2:	6878      	ldr	r0, [r7, #4]
 800c4f4:	f000 fbe0 	bl	800ccb8 <USBD_CtlError>
        break;
 800c4f8:	e000      	b.n	800c4fc <USBD_StdEPReq+0x13c>
        break;
 800c4fa:	bf00      	nop
      }
      break;
 800c4fc:	e0aa      	b.n	800c654 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c504:	2b02      	cmp	r3, #2
 800c506:	d002      	beq.n	800c50e <USBD_StdEPReq+0x14e>
 800c508:	2b03      	cmp	r3, #3
 800c50a:	d032      	beq.n	800c572 <USBD_StdEPReq+0x1b2>
 800c50c:	e097      	b.n	800c63e <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c50e:	7bbb      	ldrb	r3, [r7, #14]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d007      	beq.n	800c524 <USBD_StdEPReq+0x164>
 800c514:	7bbb      	ldrb	r3, [r7, #14]
 800c516:	2b80      	cmp	r3, #128	; 0x80
 800c518:	d004      	beq.n	800c524 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800c51a:	6839      	ldr	r1, [r7, #0]
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f000 fbcb 	bl	800ccb8 <USBD_CtlError>
          break;
 800c522:	e091      	b.n	800c648 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c524:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	da0b      	bge.n	800c544 <USBD_StdEPReq+0x184>
 800c52c:	7bbb      	ldrb	r3, [r7, #14]
 800c52e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c532:	4613      	mov	r3, r2
 800c534:	009b      	lsls	r3, r3, #2
 800c536:	4413      	add	r3, r2
 800c538:	009b      	lsls	r3, r3, #2
 800c53a:	3310      	adds	r3, #16
 800c53c:	687a      	ldr	r2, [r7, #4]
 800c53e:	4413      	add	r3, r2
 800c540:	3304      	adds	r3, #4
 800c542:	e00b      	b.n	800c55c <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800c544:	7bbb      	ldrb	r3, [r7, #14]
 800c546:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c54a:	4613      	mov	r3, r2
 800c54c:	009b      	lsls	r3, r3, #2
 800c54e:	4413      	add	r3, r2
 800c550:	009b      	lsls	r3, r3, #2
 800c552:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c556:	687a      	ldr	r2, [r7, #4]
 800c558:	4413      	add	r3, r2
 800c55a:	3304      	adds	r3, #4
 800c55c:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800c55e:	68bb      	ldr	r3, [r7, #8]
 800c560:	2200      	movs	r2, #0
 800c562:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c564:	68bb      	ldr	r3, [r7, #8]
 800c566:	2202      	movs	r2, #2
 800c568:	4619      	mov	r1, r3
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	f000 fc15 	bl	800cd9a <USBD_CtlSendData>
        break;
 800c570:	e06a      	b.n	800c648 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800c572:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c576:	2b00      	cmp	r3, #0
 800c578:	da11      	bge.n	800c59e <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c57a:	7bbb      	ldrb	r3, [r7, #14]
 800c57c:	f003 020f 	and.w	r2, r3, #15
 800c580:	6879      	ldr	r1, [r7, #4]
 800c582:	4613      	mov	r3, r2
 800c584:	009b      	lsls	r3, r3, #2
 800c586:	4413      	add	r3, r2
 800c588:	009b      	lsls	r3, r3, #2
 800c58a:	440b      	add	r3, r1
 800c58c:	3324      	adds	r3, #36	; 0x24
 800c58e:	881b      	ldrh	r3, [r3, #0]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d117      	bne.n	800c5c4 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800c594:	6839      	ldr	r1, [r7, #0]
 800c596:	6878      	ldr	r0, [r7, #4]
 800c598:	f000 fb8e 	bl	800ccb8 <USBD_CtlError>
            break;
 800c59c:	e054      	b.n	800c648 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c59e:	7bbb      	ldrb	r3, [r7, #14]
 800c5a0:	f003 020f 	and.w	r2, r3, #15
 800c5a4:	6879      	ldr	r1, [r7, #4]
 800c5a6:	4613      	mov	r3, r2
 800c5a8:	009b      	lsls	r3, r3, #2
 800c5aa:	4413      	add	r3, r2
 800c5ac:	009b      	lsls	r3, r3, #2
 800c5ae:	440b      	add	r3, r1
 800c5b0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c5b4:	881b      	ldrh	r3, [r3, #0]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d104      	bne.n	800c5c4 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800c5ba:	6839      	ldr	r1, [r7, #0]
 800c5bc:	6878      	ldr	r0, [r7, #4]
 800c5be:	f000 fb7b 	bl	800ccb8 <USBD_CtlError>
            break;
 800c5c2:	e041      	b.n	800c648 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c5c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	da0b      	bge.n	800c5e4 <USBD_StdEPReq+0x224>
 800c5cc:	7bbb      	ldrb	r3, [r7, #14]
 800c5ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c5d2:	4613      	mov	r3, r2
 800c5d4:	009b      	lsls	r3, r3, #2
 800c5d6:	4413      	add	r3, r2
 800c5d8:	009b      	lsls	r3, r3, #2
 800c5da:	3310      	adds	r3, #16
 800c5dc:	687a      	ldr	r2, [r7, #4]
 800c5de:	4413      	add	r3, r2
 800c5e0:	3304      	adds	r3, #4
 800c5e2:	e00b      	b.n	800c5fc <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800c5e4:	7bbb      	ldrb	r3, [r7, #14]
 800c5e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c5ea:	4613      	mov	r3, r2
 800c5ec:	009b      	lsls	r3, r3, #2
 800c5ee:	4413      	add	r3, r2
 800c5f0:	009b      	lsls	r3, r3, #2
 800c5f2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c5f6:	687a      	ldr	r2, [r7, #4]
 800c5f8:	4413      	add	r3, r2
 800c5fa:	3304      	adds	r3, #4
 800c5fc:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c5fe:	7bbb      	ldrb	r3, [r7, #14]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d002      	beq.n	800c60a <USBD_StdEPReq+0x24a>
 800c604:	7bbb      	ldrb	r3, [r7, #14]
 800c606:	2b80      	cmp	r3, #128	; 0x80
 800c608:	d103      	bne.n	800c612 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800c60a:	68bb      	ldr	r3, [r7, #8]
 800c60c:	2200      	movs	r2, #0
 800c60e:	601a      	str	r2, [r3, #0]
 800c610:	e00e      	b.n	800c630 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c612:	7bbb      	ldrb	r3, [r7, #14]
 800c614:	4619      	mov	r1, r3
 800c616:	6878      	ldr	r0, [r7, #4]
 800c618:	f004 fee4 	bl	80113e4 <USBD_LL_IsStallEP>
 800c61c:	4603      	mov	r3, r0
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d003      	beq.n	800c62a <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	2201      	movs	r2, #1
 800c626:	601a      	str	r2, [r3, #0]
 800c628:	e002      	b.n	800c630 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800c62a:	68bb      	ldr	r3, [r7, #8]
 800c62c:	2200      	movs	r2, #0
 800c62e:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c630:	68bb      	ldr	r3, [r7, #8]
 800c632:	2202      	movs	r2, #2
 800c634:	4619      	mov	r1, r3
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f000 fbaf 	bl	800cd9a <USBD_CtlSendData>
          break;
 800c63c:	e004      	b.n	800c648 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800c63e:	6839      	ldr	r1, [r7, #0]
 800c640:	6878      	ldr	r0, [r7, #4]
 800c642:	f000 fb39 	bl	800ccb8 <USBD_CtlError>
        break;
 800c646:	bf00      	nop
      }
      break;
 800c648:	e004      	b.n	800c654 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800c64a:	6839      	ldr	r1, [r7, #0]
 800c64c:	6878      	ldr	r0, [r7, #4]
 800c64e:	f000 fb33 	bl	800ccb8 <USBD_CtlError>
      break;
 800c652:	bf00      	nop
    }
    break;
 800c654:	e004      	b.n	800c660 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800c656:	6839      	ldr	r1, [r7, #0]
 800c658:	6878      	ldr	r0, [r7, #4]
 800c65a:	f000 fb2d 	bl	800ccb8 <USBD_CtlError>
    break;
 800c65e:	bf00      	nop
  }

  return ret;
 800c660:	7bfb      	ldrb	r3, [r7, #15]
}
 800c662:	4618      	mov	r0, r3
 800c664:	3710      	adds	r7, #16
 800c666:	46bd      	mov	sp, r7
 800c668:	bd80      	pop	{r7, pc}
	...

0800c66c <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b084      	sub	sp, #16
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
 800c674:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c676:	2300      	movs	r3, #0
 800c678:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c67a:	2300      	movs	r3, #0
 800c67c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c67e:	2300      	movs	r3, #0
 800c680:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c682:	683b      	ldr	r3, [r7, #0]
 800c684:	885b      	ldrh	r3, [r3, #2]
 800c686:	0a1b      	lsrs	r3, r3, #8
 800c688:	b29b      	uxth	r3, r3
 800c68a:	3b01      	subs	r3, #1
 800c68c:	2b06      	cmp	r3, #6
 800c68e:	f200 8128 	bhi.w	800c8e2 <USBD_GetDescriptor+0x276>
 800c692:	a201      	add	r2, pc, #4	; (adr r2, 800c698 <USBD_GetDescriptor+0x2c>)
 800c694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c698:	0800c6b5 	.word	0x0800c6b5
 800c69c:	0800c6cd 	.word	0x0800c6cd
 800c6a0:	0800c70d 	.word	0x0800c70d
 800c6a4:	0800c8e3 	.word	0x0800c8e3
 800c6a8:	0800c8e3 	.word	0x0800c8e3
 800c6ac:	0800c883 	.word	0x0800c883
 800c6b0:	0800c8af 	.word	0x0800c8af
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	687a      	ldr	r2, [r7, #4]
 800c6be:	7c12      	ldrb	r2, [r2, #16]
 800c6c0:	f107 0108 	add.w	r1, r7, #8
 800c6c4:	4610      	mov	r0, r2
 800c6c6:	4798      	blx	r3
 800c6c8:	60f8      	str	r0, [r7, #12]
    break;
 800c6ca:	e112      	b.n	800c8f2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	7c1b      	ldrb	r3, [r3, #16]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d10d      	bne.n	800c6f0 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6dc:	f107 0208 	add.w	r2, r7, #8
 800c6e0:	4610      	mov	r0, r2
 800c6e2:	4798      	blx	r3
 800c6e4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	3301      	adds	r3, #1
 800c6ea:	2202      	movs	r2, #2
 800c6ec:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800c6ee:	e100      	b.n	800c8f2 <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6f8:	f107 0208 	add.w	r2, r7, #8
 800c6fc:	4610      	mov	r0, r2
 800c6fe:	4798      	blx	r3
 800c700:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	3301      	adds	r3, #1
 800c706:	2202      	movs	r2, #2
 800c708:	701a      	strb	r2, [r3, #0]
    break;
 800c70a:	e0f2      	b.n	800c8f2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800c70c:	683b      	ldr	r3, [r7, #0]
 800c70e:	885b      	ldrh	r3, [r3, #2]
 800c710:	b2db      	uxtb	r3, r3
 800c712:	2b05      	cmp	r3, #5
 800c714:	f200 80ac 	bhi.w	800c870 <USBD_GetDescriptor+0x204>
 800c718:	a201      	add	r2, pc, #4	; (adr r2, 800c720 <USBD_GetDescriptor+0xb4>)
 800c71a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c71e:	bf00      	nop
 800c720:	0800c739 	.word	0x0800c739
 800c724:	0800c76d 	.word	0x0800c76d
 800c728:	0800c7a1 	.word	0x0800c7a1
 800c72c:	0800c7d5 	.word	0x0800c7d5
 800c730:	0800c809 	.word	0x0800c809
 800c734:	0800c83d 	.word	0x0800c83d
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c73e:	685b      	ldr	r3, [r3, #4]
 800c740:	2b00      	cmp	r3, #0
 800c742:	d00b      	beq.n	800c75c <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c74a:	685b      	ldr	r3, [r3, #4]
 800c74c:	687a      	ldr	r2, [r7, #4]
 800c74e:	7c12      	ldrb	r2, [r2, #16]
 800c750:	f107 0108 	add.w	r1, r7, #8
 800c754:	4610      	mov	r0, r2
 800c756:	4798      	blx	r3
 800c758:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c75a:	e091      	b.n	800c880 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800c75c:	6839      	ldr	r1, [r7, #0]
 800c75e:	6878      	ldr	r0, [r7, #4]
 800c760:	f000 faaa 	bl	800ccb8 <USBD_CtlError>
        err++;
 800c764:	7afb      	ldrb	r3, [r7, #11]
 800c766:	3301      	adds	r3, #1
 800c768:	72fb      	strb	r3, [r7, #11]
      break;
 800c76a:	e089      	b.n	800c880 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c772:	689b      	ldr	r3, [r3, #8]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d00b      	beq.n	800c790 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c77e:	689b      	ldr	r3, [r3, #8]
 800c780:	687a      	ldr	r2, [r7, #4]
 800c782:	7c12      	ldrb	r2, [r2, #16]
 800c784:	f107 0108 	add.w	r1, r7, #8
 800c788:	4610      	mov	r0, r2
 800c78a:	4798      	blx	r3
 800c78c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c78e:	e077      	b.n	800c880 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800c790:	6839      	ldr	r1, [r7, #0]
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	f000 fa90 	bl	800ccb8 <USBD_CtlError>
        err++;
 800c798:	7afb      	ldrb	r3, [r7, #11]
 800c79a:	3301      	adds	r3, #1
 800c79c:	72fb      	strb	r3, [r7, #11]
      break;
 800c79e:	e06f      	b.n	800c880 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c7a6:	68db      	ldr	r3, [r3, #12]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d00b      	beq.n	800c7c4 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c7b2:	68db      	ldr	r3, [r3, #12]
 800c7b4:	687a      	ldr	r2, [r7, #4]
 800c7b6:	7c12      	ldrb	r2, [r2, #16]
 800c7b8:	f107 0108 	add.w	r1, r7, #8
 800c7bc:	4610      	mov	r0, r2
 800c7be:	4798      	blx	r3
 800c7c0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c7c2:	e05d      	b.n	800c880 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800c7c4:	6839      	ldr	r1, [r7, #0]
 800c7c6:	6878      	ldr	r0, [r7, #4]
 800c7c8:	f000 fa76 	bl	800ccb8 <USBD_CtlError>
        err++;
 800c7cc:	7afb      	ldrb	r3, [r7, #11]
 800c7ce:	3301      	adds	r3, #1
 800c7d0:	72fb      	strb	r3, [r7, #11]
      break;
 800c7d2:	e055      	b.n	800c880 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c7da:	691b      	ldr	r3, [r3, #16]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d00b      	beq.n	800c7f8 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c7e6:	691b      	ldr	r3, [r3, #16]
 800c7e8:	687a      	ldr	r2, [r7, #4]
 800c7ea:	7c12      	ldrb	r2, [r2, #16]
 800c7ec:	f107 0108 	add.w	r1, r7, #8
 800c7f0:	4610      	mov	r0, r2
 800c7f2:	4798      	blx	r3
 800c7f4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c7f6:	e043      	b.n	800c880 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800c7f8:	6839      	ldr	r1, [r7, #0]
 800c7fa:	6878      	ldr	r0, [r7, #4]
 800c7fc:	f000 fa5c 	bl	800ccb8 <USBD_CtlError>
        err++;
 800c800:	7afb      	ldrb	r3, [r7, #11]
 800c802:	3301      	adds	r3, #1
 800c804:	72fb      	strb	r3, [r7, #11]
      break;
 800c806:	e03b      	b.n	800c880 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c80e:	695b      	ldr	r3, [r3, #20]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d00b      	beq.n	800c82c <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c81a:	695b      	ldr	r3, [r3, #20]
 800c81c:	687a      	ldr	r2, [r7, #4]
 800c81e:	7c12      	ldrb	r2, [r2, #16]
 800c820:	f107 0108 	add.w	r1, r7, #8
 800c824:	4610      	mov	r0, r2
 800c826:	4798      	blx	r3
 800c828:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c82a:	e029      	b.n	800c880 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800c82c:	6839      	ldr	r1, [r7, #0]
 800c82e:	6878      	ldr	r0, [r7, #4]
 800c830:	f000 fa42 	bl	800ccb8 <USBD_CtlError>
        err++;
 800c834:	7afb      	ldrb	r3, [r7, #11]
 800c836:	3301      	adds	r3, #1
 800c838:	72fb      	strb	r3, [r7, #11]
      break;
 800c83a:	e021      	b.n	800c880 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c842:	699b      	ldr	r3, [r3, #24]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d00b      	beq.n	800c860 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c84e:	699b      	ldr	r3, [r3, #24]
 800c850:	687a      	ldr	r2, [r7, #4]
 800c852:	7c12      	ldrb	r2, [r2, #16]
 800c854:	f107 0108 	add.w	r1, r7, #8
 800c858:	4610      	mov	r0, r2
 800c85a:	4798      	blx	r3
 800c85c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c85e:	e00f      	b.n	800c880 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800c860:	6839      	ldr	r1, [r7, #0]
 800c862:	6878      	ldr	r0, [r7, #4]
 800c864:	f000 fa28 	bl	800ccb8 <USBD_CtlError>
        err++;
 800c868:	7afb      	ldrb	r3, [r7, #11]
 800c86a:	3301      	adds	r3, #1
 800c86c:	72fb      	strb	r3, [r7, #11]
      break;
 800c86e:	e007      	b.n	800c880 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800c870:	6839      	ldr	r1, [r7, #0]
 800c872:	6878      	ldr	r0, [r7, #4]
 800c874:	f000 fa20 	bl	800ccb8 <USBD_CtlError>
      err++;
 800c878:	7afb      	ldrb	r3, [r7, #11]
 800c87a:	3301      	adds	r3, #1
 800c87c:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800c87e:	bf00      	nop
    }
    break;
 800c880:	e037      	b.n	800c8f2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	7c1b      	ldrb	r3, [r3, #16]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d109      	bne.n	800c89e <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c892:	f107 0208 	add.w	r2, r7, #8
 800c896:	4610      	mov	r0, r2
 800c898:	4798      	blx	r3
 800c89a:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800c89c:	e029      	b.n	800c8f2 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800c89e:	6839      	ldr	r1, [r7, #0]
 800c8a0:	6878      	ldr	r0, [r7, #4]
 800c8a2:	f000 fa09 	bl	800ccb8 <USBD_CtlError>
      err++;
 800c8a6:	7afb      	ldrb	r3, [r7, #11]
 800c8a8:	3301      	adds	r3, #1
 800c8aa:	72fb      	strb	r3, [r7, #11]
    break;
 800c8ac:	e021      	b.n	800c8f2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	7c1b      	ldrb	r3, [r3, #16]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d10d      	bne.n	800c8d2 <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c8bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8be:	f107 0208 	add.w	r2, r7, #8
 800c8c2:	4610      	mov	r0, r2
 800c8c4:	4798      	blx	r3
 800c8c6:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	3301      	adds	r3, #1
 800c8cc:	2207      	movs	r2, #7
 800c8ce:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800c8d0:	e00f      	b.n	800c8f2 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800c8d2:	6839      	ldr	r1, [r7, #0]
 800c8d4:	6878      	ldr	r0, [r7, #4]
 800c8d6:	f000 f9ef 	bl	800ccb8 <USBD_CtlError>
      err++;
 800c8da:	7afb      	ldrb	r3, [r7, #11]
 800c8dc:	3301      	adds	r3, #1
 800c8de:	72fb      	strb	r3, [r7, #11]
    break;
 800c8e0:	e007      	b.n	800c8f2 <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800c8e2:	6839      	ldr	r1, [r7, #0]
 800c8e4:	6878      	ldr	r0, [r7, #4]
 800c8e6:	f000 f9e7 	bl	800ccb8 <USBD_CtlError>
    err++;
 800c8ea:	7afb      	ldrb	r3, [r7, #11]
 800c8ec:	3301      	adds	r3, #1
 800c8ee:	72fb      	strb	r3, [r7, #11]
    break;
 800c8f0:	bf00      	nop
  }

  if (err != 0U)
 800c8f2:	7afb      	ldrb	r3, [r7, #11]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d11e      	bne.n	800c936 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	88db      	ldrh	r3, [r3, #6]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d016      	beq.n	800c92e <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800c900:	893b      	ldrh	r3, [r7, #8]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d00e      	beq.n	800c924 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	88da      	ldrh	r2, [r3, #6]
 800c90a:	893b      	ldrh	r3, [r7, #8]
 800c90c:	4293      	cmp	r3, r2
 800c90e:	bf28      	it	cs
 800c910:	4613      	movcs	r3, r2
 800c912:	b29b      	uxth	r3, r3
 800c914:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800c916:	893b      	ldrh	r3, [r7, #8]
 800c918:	461a      	mov	r2, r3
 800c91a:	68f9      	ldr	r1, [r7, #12]
 800c91c:	6878      	ldr	r0, [r7, #4]
 800c91e:	f000 fa3c 	bl	800cd9a <USBD_CtlSendData>
 800c922:	e009      	b.n	800c938 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800c924:	6839      	ldr	r1, [r7, #0]
 800c926:	6878      	ldr	r0, [r7, #4]
 800c928:	f000 f9c6 	bl	800ccb8 <USBD_CtlError>
 800c92c:	e004      	b.n	800c938 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800c92e:	6878      	ldr	r0, [r7, #4]
 800c930:	f000 fa8d 	bl	800ce4e <USBD_CtlSendStatus>
 800c934:	e000      	b.n	800c938 <USBD_GetDescriptor+0x2cc>
    return;
 800c936:	bf00      	nop
    }
  }
}
 800c938:	3710      	adds	r7, #16
 800c93a:	46bd      	mov	sp, r7
 800c93c:	bd80      	pop	{r7, pc}
 800c93e:	bf00      	nop

0800c940 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b084      	sub	sp, #16
 800c944:	af00      	add	r7, sp, #0
 800c946:	6078      	str	r0, [r7, #4]
 800c948:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	889b      	ldrh	r3, [r3, #4]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d130      	bne.n	800c9b4 <USBD_SetAddress+0x74>
 800c952:	683b      	ldr	r3, [r7, #0]
 800c954:	88db      	ldrh	r3, [r3, #6]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d12c      	bne.n	800c9b4 <USBD_SetAddress+0x74>
 800c95a:	683b      	ldr	r3, [r7, #0]
 800c95c:	885b      	ldrh	r3, [r3, #2]
 800c95e:	2b7f      	cmp	r3, #127	; 0x7f
 800c960:	d828      	bhi.n	800c9b4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	885b      	ldrh	r3, [r3, #2]
 800c966:	b2db      	uxtb	r3, r3
 800c968:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c96c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c974:	2b03      	cmp	r3, #3
 800c976:	d104      	bne.n	800c982 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800c978:	6839      	ldr	r1, [r7, #0]
 800c97a:	6878      	ldr	r0, [r7, #4]
 800c97c:	f000 f99c 	bl	800ccb8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c980:	e01c      	b.n	800c9bc <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	7bfa      	ldrb	r2, [r7, #15]
 800c986:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c98a:	7bfb      	ldrb	r3, [r7, #15]
 800c98c:	4619      	mov	r1, r3
 800c98e:	6878      	ldr	r0, [r7, #4]
 800c990:	f004 fd54 	bl	801143c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c994:	6878      	ldr	r0, [r7, #4]
 800c996:	f000 fa5a 	bl	800ce4e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c99a:	7bfb      	ldrb	r3, [r7, #15]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d004      	beq.n	800c9aa <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	2202      	movs	r2, #2
 800c9a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9a8:	e008      	b.n	800c9bc <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	2201      	movs	r2, #1
 800c9ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9b2:	e003      	b.n	800c9bc <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c9b4:	6839      	ldr	r1, [r7, #0]
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f000 f97e 	bl	800ccb8 <USBD_CtlError>
  }
}
 800c9bc:	bf00      	nop
 800c9be:	3710      	adds	r7, #16
 800c9c0:	46bd      	mov	sp, r7
 800c9c2:	bd80      	pop	{r7, pc}

0800c9c4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b084      	sub	sp, #16
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
 800c9cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c9d2:	683b      	ldr	r3, [r7, #0]
 800c9d4:	885b      	ldrh	r3, [r3, #2]
 800c9d6:	b2da      	uxtb	r2, r3
 800c9d8:	4b4b      	ldr	r3, [pc, #300]	; (800cb08 <USBD_SetConfig+0x144>)
 800c9da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c9dc:	4b4a      	ldr	r3, [pc, #296]	; (800cb08 <USBD_SetConfig+0x144>)
 800c9de:	781b      	ldrb	r3, [r3, #0]
 800c9e0:	2b01      	cmp	r3, #1
 800c9e2:	d905      	bls.n	800c9f0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c9e4:	6839      	ldr	r1, [r7, #0]
 800c9e6:	6878      	ldr	r0, [r7, #4]
 800c9e8:	f000 f966 	bl	800ccb8 <USBD_CtlError>
    return USBD_FAIL;
 800c9ec:	2303      	movs	r3, #3
 800c9ee:	e087      	b.n	800cb00 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c9f6:	2b02      	cmp	r3, #2
 800c9f8:	d002      	beq.n	800ca00 <USBD_SetConfig+0x3c>
 800c9fa:	2b03      	cmp	r3, #3
 800c9fc:	d025      	beq.n	800ca4a <USBD_SetConfig+0x86>
 800c9fe:	e071      	b.n	800cae4 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800ca00:	4b41      	ldr	r3, [pc, #260]	; (800cb08 <USBD_SetConfig+0x144>)
 800ca02:	781b      	ldrb	r3, [r3, #0]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d01c      	beq.n	800ca42 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800ca08:	4b3f      	ldr	r3, [pc, #252]	; (800cb08 <USBD_SetConfig+0x144>)
 800ca0a:	781b      	ldrb	r3, [r3, #0]
 800ca0c:	461a      	mov	r2, r3
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800ca12:	4b3d      	ldr	r3, [pc, #244]	; (800cb08 <USBD_SetConfig+0x144>)
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	4619      	mov	r1, r3
 800ca18:	6878      	ldr	r0, [r7, #4]
 800ca1a:	f7ff f9a7 	bl	800bd6c <USBD_SetClassConfig>
 800ca1e:	4603      	mov	r3, r0
 800ca20:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800ca22:	7bfb      	ldrb	r3, [r7, #15]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d004      	beq.n	800ca32 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800ca28:	6839      	ldr	r1, [r7, #0]
 800ca2a:	6878      	ldr	r0, [r7, #4]
 800ca2c:	f000 f944 	bl	800ccb8 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800ca30:	e065      	b.n	800cafe <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800ca32:	6878      	ldr	r0, [r7, #4]
 800ca34:	f000 fa0b 	bl	800ce4e <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2203      	movs	r2, #3
 800ca3c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800ca40:	e05d      	b.n	800cafe <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800ca42:	6878      	ldr	r0, [r7, #4]
 800ca44:	f000 fa03 	bl	800ce4e <USBD_CtlSendStatus>
    break;
 800ca48:	e059      	b.n	800cafe <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800ca4a:	4b2f      	ldr	r3, [pc, #188]	; (800cb08 <USBD_SetConfig+0x144>)
 800ca4c:	781b      	ldrb	r3, [r3, #0]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d112      	bne.n	800ca78 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	2202      	movs	r2, #2
 800ca56:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800ca5a:	4b2b      	ldr	r3, [pc, #172]	; (800cb08 <USBD_SetConfig+0x144>)
 800ca5c:	781b      	ldrb	r3, [r3, #0]
 800ca5e:	461a      	mov	r2, r3
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ca64:	4b28      	ldr	r3, [pc, #160]	; (800cb08 <USBD_SetConfig+0x144>)
 800ca66:	781b      	ldrb	r3, [r3, #0]
 800ca68:	4619      	mov	r1, r3
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	f7ff f99a 	bl	800bda4 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800ca70:	6878      	ldr	r0, [r7, #4]
 800ca72:	f000 f9ec 	bl	800ce4e <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800ca76:	e042      	b.n	800cafe <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800ca78:	4b23      	ldr	r3, [pc, #140]	; (800cb08 <USBD_SetConfig+0x144>)
 800ca7a:	781b      	ldrb	r3, [r3, #0]
 800ca7c:	461a      	mov	r2, r3
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	685b      	ldr	r3, [r3, #4]
 800ca82:	429a      	cmp	r2, r3
 800ca84:	d02a      	beq.n	800cadc <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	685b      	ldr	r3, [r3, #4]
 800ca8a:	b2db      	uxtb	r3, r3
 800ca8c:	4619      	mov	r1, r3
 800ca8e:	6878      	ldr	r0, [r7, #4]
 800ca90:	f7ff f988 	bl	800bda4 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800ca94:	4b1c      	ldr	r3, [pc, #112]	; (800cb08 <USBD_SetConfig+0x144>)
 800ca96:	781b      	ldrb	r3, [r3, #0]
 800ca98:	461a      	mov	r2, r3
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800ca9e:	4b1a      	ldr	r3, [pc, #104]	; (800cb08 <USBD_SetConfig+0x144>)
 800caa0:	781b      	ldrb	r3, [r3, #0]
 800caa2:	4619      	mov	r1, r3
 800caa4:	6878      	ldr	r0, [r7, #4]
 800caa6:	f7ff f961 	bl	800bd6c <USBD_SetClassConfig>
 800caaa:	4603      	mov	r3, r0
 800caac:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800caae:	7bfb      	ldrb	r3, [r7, #15]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d00f      	beq.n	800cad4 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800cab4:	6839      	ldr	r1, [r7, #0]
 800cab6:	6878      	ldr	r0, [r7, #4]
 800cab8:	f000 f8fe 	bl	800ccb8 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	685b      	ldr	r3, [r3, #4]
 800cac0:	b2db      	uxtb	r3, r3
 800cac2:	4619      	mov	r1, r3
 800cac4:	6878      	ldr	r0, [r7, #4]
 800cac6:	f7ff f96d 	bl	800bda4 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	2202      	movs	r2, #2
 800cace:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800cad2:	e014      	b.n	800cafe <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800cad4:	6878      	ldr	r0, [r7, #4]
 800cad6:	f000 f9ba 	bl	800ce4e <USBD_CtlSendStatus>
    break;
 800cada:	e010      	b.n	800cafe <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800cadc:	6878      	ldr	r0, [r7, #4]
 800cade:	f000 f9b6 	bl	800ce4e <USBD_CtlSendStatus>
    break;
 800cae2:	e00c      	b.n	800cafe <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800cae4:	6839      	ldr	r1, [r7, #0]
 800cae6:	6878      	ldr	r0, [r7, #4]
 800cae8:	f000 f8e6 	bl	800ccb8 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800caec:	4b06      	ldr	r3, [pc, #24]	; (800cb08 <USBD_SetConfig+0x144>)
 800caee:	781b      	ldrb	r3, [r3, #0]
 800caf0:	4619      	mov	r1, r3
 800caf2:	6878      	ldr	r0, [r7, #4]
 800caf4:	f7ff f956 	bl	800bda4 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800caf8:	2303      	movs	r3, #3
 800cafa:	73fb      	strb	r3, [r7, #15]
    break;
 800cafc:	bf00      	nop
  }

  return ret;
 800cafe:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb00:	4618      	mov	r0, r3
 800cb02:	3710      	adds	r7, #16
 800cb04:	46bd      	mov	sp, r7
 800cb06:	bd80      	pop	{r7, pc}
 800cb08:	20000208 	.word	0x20000208

0800cb0c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b082      	sub	sp, #8
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
 800cb14:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	88db      	ldrh	r3, [r3, #6]
 800cb1a:	2b01      	cmp	r3, #1
 800cb1c:	d004      	beq.n	800cb28 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cb1e:	6839      	ldr	r1, [r7, #0]
 800cb20:	6878      	ldr	r0, [r7, #4]
 800cb22:	f000 f8c9 	bl	800ccb8 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800cb26:	e021      	b.n	800cb6c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cb2e:	2b01      	cmp	r3, #1
 800cb30:	db17      	blt.n	800cb62 <USBD_GetConfig+0x56>
 800cb32:	2b02      	cmp	r3, #2
 800cb34:	dd02      	ble.n	800cb3c <USBD_GetConfig+0x30>
 800cb36:	2b03      	cmp	r3, #3
 800cb38:	d00b      	beq.n	800cb52 <USBD_GetConfig+0x46>
 800cb3a:	e012      	b.n	800cb62 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2200      	movs	r2, #0
 800cb40:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	3308      	adds	r3, #8
 800cb46:	2201      	movs	r2, #1
 800cb48:	4619      	mov	r1, r3
 800cb4a:	6878      	ldr	r0, [r7, #4]
 800cb4c:	f000 f925 	bl	800cd9a <USBD_CtlSendData>
      break;
 800cb50:	e00c      	b.n	800cb6c <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	3304      	adds	r3, #4
 800cb56:	2201      	movs	r2, #1
 800cb58:	4619      	mov	r1, r3
 800cb5a:	6878      	ldr	r0, [r7, #4]
 800cb5c:	f000 f91d 	bl	800cd9a <USBD_CtlSendData>
      break;
 800cb60:	e004      	b.n	800cb6c <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800cb62:	6839      	ldr	r1, [r7, #0]
 800cb64:	6878      	ldr	r0, [r7, #4]
 800cb66:	f000 f8a7 	bl	800ccb8 <USBD_CtlError>
      break;
 800cb6a:	bf00      	nop
}
 800cb6c:	bf00      	nop
 800cb6e:	3708      	adds	r7, #8
 800cb70:	46bd      	mov	sp, r7
 800cb72:	bd80      	pop	{r7, pc}

0800cb74 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb74:	b580      	push	{r7, lr}
 800cb76:	b082      	sub	sp, #8
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	6078      	str	r0, [r7, #4]
 800cb7c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cb84:	3b01      	subs	r3, #1
 800cb86:	2b02      	cmp	r3, #2
 800cb88:	d81e      	bhi.n	800cbc8 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800cb8a:	683b      	ldr	r3, [r7, #0]
 800cb8c:	88db      	ldrh	r3, [r3, #6]
 800cb8e:	2b02      	cmp	r3, #2
 800cb90:	d004      	beq.n	800cb9c <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800cb92:	6839      	ldr	r1, [r7, #0]
 800cb94:	6878      	ldr	r0, [r7, #4]
 800cb96:	f000 f88f 	bl	800ccb8 <USBD_CtlError>
      break;
 800cb9a:	e01a      	b.n	800cbd2 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	2201      	movs	r2, #1
 800cba0:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d005      	beq.n	800cbb8 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	68db      	ldr	r3, [r3, #12]
 800cbb0:	f043 0202 	orr.w	r2, r3, #2
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	330c      	adds	r3, #12
 800cbbc:	2202      	movs	r2, #2
 800cbbe:	4619      	mov	r1, r3
 800cbc0:	6878      	ldr	r0, [r7, #4]
 800cbc2:	f000 f8ea 	bl	800cd9a <USBD_CtlSendData>
    break;
 800cbc6:	e004      	b.n	800cbd2 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800cbc8:	6839      	ldr	r1, [r7, #0]
 800cbca:	6878      	ldr	r0, [r7, #4]
 800cbcc:	f000 f874 	bl	800ccb8 <USBD_CtlError>
    break;
 800cbd0:	bf00      	nop
  }
}
 800cbd2:	bf00      	nop
 800cbd4:	3708      	adds	r7, #8
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	bd80      	pop	{r7, pc}

0800cbda <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cbda:	b580      	push	{r7, lr}
 800cbdc:	b082      	sub	sp, #8
 800cbde:	af00      	add	r7, sp, #0
 800cbe0:	6078      	str	r0, [r7, #4]
 800cbe2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cbe4:	683b      	ldr	r3, [r7, #0]
 800cbe6:	885b      	ldrh	r3, [r3, #2]
 800cbe8:	2b01      	cmp	r3, #1
 800cbea:	d106      	bne.n	800cbfa <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2201      	movs	r2, #1
 800cbf0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800cbf4:	6878      	ldr	r0, [r7, #4]
 800cbf6:	f000 f92a 	bl	800ce4e <USBD_CtlSendStatus>
  }
}
 800cbfa:	bf00      	nop
 800cbfc:	3708      	adds	r7, #8
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	bd80      	pop	{r7, pc}

0800cc02 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc02:	b580      	push	{r7, lr}
 800cc04:	b082      	sub	sp, #8
 800cc06:	af00      	add	r7, sp, #0
 800cc08:	6078      	str	r0, [r7, #4]
 800cc0a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cc12:	3b01      	subs	r3, #1
 800cc14:	2b02      	cmp	r3, #2
 800cc16:	d80b      	bhi.n	800cc30 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	885b      	ldrh	r3, [r3, #2]
 800cc1c:	2b01      	cmp	r3, #1
 800cc1e:	d10c      	bne.n	800cc3a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2200      	movs	r2, #0
 800cc24:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cc28:	6878      	ldr	r0, [r7, #4]
 800cc2a:	f000 f910 	bl	800ce4e <USBD_CtlSendStatus>
      }
      break;
 800cc2e:	e004      	b.n	800cc3a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800cc30:	6839      	ldr	r1, [r7, #0]
 800cc32:	6878      	ldr	r0, [r7, #4]
 800cc34:	f000 f840 	bl	800ccb8 <USBD_CtlError>
      break;
 800cc38:	e000      	b.n	800cc3c <USBD_ClrFeature+0x3a>
      break;
 800cc3a:	bf00      	nop
  }
}
 800cc3c:	bf00      	nop
 800cc3e:	3708      	adds	r7, #8
 800cc40:	46bd      	mov	sp, r7
 800cc42:	bd80      	pop	{r7, pc}

0800cc44 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b084      	sub	sp, #16
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
 800cc4c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	781a      	ldrb	r2, [r3, #0]
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	3301      	adds	r3, #1
 800cc5e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	781a      	ldrb	r2, [r3, #0]
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	3301      	adds	r3, #1
 800cc6c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800cc6e:	68f8      	ldr	r0, [r7, #12]
 800cc70:	f7ff fad3 	bl	800c21a <SWAPBYTE>
 800cc74:	4603      	mov	r3, r0
 800cc76:	461a      	mov	r2, r3
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	3301      	adds	r3, #1
 800cc80:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	3301      	adds	r3, #1
 800cc86:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800cc88:	68f8      	ldr	r0, [r7, #12]
 800cc8a:	f7ff fac6 	bl	800c21a <SWAPBYTE>
 800cc8e:	4603      	mov	r3, r0
 800cc90:	461a      	mov	r2, r3
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	3301      	adds	r3, #1
 800cc9a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	3301      	adds	r3, #1
 800cca0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800cca2:	68f8      	ldr	r0, [r7, #12]
 800cca4:	f7ff fab9 	bl	800c21a <SWAPBYTE>
 800cca8:	4603      	mov	r3, r0
 800ccaa:	461a      	mov	r2, r3
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	80da      	strh	r2, [r3, #6]
}
 800ccb0:	bf00      	nop
 800ccb2:	3710      	adds	r7, #16
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	bd80      	pop	{r7, pc}

0800ccb8 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b082      	sub	sp, #8
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]
 800ccc0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ccc2:	2180      	movs	r1, #128	; 0x80
 800ccc4:	6878      	ldr	r0, [r7, #4]
 800ccc6:	f004 fb4f 	bl	8011368 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ccca:	2100      	movs	r1, #0
 800cccc:	6878      	ldr	r0, [r7, #4]
 800ccce:	f004 fb4b 	bl	8011368 <USBD_LL_StallEP>
}
 800ccd2:	bf00      	nop
 800ccd4:	3708      	adds	r7, #8
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	bd80      	pop	{r7, pc}

0800ccda <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ccda:	b580      	push	{r7, lr}
 800ccdc:	b086      	sub	sp, #24
 800ccde:	af00      	add	r7, sp, #0
 800cce0:	60f8      	str	r0, [r7, #12]
 800cce2:	60b9      	str	r1, [r7, #8]
 800cce4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cce6:	2300      	movs	r3, #0
 800cce8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d036      	beq.n	800cd5e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ccf4:	6938      	ldr	r0, [r7, #16]
 800ccf6:	f000 f836 	bl	800cd66 <USBD_GetLen>
 800ccfa:	4603      	mov	r3, r0
 800ccfc:	3301      	adds	r3, #1
 800ccfe:	b29b      	uxth	r3, r3
 800cd00:	005b      	lsls	r3, r3, #1
 800cd02:	b29a      	uxth	r2, r3
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800cd08:	7dfb      	ldrb	r3, [r7, #23]
 800cd0a:	68ba      	ldr	r2, [r7, #8]
 800cd0c:	4413      	add	r3, r2
 800cd0e:	687a      	ldr	r2, [r7, #4]
 800cd10:	7812      	ldrb	r2, [r2, #0]
 800cd12:	701a      	strb	r2, [r3, #0]
  idx++;
 800cd14:	7dfb      	ldrb	r3, [r7, #23]
 800cd16:	3301      	adds	r3, #1
 800cd18:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cd1a:	7dfb      	ldrb	r3, [r7, #23]
 800cd1c:	68ba      	ldr	r2, [r7, #8]
 800cd1e:	4413      	add	r3, r2
 800cd20:	2203      	movs	r2, #3
 800cd22:	701a      	strb	r2, [r3, #0]
  idx++;
 800cd24:	7dfb      	ldrb	r3, [r7, #23]
 800cd26:	3301      	adds	r3, #1
 800cd28:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800cd2a:	e013      	b.n	800cd54 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800cd2c:	7dfb      	ldrb	r3, [r7, #23]
 800cd2e:	68ba      	ldr	r2, [r7, #8]
 800cd30:	4413      	add	r3, r2
 800cd32:	693a      	ldr	r2, [r7, #16]
 800cd34:	7812      	ldrb	r2, [r2, #0]
 800cd36:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800cd38:	693b      	ldr	r3, [r7, #16]
 800cd3a:	3301      	adds	r3, #1
 800cd3c:	613b      	str	r3, [r7, #16]
    idx++;
 800cd3e:	7dfb      	ldrb	r3, [r7, #23]
 800cd40:	3301      	adds	r3, #1
 800cd42:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800cd44:	7dfb      	ldrb	r3, [r7, #23]
 800cd46:	68ba      	ldr	r2, [r7, #8]
 800cd48:	4413      	add	r3, r2
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	701a      	strb	r2, [r3, #0]
    idx++;
 800cd4e:	7dfb      	ldrb	r3, [r7, #23]
 800cd50:	3301      	adds	r3, #1
 800cd52:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800cd54:	693b      	ldr	r3, [r7, #16]
 800cd56:	781b      	ldrb	r3, [r3, #0]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d1e7      	bne.n	800cd2c <USBD_GetString+0x52>
 800cd5c:	e000      	b.n	800cd60 <USBD_GetString+0x86>
    return;
 800cd5e:	bf00      	nop
  }
}
 800cd60:	3718      	adds	r7, #24
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd80      	pop	{r7, pc}

0800cd66 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800cd66:	b480      	push	{r7}
 800cd68:	b085      	sub	sp, #20
 800cd6a:	af00      	add	r7, sp, #0
 800cd6c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800cd6e:	2300      	movs	r3, #0
 800cd70:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800cd76:	e005      	b.n	800cd84 <USBD_GetLen+0x1e>
  {
    len++;
 800cd78:	7bfb      	ldrb	r3, [r7, #15]
 800cd7a:	3301      	adds	r3, #1
 800cd7c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800cd7e:	68bb      	ldr	r3, [r7, #8]
 800cd80:	3301      	adds	r3, #1
 800cd82:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800cd84:	68bb      	ldr	r3, [r7, #8]
 800cd86:	781b      	ldrb	r3, [r3, #0]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d1f5      	bne.n	800cd78 <USBD_GetLen+0x12>
  }

  return len;
 800cd8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd8e:	4618      	mov	r0, r3
 800cd90:	3714      	adds	r7, #20
 800cd92:	46bd      	mov	sp, r7
 800cd94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd98:	4770      	bx	lr

0800cd9a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800cd9a:	b580      	push	{r7, lr}
 800cd9c:	b084      	sub	sp, #16
 800cd9e:	af00      	add	r7, sp, #0
 800cda0:	60f8      	str	r0, [r7, #12]
 800cda2:	60b9      	str	r1, [r7, #8]
 800cda4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	2202      	movs	r2, #2
 800cdaa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	687a      	ldr	r2, [r7, #4]
 800cdb2:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	687a      	ldr	r2, [r7, #4]
 800cdb8:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	68ba      	ldr	r2, [r7, #8]
 800cdbe:	2100      	movs	r1, #0
 800cdc0:	68f8      	ldr	r0, [r7, #12]
 800cdc2:	f004 fb5a 	bl	801147a <USBD_LL_Transmit>

  return USBD_OK;
 800cdc6:	2300      	movs	r3, #0
}
 800cdc8:	4618      	mov	r0, r3
 800cdca:	3710      	adds	r7, #16
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	bd80      	pop	{r7, pc}

0800cdd0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b084      	sub	sp, #16
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	60f8      	str	r0, [r7, #12]
 800cdd8:	60b9      	str	r1, [r7, #8]
 800cdda:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	68ba      	ldr	r2, [r7, #8]
 800cde0:	2100      	movs	r1, #0
 800cde2:	68f8      	ldr	r0, [r7, #12]
 800cde4:	f004 fb49 	bl	801147a <USBD_LL_Transmit>

  return USBD_OK;
 800cde8:	2300      	movs	r3, #0
}
 800cdea:	4618      	mov	r0, r3
 800cdec:	3710      	adds	r7, #16
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	bd80      	pop	{r7, pc}

0800cdf2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800cdf2:	b580      	push	{r7, lr}
 800cdf4:	b084      	sub	sp, #16
 800cdf6:	af00      	add	r7, sp, #0
 800cdf8:	60f8      	str	r0, [r7, #12]
 800cdfa:	60b9      	str	r1, [r7, #8]
 800cdfc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	2203      	movs	r2, #3
 800ce02:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	687a      	ldr	r2, [r7, #4]
 800ce0a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	687a      	ldr	r2, [r7, #4]
 800ce12:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	68ba      	ldr	r2, [r7, #8]
 800ce1a:	2100      	movs	r1, #0
 800ce1c:	68f8      	ldr	r0, [r7, #12]
 800ce1e:	f004 fb4d 	bl	80114bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ce22:	2300      	movs	r3, #0
}
 800ce24:	4618      	mov	r0, r3
 800ce26:	3710      	adds	r7, #16
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	bd80      	pop	{r7, pc}

0800ce2c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b084      	sub	sp, #16
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	60f8      	str	r0, [r7, #12]
 800ce34:	60b9      	str	r1, [r7, #8]
 800ce36:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	68ba      	ldr	r2, [r7, #8]
 800ce3c:	2100      	movs	r1, #0
 800ce3e:	68f8      	ldr	r0, [r7, #12]
 800ce40:	f004 fb3c 	bl	80114bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ce44:	2300      	movs	r3, #0
}
 800ce46:	4618      	mov	r0, r3
 800ce48:	3710      	adds	r7, #16
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	bd80      	pop	{r7, pc}

0800ce4e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ce4e:	b580      	push	{r7, lr}
 800ce50:	b082      	sub	sp, #8
 800ce52:	af00      	add	r7, sp, #0
 800ce54:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	2204      	movs	r2, #4
 800ce5a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ce5e:	2300      	movs	r3, #0
 800ce60:	2200      	movs	r2, #0
 800ce62:	2100      	movs	r1, #0
 800ce64:	6878      	ldr	r0, [r7, #4]
 800ce66:	f004 fb08 	bl	801147a <USBD_LL_Transmit>

  return USBD_OK;
 800ce6a:	2300      	movs	r3, #0
}
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	3708      	adds	r7, #8
 800ce70:	46bd      	mov	sp, r7
 800ce72:	bd80      	pop	{r7, pc}

0800ce74 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ce74:	b580      	push	{r7, lr}
 800ce76:	b082      	sub	sp, #8
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2205      	movs	r2, #5
 800ce80:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ce84:	2300      	movs	r3, #0
 800ce86:	2200      	movs	r2, #0
 800ce88:	2100      	movs	r1, #0
 800ce8a:	6878      	ldr	r0, [r7, #4]
 800ce8c:	f004 fb16 	bl	80114bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ce90:	2300      	movs	r3, #0
}
 800ce92:	4618      	mov	r0, r3
 800ce94:	3708      	adds	r7, #8
 800ce96:	46bd      	mov	sp, r7
 800ce98:	bd80      	pop	{r7, pc}
	...

0800ce9c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800ce9c:	b580      	push	{r7, lr}
 800ce9e:	b084      	sub	sp, #16
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	4603      	mov	r3, r0
 800cea4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800cea6:	79fb      	ldrb	r3, [r7, #7]
 800cea8:	4a08      	ldr	r2, [pc, #32]	; (800cecc <disk_status+0x30>)
 800ceaa:	009b      	lsls	r3, r3, #2
 800ceac:	4413      	add	r3, r2
 800ceae:	685b      	ldr	r3, [r3, #4]
 800ceb0:	685b      	ldr	r3, [r3, #4]
 800ceb2:	79fa      	ldrb	r2, [r7, #7]
 800ceb4:	4905      	ldr	r1, [pc, #20]	; (800cecc <disk_status+0x30>)
 800ceb6:	440a      	add	r2, r1
 800ceb8:	7a12      	ldrb	r2, [r2, #8]
 800ceba:	4610      	mov	r0, r2
 800cebc:	4798      	blx	r3
 800cebe:	4603      	mov	r3, r0
 800cec0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800cec2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cec4:	4618      	mov	r0, r3
 800cec6:	3710      	adds	r7, #16
 800cec8:	46bd      	mov	sp, r7
 800ceca:	bd80      	pop	{r7, pc}
 800cecc:	20000434 	.word	0x20000434

0800ced0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800ced0:	b580      	push	{r7, lr}
 800ced2:	b084      	sub	sp, #16
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	4603      	mov	r3, r0
 800ced8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800ceda:	2300      	movs	r3, #0
 800cedc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800cede:	79fb      	ldrb	r3, [r7, #7]
 800cee0:	4a0d      	ldr	r2, [pc, #52]	; (800cf18 <disk_initialize+0x48>)
 800cee2:	5cd3      	ldrb	r3, [r2, r3]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d111      	bne.n	800cf0c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800cee8:	79fb      	ldrb	r3, [r7, #7]
 800ceea:	4a0b      	ldr	r2, [pc, #44]	; (800cf18 <disk_initialize+0x48>)
 800ceec:	2101      	movs	r1, #1
 800ceee:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800cef0:	79fb      	ldrb	r3, [r7, #7]
 800cef2:	4a09      	ldr	r2, [pc, #36]	; (800cf18 <disk_initialize+0x48>)
 800cef4:	009b      	lsls	r3, r3, #2
 800cef6:	4413      	add	r3, r2
 800cef8:	685b      	ldr	r3, [r3, #4]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	79fa      	ldrb	r2, [r7, #7]
 800cefe:	4906      	ldr	r1, [pc, #24]	; (800cf18 <disk_initialize+0x48>)
 800cf00:	440a      	add	r2, r1
 800cf02:	7a12      	ldrb	r2, [r2, #8]
 800cf04:	4610      	mov	r0, r2
 800cf06:	4798      	blx	r3
 800cf08:	4603      	mov	r3, r0
 800cf0a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800cf0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf0e:	4618      	mov	r0, r3
 800cf10:	3710      	adds	r7, #16
 800cf12:	46bd      	mov	sp, r7
 800cf14:	bd80      	pop	{r7, pc}
 800cf16:	bf00      	nop
 800cf18:	20000434 	.word	0x20000434

0800cf1c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800cf1c:	b590      	push	{r4, r7, lr}
 800cf1e:	b087      	sub	sp, #28
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	60b9      	str	r1, [r7, #8]
 800cf24:	607a      	str	r2, [r7, #4]
 800cf26:	603b      	str	r3, [r7, #0]
 800cf28:	4603      	mov	r3, r0
 800cf2a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800cf2c:	7bfb      	ldrb	r3, [r7, #15]
 800cf2e:	4a0a      	ldr	r2, [pc, #40]	; (800cf58 <disk_read+0x3c>)
 800cf30:	009b      	lsls	r3, r3, #2
 800cf32:	4413      	add	r3, r2
 800cf34:	685b      	ldr	r3, [r3, #4]
 800cf36:	689c      	ldr	r4, [r3, #8]
 800cf38:	7bfb      	ldrb	r3, [r7, #15]
 800cf3a:	4a07      	ldr	r2, [pc, #28]	; (800cf58 <disk_read+0x3c>)
 800cf3c:	4413      	add	r3, r2
 800cf3e:	7a18      	ldrb	r0, [r3, #8]
 800cf40:	683b      	ldr	r3, [r7, #0]
 800cf42:	687a      	ldr	r2, [r7, #4]
 800cf44:	68b9      	ldr	r1, [r7, #8]
 800cf46:	47a0      	blx	r4
 800cf48:	4603      	mov	r3, r0
 800cf4a:	75fb      	strb	r3, [r7, #23]
  return res;
 800cf4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf4e:	4618      	mov	r0, r3
 800cf50:	371c      	adds	r7, #28
 800cf52:	46bd      	mov	sp, r7
 800cf54:	bd90      	pop	{r4, r7, pc}
 800cf56:	bf00      	nop
 800cf58:	20000434 	.word	0x20000434

0800cf5c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800cf5c:	b590      	push	{r4, r7, lr}
 800cf5e:	b087      	sub	sp, #28
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	60b9      	str	r1, [r7, #8]
 800cf64:	607a      	str	r2, [r7, #4]
 800cf66:	603b      	str	r3, [r7, #0]
 800cf68:	4603      	mov	r3, r0
 800cf6a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800cf6c:	7bfb      	ldrb	r3, [r7, #15]
 800cf6e:	4a0a      	ldr	r2, [pc, #40]	; (800cf98 <disk_write+0x3c>)
 800cf70:	009b      	lsls	r3, r3, #2
 800cf72:	4413      	add	r3, r2
 800cf74:	685b      	ldr	r3, [r3, #4]
 800cf76:	68dc      	ldr	r4, [r3, #12]
 800cf78:	7bfb      	ldrb	r3, [r7, #15]
 800cf7a:	4a07      	ldr	r2, [pc, #28]	; (800cf98 <disk_write+0x3c>)
 800cf7c:	4413      	add	r3, r2
 800cf7e:	7a18      	ldrb	r0, [r3, #8]
 800cf80:	683b      	ldr	r3, [r7, #0]
 800cf82:	687a      	ldr	r2, [r7, #4]
 800cf84:	68b9      	ldr	r1, [r7, #8]
 800cf86:	47a0      	blx	r4
 800cf88:	4603      	mov	r3, r0
 800cf8a:	75fb      	strb	r3, [r7, #23]
  return res;
 800cf8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf8e:	4618      	mov	r0, r3
 800cf90:	371c      	adds	r7, #28
 800cf92:	46bd      	mov	sp, r7
 800cf94:	bd90      	pop	{r4, r7, pc}
 800cf96:	bf00      	nop
 800cf98:	20000434 	.word	0x20000434

0800cf9c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b084      	sub	sp, #16
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	4603      	mov	r3, r0
 800cfa4:	603a      	str	r2, [r7, #0]
 800cfa6:	71fb      	strb	r3, [r7, #7]
 800cfa8:	460b      	mov	r3, r1
 800cfaa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800cfac:	79fb      	ldrb	r3, [r7, #7]
 800cfae:	4a09      	ldr	r2, [pc, #36]	; (800cfd4 <disk_ioctl+0x38>)
 800cfb0:	009b      	lsls	r3, r3, #2
 800cfb2:	4413      	add	r3, r2
 800cfb4:	685b      	ldr	r3, [r3, #4]
 800cfb6:	691b      	ldr	r3, [r3, #16]
 800cfb8:	79fa      	ldrb	r2, [r7, #7]
 800cfba:	4906      	ldr	r1, [pc, #24]	; (800cfd4 <disk_ioctl+0x38>)
 800cfbc:	440a      	add	r2, r1
 800cfbe:	7a10      	ldrb	r0, [r2, #8]
 800cfc0:	79b9      	ldrb	r1, [r7, #6]
 800cfc2:	683a      	ldr	r2, [r7, #0]
 800cfc4:	4798      	blx	r3
 800cfc6:	4603      	mov	r3, r0
 800cfc8:	73fb      	strb	r3, [r7, #15]
  return res;
 800cfca:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfcc:	4618      	mov	r0, r3
 800cfce:	3710      	adds	r7, #16
 800cfd0:	46bd      	mov	sp, r7
 800cfd2:	bd80      	pop	{r7, pc}
 800cfd4:	20000434 	.word	0x20000434

0800cfd8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800cfd8:	b480      	push	{r7}
 800cfda:	b085      	sub	sp, #20
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	3301      	adds	r3, #1
 800cfe4:	781b      	ldrb	r3, [r3, #0]
 800cfe6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800cfe8:	89fb      	ldrh	r3, [r7, #14]
 800cfea:	021b      	lsls	r3, r3, #8
 800cfec:	b21a      	sxth	r2, r3
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	781b      	ldrb	r3, [r3, #0]
 800cff2:	b21b      	sxth	r3, r3
 800cff4:	4313      	orrs	r3, r2
 800cff6:	b21b      	sxth	r3, r3
 800cff8:	81fb      	strh	r3, [r7, #14]
	return rv;
 800cffa:	89fb      	ldrh	r3, [r7, #14]
}
 800cffc:	4618      	mov	r0, r3
 800cffe:	3714      	adds	r7, #20
 800d000:	46bd      	mov	sp, r7
 800d002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d006:	4770      	bx	lr

0800d008 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800d008:	b480      	push	{r7}
 800d00a:	b085      	sub	sp, #20
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	3303      	adds	r3, #3
 800d014:	781b      	ldrb	r3, [r3, #0]
 800d016:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	021b      	lsls	r3, r3, #8
 800d01c:	687a      	ldr	r2, [r7, #4]
 800d01e:	3202      	adds	r2, #2
 800d020:	7812      	ldrb	r2, [r2, #0]
 800d022:	4313      	orrs	r3, r2
 800d024:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	021b      	lsls	r3, r3, #8
 800d02a:	687a      	ldr	r2, [r7, #4]
 800d02c:	3201      	adds	r2, #1
 800d02e:	7812      	ldrb	r2, [r2, #0]
 800d030:	4313      	orrs	r3, r2
 800d032:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	021b      	lsls	r3, r3, #8
 800d038:	687a      	ldr	r2, [r7, #4]
 800d03a:	7812      	ldrb	r2, [r2, #0]
 800d03c:	4313      	orrs	r3, r2
 800d03e:	60fb      	str	r3, [r7, #12]
	return rv;
 800d040:	68fb      	ldr	r3, [r7, #12]
}
 800d042:	4618      	mov	r0, r3
 800d044:	3714      	adds	r7, #20
 800d046:	46bd      	mov	sp, r7
 800d048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04c:	4770      	bx	lr

0800d04e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800d04e:	b480      	push	{r7}
 800d050:	b083      	sub	sp, #12
 800d052:	af00      	add	r7, sp, #0
 800d054:	6078      	str	r0, [r7, #4]
 800d056:	460b      	mov	r3, r1
 800d058:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	1c5a      	adds	r2, r3, #1
 800d05e:	607a      	str	r2, [r7, #4]
 800d060:	887a      	ldrh	r2, [r7, #2]
 800d062:	b2d2      	uxtb	r2, r2
 800d064:	701a      	strb	r2, [r3, #0]
 800d066:	887b      	ldrh	r3, [r7, #2]
 800d068:	0a1b      	lsrs	r3, r3, #8
 800d06a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	1c5a      	adds	r2, r3, #1
 800d070:	607a      	str	r2, [r7, #4]
 800d072:	887a      	ldrh	r2, [r7, #2]
 800d074:	b2d2      	uxtb	r2, r2
 800d076:	701a      	strb	r2, [r3, #0]
}
 800d078:	bf00      	nop
 800d07a:	370c      	adds	r7, #12
 800d07c:	46bd      	mov	sp, r7
 800d07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d082:	4770      	bx	lr

0800d084 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800d084:	b480      	push	{r7}
 800d086:	b083      	sub	sp, #12
 800d088:	af00      	add	r7, sp, #0
 800d08a:	6078      	str	r0, [r7, #4]
 800d08c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	1c5a      	adds	r2, r3, #1
 800d092:	607a      	str	r2, [r7, #4]
 800d094:	683a      	ldr	r2, [r7, #0]
 800d096:	b2d2      	uxtb	r2, r2
 800d098:	701a      	strb	r2, [r3, #0]
 800d09a:	683b      	ldr	r3, [r7, #0]
 800d09c:	0a1b      	lsrs	r3, r3, #8
 800d09e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	1c5a      	adds	r2, r3, #1
 800d0a4:	607a      	str	r2, [r7, #4]
 800d0a6:	683a      	ldr	r2, [r7, #0]
 800d0a8:	b2d2      	uxtb	r2, r2
 800d0aa:	701a      	strb	r2, [r3, #0]
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	0a1b      	lsrs	r3, r3, #8
 800d0b0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	1c5a      	adds	r2, r3, #1
 800d0b6:	607a      	str	r2, [r7, #4]
 800d0b8:	683a      	ldr	r2, [r7, #0]
 800d0ba:	b2d2      	uxtb	r2, r2
 800d0bc:	701a      	strb	r2, [r3, #0]
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	0a1b      	lsrs	r3, r3, #8
 800d0c2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	1c5a      	adds	r2, r3, #1
 800d0c8:	607a      	str	r2, [r7, #4]
 800d0ca:	683a      	ldr	r2, [r7, #0]
 800d0cc:	b2d2      	uxtb	r2, r2
 800d0ce:	701a      	strb	r2, [r3, #0]
}
 800d0d0:	bf00      	nop
 800d0d2:	370c      	adds	r7, #12
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0da:	4770      	bx	lr

0800d0dc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800d0dc:	b480      	push	{r7}
 800d0de:	b087      	sub	sp, #28
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	60f8      	str	r0, [r7, #12]
 800d0e4:	60b9      	str	r1, [r7, #8]
 800d0e6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800d0ec:	68bb      	ldr	r3, [r7, #8]
 800d0ee:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d00d      	beq.n	800d112 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800d0f6:	693a      	ldr	r2, [r7, #16]
 800d0f8:	1c53      	adds	r3, r2, #1
 800d0fa:	613b      	str	r3, [r7, #16]
 800d0fc:	697b      	ldr	r3, [r7, #20]
 800d0fe:	1c59      	adds	r1, r3, #1
 800d100:	6179      	str	r1, [r7, #20]
 800d102:	7812      	ldrb	r2, [r2, #0]
 800d104:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	3b01      	subs	r3, #1
 800d10a:	607b      	str	r3, [r7, #4]
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d1f1      	bne.n	800d0f6 <mem_cpy+0x1a>
	}
}
 800d112:	bf00      	nop
 800d114:	371c      	adds	r7, #28
 800d116:	46bd      	mov	sp, r7
 800d118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11c:	4770      	bx	lr

0800d11e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800d11e:	b480      	push	{r7}
 800d120:	b087      	sub	sp, #28
 800d122:	af00      	add	r7, sp, #0
 800d124:	60f8      	str	r0, [r7, #12]
 800d126:	60b9      	str	r1, [r7, #8]
 800d128:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800d12e:	697b      	ldr	r3, [r7, #20]
 800d130:	1c5a      	adds	r2, r3, #1
 800d132:	617a      	str	r2, [r7, #20]
 800d134:	68ba      	ldr	r2, [r7, #8]
 800d136:	b2d2      	uxtb	r2, r2
 800d138:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	3b01      	subs	r3, #1
 800d13e:	607b      	str	r3, [r7, #4]
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	2b00      	cmp	r3, #0
 800d144:	d1f3      	bne.n	800d12e <mem_set+0x10>
}
 800d146:	bf00      	nop
 800d148:	371c      	adds	r7, #28
 800d14a:	46bd      	mov	sp, r7
 800d14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d150:	4770      	bx	lr

0800d152 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800d152:	b480      	push	{r7}
 800d154:	b089      	sub	sp, #36	; 0x24
 800d156:	af00      	add	r7, sp, #0
 800d158:	60f8      	str	r0, [r7, #12]
 800d15a:	60b9      	str	r1, [r7, #8]
 800d15c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	61fb      	str	r3, [r7, #28]
 800d162:	68bb      	ldr	r3, [r7, #8]
 800d164:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800d166:	2300      	movs	r3, #0
 800d168:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800d16a:	69fb      	ldr	r3, [r7, #28]
 800d16c:	1c5a      	adds	r2, r3, #1
 800d16e:	61fa      	str	r2, [r7, #28]
 800d170:	781b      	ldrb	r3, [r3, #0]
 800d172:	4619      	mov	r1, r3
 800d174:	69bb      	ldr	r3, [r7, #24]
 800d176:	1c5a      	adds	r2, r3, #1
 800d178:	61ba      	str	r2, [r7, #24]
 800d17a:	781b      	ldrb	r3, [r3, #0]
 800d17c:	1acb      	subs	r3, r1, r3
 800d17e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	3b01      	subs	r3, #1
 800d184:	607b      	str	r3, [r7, #4]
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d002      	beq.n	800d192 <mem_cmp+0x40>
 800d18c:	697b      	ldr	r3, [r7, #20]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d0eb      	beq.n	800d16a <mem_cmp+0x18>

	return r;
 800d192:	697b      	ldr	r3, [r7, #20]
}
 800d194:	4618      	mov	r0, r3
 800d196:	3724      	adds	r7, #36	; 0x24
 800d198:	46bd      	mov	sp, r7
 800d19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19e:	4770      	bx	lr

0800d1a0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800d1a0:	b480      	push	{r7}
 800d1a2:	b083      	sub	sp, #12
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	6078      	str	r0, [r7, #4]
 800d1a8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800d1aa:	e002      	b.n	800d1b2 <chk_chr+0x12>
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	3301      	adds	r3, #1
 800d1b0:	607b      	str	r3, [r7, #4]
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	781b      	ldrb	r3, [r3, #0]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d005      	beq.n	800d1c6 <chk_chr+0x26>
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	781b      	ldrb	r3, [r3, #0]
 800d1be:	461a      	mov	r2, r3
 800d1c0:	683b      	ldr	r3, [r7, #0]
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	d1f2      	bne.n	800d1ac <chk_chr+0xc>
	return *str;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	781b      	ldrb	r3, [r3, #0]
}
 800d1ca:	4618      	mov	r0, r3
 800d1cc:	370c      	adds	r7, #12
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d4:	4770      	bx	lr
	...

0800d1d8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d1d8:	b480      	push	{r7}
 800d1da:	b085      	sub	sp, #20
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
 800d1e0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	60bb      	str	r3, [r7, #8]
 800d1e6:	68bb      	ldr	r3, [r7, #8]
 800d1e8:	60fb      	str	r3, [r7, #12]
 800d1ea:	e029      	b.n	800d240 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800d1ec:	4a27      	ldr	r2, [pc, #156]	; (800d28c <chk_lock+0xb4>)
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	011b      	lsls	r3, r3, #4
 800d1f2:	4413      	add	r3, r2
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d01d      	beq.n	800d236 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d1fa:	4a24      	ldr	r2, [pc, #144]	; (800d28c <chk_lock+0xb4>)
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	011b      	lsls	r3, r3, #4
 800d200:	4413      	add	r3, r2
 800d202:	681a      	ldr	r2, [r3, #0]
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	429a      	cmp	r2, r3
 800d20a:	d116      	bne.n	800d23a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800d20c:	4a1f      	ldr	r2, [pc, #124]	; (800d28c <chk_lock+0xb4>)
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	011b      	lsls	r3, r3, #4
 800d212:	4413      	add	r3, r2
 800d214:	3304      	adds	r3, #4
 800d216:	681a      	ldr	r2, [r3, #0]
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d21c:	429a      	cmp	r2, r3
 800d21e:	d10c      	bne.n	800d23a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d220:	4a1a      	ldr	r2, [pc, #104]	; (800d28c <chk_lock+0xb4>)
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	011b      	lsls	r3, r3, #4
 800d226:	4413      	add	r3, r2
 800d228:	3308      	adds	r3, #8
 800d22a:	681a      	ldr	r2, [r3, #0]
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800d230:	429a      	cmp	r2, r3
 800d232:	d102      	bne.n	800d23a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d234:	e007      	b.n	800d246 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800d236:	2301      	movs	r3, #1
 800d238:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	3301      	adds	r3, #1
 800d23e:	60fb      	str	r3, [r7, #12]
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	2b01      	cmp	r3, #1
 800d244:	d9d2      	bls.n	800d1ec <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	2b02      	cmp	r3, #2
 800d24a:	d109      	bne.n	800d260 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d24c:	68bb      	ldr	r3, [r7, #8]
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d102      	bne.n	800d258 <chk_lock+0x80>
 800d252:	683b      	ldr	r3, [r7, #0]
 800d254:	2b02      	cmp	r3, #2
 800d256:	d101      	bne.n	800d25c <chk_lock+0x84>
 800d258:	2300      	movs	r3, #0
 800d25a:	e010      	b.n	800d27e <chk_lock+0xa6>
 800d25c:	2312      	movs	r3, #18
 800d25e:	e00e      	b.n	800d27e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	2b00      	cmp	r3, #0
 800d264:	d108      	bne.n	800d278 <chk_lock+0xa0>
 800d266:	4a09      	ldr	r2, [pc, #36]	; (800d28c <chk_lock+0xb4>)
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	011b      	lsls	r3, r3, #4
 800d26c:	4413      	add	r3, r2
 800d26e:	330c      	adds	r3, #12
 800d270:	881b      	ldrh	r3, [r3, #0]
 800d272:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d276:	d101      	bne.n	800d27c <chk_lock+0xa4>
 800d278:	2310      	movs	r3, #16
 800d27a:	e000      	b.n	800d27e <chk_lock+0xa6>
 800d27c:	2300      	movs	r3, #0
}
 800d27e:	4618      	mov	r0, r3
 800d280:	3714      	adds	r7, #20
 800d282:	46bd      	mov	sp, r7
 800d284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d288:	4770      	bx	lr
 800d28a:	bf00      	nop
 800d28c:	20000214 	.word	0x20000214

0800d290 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d290:	b480      	push	{r7}
 800d292:	b083      	sub	sp, #12
 800d294:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d296:	2300      	movs	r3, #0
 800d298:	607b      	str	r3, [r7, #4]
 800d29a:	e002      	b.n	800d2a2 <enq_lock+0x12>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	3301      	adds	r3, #1
 800d2a0:	607b      	str	r3, [r7, #4]
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	2b01      	cmp	r3, #1
 800d2a6:	d806      	bhi.n	800d2b6 <enq_lock+0x26>
 800d2a8:	4a09      	ldr	r2, [pc, #36]	; (800d2d0 <enq_lock+0x40>)
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	011b      	lsls	r3, r3, #4
 800d2ae:	4413      	add	r3, r2
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d1f2      	bne.n	800d29c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	2b02      	cmp	r3, #2
 800d2ba:	bf14      	ite	ne
 800d2bc:	2301      	movne	r3, #1
 800d2be:	2300      	moveq	r3, #0
 800d2c0:	b2db      	uxtb	r3, r3
}
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	370c      	adds	r7, #12
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2cc:	4770      	bx	lr
 800d2ce:	bf00      	nop
 800d2d0:	20000214 	.word	0x20000214

0800d2d4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d2d4:	b480      	push	{r7}
 800d2d6:	b085      	sub	sp, #20
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	6078      	str	r0, [r7, #4]
 800d2dc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d2de:	2300      	movs	r3, #0
 800d2e0:	60fb      	str	r3, [r7, #12]
 800d2e2:	e01f      	b.n	800d324 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d2e4:	4a41      	ldr	r2, [pc, #260]	; (800d3ec <inc_lock+0x118>)
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	011b      	lsls	r3, r3, #4
 800d2ea:	4413      	add	r3, r2
 800d2ec:	681a      	ldr	r2, [r3, #0]
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	429a      	cmp	r2, r3
 800d2f4:	d113      	bne.n	800d31e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d2f6:	4a3d      	ldr	r2, [pc, #244]	; (800d3ec <inc_lock+0x118>)
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	011b      	lsls	r3, r3, #4
 800d2fc:	4413      	add	r3, r2
 800d2fe:	3304      	adds	r3, #4
 800d300:	681a      	ldr	r2, [r3, #0]
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d306:	429a      	cmp	r2, r3
 800d308:	d109      	bne.n	800d31e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d30a:	4a38      	ldr	r2, [pc, #224]	; (800d3ec <inc_lock+0x118>)
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	011b      	lsls	r3, r3, #4
 800d310:	4413      	add	r3, r2
 800d312:	3308      	adds	r3, #8
 800d314:	681a      	ldr	r2, [r3, #0]
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800d31a:	429a      	cmp	r2, r3
 800d31c:	d006      	beq.n	800d32c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	3301      	adds	r3, #1
 800d322:	60fb      	str	r3, [r7, #12]
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	2b01      	cmp	r3, #1
 800d328:	d9dc      	bls.n	800d2e4 <inc_lock+0x10>
 800d32a:	e000      	b.n	800d32e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d32c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	2b02      	cmp	r3, #2
 800d332:	d132      	bne.n	800d39a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d334:	2300      	movs	r3, #0
 800d336:	60fb      	str	r3, [r7, #12]
 800d338:	e002      	b.n	800d340 <inc_lock+0x6c>
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	3301      	adds	r3, #1
 800d33e:	60fb      	str	r3, [r7, #12]
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	2b01      	cmp	r3, #1
 800d344:	d806      	bhi.n	800d354 <inc_lock+0x80>
 800d346:	4a29      	ldr	r2, [pc, #164]	; (800d3ec <inc_lock+0x118>)
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	011b      	lsls	r3, r3, #4
 800d34c:	4413      	add	r3, r2
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d1f2      	bne.n	800d33a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	2b02      	cmp	r3, #2
 800d358:	d101      	bne.n	800d35e <inc_lock+0x8a>
 800d35a:	2300      	movs	r3, #0
 800d35c:	e040      	b.n	800d3e0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	681a      	ldr	r2, [r3, #0]
 800d362:	4922      	ldr	r1, [pc, #136]	; (800d3ec <inc_lock+0x118>)
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	011b      	lsls	r3, r3, #4
 800d368:	440b      	add	r3, r1
 800d36a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	689a      	ldr	r2, [r3, #8]
 800d370:	491e      	ldr	r1, [pc, #120]	; (800d3ec <inc_lock+0x118>)
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	011b      	lsls	r3, r3, #4
 800d376:	440b      	add	r3, r1
 800d378:	3304      	adds	r3, #4
 800d37a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	695a      	ldr	r2, [r3, #20]
 800d380:	491a      	ldr	r1, [pc, #104]	; (800d3ec <inc_lock+0x118>)
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	011b      	lsls	r3, r3, #4
 800d386:	440b      	add	r3, r1
 800d388:	3308      	adds	r3, #8
 800d38a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d38c:	4a17      	ldr	r2, [pc, #92]	; (800d3ec <inc_lock+0x118>)
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	011b      	lsls	r3, r3, #4
 800d392:	4413      	add	r3, r2
 800d394:	330c      	adds	r3, #12
 800d396:	2200      	movs	r2, #0
 800d398:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d39a:	683b      	ldr	r3, [r7, #0]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d009      	beq.n	800d3b4 <inc_lock+0xe0>
 800d3a0:	4a12      	ldr	r2, [pc, #72]	; (800d3ec <inc_lock+0x118>)
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	011b      	lsls	r3, r3, #4
 800d3a6:	4413      	add	r3, r2
 800d3a8:	330c      	adds	r3, #12
 800d3aa:	881b      	ldrh	r3, [r3, #0]
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d001      	beq.n	800d3b4 <inc_lock+0xe0>
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	e015      	b.n	800d3e0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d3b4:	683b      	ldr	r3, [r7, #0]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d108      	bne.n	800d3cc <inc_lock+0xf8>
 800d3ba:	4a0c      	ldr	r2, [pc, #48]	; (800d3ec <inc_lock+0x118>)
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	011b      	lsls	r3, r3, #4
 800d3c0:	4413      	add	r3, r2
 800d3c2:	330c      	adds	r3, #12
 800d3c4:	881b      	ldrh	r3, [r3, #0]
 800d3c6:	3301      	adds	r3, #1
 800d3c8:	b29a      	uxth	r2, r3
 800d3ca:	e001      	b.n	800d3d0 <inc_lock+0xfc>
 800d3cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d3d0:	4906      	ldr	r1, [pc, #24]	; (800d3ec <inc_lock+0x118>)
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	011b      	lsls	r3, r3, #4
 800d3d6:	440b      	add	r3, r1
 800d3d8:	330c      	adds	r3, #12
 800d3da:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	3301      	adds	r3, #1
}
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	3714      	adds	r7, #20
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ea:	4770      	bx	lr
 800d3ec:	20000214 	.word	0x20000214

0800d3f0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d3f0:	b480      	push	{r7}
 800d3f2:	b085      	sub	sp, #20
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	3b01      	subs	r3, #1
 800d3fc:	607b      	str	r3, [r7, #4]
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	2b01      	cmp	r3, #1
 800d402:	d825      	bhi.n	800d450 <dec_lock+0x60>
		n = Files[i].ctr;
 800d404:	4a17      	ldr	r2, [pc, #92]	; (800d464 <dec_lock+0x74>)
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	011b      	lsls	r3, r3, #4
 800d40a:	4413      	add	r3, r2
 800d40c:	330c      	adds	r3, #12
 800d40e:	881b      	ldrh	r3, [r3, #0]
 800d410:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d412:	89fb      	ldrh	r3, [r7, #14]
 800d414:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d418:	d101      	bne.n	800d41e <dec_lock+0x2e>
 800d41a:	2300      	movs	r3, #0
 800d41c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d41e:	89fb      	ldrh	r3, [r7, #14]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d002      	beq.n	800d42a <dec_lock+0x3a>
 800d424:	89fb      	ldrh	r3, [r7, #14]
 800d426:	3b01      	subs	r3, #1
 800d428:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d42a:	4a0e      	ldr	r2, [pc, #56]	; (800d464 <dec_lock+0x74>)
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	011b      	lsls	r3, r3, #4
 800d430:	4413      	add	r3, r2
 800d432:	330c      	adds	r3, #12
 800d434:	89fa      	ldrh	r2, [r7, #14]
 800d436:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d438:	89fb      	ldrh	r3, [r7, #14]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d105      	bne.n	800d44a <dec_lock+0x5a>
 800d43e:	4a09      	ldr	r2, [pc, #36]	; (800d464 <dec_lock+0x74>)
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	011b      	lsls	r3, r3, #4
 800d444:	4413      	add	r3, r2
 800d446:	2200      	movs	r2, #0
 800d448:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d44a:	2300      	movs	r3, #0
 800d44c:	737b      	strb	r3, [r7, #13]
 800d44e:	e001      	b.n	800d454 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d450:	2302      	movs	r3, #2
 800d452:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d454:	7b7b      	ldrb	r3, [r7, #13]
}
 800d456:	4618      	mov	r0, r3
 800d458:	3714      	adds	r7, #20
 800d45a:	46bd      	mov	sp, r7
 800d45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d460:	4770      	bx	lr
 800d462:	bf00      	nop
 800d464:	20000214 	.word	0x20000214

0800d468 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d468:	b480      	push	{r7}
 800d46a:	b085      	sub	sp, #20
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d470:	2300      	movs	r3, #0
 800d472:	60fb      	str	r3, [r7, #12]
 800d474:	e010      	b.n	800d498 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d476:	4a0d      	ldr	r2, [pc, #52]	; (800d4ac <clear_lock+0x44>)
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	011b      	lsls	r3, r3, #4
 800d47c:	4413      	add	r3, r2
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	687a      	ldr	r2, [r7, #4]
 800d482:	429a      	cmp	r2, r3
 800d484:	d105      	bne.n	800d492 <clear_lock+0x2a>
 800d486:	4a09      	ldr	r2, [pc, #36]	; (800d4ac <clear_lock+0x44>)
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	011b      	lsls	r3, r3, #4
 800d48c:	4413      	add	r3, r2
 800d48e:	2200      	movs	r2, #0
 800d490:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	3301      	adds	r3, #1
 800d496:	60fb      	str	r3, [r7, #12]
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	2b01      	cmp	r3, #1
 800d49c:	d9eb      	bls.n	800d476 <clear_lock+0xe>
	}
}
 800d49e:	bf00      	nop
 800d4a0:	3714      	adds	r7, #20
 800d4a2:	46bd      	mov	sp, r7
 800d4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a8:	4770      	bx	lr
 800d4aa:	bf00      	nop
 800d4ac:	20000214 	.word	0x20000214

0800d4b0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	b086      	sub	sp, #24
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	78db      	ldrb	r3, [r3, #3]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d034      	beq.n	800d52e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4c8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	7858      	ldrb	r0, [r3, #1]
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d4d4:	2301      	movs	r3, #1
 800d4d6:	697a      	ldr	r2, [r7, #20]
 800d4d8:	f7ff fd40 	bl	800cf5c <disk_write>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d002      	beq.n	800d4e8 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	73fb      	strb	r3, [r7, #15]
 800d4e6:	e022      	b.n	800d52e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4f2:	697a      	ldr	r2, [r7, #20]
 800d4f4:	1ad2      	subs	r2, r2, r3
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6a1b      	ldr	r3, [r3, #32]
 800d4fa:	429a      	cmp	r2, r3
 800d4fc:	d217      	bcs.n	800d52e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	789b      	ldrb	r3, [r3, #2]
 800d502:	613b      	str	r3, [r7, #16]
 800d504:	e010      	b.n	800d528 <sync_window+0x78>
					wsect += fs->fsize;
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	6a1b      	ldr	r3, [r3, #32]
 800d50a:	697a      	ldr	r2, [r7, #20]
 800d50c:	4413      	add	r3, r2
 800d50e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	7858      	ldrb	r0, [r3, #1]
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d51a:	2301      	movs	r3, #1
 800d51c:	697a      	ldr	r2, [r7, #20]
 800d51e:	f7ff fd1d 	bl	800cf5c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d522:	693b      	ldr	r3, [r7, #16]
 800d524:	3b01      	subs	r3, #1
 800d526:	613b      	str	r3, [r7, #16]
 800d528:	693b      	ldr	r3, [r7, #16]
 800d52a:	2b01      	cmp	r3, #1
 800d52c:	d8eb      	bhi.n	800d506 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d52e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d530:	4618      	mov	r0, r3
 800d532:	3718      	adds	r7, #24
 800d534:	46bd      	mov	sp, r7
 800d536:	bd80      	pop	{r7, pc}

0800d538 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d538:	b580      	push	{r7, lr}
 800d53a:	b084      	sub	sp, #16
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	6078      	str	r0, [r7, #4]
 800d540:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d542:	2300      	movs	r3, #0
 800d544:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d54a:	683a      	ldr	r2, [r7, #0]
 800d54c:	429a      	cmp	r2, r3
 800d54e:	d01b      	beq.n	800d588 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d550:	6878      	ldr	r0, [r7, #4]
 800d552:	f7ff ffad 	bl	800d4b0 <sync_window>
 800d556:	4603      	mov	r3, r0
 800d558:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d55a:	7bfb      	ldrb	r3, [r7, #15]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d113      	bne.n	800d588 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	7858      	ldrb	r0, [r3, #1]
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d56a:	2301      	movs	r3, #1
 800d56c:	683a      	ldr	r2, [r7, #0]
 800d56e:	f7ff fcd5 	bl	800cf1c <disk_read>
 800d572:	4603      	mov	r3, r0
 800d574:	2b00      	cmp	r3, #0
 800d576:	d004      	beq.n	800d582 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d578:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d57c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d57e:	2301      	movs	r3, #1
 800d580:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	683a      	ldr	r2, [r7, #0]
 800d586:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800d588:	7bfb      	ldrb	r3, [r7, #15]
}
 800d58a:	4618      	mov	r0, r3
 800d58c:	3710      	adds	r7, #16
 800d58e:	46bd      	mov	sp, r7
 800d590:	bd80      	pop	{r7, pc}
	...

0800d594 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d594:	b580      	push	{r7, lr}
 800d596:	b084      	sub	sp, #16
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d59c:	6878      	ldr	r0, [r7, #4]
 800d59e:	f7ff ff87 	bl	800d4b0 <sync_window>
 800d5a2:	4603      	mov	r3, r0
 800d5a4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d5a6:	7bfb      	ldrb	r3, [r7, #15]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d159      	bne.n	800d660 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	781b      	ldrb	r3, [r3, #0]
 800d5b0:	2b03      	cmp	r3, #3
 800d5b2:	d149      	bne.n	800d648 <sync_fs+0xb4>
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	791b      	ldrb	r3, [r3, #4]
 800d5b8:	2b01      	cmp	r3, #1
 800d5ba:	d145      	bne.n	800d648 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	899b      	ldrh	r3, [r3, #12]
 800d5c6:	461a      	mov	r2, r3
 800d5c8:	2100      	movs	r1, #0
 800d5ca:	f7ff fda8 	bl	800d11e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	3338      	adds	r3, #56	; 0x38
 800d5d2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d5d6:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800d5da:	4618      	mov	r0, r3
 800d5dc:	f7ff fd37 	bl	800d04e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	3338      	adds	r3, #56	; 0x38
 800d5e4:	4921      	ldr	r1, [pc, #132]	; (800d66c <sync_fs+0xd8>)
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f7ff fd4c 	bl	800d084 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	3338      	adds	r3, #56	; 0x38
 800d5f0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d5f4:	491e      	ldr	r1, [pc, #120]	; (800d670 <sync_fs+0xdc>)
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	f7ff fd44 	bl	800d084 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	3338      	adds	r3, #56	; 0x38
 800d600:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	699b      	ldr	r3, [r3, #24]
 800d608:	4619      	mov	r1, r3
 800d60a:	4610      	mov	r0, r2
 800d60c:	f7ff fd3a 	bl	800d084 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	3338      	adds	r3, #56	; 0x38
 800d614:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	695b      	ldr	r3, [r3, #20]
 800d61c:	4619      	mov	r1, r3
 800d61e:	4610      	mov	r0, r2
 800d620:	f7ff fd30 	bl	800d084 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d628:	1c5a      	adds	r2, r3, #1
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	7858      	ldrb	r0, [r3, #1]
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d63c:	2301      	movs	r3, #1
 800d63e:	f7ff fc8d 	bl	800cf5c <disk_write>
			fs->fsi_flag = 0;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2200      	movs	r2, #0
 800d646:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	785b      	ldrb	r3, [r3, #1]
 800d64c:	2200      	movs	r2, #0
 800d64e:	2100      	movs	r1, #0
 800d650:	4618      	mov	r0, r3
 800d652:	f7ff fca3 	bl	800cf9c <disk_ioctl>
 800d656:	4603      	mov	r3, r0
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d001      	beq.n	800d660 <sync_fs+0xcc>
 800d65c:	2301      	movs	r3, #1
 800d65e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d660:	7bfb      	ldrb	r3, [r7, #15]
}
 800d662:	4618      	mov	r0, r3
 800d664:	3710      	adds	r7, #16
 800d666:	46bd      	mov	sp, r7
 800d668:	bd80      	pop	{r7, pc}
 800d66a:	bf00      	nop
 800d66c:	41615252 	.word	0x41615252
 800d670:	61417272 	.word	0x61417272

0800d674 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d674:	b480      	push	{r7}
 800d676:	b083      	sub	sp, #12
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
 800d67c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d67e:	683b      	ldr	r3, [r7, #0]
 800d680:	3b02      	subs	r3, #2
 800d682:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	69db      	ldr	r3, [r3, #28]
 800d688:	3b02      	subs	r3, #2
 800d68a:	683a      	ldr	r2, [r7, #0]
 800d68c:	429a      	cmp	r2, r3
 800d68e:	d301      	bcc.n	800d694 <clust2sect+0x20>
 800d690:	2300      	movs	r3, #0
 800d692:	e008      	b.n	800d6a6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	895b      	ldrh	r3, [r3, #10]
 800d698:	461a      	mov	r2, r3
 800d69a:	683b      	ldr	r3, [r7, #0]
 800d69c:	fb03 f202 	mul.w	r2, r3, r2
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6a4:	4413      	add	r3, r2
}
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	370c      	adds	r7, #12
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b0:	4770      	bx	lr

0800d6b2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d6b2:	b580      	push	{r7, lr}
 800d6b4:	b086      	sub	sp, #24
 800d6b6:	af00      	add	r7, sp, #0
 800d6b8:	6078      	str	r0, [r7, #4]
 800d6ba:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d6c2:	683b      	ldr	r3, [r7, #0]
 800d6c4:	2b01      	cmp	r3, #1
 800d6c6:	d904      	bls.n	800d6d2 <get_fat+0x20>
 800d6c8:	693b      	ldr	r3, [r7, #16]
 800d6ca:	69db      	ldr	r3, [r3, #28]
 800d6cc:	683a      	ldr	r2, [r7, #0]
 800d6ce:	429a      	cmp	r2, r3
 800d6d0:	d302      	bcc.n	800d6d8 <get_fat+0x26>
		val = 1;	/* Internal error */
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	617b      	str	r3, [r7, #20]
 800d6d6:	e0b7      	b.n	800d848 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d6d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d6dc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d6de:	693b      	ldr	r3, [r7, #16]
 800d6e0:	781b      	ldrb	r3, [r3, #0]
 800d6e2:	2b02      	cmp	r3, #2
 800d6e4:	d05a      	beq.n	800d79c <get_fat+0xea>
 800d6e6:	2b03      	cmp	r3, #3
 800d6e8:	d07d      	beq.n	800d7e6 <get_fat+0x134>
 800d6ea:	2b01      	cmp	r3, #1
 800d6ec:	f040 80a2 	bne.w	800d834 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	60fb      	str	r3, [r7, #12]
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	085b      	lsrs	r3, r3, #1
 800d6f8:	68fa      	ldr	r2, [r7, #12]
 800d6fa:	4413      	add	r3, r2
 800d6fc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d6fe:	693b      	ldr	r3, [r7, #16]
 800d700:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d702:	693b      	ldr	r3, [r7, #16]
 800d704:	899b      	ldrh	r3, [r3, #12]
 800d706:	4619      	mov	r1, r3
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	fbb3 f3f1 	udiv	r3, r3, r1
 800d70e:	4413      	add	r3, r2
 800d710:	4619      	mov	r1, r3
 800d712:	6938      	ldr	r0, [r7, #16]
 800d714:	f7ff ff10 	bl	800d538 <move_window>
 800d718:	4603      	mov	r3, r0
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	f040 808d 	bne.w	800d83a <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	1c5a      	adds	r2, r3, #1
 800d724:	60fa      	str	r2, [r7, #12]
 800d726:	693a      	ldr	r2, [r7, #16]
 800d728:	8992      	ldrh	r2, [r2, #12]
 800d72a:	fbb3 f1f2 	udiv	r1, r3, r2
 800d72e:	fb02 f201 	mul.w	r2, r2, r1
 800d732:	1a9b      	subs	r3, r3, r2
 800d734:	693a      	ldr	r2, [r7, #16]
 800d736:	4413      	add	r3, r2
 800d738:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d73c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d73e:	693b      	ldr	r3, [r7, #16]
 800d740:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d742:	693b      	ldr	r3, [r7, #16]
 800d744:	899b      	ldrh	r3, [r3, #12]
 800d746:	4619      	mov	r1, r3
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	fbb3 f3f1 	udiv	r3, r3, r1
 800d74e:	4413      	add	r3, r2
 800d750:	4619      	mov	r1, r3
 800d752:	6938      	ldr	r0, [r7, #16]
 800d754:	f7ff fef0 	bl	800d538 <move_window>
 800d758:	4603      	mov	r3, r0
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d16f      	bne.n	800d83e <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d75e:	693b      	ldr	r3, [r7, #16]
 800d760:	899b      	ldrh	r3, [r3, #12]
 800d762:	461a      	mov	r2, r3
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	fbb3 f1f2 	udiv	r1, r3, r2
 800d76a:	fb02 f201 	mul.w	r2, r2, r1
 800d76e:	1a9b      	subs	r3, r3, r2
 800d770:	693a      	ldr	r2, [r7, #16]
 800d772:	4413      	add	r3, r2
 800d774:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d778:	021b      	lsls	r3, r3, #8
 800d77a:	461a      	mov	r2, r3
 800d77c:	68bb      	ldr	r3, [r7, #8]
 800d77e:	4313      	orrs	r3, r2
 800d780:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	f003 0301 	and.w	r3, r3, #1
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d002      	beq.n	800d792 <get_fat+0xe0>
 800d78c:	68bb      	ldr	r3, [r7, #8]
 800d78e:	091b      	lsrs	r3, r3, #4
 800d790:	e002      	b.n	800d798 <get_fat+0xe6>
 800d792:	68bb      	ldr	r3, [r7, #8]
 800d794:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d798:	617b      	str	r3, [r7, #20]
			break;
 800d79a:	e055      	b.n	800d848 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d79c:	693b      	ldr	r3, [r7, #16]
 800d79e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d7a0:	693b      	ldr	r3, [r7, #16]
 800d7a2:	899b      	ldrh	r3, [r3, #12]
 800d7a4:	085b      	lsrs	r3, r3, #1
 800d7a6:	b29b      	uxth	r3, r3
 800d7a8:	4619      	mov	r1, r3
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	fbb3 f3f1 	udiv	r3, r3, r1
 800d7b0:	4413      	add	r3, r2
 800d7b2:	4619      	mov	r1, r3
 800d7b4:	6938      	ldr	r0, [r7, #16]
 800d7b6:	f7ff febf 	bl	800d538 <move_window>
 800d7ba:	4603      	mov	r3, r0
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d140      	bne.n	800d842 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d7c6:	683b      	ldr	r3, [r7, #0]
 800d7c8:	005b      	lsls	r3, r3, #1
 800d7ca:	693a      	ldr	r2, [r7, #16]
 800d7cc:	8992      	ldrh	r2, [r2, #12]
 800d7ce:	fbb3 f0f2 	udiv	r0, r3, r2
 800d7d2:	fb02 f200 	mul.w	r2, r2, r0
 800d7d6:	1a9b      	subs	r3, r3, r2
 800d7d8:	440b      	add	r3, r1
 800d7da:	4618      	mov	r0, r3
 800d7dc:	f7ff fbfc 	bl	800cfd8 <ld_word>
 800d7e0:	4603      	mov	r3, r0
 800d7e2:	617b      	str	r3, [r7, #20]
			break;
 800d7e4:	e030      	b.n	800d848 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d7e6:	693b      	ldr	r3, [r7, #16]
 800d7e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d7ea:	693b      	ldr	r3, [r7, #16]
 800d7ec:	899b      	ldrh	r3, [r3, #12]
 800d7ee:	089b      	lsrs	r3, r3, #2
 800d7f0:	b29b      	uxth	r3, r3
 800d7f2:	4619      	mov	r1, r3
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	fbb3 f3f1 	udiv	r3, r3, r1
 800d7fa:	4413      	add	r3, r2
 800d7fc:	4619      	mov	r1, r3
 800d7fe:	6938      	ldr	r0, [r7, #16]
 800d800:	f7ff fe9a 	bl	800d538 <move_window>
 800d804:	4603      	mov	r3, r0
 800d806:	2b00      	cmp	r3, #0
 800d808:	d11d      	bne.n	800d846 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d80a:	693b      	ldr	r3, [r7, #16]
 800d80c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	009b      	lsls	r3, r3, #2
 800d814:	693a      	ldr	r2, [r7, #16]
 800d816:	8992      	ldrh	r2, [r2, #12]
 800d818:	fbb3 f0f2 	udiv	r0, r3, r2
 800d81c:	fb02 f200 	mul.w	r2, r2, r0
 800d820:	1a9b      	subs	r3, r3, r2
 800d822:	440b      	add	r3, r1
 800d824:	4618      	mov	r0, r3
 800d826:	f7ff fbef 	bl	800d008 <ld_dword>
 800d82a:	4603      	mov	r3, r0
 800d82c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800d830:	617b      	str	r3, [r7, #20]
			break;
 800d832:	e009      	b.n	800d848 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d834:	2301      	movs	r3, #1
 800d836:	617b      	str	r3, [r7, #20]
 800d838:	e006      	b.n	800d848 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d83a:	bf00      	nop
 800d83c:	e004      	b.n	800d848 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d83e:	bf00      	nop
 800d840:	e002      	b.n	800d848 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d842:	bf00      	nop
 800d844:	e000      	b.n	800d848 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d846:	bf00      	nop
		}
	}

	return val;
 800d848:	697b      	ldr	r3, [r7, #20]
}
 800d84a:	4618      	mov	r0, r3
 800d84c:	3718      	adds	r7, #24
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}

0800d852 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d852:	b590      	push	{r4, r7, lr}
 800d854:	b089      	sub	sp, #36	; 0x24
 800d856:	af00      	add	r7, sp, #0
 800d858:	60f8      	str	r0, [r7, #12]
 800d85a:	60b9      	str	r1, [r7, #8]
 800d85c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d85e:	2302      	movs	r3, #2
 800d860:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d862:	68bb      	ldr	r3, [r7, #8]
 800d864:	2b01      	cmp	r3, #1
 800d866:	f240 8106 	bls.w	800da76 <put_fat+0x224>
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	69db      	ldr	r3, [r3, #28]
 800d86e:	68ba      	ldr	r2, [r7, #8]
 800d870:	429a      	cmp	r2, r3
 800d872:	f080 8100 	bcs.w	800da76 <put_fat+0x224>
		switch (fs->fs_type) {
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	781b      	ldrb	r3, [r3, #0]
 800d87a:	2b02      	cmp	r3, #2
 800d87c:	f000 8088 	beq.w	800d990 <put_fat+0x13e>
 800d880:	2b03      	cmp	r3, #3
 800d882:	f000 80b0 	beq.w	800d9e6 <put_fat+0x194>
 800d886:	2b01      	cmp	r3, #1
 800d888:	f040 80f5 	bne.w	800da76 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800d88c:	68bb      	ldr	r3, [r7, #8]
 800d88e:	61bb      	str	r3, [r7, #24]
 800d890:	69bb      	ldr	r3, [r7, #24]
 800d892:	085b      	lsrs	r3, r3, #1
 800d894:	69ba      	ldr	r2, [r7, #24]
 800d896:	4413      	add	r3, r2
 800d898:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	899b      	ldrh	r3, [r3, #12]
 800d8a2:	4619      	mov	r1, r3
 800d8a4:	69bb      	ldr	r3, [r7, #24]
 800d8a6:	fbb3 f3f1 	udiv	r3, r3, r1
 800d8aa:	4413      	add	r3, r2
 800d8ac:	4619      	mov	r1, r3
 800d8ae:	68f8      	ldr	r0, [r7, #12]
 800d8b0:	f7ff fe42 	bl	800d538 <move_window>
 800d8b4:	4603      	mov	r3, r0
 800d8b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d8b8:	7ffb      	ldrb	r3, [r7, #31]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	f040 80d4 	bne.w	800da68 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d8c6:	69bb      	ldr	r3, [r7, #24]
 800d8c8:	1c5a      	adds	r2, r3, #1
 800d8ca:	61ba      	str	r2, [r7, #24]
 800d8cc:	68fa      	ldr	r2, [r7, #12]
 800d8ce:	8992      	ldrh	r2, [r2, #12]
 800d8d0:	fbb3 f0f2 	udiv	r0, r3, r2
 800d8d4:	fb02 f200 	mul.w	r2, r2, r0
 800d8d8:	1a9b      	subs	r3, r3, r2
 800d8da:	440b      	add	r3, r1
 800d8dc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d8de:	68bb      	ldr	r3, [r7, #8]
 800d8e0:	f003 0301 	and.w	r3, r3, #1
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d00d      	beq.n	800d904 <put_fat+0xb2>
 800d8e8:	697b      	ldr	r3, [r7, #20]
 800d8ea:	781b      	ldrb	r3, [r3, #0]
 800d8ec:	b25b      	sxtb	r3, r3
 800d8ee:	f003 030f 	and.w	r3, r3, #15
 800d8f2:	b25a      	sxtb	r2, r3
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	b2db      	uxtb	r3, r3
 800d8f8:	011b      	lsls	r3, r3, #4
 800d8fa:	b25b      	sxtb	r3, r3
 800d8fc:	4313      	orrs	r3, r2
 800d8fe:	b25b      	sxtb	r3, r3
 800d900:	b2db      	uxtb	r3, r3
 800d902:	e001      	b.n	800d908 <put_fat+0xb6>
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	b2db      	uxtb	r3, r3
 800d908:	697a      	ldr	r2, [r7, #20]
 800d90a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	2201      	movs	r2, #1
 800d910:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	899b      	ldrh	r3, [r3, #12]
 800d91a:	4619      	mov	r1, r3
 800d91c:	69bb      	ldr	r3, [r7, #24]
 800d91e:	fbb3 f3f1 	udiv	r3, r3, r1
 800d922:	4413      	add	r3, r2
 800d924:	4619      	mov	r1, r3
 800d926:	68f8      	ldr	r0, [r7, #12]
 800d928:	f7ff fe06 	bl	800d538 <move_window>
 800d92c:	4603      	mov	r3, r0
 800d92e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d930:	7ffb      	ldrb	r3, [r7, #31]
 800d932:	2b00      	cmp	r3, #0
 800d934:	f040 809a 	bne.w	800da6c <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	899b      	ldrh	r3, [r3, #12]
 800d942:	461a      	mov	r2, r3
 800d944:	69bb      	ldr	r3, [r7, #24]
 800d946:	fbb3 f0f2 	udiv	r0, r3, r2
 800d94a:	fb02 f200 	mul.w	r2, r2, r0
 800d94e:	1a9b      	subs	r3, r3, r2
 800d950:	440b      	add	r3, r1
 800d952:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	f003 0301 	and.w	r3, r3, #1
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d003      	beq.n	800d966 <put_fat+0x114>
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	091b      	lsrs	r3, r3, #4
 800d962:	b2db      	uxtb	r3, r3
 800d964:	e00e      	b.n	800d984 <put_fat+0x132>
 800d966:	697b      	ldr	r3, [r7, #20]
 800d968:	781b      	ldrb	r3, [r3, #0]
 800d96a:	b25b      	sxtb	r3, r3
 800d96c:	f023 030f 	bic.w	r3, r3, #15
 800d970:	b25a      	sxtb	r2, r3
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	0a1b      	lsrs	r3, r3, #8
 800d976:	b25b      	sxtb	r3, r3
 800d978:	f003 030f 	and.w	r3, r3, #15
 800d97c:	b25b      	sxtb	r3, r3
 800d97e:	4313      	orrs	r3, r2
 800d980:	b25b      	sxtb	r3, r3
 800d982:	b2db      	uxtb	r3, r3
 800d984:	697a      	ldr	r2, [r7, #20]
 800d986:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	2201      	movs	r2, #1
 800d98c:	70da      	strb	r2, [r3, #3]
			break;
 800d98e:	e072      	b.n	800da76 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	899b      	ldrh	r3, [r3, #12]
 800d998:	085b      	lsrs	r3, r3, #1
 800d99a:	b29b      	uxth	r3, r3
 800d99c:	4619      	mov	r1, r3
 800d99e:	68bb      	ldr	r3, [r7, #8]
 800d9a0:	fbb3 f3f1 	udiv	r3, r3, r1
 800d9a4:	4413      	add	r3, r2
 800d9a6:	4619      	mov	r1, r3
 800d9a8:	68f8      	ldr	r0, [r7, #12]
 800d9aa:	f7ff fdc5 	bl	800d538 <move_window>
 800d9ae:	4603      	mov	r3, r0
 800d9b0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d9b2:	7ffb      	ldrb	r3, [r7, #31]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d15b      	bne.n	800da70 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d9be:	68bb      	ldr	r3, [r7, #8]
 800d9c0:	005b      	lsls	r3, r3, #1
 800d9c2:	68fa      	ldr	r2, [r7, #12]
 800d9c4:	8992      	ldrh	r2, [r2, #12]
 800d9c6:	fbb3 f0f2 	udiv	r0, r3, r2
 800d9ca:	fb02 f200 	mul.w	r2, r2, r0
 800d9ce:	1a9b      	subs	r3, r3, r2
 800d9d0:	440b      	add	r3, r1
 800d9d2:	687a      	ldr	r2, [r7, #4]
 800d9d4:	b292      	uxth	r2, r2
 800d9d6:	4611      	mov	r1, r2
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f7ff fb38 	bl	800d04e <st_word>
			fs->wflag = 1;
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	2201      	movs	r2, #1
 800d9e2:	70da      	strb	r2, [r3, #3]
			break;
 800d9e4:	e047      	b.n	800da76 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	899b      	ldrh	r3, [r3, #12]
 800d9ee:	089b      	lsrs	r3, r3, #2
 800d9f0:	b29b      	uxth	r3, r3
 800d9f2:	4619      	mov	r1, r3
 800d9f4:	68bb      	ldr	r3, [r7, #8]
 800d9f6:	fbb3 f3f1 	udiv	r3, r3, r1
 800d9fa:	4413      	add	r3, r2
 800d9fc:	4619      	mov	r1, r3
 800d9fe:	68f8      	ldr	r0, [r7, #12]
 800da00:	f7ff fd9a 	bl	800d538 <move_window>
 800da04:	4603      	mov	r3, r0
 800da06:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800da08:	7ffb      	ldrb	r3, [r7, #31]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d132      	bne.n	800da74 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800da1a:	68bb      	ldr	r3, [r7, #8]
 800da1c:	009b      	lsls	r3, r3, #2
 800da1e:	68fa      	ldr	r2, [r7, #12]
 800da20:	8992      	ldrh	r2, [r2, #12]
 800da22:	fbb3 f0f2 	udiv	r0, r3, r2
 800da26:	fb02 f200 	mul.w	r2, r2, r0
 800da2a:	1a9b      	subs	r3, r3, r2
 800da2c:	440b      	add	r3, r1
 800da2e:	4618      	mov	r0, r3
 800da30:	f7ff faea 	bl	800d008 <ld_dword>
 800da34:	4603      	mov	r3, r0
 800da36:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800da3a:	4323      	orrs	r3, r4
 800da3c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800da44:	68bb      	ldr	r3, [r7, #8]
 800da46:	009b      	lsls	r3, r3, #2
 800da48:	68fa      	ldr	r2, [r7, #12]
 800da4a:	8992      	ldrh	r2, [r2, #12]
 800da4c:	fbb3 f0f2 	udiv	r0, r3, r2
 800da50:	fb02 f200 	mul.w	r2, r2, r0
 800da54:	1a9b      	subs	r3, r3, r2
 800da56:	440b      	add	r3, r1
 800da58:	6879      	ldr	r1, [r7, #4]
 800da5a:	4618      	mov	r0, r3
 800da5c:	f7ff fb12 	bl	800d084 <st_dword>
			fs->wflag = 1;
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	2201      	movs	r2, #1
 800da64:	70da      	strb	r2, [r3, #3]
			break;
 800da66:	e006      	b.n	800da76 <put_fat+0x224>
			if (res != FR_OK) break;
 800da68:	bf00      	nop
 800da6a:	e004      	b.n	800da76 <put_fat+0x224>
			if (res != FR_OK) break;
 800da6c:	bf00      	nop
 800da6e:	e002      	b.n	800da76 <put_fat+0x224>
			if (res != FR_OK) break;
 800da70:	bf00      	nop
 800da72:	e000      	b.n	800da76 <put_fat+0x224>
			if (res != FR_OK) break;
 800da74:	bf00      	nop
		}
	}
	return res;
 800da76:	7ffb      	ldrb	r3, [r7, #31]
}
 800da78:	4618      	mov	r0, r3
 800da7a:	3724      	adds	r7, #36	; 0x24
 800da7c:	46bd      	mov	sp, r7
 800da7e:	bd90      	pop	{r4, r7, pc}

0800da80 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800da80:	b580      	push	{r7, lr}
 800da82:	b088      	sub	sp, #32
 800da84:	af00      	add	r7, sp, #0
 800da86:	60f8      	str	r0, [r7, #12]
 800da88:	60b9      	str	r1, [r7, #8]
 800da8a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800da8c:	2300      	movs	r3, #0
 800da8e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800da96:	68bb      	ldr	r3, [r7, #8]
 800da98:	2b01      	cmp	r3, #1
 800da9a:	d904      	bls.n	800daa6 <remove_chain+0x26>
 800da9c:	69bb      	ldr	r3, [r7, #24]
 800da9e:	69db      	ldr	r3, [r3, #28]
 800daa0:	68ba      	ldr	r2, [r7, #8]
 800daa2:	429a      	cmp	r2, r3
 800daa4:	d301      	bcc.n	800daaa <remove_chain+0x2a>
 800daa6:	2302      	movs	r3, #2
 800daa8:	e04b      	b.n	800db42 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	2b00      	cmp	r3, #0
 800daae:	d00c      	beq.n	800daca <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800dab0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dab4:	6879      	ldr	r1, [r7, #4]
 800dab6:	69b8      	ldr	r0, [r7, #24]
 800dab8:	f7ff fecb 	bl	800d852 <put_fat>
 800dabc:	4603      	mov	r3, r0
 800dabe:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800dac0:	7ffb      	ldrb	r3, [r7, #31]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d001      	beq.n	800daca <remove_chain+0x4a>
 800dac6:	7ffb      	ldrb	r3, [r7, #31]
 800dac8:	e03b      	b.n	800db42 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800daca:	68b9      	ldr	r1, [r7, #8]
 800dacc:	68f8      	ldr	r0, [r7, #12]
 800dace:	f7ff fdf0 	bl	800d6b2 <get_fat>
 800dad2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800dad4:	697b      	ldr	r3, [r7, #20]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d031      	beq.n	800db3e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800dada:	697b      	ldr	r3, [r7, #20]
 800dadc:	2b01      	cmp	r3, #1
 800dade:	d101      	bne.n	800dae4 <remove_chain+0x64>
 800dae0:	2302      	movs	r3, #2
 800dae2:	e02e      	b.n	800db42 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800dae4:	697b      	ldr	r3, [r7, #20]
 800dae6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800daea:	d101      	bne.n	800daf0 <remove_chain+0x70>
 800daec:	2301      	movs	r3, #1
 800daee:	e028      	b.n	800db42 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800daf0:	2200      	movs	r2, #0
 800daf2:	68b9      	ldr	r1, [r7, #8]
 800daf4:	69b8      	ldr	r0, [r7, #24]
 800daf6:	f7ff feac 	bl	800d852 <put_fat>
 800dafa:	4603      	mov	r3, r0
 800dafc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800dafe:	7ffb      	ldrb	r3, [r7, #31]
 800db00:	2b00      	cmp	r3, #0
 800db02:	d001      	beq.n	800db08 <remove_chain+0x88>
 800db04:	7ffb      	ldrb	r3, [r7, #31]
 800db06:	e01c      	b.n	800db42 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800db08:	69bb      	ldr	r3, [r7, #24]
 800db0a:	699a      	ldr	r2, [r3, #24]
 800db0c:	69bb      	ldr	r3, [r7, #24]
 800db0e:	69db      	ldr	r3, [r3, #28]
 800db10:	3b02      	subs	r3, #2
 800db12:	429a      	cmp	r2, r3
 800db14:	d20b      	bcs.n	800db2e <remove_chain+0xae>
			fs->free_clst++;
 800db16:	69bb      	ldr	r3, [r7, #24]
 800db18:	699b      	ldr	r3, [r3, #24]
 800db1a:	1c5a      	adds	r2, r3, #1
 800db1c:	69bb      	ldr	r3, [r7, #24]
 800db1e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800db20:	69bb      	ldr	r3, [r7, #24]
 800db22:	791b      	ldrb	r3, [r3, #4]
 800db24:	f043 0301 	orr.w	r3, r3, #1
 800db28:	b2da      	uxtb	r2, r3
 800db2a:	69bb      	ldr	r3, [r7, #24]
 800db2c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800db2e:	697b      	ldr	r3, [r7, #20]
 800db30:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800db32:	69bb      	ldr	r3, [r7, #24]
 800db34:	69db      	ldr	r3, [r3, #28]
 800db36:	68ba      	ldr	r2, [r7, #8]
 800db38:	429a      	cmp	r2, r3
 800db3a:	d3c6      	bcc.n	800daca <remove_chain+0x4a>
 800db3c:	e000      	b.n	800db40 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800db3e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800db40:	2300      	movs	r3, #0
}
 800db42:	4618      	mov	r0, r3
 800db44:	3720      	adds	r7, #32
 800db46:	46bd      	mov	sp, r7
 800db48:	bd80      	pop	{r7, pc}

0800db4a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800db4a:	b580      	push	{r7, lr}
 800db4c:	b088      	sub	sp, #32
 800db4e:	af00      	add	r7, sp, #0
 800db50:	6078      	str	r0, [r7, #4]
 800db52:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800db5a:	683b      	ldr	r3, [r7, #0]
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d10d      	bne.n	800db7c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800db60:	693b      	ldr	r3, [r7, #16]
 800db62:	695b      	ldr	r3, [r3, #20]
 800db64:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800db66:	69bb      	ldr	r3, [r7, #24]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d004      	beq.n	800db76 <create_chain+0x2c>
 800db6c:	693b      	ldr	r3, [r7, #16]
 800db6e:	69db      	ldr	r3, [r3, #28]
 800db70:	69ba      	ldr	r2, [r7, #24]
 800db72:	429a      	cmp	r2, r3
 800db74:	d31b      	bcc.n	800dbae <create_chain+0x64>
 800db76:	2301      	movs	r3, #1
 800db78:	61bb      	str	r3, [r7, #24]
 800db7a:	e018      	b.n	800dbae <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800db7c:	6839      	ldr	r1, [r7, #0]
 800db7e:	6878      	ldr	r0, [r7, #4]
 800db80:	f7ff fd97 	bl	800d6b2 <get_fat>
 800db84:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	2b01      	cmp	r3, #1
 800db8a:	d801      	bhi.n	800db90 <create_chain+0x46>
 800db8c:	2301      	movs	r3, #1
 800db8e:	e070      	b.n	800dc72 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800db96:	d101      	bne.n	800db9c <create_chain+0x52>
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	e06a      	b.n	800dc72 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800db9c:	693b      	ldr	r3, [r7, #16]
 800db9e:	69db      	ldr	r3, [r3, #28]
 800dba0:	68fa      	ldr	r2, [r7, #12]
 800dba2:	429a      	cmp	r2, r3
 800dba4:	d201      	bcs.n	800dbaa <create_chain+0x60>
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	e063      	b.n	800dc72 <create_chain+0x128>
		scl = clst;
 800dbaa:	683b      	ldr	r3, [r7, #0]
 800dbac:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800dbae:	69bb      	ldr	r3, [r7, #24]
 800dbb0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800dbb2:	69fb      	ldr	r3, [r7, #28]
 800dbb4:	3301      	adds	r3, #1
 800dbb6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800dbb8:	693b      	ldr	r3, [r7, #16]
 800dbba:	69db      	ldr	r3, [r3, #28]
 800dbbc:	69fa      	ldr	r2, [r7, #28]
 800dbbe:	429a      	cmp	r2, r3
 800dbc0:	d307      	bcc.n	800dbd2 <create_chain+0x88>
				ncl = 2;
 800dbc2:	2302      	movs	r3, #2
 800dbc4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800dbc6:	69fa      	ldr	r2, [r7, #28]
 800dbc8:	69bb      	ldr	r3, [r7, #24]
 800dbca:	429a      	cmp	r2, r3
 800dbcc:	d901      	bls.n	800dbd2 <create_chain+0x88>
 800dbce:	2300      	movs	r3, #0
 800dbd0:	e04f      	b.n	800dc72 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800dbd2:	69f9      	ldr	r1, [r7, #28]
 800dbd4:	6878      	ldr	r0, [r7, #4]
 800dbd6:	f7ff fd6c 	bl	800d6b2 <get_fat>
 800dbda:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d00e      	beq.n	800dc00 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	2b01      	cmp	r3, #1
 800dbe6:	d003      	beq.n	800dbf0 <create_chain+0xa6>
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dbee:	d101      	bne.n	800dbf4 <create_chain+0xaa>
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	e03e      	b.n	800dc72 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800dbf4:	69fa      	ldr	r2, [r7, #28]
 800dbf6:	69bb      	ldr	r3, [r7, #24]
 800dbf8:	429a      	cmp	r2, r3
 800dbfa:	d1da      	bne.n	800dbb2 <create_chain+0x68>
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	e038      	b.n	800dc72 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800dc00:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800dc02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dc06:	69f9      	ldr	r1, [r7, #28]
 800dc08:	6938      	ldr	r0, [r7, #16]
 800dc0a:	f7ff fe22 	bl	800d852 <put_fat>
 800dc0e:	4603      	mov	r3, r0
 800dc10:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800dc12:	7dfb      	ldrb	r3, [r7, #23]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d109      	bne.n	800dc2c <create_chain+0xe2>
 800dc18:	683b      	ldr	r3, [r7, #0]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d006      	beq.n	800dc2c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800dc1e:	69fa      	ldr	r2, [r7, #28]
 800dc20:	6839      	ldr	r1, [r7, #0]
 800dc22:	6938      	ldr	r0, [r7, #16]
 800dc24:	f7ff fe15 	bl	800d852 <put_fat>
 800dc28:	4603      	mov	r3, r0
 800dc2a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800dc2c:	7dfb      	ldrb	r3, [r7, #23]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d116      	bne.n	800dc60 <create_chain+0x116>
		fs->last_clst = ncl;
 800dc32:	693b      	ldr	r3, [r7, #16]
 800dc34:	69fa      	ldr	r2, [r7, #28]
 800dc36:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800dc38:	693b      	ldr	r3, [r7, #16]
 800dc3a:	699a      	ldr	r2, [r3, #24]
 800dc3c:	693b      	ldr	r3, [r7, #16]
 800dc3e:	69db      	ldr	r3, [r3, #28]
 800dc40:	3b02      	subs	r3, #2
 800dc42:	429a      	cmp	r2, r3
 800dc44:	d804      	bhi.n	800dc50 <create_chain+0x106>
 800dc46:	693b      	ldr	r3, [r7, #16]
 800dc48:	699b      	ldr	r3, [r3, #24]
 800dc4a:	1e5a      	subs	r2, r3, #1
 800dc4c:	693b      	ldr	r3, [r7, #16]
 800dc4e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800dc50:	693b      	ldr	r3, [r7, #16]
 800dc52:	791b      	ldrb	r3, [r3, #4]
 800dc54:	f043 0301 	orr.w	r3, r3, #1
 800dc58:	b2da      	uxtb	r2, r3
 800dc5a:	693b      	ldr	r3, [r7, #16]
 800dc5c:	711a      	strb	r2, [r3, #4]
 800dc5e:	e007      	b.n	800dc70 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800dc60:	7dfb      	ldrb	r3, [r7, #23]
 800dc62:	2b01      	cmp	r3, #1
 800dc64:	d102      	bne.n	800dc6c <create_chain+0x122>
 800dc66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dc6a:	e000      	b.n	800dc6e <create_chain+0x124>
 800dc6c:	2301      	movs	r3, #1
 800dc6e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800dc70:	69fb      	ldr	r3, [r7, #28]
}
 800dc72:	4618      	mov	r0, r3
 800dc74:	3720      	adds	r7, #32
 800dc76:	46bd      	mov	sp, r7
 800dc78:	bd80      	pop	{r7, pc}

0800dc7a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800dc7a:	b480      	push	{r7}
 800dc7c:	b087      	sub	sp, #28
 800dc7e:	af00      	add	r7, sp, #0
 800dc80:	6078      	str	r0, [r7, #4]
 800dc82:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc8e:	3304      	adds	r3, #4
 800dc90:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	899b      	ldrh	r3, [r3, #12]
 800dc96:	461a      	mov	r2, r3
 800dc98:	683b      	ldr	r3, [r7, #0]
 800dc9a:	fbb3 f3f2 	udiv	r3, r3, r2
 800dc9e:	68fa      	ldr	r2, [r7, #12]
 800dca0:	8952      	ldrh	r2, [r2, #10]
 800dca2:	fbb3 f3f2 	udiv	r3, r3, r2
 800dca6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800dca8:	693b      	ldr	r3, [r7, #16]
 800dcaa:	1d1a      	adds	r2, r3, #4
 800dcac:	613a      	str	r2, [r7, #16]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800dcb2:	68bb      	ldr	r3, [r7, #8]
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d101      	bne.n	800dcbc <clmt_clust+0x42>
 800dcb8:	2300      	movs	r3, #0
 800dcba:	e010      	b.n	800dcde <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800dcbc:	697a      	ldr	r2, [r7, #20]
 800dcbe:	68bb      	ldr	r3, [r7, #8]
 800dcc0:	429a      	cmp	r2, r3
 800dcc2:	d307      	bcc.n	800dcd4 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800dcc4:	697a      	ldr	r2, [r7, #20]
 800dcc6:	68bb      	ldr	r3, [r7, #8]
 800dcc8:	1ad3      	subs	r3, r2, r3
 800dcca:	617b      	str	r3, [r7, #20]
 800dccc:	693b      	ldr	r3, [r7, #16]
 800dcce:	3304      	adds	r3, #4
 800dcd0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800dcd2:	e7e9      	b.n	800dca8 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800dcd4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800dcd6:	693b      	ldr	r3, [r7, #16]
 800dcd8:	681a      	ldr	r2, [r3, #0]
 800dcda:	697b      	ldr	r3, [r7, #20]
 800dcdc:	4413      	add	r3, r2
}
 800dcde:	4618      	mov	r0, r3
 800dce0:	371c      	adds	r7, #28
 800dce2:	46bd      	mov	sp, r7
 800dce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce8:	4770      	bx	lr

0800dcea <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800dcea:	b580      	push	{r7, lr}
 800dcec:	b086      	sub	sp, #24
 800dcee:	af00      	add	r7, sp, #0
 800dcf0:	6078      	str	r0, [r7, #4]
 800dcf2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800dcfa:	683b      	ldr	r3, [r7, #0]
 800dcfc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dd00:	d204      	bcs.n	800dd0c <dir_sdi+0x22>
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	f003 031f 	and.w	r3, r3, #31
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d001      	beq.n	800dd10 <dir_sdi+0x26>
		return FR_INT_ERR;
 800dd0c:	2302      	movs	r3, #2
 800dd0e:	e071      	b.n	800ddf4 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	683a      	ldr	r2, [r7, #0]
 800dd14:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	689b      	ldr	r3, [r3, #8]
 800dd1a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800dd1c:	697b      	ldr	r3, [r7, #20]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d106      	bne.n	800dd30 <dir_sdi+0x46>
 800dd22:	693b      	ldr	r3, [r7, #16]
 800dd24:	781b      	ldrb	r3, [r3, #0]
 800dd26:	2b02      	cmp	r3, #2
 800dd28:	d902      	bls.n	800dd30 <dir_sdi+0x46>
		clst = fs->dirbase;
 800dd2a:	693b      	ldr	r3, [r7, #16]
 800dd2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd2e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800dd30:	697b      	ldr	r3, [r7, #20]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d10c      	bne.n	800dd50 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800dd36:	683b      	ldr	r3, [r7, #0]
 800dd38:	095b      	lsrs	r3, r3, #5
 800dd3a:	693a      	ldr	r2, [r7, #16]
 800dd3c:	8912      	ldrh	r2, [r2, #8]
 800dd3e:	4293      	cmp	r3, r2
 800dd40:	d301      	bcc.n	800dd46 <dir_sdi+0x5c>
 800dd42:	2302      	movs	r3, #2
 800dd44:	e056      	b.n	800ddf4 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800dd46:	693b      	ldr	r3, [r7, #16]
 800dd48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	61da      	str	r2, [r3, #28]
 800dd4e:	e02d      	b.n	800ddac <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800dd50:	693b      	ldr	r3, [r7, #16]
 800dd52:	895b      	ldrh	r3, [r3, #10]
 800dd54:	461a      	mov	r2, r3
 800dd56:	693b      	ldr	r3, [r7, #16]
 800dd58:	899b      	ldrh	r3, [r3, #12]
 800dd5a:	fb03 f302 	mul.w	r3, r3, r2
 800dd5e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800dd60:	e019      	b.n	800dd96 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	6979      	ldr	r1, [r7, #20]
 800dd66:	4618      	mov	r0, r3
 800dd68:	f7ff fca3 	bl	800d6b2 <get_fat>
 800dd6c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800dd6e:	697b      	ldr	r3, [r7, #20]
 800dd70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dd74:	d101      	bne.n	800dd7a <dir_sdi+0x90>
 800dd76:	2301      	movs	r3, #1
 800dd78:	e03c      	b.n	800ddf4 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800dd7a:	697b      	ldr	r3, [r7, #20]
 800dd7c:	2b01      	cmp	r3, #1
 800dd7e:	d904      	bls.n	800dd8a <dir_sdi+0xa0>
 800dd80:	693b      	ldr	r3, [r7, #16]
 800dd82:	69db      	ldr	r3, [r3, #28]
 800dd84:	697a      	ldr	r2, [r7, #20]
 800dd86:	429a      	cmp	r2, r3
 800dd88:	d301      	bcc.n	800dd8e <dir_sdi+0xa4>
 800dd8a:	2302      	movs	r3, #2
 800dd8c:	e032      	b.n	800ddf4 <dir_sdi+0x10a>
			ofs -= csz;
 800dd8e:	683a      	ldr	r2, [r7, #0]
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	1ad3      	subs	r3, r2, r3
 800dd94:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800dd96:	683a      	ldr	r2, [r7, #0]
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	429a      	cmp	r2, r3
 800dd9c:	d2e1      	bcs.n	800dd62 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800dd9e:	6979      	ldr	r1, [r7, #20]
 800dda0:	6938      	ldr	r0, [r7, #16]
 800dda2:	f7ff fc67 	bl	800d674 <clust2sect>
 800dda6:	4602      	mov	r2, r0
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	697a      	ldr	r2, [r7, #20]
 800ddb0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	69db      	ldr	r3, [r3, #28]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d101      	bne.n	800ddbe <dir_sdi+0xd4>
 800ddba:	2302      	movs	r3, #2
 800ddbc:	e01a      	b.n	800ddf4 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	69da      	ldr	r2, [r3, #28]
 800ddc2:	693b      	ldr	r3, [r7, #16]
 800ddc4:	899b      	ldrh	r3, [r3, #12]
 800ddc6:	4619      	mov	r1, r3
 800ddc8:	683b      	ldr	r3, [r7, #0]
 800ddca:	fbb3 f3f1 	udiv	r3, r3, r1
 800ddce:	441a      	add	r2, r3
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800ddd4:	693b      	ldr	r3, [r7, #16]
 800ddd6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ddda:	693b      	ldr	r3, [r7, #16]
 800dddc:	899b      	ldrh	r3, [r3, #12]
 800ddde:	461a      	mov	r2, r3
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	fbb3 f0f2 	udiv	r0, r3, r2
 800dde6:	fb02 f200 	mul.w	r2, r2, r0
 800ddea:	1a9b      	subs	r3, r3, r2
 800ddec:	18ca      	adds	r2, r1, r3
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ddf2:	2300      	movs	r3, #0
}
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	3718      	adds	r7, #24
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	bd80      	pop	{r7, pc}

0800ddfc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800ddfc:	b580      	push	{r7, lr}
 800ddfe:	b086      	sub	sp, #24
 800de00:	af00      	add	r7, sp, #0
 800de02:	6078      	str	r0, [r7, #4]
 800de04:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	695b      	ldr	r3, [r3, #20]
 800de10:	3320      	adds	r3, #32
 800de12:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	69db      	ldr	r3, [r3, #28]
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d003      	beq.n	800de24 <dir_next+0x28>
 800de1c:	68bb      	ldr	r3, [r7, #8]
 800de1e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800de22:	d301      	bcc.n	800de28 <dir_next+0x2c>
 800de24:	2304      	movs	r3, #4
 800de26:	e0bb      	b.n	800dfa0 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	899b      	ldrh	r3, [r3, #12]
 800de2c:	461a      	mov	r2, r3
 800de2e:	68bb      	ldr	r3, [r7, #8]
 800de30:	fbb3 f1f2 	udiv	r1, r3, r2
 800de34:	fb02 f201 	mul.w	r2, r2, r1
 800de38:	1a9b      	subs	r3, r3, r2
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	f040 809d 	bne.w	800df7a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	69db      	ldr	r3, [r3, #28]
 800de44:	1c5a      	adds	r2, r3, #1
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	699b      	ldr	r3, [r3, #24]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d10b      	bne.n	800de6a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800de52:	68bb      	ldr	r3, [r7, #8]
 800de54:	095b      	lsrs	r3, r3, #5
 800de56:	68fa      	ldr	r2, [r7, #12]
 800de58:	8912      	ldrh	r2, [r2, #8]
 800de5a:	4293      	cmp	r3, r2
 800de5c:	f0c0 808d 	bcc.w	800df7a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	2200      	movs	r2, #0
 800de64:	61da      	str	r2, [r3, #28]
 800de66:	2304      	movs	r3, #4
 800de68:	e09a      	b.n	800dfa0 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	899b      	ldrh	r3, [r3, #12]
 800de6e:	461a      	mov	r2, r3
 800de70:	68bb      	ldr	r3, [r7, #8]
 800de72:	fbb3 f3f2 	udiv	r3, r3, r2
 800de76:	68fa      	ldr	r2, [r7, #12]
 800de78:	8952      	ldrh	r2, [r2, #10]
 800de7a:	3a01      	subs	r2, #1
 800de7c:	4013      	ands	r3, r2
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d17b      	bne.n	800df7a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800de82:	687a      	ldr	r2, [r7, #4]
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	699b      	ldr	r3, [r3, #24]
 800de88:	4619      	mov	r1, r3
 800de8a:	4610      	mov	r0, r2
 800de8c:	f7ff fc11 	bl	800d6b2 <get_fat>
 800de90:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800de92:	697b      	ldr	r3, [r7, #20]
 800de94:	2b01      	cmp	r3, #1
 800de96:	d801      	bhi.n	800de9c <dir_next+0xa0>
 800de98:	2302      	movs	r3, #2
 800de9a:	e081      	b.n	800dfa0 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800de9c:	697b      	ldr	r3, [r7, #20]
 800de9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dea2:	d101      	bne.n	800dea8 <dir_next+0xac>
 800dea4:	2301      	movs	r3, #1
 800dea6:	e07b      	b.n	800dfa0 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	69db      	ldr	r3, [r3, #28]
 800deac:	697a      	ldr	r2, [r7, #20]
 800deae:	429a      	cmp	r2, r3
 800deb0:	d359      	bcc.n	800df66 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800deb2:	683b      	ldr	r3, [r7, #0]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d104      	bne.n	800dec2 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	2200      	movs	r2, #0
 800debc:	61da      	str	r2, [r3, #28]
 800debe:	2304      	movs	r3, #4
 800dec0:	e06e      	b.n	800dfa0 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800dec2:	687a      	ldr	r2, [r7, #4]
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	699b      	ldr	r3, [r3, #24]
 800dec8:	4619      	mov	r1, r3
 800deca:	4610      	mov	r0, r2
 800decc:	f7ff fe3d 	bl	800db4a <create_chain>
 800ded0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ded2:	697b      	ldr	r3, [r7, #20]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d101      	bne.n	800dedc <dir_next+0xe0>
 800ded8:	2307      	movs	r3, #7
 800deda:	e061      	b.n	800dfa0 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800dedc:	697b      	ldr	r3, [r7, #20]
 800dede:	2b01      	cmp	r3, #1
 800dee0:	d101      	bne.n	800dee6 <dir_next+0xea>
 800dee2:	2302      	movs	r3, #2
 800dee4:	e05c      	b.n	800dfa0 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800dee6:	697b      	ldr	r3, [r7, #20]
 800dee8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800deec:	d101      	bne.n	800def2 <dir_next+0xf6>
 800deee:	2301      	movs	r3, #1
 800def0:	e056      	b.n	800dfa0 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800def2:	68f8      	ldr	r0, [r7, #12]
 800def4:	f7ff fadc 	bl	800d4b0 <sync_window>
 800def8:	4603      	mov	r3, r0
 800defa:	2b00      	cmp	r3, #0
 800defc:	d001      	beq.n	800df02 <dir_next+0x106>
 800defe:	2301      	movs	r3, #1
 800df00:	e04e      	b.n	800dfa0 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	899b      	ldrh	r3, [r3, #12]
 800df0c:	461a      	mov	r2, r3
 800df0e:	2100      	movs	r1, #0
 800df10:	f7ff f905 	bl	800d11e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800df14:	2300      	movs	r3, #0
 800df16:	613b      	str	r3, [r7, #16]
 800df18:	6979      	ldr	r1, [r7, #20]
 800df1a:	68f8      	ldr	r0, [r7, #12]
 800df1c:	f7ff fbaa 	bl	800d674 <clust2sect>
 800df20:	4602      	mov	r2, r0
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	635a      	str	r2, [r3, #52]	; 0x34
 800df26:	e012      	b.n	800df4e <dir_next+0x152>
						fs->wflag = 1;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	2201      	movs	r2, #1
 800df2c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800df2e:	68f8      	ldr	r0, [r7, #12]
 800df30:	f7ff fabe 	bl	800d4b0 <sync_window>
 800df34:	4603      	mov	r3, r0
 800df36:	2b00      	cmp	r3, #0
 800df38:	d001      	beq.n	800df3e <dir_next+0x142>
 800df3a:	2301      	movs	r3, #1
 800df3c:	e030      	b.n	800dfa0 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800df3e:	693b      	ldr	r3, [r7, #16]
 800df40:	3301      	adds	r3, #1
 800df42:	613b      	str	r3, [r7, #16]
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df48:	1c5a      	adds	r2, r3, #1
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	635a      	str	r2, [r3, #52]	; 0x34
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	895b      	ldrh	r3, [r3, #10]
 800df52:	461a      	mov	r2, r3
 800df54:	693b      	ldr	r3, [r7, #16]
 800df56:	4293      	cmp	r3, r2
 800df58:	d3e6      	bcc.n	800df28 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800df5e:	693b      	ldr	r3, [r7, #16]
 800df60:	1ad2      	subs	r2, r2, r3
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	697a      	ldr	r2, [r7, #20]
 800df6a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800df6c:	6979      	ldr	r1, [r7, #20]
 800df6e:	68f8      	ldr	r0, [r7, #12]
 800df70:	f7ff fb80 	bl	800d674 <clust2sect>
 800df74:	4602      	mov	r2, r0
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	68ba      	ldr	r2, [r7, #8]
 800df7e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	899b      	ldrh	r3, [r3, #12]
 800df8a:	461a      	mov	r2, r3
 800df8c:	68bb      	ldr	r3, [r7, #8]
 800df8e:	fbb3 f0f2 	udiv	r0, r3, r2
 800df92:	fb02 f200 	mul.w	r2, r2, r0
 800df96:	1a9b      	subs	r3, r3, r2
 800df98:	18ca      	adds	r2, r1, r3
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800df9e:	2300      	movs	r3, #0
}
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	3718      	adds	r7, #24
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	bd80      	pop	{r7, pc}

0800dfa8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b086      	sub	sp, #24
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
 800dfb0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800dfb8:	2100      	movs	r1, #0
 800dfba:	6878      	ldr	r0, [r7, #4]
 800dfbc:	f7ff fe95 	bl	800dcea <dir_sdi>
 800dfc0:	4603      	mov	r3, r0
 800dfc2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800dfc4:	7dfb      	ldrb	r3, [r7, #23]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d12b      	bne.n	800e022 <dir_alloc+0x7a>
		n = 0;
 800dfca:	2300      	movs	r3, #0
 800dfcc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	69db      	ldr	r3, [r3, #28]
 800dfd2:	4619      	mov	r1, r3
 800dfd4:	68f8      	ldr	r0, [r7, #12]
 800dfd6:	f7ff faaf 	bl	800d538 <move_window>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800dfde:	7dfb      	ldrb	r3, [r7, #23]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d11d      	bne.n	800e020 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	6a1b      	ldr	r3, [r3, #32]
 800dfe8:	781b      	ldrb	r3, [r3, #0]
 800dfea:	2be5      	cmp	r3, #229	; 0xe5
 800dfec:	d004      	beq.n	800dff8 <dir_alloc+0x50>
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	6a1b      	ldr	r3, [r3, #32]
 800dff2:	781b      	ldrb	r3, [r3, #0]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d107      	bne.n	800e008 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800dff8:	693b      	ldr	r3, [r7, #16]
 800dffa:	3301      	adds	r3, #1
 800dffc:	613b      	str	r3, [r7, #16]
 800dffe:	693a      	ldr	r2, [r7, #16]
 800e000:	683b      	ldr	r3, [r7, #0]
 800e002:	429a      	cmp	r2, r3
 800e004:	d102      	bne.n	800e00c <dir_alloc+0x64>
 800e006:	e00c      	b.n	800e022 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800e008:	2300      	movs	r3, #0
 800e00a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800e00c:	2101      	movs	r1, #1
 800e00e:	6878      	ldr	r0, [r7, #4]
 800e010:	f7ff fef4 	bl	800ddfc <dir_next>
 800e014:	4603      	mov	r3, r0
 800e016:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800e018:	7dfb      	ldrb	r3, [r7, #23]
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d0d7      	beq.n	800dfce <dir_alloc+0x26>
 800e01e:	e000      	b.n	800e022 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800e020:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800e022:	7dfb      	ldrb	r3, [r7, #23]
 800e024:	2b04      	cmp	r3, #4
 800e026:	d101      	bne.n	800e02c <dir_alloc+0x84>
 800e028:	2307      	movs	r3, #7
 800e02a:	75fb      	strb	r3, [r7, #23]
	return res;
 800e02c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e02e:	4618      	mov	r0, r3
 800e030:	3718      	adds	r7, #24
 800e032:	46bd      	mov	sp, r7
 800e034:	bd80      	pop	{r7, pc}

0800e036 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800e036:	b580      	push	{r7, lr}
 800e038:	b084      	sub	sp, #16
 800e03a:	af00      	add	r7, sp, #0
 800e03c:	6078      	str	r0, [r7, #4]
 800e03e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	331a      	adds	r3, #26
 800e044:	4618      	mov	r0, r3
 800e046:	f7fe ffc7 	bl	800cfd8 <ld_word>
 800e04a:	4603      	mov	r3, r0
 800e04c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	781b      	ldrb	r3, [r3, #0]
 800e052:	2b03      	cmp	r3, #3
 800e054:	d109      	bne.n	800e06a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e056:	683b      	ldr	r3, [r7, #0]
 800e058:	3314      	adds	r3, #20
 800e05a:	4618      	mov	r0, r3
 800e05c:	f7fe ffbc 	bl	800cfd8 <ld_word>
 800e060:	4603      	mov	r3, r0
 800e062:	041b      	lsls	r3, r3, #16
 800e064:	68fa      	ldr	r2, [r7, #12]
 800e066:	4313      	orrs	r3, r2
 800e068:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800e06a:	68fb      	ldr	r3, [r7, #12]
}
 800e06c:	4618      	mov	r0, r3
 800e06e:	3710      	adds	r7, #16
 800e070:	46bd      	mov	sp, r7
 800e072:	bd80      	pop	{r7, pc}

0800e074 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b084      	sub	sp, #16
 800e078:	af00      	add	r7, sp, #0
 800e07a:	60f8      	str	r0, [r7, #12]
 800e07c:	60b9      	str	r1, [r7, #8]
 800e07e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800e080:	68bb      	ldr	r3, [r7, #8]
 800e082:	331a      	adds	r3, #26
 800e084:	687a      	ldr	r2, [r7, #4]
 800e086:	b292      	uxth	r2, r2
 800e088:	4611      	mov	r1, r2
 800e08a:	4618      	mov	r0, r3
 800e08c:	f7fe ffdf 	bl	800d04e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	781b      	ldrb	r3, [r3, #0]
 800e094:	2b03      	cmp	r3, #3
 800e096:	d109      	bne.n	800e0ac <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800e098:	68bb      	ldr	r3, [r7, #8]
 800e09a:	f103 0214 	add.w	r2, r3, #20
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	0c1b      	lsrs	r3, r3, #16
 800e0a2:	b29b      	uxth	r3, r3
 800e0a4:	4619      	mov	r1, r3
 800e0a6:	4610      	mov	r0, r2
 800e0a8:	f7fe ffd1 	bl	800d04e <st_word>
	}
}
 800e0ac:	bf00      	nop
 800e0ae:	3710      	adds	r7, #16
 800e0b0:	46bd      	mov	sp, r7
 800e0b2:	bd80      	pop	{r7, pc}

0800e0b4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800e0b4:	b590      	push	{r4, r7, lr}
 800e0b6:	b087      	sub	sp, #28
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	6078      	str	r0, [r7, #4]
 800e0bc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800e0be:	683b      	ldr	r3, [r7, #0]
 800e0c0:	331a      	adds	r3, #26
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	f7fe ff88 	bl	800cfd8 <ld_word>
 800e0c8:	4603      	mov	r3, r0
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d001      	beq.n	800e0d2 <cmp_lfn+0x1e>
 800e0ce:	2300      	movs	r3, #0
 800e0d0:	e059      	b.n	800e186 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	781b      	ldrb	r3, [r3, #0]
 800e0d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e0da:	1e5a      	subs	r2, r3, #1
 800e0dc:	4613      	mov	r3, r2
 800e0de:	005b      	lsls	r3, r3, #1
 800e0e0:	4413      	add	r3, r2
 800e0e2:	009b      	lsls	r3, r3, #2
 800e0e4:	4413      	add	r3, r2
 800e0e6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e0e8:	2301      	movs	r3, #1
 800e0ea:	81fb      	strh	r3, [r7, #14]
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	613b      	str	r3, [r7, #16]
 800e0f0:	e033      	b.n	800e15a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800e0f2:	4a27      	ldr	r2, [pc, #156]	; (800e190 <cmp_lfn+0xdc>)
 800e0f4:	693b      	ldr	r3, [r7, #16]
 800e0f6:	4413      	add	r3, r2
 800e0f8:	781b      	ldrb	r3, [r3, #0]
 800e0fa:	461a      	mov	r2, r3
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	4413      	add	r3, r2
 800e100:	4618      	mov	r0, r3
 800e102:	f7fe ff69 	bl	800cfd8 <ld_word>
 800e106:	4603      	mov	r3, r0
 800e108:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800e10a:	89fb      	ldrh	r3, [r7, #14]
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d01a      	beq.n	800e146 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800e110:	697b      	ldr	r3, [r7, #20]
 800e112:	2bfe      	cmp	r3, #254	; 0xfe
 800e114:	d812      	bhi.n	800e13c <cmp_lfn+0x88>
 800e116:	89bb      	ldrh	r3, [r7, #12]
 800e118:	4618      	mov	r0, r3
 800e11a:	f002 fc87 	bl	8010a2c <ff_wtoupper>
 800e11e:	4603      	mov	r3, r0
 800e120:	461c      	mov	r4, r3
 800e122:	697b      	ldr	r3, [r7, #20]
 800e124:	1c5a      	adds	r2, r3, #1
 800e126:	617a      	str	r2, [r7, #20]
 800e128:	005b      	lsls	r3, r3, #1
 800e12a:	687a      	ldr	r2, [r7, #4]
 800e12c:	4413      	add	r3, r2
 800e12e:	881b      	ldrh	r3, [r3, #0]
 800e130:	4618      	mov	r0, r3
 800e132:	f002 fc7b 	bl	8010a2c <ff_wtoupper>
 800e136:	4603      	mov	r3, r0
 800e138:	429c      	cmp	r4, r3
 800e13a:	d001      	beq.n	800e140 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800e13c:	2300      	movs	r3, #0
 800e13e:	e022      	b.n	800e186 <cmp_lfn+0xd2>
			}
			wc = uc;
 800e140:	89bb      	ldrh	r3, [r7, #12]
 800e142:	81fb      	strh	r3, [r7, #14]
 800e144:	e006      	b.n	800e154 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800e146:	89bb      	ldrh	r3, [r7, #12]
 800e148:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e14c:	4293      	cmp	r3, r2
 800e14e:	d001      	beq.n	800e154 <cmp_lfn+0xa0>
 800e150:	2300      	movs	r3, #0
 800e152:	e018      	b.n	800e186 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e154:	693b      	ldr	r3, [r7, #16]
 800e156:	3301      	adds	r3, #1
 800e158:	613b      	str	r3, [r7, #16]
 800e15a:	693b      	ldr	r3, [r7, #16]
 800e15c:	2b0c      	cmp	r3, #12
 800e15e:	d9c8      	bls.n	800e0f2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800e160:	683b      	ldr	r3, [r7, #0]
 800e162:	781b      	ldrb	r3, [r3, #0]
 800e164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d00b      	beq.n	800e184 <cmp_lfn+0xd0>
 800e16c:	89fb      	ldrh	r3, [r7, #14]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d008      	beq.n	800e184 <cmp_lfn+0xd0>
 800e172:	697b      	ldr	r3, [r7, #20]
 800e174:	005b      	lsls	r3, r3, #1
 800e176:	687a      	ldr	r2, [r7, #4]
 800e178:	4413      	add	r3, r2
 800e17a:	881b      	ldrh	r3, [r3, #0]
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d001      	beq.n	800e184 <cmp_lfn+0xd0>
 800e180:	2300      	movs	r3, #0
 800e182:	e000      	b.n	800e186 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800e184:	2301      	movs	r3, #1
}
 800e186:	4618      	mov	r0, r3
 800e188:	371c      	adds	r7, #28
 800e18a:	46bd      	mov	sp, r7
 800e18c:	bd90      	pop	{r4, r7, pc}
 800e18e:	bf00      	nop
 800e190:	080123f0 	.word	0x080123f0

0800e194 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800e194:	b580      	push	{r7, lr}
 800e196:	b086      	sub	sp, #24
 800e198:	af00      	add	r7, sp, #0
 800e19a:	6078      	str	r0, [r7, #4]
 800e19c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800e19e:	683b      	ldr	r3, [r7, #0]
 800e1a0:	331a      	adds	r3, #26
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	f7fe ff18 	bl	800cfd8 <ld_word>
 800e1a8:	4603      	mov	r3, r0
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d001      	beq.n	800e1b2 <pick_lfn+0x1e>
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	e04d      	b.n	800e24e <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	781b      	ldrb	r3, [r3, #0]
 800e1b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e1ba:	1e5a      	subs	r2, r3, #1
 800e1bc:	4613      	mov	r3, r2
 800e1be:	005b      	lsls	r3, r3, #1
 800e1c0:	4413      	add	r3, r2
 800e1c2:	009b      	lsls	r3, r3, #2
 800e1c4:	4413      	add	r3, r2
 800e1c6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e1c8:	2301      	movs	r3, #1
 800e1ca:	81fb      	strh	r3, [r7, #14]
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	613b      	str	r3, [r7, #16]
 800e1d0:	e028      	b.n	800e224 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800e1d2:	4a21      	ldr	r2, [pc, #132]	; (800e258 <pick_lfn+0xc4>)
 800e1d4:	693b      	ldr	r3, [r7, #16]
 800e1d6:	4413      	add	r3, r2
 800e1d8:	781b      	ldrb	r3, [r3, #0]
 800e1da:	461a      	mov	r2, r3
 800e1dc:	683b      	ldr	r3, [r7, #0]
 800e1de:	4413      	add	r3, r2
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	f7fe fef9 	bl	800cfd8 <ld_word>
 800e1e6:	4603      	mov	r3, r0
 800e1e8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800e1ea:	89fb      	ldrh	r3, [r7, #14]
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d00f      	beq.n	800e210 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800e1f0:	697b      	ldr	r3, [r7, #20]
 800e1f2:	2bfe      	cmp	r3, #254	; 0xfe
 800e1f4:	d901      	bls.n	800e1fa <pick_lfn+0x66>
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	e029      	b.n	800e24e <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800e1fa:	89bb      	ldrh	r3, [r7, #12]
 800e1fc:	81fb      	strh	r3, [r7, #14]
 800e1fe:	697b      	ldr	r3, [r7, #20]
 800e200:	1c5a      	adds	r2, r3, #1
 800e202:	617a      	str	r2, [r7, #20]
 800e204:	005b      	lsls	r3, r3, #1
 800e206:	687a      	ldr	r2, [r7, #4]
 800e208:	4413      	add	r3, r2
 800e20a:	89fa      	ldrh	r2, [r7, #14]
 800e20c:	801a      	strh	r2, [r3, #0]
 800e20e:	e006      	b.n	800e21e <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800e210:	89bb      	ldrh	r3, [r7, #12]
 800e212:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e216:	4293      	cmp	r3, r2
 800e218:	d001      	beq.n	800e21e <pick_lfn+0x8a>
 800e21a:	2300      	movs	r3, #0
 800e21c:	e017      	b.n	800e24e <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e21e:	693b      	ldr	r3, [r7, #16]
 800e220:	3301      	adds	r3, #1
 800e222:	613b      	str	r3, [r7, #16]
 800e224:	693b      	ldr	r3, [r7, #16]
 800e226:	2b0c      	cmp	r3, #12
 800e228:	d9d3      	bls.n	800e1d2 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800e22a:	683b      	ldr	r3, [r7, #0]
 800e22c:	781b      	ldrb	r3, [r3, #0]
 800e22e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e232:	2b00      	cmp	r3, #0
 800e234:	d00a      	beq.n	800e24c <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800e236:	697b      	ldr	r3, [r7, #20]
 800e238:	2bfe      	cmp	r3, #254	; 0xfe
 800e23a:	d901      	bls.n	800e240 <pick_lfn+0xac>
 800e23c:	2300      	movs	r3, #0
 800e23e:	e006      	b.n	800e24e <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800e240:	697b      	ldr	r3, [r7, #20]
 800e242:	005b      	lsls	r3, r3, #1
 800e244:	687a      	ldr	r2, [r7, #4]
 800e246:	4413      	add	r3, r2
 800e248:	2200      	movs	r2, #0
 800e24a:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800e24c:	2301      	movs	r3, #1
}
 800e24e:	4618      	mov	r0, r3
 800e250:	3718      	adds	r7, #24
 800e252:	46bd      	mov	sp, r7
 800e254:	bd80      	pop	{r7, pc}
 800e256:	bf00      	nop
 800e258:	080123f0 	.word	0x080123f0

0800e25c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b088      	sub	sp, #32
 800e260:	af00      	add	r7, sp, #0
 800e262:	60f8      	str	r0, [r7, #12]
 800e264:	60b9      	str	r1, [r7, #8]
 800e266:	4611      	mov	r1, r2
 800e268:	461a      	mov	r2, r3
 800e26a:	460b      	mov	r3, r1
 800e26c:	71fb      	strb	r3, [r7, #7]
 800e26e:	4613      	mov	r3, r2
 800e270:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800e272:	68bb      	ldr	r3, [r7, #8]
 800e274:	330d      	adds	r3, #13
 800e276:	79ba      	ldrb	r2, [r7, #6]
 800e278:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800e27a:	68bb      	ldr	r3, [r7, #8]
 800e27c:	330b      	adds	r3, #11
 800e27e:	220f      	movs	r2, #15
 800e280:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800e282:	68bb      	ldr	r3, [r7, #8]
 800e284:	330c      	adds	r3, #12
 800e286:	2200      	movs	r2, #0
 800e288:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800e28a:	68bb      	ldr	r3, [r7, #8]
 800e28c:	331a      	adds	r3, #26
 800e28e:	2100      	movs	r1, #0
 800e290:	4618      	mov	r0, r3
 800e292:	f7fe fedc 	bl	800d04e <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800e296:	79fb      	ldrb	r3, [r7, #7]
 800e298:	1e5a      	subs	r2, r3, #1
 800e29a:	4613      	mov	r3, r2
 800e29c:	005b      	lsls	r3, r3, #1
 800e29e:	4413      	add	r3, r2
 800e2a0:	009b      	lsls	r3, r3, #2
 800e2a2:	4413      	add	r3, r2
 800e2a4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	82fb      	strh	r3, [r7, #22]
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800e2ae:	8afb      	ldrh	r3, [r7, #22]
 800e2b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e2b4:	4293      	cmp	r3, r2
 800e2b6:	d007      	beq.n	800e2c8 <put_lfn+0x6c>
 800e2b8:	69fb      	ldr	r3, [r7, #28]
 800e2ba:	1c5a      	adds	r2, r3, #1
 800e2bc:	61fa      	str	r2, [r7, #28]
 800e2be:	005b      	lsls	r3, r3, #1
 800e2c0:	68fa      	ldr	r2, [r7, #12]
 800e2c2:	4413      	add	r3, r2
 800e2c4:	881b      	ldrh	r3, [r3, #0]
 800e2c6:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800e2c8:	4a17      	ldr	r2, [pc, #92]	; (800e328 <put_lfn+0xcc>)
 800e2ca:	69bb      	ldr	r3, [r7, #24]
 800e2cc:	4413      	add	r3, r2
 800e2ce:	781b      	ldrb	r3, [r3, #0]
 800e2d0:	461a      	mov	r2, r3
 800e2d2:	68bb      	ldr	r3, [r7, #8]
 800e2d4:	4413      	add	r3, r2
 800e2d6:	8afa      	ldrh	r2, [r7, #22]
 800e2d8:	4611      	mov	r1, r2
 800e2da:	4618      	mov	r0, r3
 800e2dc:	f7fe feb7 	bl	800d04e <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800e2e0:	8afb      	ldrh	r3, [r7, #22]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d102      	bne.n	800e2ec <put_lfn+0x90>
 800e2e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e2ea:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800e2ec:	69bb      	ldr	r3, [r7, #24]
 800e2ee:	3301      	adds	r3, #1
 800e2f0:	61bb      	str	r3, [r7, #24]
 800e2f2:	69bb      	ldr	r3, [r7, #24]
 800e2f4:	2b0c      	cmp	r3, #12
 800e2f6:	d9da      	bls.n	800e2ae <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800e2f8:	8afb      	ldrh	r3, [r7, #22]
 800e2fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e2fe:	4293      	cmp	r3, r2
 800e300:	d006      	beq.n	800e310 <put_lfn+0xb4>
 800e302:	69fb      	ldr	r3, [r7, #28]
 800e304:	005b      	lsls	r3, r3, #1
 800e306:	68fa      	ldr	r2, [r7, #12]
 800e308:	4413      	add	r3, r2
 800e30a:	881b      	ldrh	r3, [r3, #0]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d103      	bne.n	800e318 <put_lfn+0xbc>
 800e310:	79fb      	ldrb	r3, [r7, #7]
 800e312:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e316:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800e318:	68bb      	ldr	r3, [r7, #8]
 800e31a:	79fa      	ldrb	r2, [r7, #7]
 800e31c:	701a      	strb	r2, [r3, #0]
}
 800e31e:	bf00      	nop
 800e320:	3720      	adds	r7, #32
 800e322:	46bd      	mov	sp, r7
 800e324:	bd80      	pop	{r7, pc}
 800e326:	bf00      	nop
 800e328:	080123f0 	.word	0x080123f0

0800e32c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800e32c:	b580      	push	{r7, lr}
 800e32e:	b08c      	sub	sp, #48	; 0x30
 800e330:	af00      	add	r7, sp, #0
 800e332:	60f8      	str	r0, [r7, #12]
 800e334:	60b9      	str	r1, [r7, #8]
 800e336:	607a      	str	r2, [r7, #4]
 800e338:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800e33a:	220b      	movs	r2, #11
 800e33c:	68b9      	ldr	r1, [r7, #8]
 800e33e:	68f8      	ldr	r0, [r7, #12]
 800e340:	f7fe fecc 	bl	800d0dc <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800e344:	683b      	ldr	r3, [r7, #0]
 800e346:	2b05      	cmp	r3, #5
 800e348:	d92b      	bls.n	800e3a2 <gen_numname+0x76>
		sr = seq;
 800e34a:	683b      	ldr	r3, [r7, #0]
 800e34c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800e34e:	e022      	b.n	800e396 <gen_numname+0x6a>
			wc = *lfn++;
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	1c9a      	adds	r2, r3, #2
 800e354:	607a      	str	r2, [r7, #4]
 800e356:	881b      	ldrh	r3, [r3, #0]
 800e358:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800e35a:	2300      	movs	r3, #0
 800e35c:	62bb      	str	r3, [r7, #40]	; 0x28
 800e35e:	e017      	b.n	800e390 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800e360:	69fb      	ldr	r3, [r7, #28]
 800e362:	005a      	lsls	r2, r3, #1
 800e364:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e366:	f003 0301 	and.w	r3, r3, #1
 800e36a:	4413      	add	r3, r2
 800e36c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800e36e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e370:	085b      	lsrs	r3, r3, #1
 800e372:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800e374:	69fb      	ldr	r3, [r7, #28]
 800e376:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d005      	beq.n	800e38a <gen_numname+0x5e>
 800e37e:	69fb      	ldr	r3, [r7, #28]
 800e380:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800e384:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800e388:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800e38a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e38c:	3301      	adds	r3, #1
 800e38e:	62bb      	str	r3, [r7, #40]	; 0x28
 800e390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e392:	2b0f      	cmp	r3, #15
 800e394:	d9e4      	bls.n	800e360 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	881b      	ldrh	r3, [r3, #0]
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d1d8      	bne.n	800e350 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800e39e:	69fb      	ldr	r3, [r7, #28]
 800e3a0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800e3a2:	2307      	movs	r3, #7
 800e3a4:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800e3a6:	683b      	ldr	r3, [r7, #0]
 800e3a8:	b2db      	uxtb	r3, r3
 800e3aa:	f003 030f 	and.w	r3, r3, #15
 800e3ae:	b2db      	uxtb	r3, r3
 800e3b0:	3330      	adds	r3, #48	; 0x30
 800e3b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800e3b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e3ba:	2b39      	cmp	r3, #57	; 0x39
 800e3bc:	d904      	bls.n	800e3c8 <gen_numname+0x9c>
 800e3be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e3c2:	3307      	adds	r3, #7
 800e3c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800e3c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3ca:	1e5a      	subs	r2, r3, #1
 800e3cc:	62ba      	str	r2, [r7, #40]	; 0x28
 800e3ce:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800e3d2:	4413      	add	r3, r2
 800e3d4:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800e3d8:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800e3dc:	683b      	ldr	r3, [r7, #0]
 800e3de:	091b      	lsrs	r3, r3, #4
 800e3e0:	603b      	str	r3, [r7, #0]
	} while (seq);
 800e3e2:	683b      	ldr	r3, [r7, #0]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d1de      	bne.n	800e3a6 <gen_numname+0x7a>
	ns[i] = '~';
 800e3e8:	f107 0214 	add.w	r2, r7, #20
 800e3ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3ee:	4413      	add	r3, r2
 800e3f0:	227e      	movs	r2, #126	; 0x7e
 800e3f2:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800e3f4:	2300      	movs	r3, #0
 800e3f6:	627b      	str	r3, [r7, #36]	; 0x24
 800e3f8:	e002      	b.n	800e400 <gen_numname+0xd4>
 800e3fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3fc:	3301      	adds	r3, #1
 800e3fe:	627b      	str	r3, [r7, #36]	; 0x24
 800e400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e404:	429a      	cmp	r2, r3
 800e406:	d205      	bcs.n	800e414 <gen_numname+0xe8>
 800e408:	68fa      	ldr	r2, [r7, #12]
 800e40a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e40c:	4413      	add	r3, r2
 800e40e:	781b      	ldrb	r3, [r3, #0]
 800e410:	2b20      	cmp	r3, #32
 800e412:	d1f2      	bne.n	800e3fa <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800e414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e416:	2b07      	cmp	r3, #7
 800e418:	d808      	bhi.n	800e42c <gen_numname+0x100>
 800e41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e41c:	1c5a      	adds	r2, r3, #1
 800e41e:	62ba      	str	r2, [r7, #40]	; 0x28
 800e420:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800e424:	4413      	add	r3, r2
 800e426:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800e42a:	e000      	b.n	800e42e <gen_numname+0x102>
 800e42c:	2120      	movs	r1, #32
 800e42e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e430:	1c5a      	adds	r2, r3, #1
 800e432:	627a      	str	r2, [r7, #36]	; 0x24
 800e434:	68fa      	ldr	r2, [r7, #12]
 800e436:	4413      	add	r3, r2
 800e438:	460a      	mov	r2, r1
 800e43a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800e43c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e43e:	2b07      	cmp	r3, #7
 800e440:	d9e8      	bls.n	800e414 <gen_numname+0xe8>
}
 800e442:	bf00      	nop
 800e444:	3730      	adds	r7, #48	; 0x30
 800e446:	46bd      	mov	sp, r7
 800e448:	bd80      	pop	{r7, pc}

0800e44a <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800e44a:	b480      	push	{r7}
 800e44c:	b085      	sub	sp, #20
 800e44e:	af00      	add	r7, sp, #0
 800e450:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800e452:	2300      	movs	r3, #0
 800e454:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800e456:	230b      	movs	r3, #11
 800e458:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800e45a:	7bfb      	ldrb	r3, [r7, #15]
 800e45c:	b2da      	uxtb	r2, r3
 800e45e:	0852      	lsrs	r2, r2, #1
 800e460:	01db      	lsls	r3, r3, #7
 800e462:	4313      	orrs	r3, r2
 800e464:	b2da      	uxtb	r2, r3
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	1c59      	adds	r1, r3, #1
 800e46a:	6079      	str	r1, [r7, #4]
 800e46c:	781b      	ldrb	r3, [r3, #0]
 800e46e:	4413      	add	r3, r2
 800e470:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800e472:	68bb      	ldr	r3, [r7, #8]
 800e474:	3b01      	subs	r3, #1
 800e476:	60bb      	str	r3, [r7, #8]
 800e478:	68bb      	ldr	r3, [r7, #8]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d1ed      	bne.n	800e45a <sum_sfn+0x10>
	return sum;
 800e47e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e480:	4618      	mov	r0, r3
 800e482:	3714      	adds	r7, #20
 800e484:	46bd      	mov	sp, r7
 800e486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e48a:	4770      	bx	lr

0800e48c <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800e48c:	b580      	push	{r7, lr}
 800e48e:	b086      	sub	sp, #24
 800e490:	af00      	add	r7, sp, #0
 800e492:	6078      	str	r0, [r7, #4]
 800e494:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800e496:	2304      	movs	r3, #4
 800e498:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800e4a0:	23ff      	movs	r3, #255	; 0xff
 800e4a2:	757b      	strb	r3, [r7, #21]
 800e4a4:	23ff      	movs	r3, #255	; 0xff
 800e4a6:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800e4a8:	e081      	b.n	800e5ae <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	69db      	ldr	r3, [r3, #28]
 800e4ae:	4619      	mov	r1, r3
 800e4b0:	6938      	ldr	r0, [r7, #16]
 800e4b2:	f7ff f841 	bl	800d538 <move_window>
 800e4b6:	4603      	mov	r3, r0
 800e4b8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e4ba:	7dfb      	ldrb	r3, [r7, #23]
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d17c      	bne.n	800e5ba <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	6a1b      	ldr	r3, [r3, #32]
 800e4c4:	781b      	ldrb	r3, [r3, #0]
 800e4c6:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800e4c8:	7dbb      	ldrb	r3, [r7, #22]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d102      	bne.n	800e4d4 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800e4ce:	2304      	movs	r3, #4
 800e4d0:	75fb      	strb	r3, [r7, #23]
 800e4d2:	e077      	b.n	800e5c4 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	6a1b      	ldr	r3, [r3, #32]
 800e4d8:	330b      	adds	r3, #11
 800e4da:	781b      	ldrb	r3, [r3, #0]
 800e4dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e4e0:	73fb      	strb	r3, [r7, #15]
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	7bfa      	ldrb	r2, [r7, #15]
 800e4e6:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800e4e8:	7dbb      	ldrb	r3, [r7, #22]
 800e4ea:	2be5      	cmp	r3, #229	; 0xe5
 800e4ec:	d00e      	beq.n	800e50c <dir_read+0x80>
 800e4ee:	7dbb      	ldrb	r3, [r7, #22]
 800e4f0:	2b2e      	cmp	r3, #46	; 0x2e
 800e4f2:	d00b      	beq.n	800e50c <dir_read+0x80>
 800e4f4:	7bfb      	ldrb	r3, [r7, #15]
 800e4f6:	f023 0320 	bic.w	r3, r3, #32
 800e4fa:	2b08      	cmp	r3, #8
 800e4fc:	bf0c      	ite	eq
 800e4fe:	2301      	moveq	r3, #1
 800e500:	2300      	movne	r3, #0
 800e502:	b2db      	uxtb	r3, r3
 800e504:	461a      	mov	r2, r3
 800e506:	683b      	ldr	r3, [r7, #0]
 800e508:	4293      	cmp	r3, r2
 800e50a:	d002      	beq.n	800e512 <dir_read+0x86>
				ord = 0xFF;
 800e50c:	23ff      	movs	r3, #255	; 0xff
 800e50e:	757b      	strb	r3, [r7, #21]
 800e510:	e044      	b.n	800e59c <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800e512:	7bfb      	ldrb	r3, [r7, #15]
 800e514:	2b0f      	cmp	r3, #15
 800e516:	d12f      	bne.n	800e578 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800e518:	7dbb      	ldrb	r3, [r7, #22]
 800e51a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d00d      	beq.n	800e53e <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	6a1b      	ldr	r3, [r3, #32]
 800e526:	7b5b      	ldrb	r3, [r3, #13]
 800e528:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800e52a:	7dbb      	ldrb	r3, [r7, #22]
 800e52c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e530:	75bb      	strb	r3, [r7, #22]
 800e532:	7dbb      	ldrb	r3, [r7, #22]
 800e534:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	695a      	ldr	r2, [r3, #20]
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800e53e:	7dba      	ldrb	r2, [r7, #22]
 800e540:	7d7b      	ldrb	r3, [r7, #21]
 800e542:	429a      	cmp	r2, r3
 800e544:	d115      	bne.n	800e572 <dir_read+0xe6>
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	6a1b      	ldr	r3, [r3, #32]
 800e54a:	330d      	adds	r3, #13
 800e54c:	781b      	ldrb	r3, [r3, #0]
 800e54e:	7d3a      	ldrb	r2, [r7, #20]
 800e550:	429a      	cmp	r2, r3
 800e552:	d10e      	bne.n	800e572 <dir_read+0xe6>
 800e554:	693b      	ldr	r3, [r7, #16]
 800e556:	691a      	ldr	r2, [r3, #16]
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	6a1b      	ldr	r3, [r3, #32]
 800e55c:	4619      	mov	r1, r3
 800e55e:	4610      	mov	r0, r2
 800e560:	f7ff fe18 	bl	800e194 <pick_lfn>
 800e564:	4603      	mov	r3, r0
 800e566:	2b00      	cmp	r3, #0
 800e568:	d003      	beq.n	800e572 <dir_read+0xe6>
 800e56a:	7d7b      	ldrb	r3, [r7, #21]
 800e56c:	3b01      	subs	r3, #1
 800e56e:	b2db      	uxtb	r3, r3
 800e570:	e000      	b.n	800e574 <dir_read+0xe8>
 800e572:	23ff      	movs	r3, #255	; 0xff
 800e574:	757b      	strb	r3, [r7, #21]
 800e576:	e011      	b.n	800e59c <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800e578:	7d7b      	ldrb	r3, [r7, #21]
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d109      	bne.n	800e592 <dir_read+0x106>
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	6a1b      	ldr	r3, [r3, #32]
 800e582:	4618      	mov	r0, r3
 800e584:	f7ff ff61 	bl	800e44a <sum_sfn>
 800e588:	4603      	mov	r3, r0
 800e58a:	461a      	mov	r2, r3
 800e58c:	7d3b      	ldrb	r3, [r7, #20]
 800e58e:	4293      	cmp	r3, r2
 800e590:	d015      	beq.n	800e5be <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e598:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 800e59a:	e010      	b.n	800e5be <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800e59c:	2100      	movs	r1, #0
 800e59e:	6878      	ldr	r0, [r7, #4]
 800e5a0:	f7ff fc2c 	bl	800ddfc <dir_next>
 800e5a4:	4603      	mov	r3, r0
 800e5a6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e5a8:	7dfb      	ldrb	r3, [r7, #23]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d109      	bne.n	800e5c2 <dir_read+0x136>
	while (dp->sect) {
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	69db      	ldr	r3, [r3, #28]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	f47f af79 	bne.w	800e4aa <dir_read+0x1e>
 800e5b8:	e004      	b.n	800e5c4 <dir_read+0x138>
		if (res != FR_OK) break;
 800e5ba:	bf00      	nop
 800e5bc:	e002      	b.n	800e5c4 <dir_read+0x138>
					break;
 800e5be:	bf00      	nop
 800e5c0:	e000      	b.n	800e5c4 <dir_read+0x138>
		if (res != FR_OK) break;
 800e5c2:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800e5c4:	7dfb      	ldrb	r3, [r7, #23]
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d002      	beq.n	800e5d0 <dir_read+0x144>
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	2200      	movs	r2, #0
 800e5ce:	61da      	str	r2, [r3, #28]
	return res;
 800e5d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	3718      	adds	r7, #24
 800e5d6:	46bd      	mov	sp, r7
 800e5d8:	bd80      	pop	{r7, pc}

0800e5da <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800e5da:	b580      	push	{r7, lr}
 800e5dc:	b086      	sub	sp, #24
 800e5de:	af00      	add	r7, sp, #0
 800e5e0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e5e8:	2100      	movs	r1, #0
 800e5ea:	6878      	ldr	r0, [r7, #4]
 800e5ec:	f7ff fb7d 	bl	800dcea <dir_sdi>
 800e5f0:	4603      	mov	r3, r0
 800e5f2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800e5f4:	7dfb      	ldrb	r3, [r7, #23]
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d001      	beq.n	800e5fe <dir_find+0x24>
 800e5fa:	7dfb      	ldrb	r3, [r7, #23]
 800e5fc:	e0a9      	b.n	800e752 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e5fe:	23ff      	movs	r3, #255	; 0xff
 800e600:	753b      	strb	r3, [r7, #20]
 800e602:	7d3b      	ldrb	r3, [r7, #20]
 800e604:	757b      	strb	r3, [r7, #21]
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e60c:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	69db      	ldr	r3, [r3, #28]
 800e612:	4619      	mov	r1, r3
 800e614:	6938      	ldr	r0, [r7, #16]
 800e616:	f7fe ff8f 	bl	800d538 <move_window>
 800e61a:	4603      	mov	r3, r0
 800e61c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e61e:	7dfb      	ldrb	r3, [r7, #23]
 800e620:	2b00      	cmp	r3, #0
 800e622:	f040 8090 	bne.w	800e746 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	6a1b      	ldr	r3, [r3, #32]
 800e62a:	781b      	ldrb	r3, [r3, #0]
 800e62c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e62e:	7dbb      	ldrb	r3, [r7, #22]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d102      	bne.n	800e63a <dir_find+0x60>
 800e634:	2304      	movs	r3, #4
 800e636:	75fb      	strb	r3, [r7, #23]
 800e638:	e08a      	b.n	800e750 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	6a1b      	ldr	r3, [r3, #32]
 800e63e:	330b      	adds	r3, #11
 800e640:	781b      	ldrb	r3, [r3, #0]
 800e642:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e646:	73fb      	strb	r3, [r7, #15]
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	7bfa      	ldrb	r2, [r7, #15]
 800e64c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800e64e:	7dbb      	ldrb	r3, [r7, #22]
 800e650:	2be5      	cmp	r3, #229	; 0xe5
 800e652:	d007      	beq.n	800e664 <dir_find+0x8a>
 800e654:	7bfb      	ldrb	r3, [r7, #15]
 800e656:	f003 0308 	and.w	r3, r3, #8
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d009      	beq.n	800e672 <dir_find+0x98>
 800e65e:	7bfb      	ldrb	r3, [r7, #15]
 800e660:	2b0f      	cmp	r3, #15
 800e662:	d006      	beq.n	800e672 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e664:	23ff      	movs	r3, #255	; 0xff
 800e666:	757b      	strb	r3, [r7, #21]
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e66e:	631a      	str	r2, [r3, #48]	; 0x30
 800e670:	e05e      	b.n	800e730 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800e672:	7bfb      	ldrb	r3, [r7, #15]
 800e674:	2b0f      	cmp	r3, #15
 800e676:	d136      	bne.n	800e6e6 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e67e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e682:	2b00      	cmp	r3, #0
 800e684:	d154      	bne.n	800e730 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800e686:	7dbb      	ldrb	r3, [r7, #22]
 800e688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d00d      	beq.n	800e6ac <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	6a1b      	ldr	r3, [r3, #32]
 800e694:	7b5b      	ldrb	r3, [r3, #13]
 800e696:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800e698:	7dbb      	ldrb	r3, [r7, #22]
 800e69a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e69e:	75bb      	strb	r3, [r7, #22]
 800e6a0:	7dbb      	ldrb	r3, [r7, #22]
 800e6a2:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	695a      	ldr	r2, [r3, #20]
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800e6ac:	7dba      	ldrb	r2, [r7, #22]
 800e6ae:	7d7b      	ldrb	r3, [r7, #21]
 800e6b0:	429a      	cmp	r2, r3
 800e6b2:	d115      	bne.n	800e6e0 <dir_find+0x106>
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	6a1b      	ldr	r3, [r3, #32]
 800e6b8:	330d      	adds	r3, #13
 800e6ba:	781b      	ldrb	r3, [r3, #0]
 800e6bc:	7d3a      	ldrb	r2, [r7, #20]
 800e6be:	429a      	cmp	r2, r3
 800e6c0:	d10e      	bne.n	800e6e0 <dir_find+0x106>
 800e6c2:	693b      	ldr	r3, [r7, #16]
 800e6c4:	691a      	ldr	r2, [r3, #16]
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	6a1b      	ldr	r3, [r3, #32]
 800e6ca:	4619      	mov	r1, r3
 800e6cc:	4610      	mov	r0, r2
 800e6ce:	f7ff fcf1 	bl	800e0b4 <cmp_lfn>
 800e6d2:	4603      	mov	r3, r0
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d003      	beq.n	800e6e0 <dir_find+0x106>
 800e6d8:	7d7b      	ldrb	r3, [r7, #21]
 800e6da:	3b01      	subs	r3, #1
 800e6dc:	b2db      	uxtb	r3, r3
 800e6de:	e000      	b.n	800e6e2 <dir_find+0x108>
 800e6e0:	23ff      	movs	r3, #255	; 0xff
 800e6e2:	757b      	strb	r3, [r7, #21]
 800e6e4:	e024      	b.n	800e730 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e6e6:	7d7b      	ldrb	r3, [r7, #21]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d109      	bne.n	800e700 <dir_find+0x126>
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	6a1b      	ldr	r3, [r3, #32]
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	f7ff feaa 	bl	800e44a <sum_sfn>
 800e6f6:	4603      	mov	r3, r0
 800e6f8:	461a      	mov	r2, r3
 800e6fa:	7d3b      	ldrb	r3, [r7, #20]
 800e6fc:	4293      	cmp	r3, r2
 800e6fe:	d024      	beq.n	800e74a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e706:	f003 0301 	and.w	r3, r3, #1
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d10a      	bne.n	800e724 <dir_find+0x14a>
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	6a18      	ldr	r0, [r3, #32]
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	3324      	adds	r3, #36	; 0x24
 800e716:	220b      	movs	r2, #11
 800e718:	4619      	mov	r1, r3
 800e71a:	f7fe fd1a 	bl	800d152 <mem_cmp>
 800e71e:	4603      	mov	r3, r0
 800e720:	2b00      	cmp	r3, #0
 800e722:	d014      	beq.n	800e74e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e724:	23ff      	movs	r3, #255	; 0xff
 800e726:	757b      	strb	r3, [r7, #21]
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e72e:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800e730:	2100      	movs	r1, #0
 800e732:	6878      	ldr	r0, [r7, #4]
 800e734:	f7ff fb62 	bl	800ddfc <dir_next>
 800e738:	4603      	mov	r3, r0
 800e73a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800e73c:	7dfb      	ldrb	r3, [r7, #23]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	f43f af65 	beq.w	800e60e <dir_find+0x34>
 800e744:	e004      	b.n	800e750 <dir_find+0x176>
		if (res != FR_OK) break;
 800e746:	bf00      	nop
 800e748:	e002      	b.n	800e750 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e74a:	bf00      	nop
 800e74c:	e000      	b.n	800e750 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e74e:	bf00      	nop

	return res;
 800e750:	7dfb      	ldrb	r3, [r7, #23]
}
 800e752:	4618      	mov	r0, r3
 800e754:	3718      	adds	r7, #24
 800e756:	46bd      	mov	sp, r7
 800e758:	bd80      	pop	{r7, pc}
	...

0800e75c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b08c      	sub	sp, #48	; 0x30
 800e760:	af00      	add	r7, sp, #0
 800e762:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e770:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800e774:	2b00      	cmp	r3, #0
 800e776:	d001      	beq.n	800e77c <dir_register+0x20>
 800e778:	2306      	movs	r3, #6
 800e77a:	e0e0      	b.n	800e93e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800e77c:	2300      	movs	r3, #0
 800e77e:	627b      	str	r3, [r7, #36]	; 0x24
 800e780:	e002      	b.n	800e788 <dir_register+0x2c>
 800e782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e784:	3301      	adds	r3, #1
 800e786:	627b      	str	r3, [r7, #36]	; 0x24
 800e788:	69fb      	ldr	r3, [r7, #28]
 800e78a:	691a      	ldr	r2, [r3, #16]
 800e78c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e78e:	005b      	lsls	r3, r3, #1
 800e790:	4413      	add	r3, r2
 800e792:	881b      	ldrh	r3, [r3, #0]
 800e794:	2b00      	cmp	r3, #0
 800e796:	d1f4      	bne.n	800e782 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800e79e:	f107 030c 	add.w	r3, r7, #12
 800e7a2:	220c      	movs	r2, #12
 800e7a4:	4618      	mov	r0, r3
 800e7a6:	f7fe fc99 	bl	800d0dc <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800e7aa:	7dfb      	ldrb	r3, [r7, #23]
 800e7ac:	f003 0301 	and.w	r3, r3, #1
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d032      	beq.n	800e81a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	2240      	movs	r2, #64	; 0x40
 800e7b8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800e7bc:	2301      	movs	r3, #1
 800e7be:	62bb      	str	r3, [r7, #40]	; 0x28
 800e7c0:	e016      	b.n	800e7f0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800e7c8:	69fb      	ldr	r3, [r7, #28]
 800e7ca:	691a      	ldr	r2, [r3, #16]
 800e7cc:	f107 010c 	add.w	r1, r7, #12
 800e7d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7d2:	f7ff fdab 	bl	800e32c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800e7d6:	6878      	ldr	r0, [r7, #4]
 800e7d8:	f7ff feff 	bl	800e5da <dir_find>
 800e7dc:	4603      	mov	r3, r0
 800e7de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800e7e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d106      	bne.n	800e7f8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800e7ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7ec:	3301      	adds	r3, #1
 800e7ee:	62bb      	str	r3, [r7, #40]	; 0x28
 800e7f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7f2:	2b63      	cmp	r3, #99	; 0x63
 800e7f4:	d9e5      	bls.n	800e7c2 <dir_register+0x66>
 800e7f6:	e000      	b.n	800e7fa <dir_register+0x9e>
			if (res != FR_OK) break;
 800e7f8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800e7fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7fc:	2b64      	cmp	r3, #100	; 0x64
 800e7fe:	d101      	bne.n	800e804 <dir_register+0xa8>
 800e800:	2307      	movs	r3, #7
 800e802:	e09c      	b.n	800e93e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800e804:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e808:	2b04      	cmp	r3, #4
 800e80a:	d002      	beq.n	800e812 <dir_register+0xb6>
 800e80c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e810:	e095      	b.n	800e93e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800e812:	7dfa      	ldrb	r2, [r7, #23]
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800e81a:	7dfb      	ldrb	r3, [r7, #23]
 800e81c:	f003 0302 	and.w	r3, r3, #2
 800e820:	2b00      	cmp	r3, #0
 800e822:	d007      	beq.n	800e834 <dir_register+0xd8>
 800e824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e826:	330c      	adds	r3, #12
 800e828:	4a47      	ldr	r2, [pc, #284]	; (800e948 <dir_register+0x1ec>)
 800e82a:	fba2 2303 	umull	r2, r3, r2, r3
 800e82e:	089b      	lsrs	r3, r3, #2
 800e830:	3301      	adds	r3, #1
 800e832:	e000      	b.n	800e836 <dir_register+0xda>
 800e834:	2301      	movs	r3, #1
 800e836:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800e838:	6a39      	ldr	r1, [r7, #32]
 800e83a:	6878      	ldr	r0, [r7, #4]
 800e83c:	f7ff fbb4 	bl	800dfa8 <dir_alloc>
 800e840:	4603      	mov	r3, r0
 800e842:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800e846:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d148      	bne.n	800e8e0 <dir_register+0x184>
 800e84e:	6a3b      	ldr	r3, [r7, #32]
 800e850:	3b01      	subs	r3, #1
 800e852:	623b      	str	r3, [r7, #32]
 800e854:	6a3b      	ldr	r3, [r7, #32]
 800e856:	2b00      	cmp	r3, #0
 800e858:	d042      	beq.n	800e8e0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	695a      	ldr	r2, [r3, #20]
 800e85e:	6a3b      	ldr	r3, [r7, #32]
 800e860:	015b      	lsls	r3, r3, #5
 800e862:	1ad3      	subs	r3, r2, r3
 800e864:	4619      	mov	r1, r3
 800e866:	6878      	ldr	r0, [r7, #4]
 800e868:	f7ff fa3f 	bl	800dcea <dir_sdi>
 800e86c:	4603      	mov	r3, r0
 800e86e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800e872:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e876:	2b00      	cmp	r3, #0
 800e878:	d132      	bne.n	800e8e0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	3324      	adds	r3, #36	; 0x24
 800e87e:	4618      	mov	r0, r3
 800e880:	f7ff fde3 	bl	800e44a <sum_sfn>
 800e884:	4603      	mov	r3, r0
 800e886:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	69db      	ldr	r3, [r3, #28]
 800e88c:	4619      	mov	r1, r3
 800e88e:	69f8      	ldr	r0, [r7, #28]
 800e890:	f7fe fe52 	bl	800d538 <move_window>
 800e894:	4603      	mov	r3, r0
 800e896:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800e89a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d11d      	bne.n	800e8de <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800e8a2:	69fb      	ldr	r3, [r7, #28]
 800e8a4:	6918      	ldr	r0, [r3, #16]
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	6a19      	ldr	r1, [r3, #32]
 800e8aa:	6a3b      	ldr	r3, [r7, #32]
 800e8ac:	b2da      	uxtb	r2, r3
 800e8ae:	7efb      	ldrb	r3, [r7, #27]
 800e8b0:	f7ff fcd4 	bl	800e25c <put_lfn>
				fs->wflag = 1;
 800e8b4:	69fb      	ldr	r3, [r7, #28]
 800e8b6:	2201      	movs	r2, #1
 800e8b8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800e8ba:	2100      	movs	r1, #0
 800e8bc:	6878      	ldr	r0, [r7, #4]
 800e8be:	f7ff fa9d 	bl	800ddfc <dir_next>
 800e8c2:	4603      	mov	r3, r0
 800e8c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800e8c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d107      	bne.n	800e8e0 <dir_register+0x184>
 800e8d0:	6a3b      	ldr	r3, [r7, #32]
 800e8d2:	3b01      	subs	r3, #1
 800e8d4:	623b      	str	r3, [r7, #32]
 800e8d6:	6a3b      	ldr	r3, [r7, #32]
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d1d5      	bne.n	800e888 <dir_register+0x12c>
 800e8dc:	e000      	b.n	800e8e0 <dir_register+0x184>
				if (res != FR_OK) break;
 800e8de:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800e8e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d128      	bne.n	800e93a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	69db      	ldr	r3, [r3, #28]
 800e8ec:	4619      	mov	r1, r3
 800e8ee:	69f8      	ldr	r0, [r7, #28]
 800e8f0:	f7fe fe22 	bl	800d538 <move_window>
 800e8f4:	4603      	mov	r3, r0
 800e8f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800e8fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d11b      	bne.n	800e93a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	6a1b      	ldr	r3, [r3, #32]
 800e906:	2220      	movs	r2, #32
 800e908:	2100      	movs	r1, #0
 800e90a:	4618      	mov	r0, r3
 800e90c:	f7fe fc07 	bl	800d11e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	6a18      	ldr	r0, [r3, #32]
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	3324      	adds	r3, #36	; 0x24
 800e918:	220b      	movs	r2, #11
 800e91a:	4619      	mov	r1, r3
 800e91c:	f7fe fbde 	bl	800d0dc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	6a1b      	ldr	r3, [r3, #32]
 800e92a:	330c      	adds	r3, #12
 800e92c:	f002 0218 	and.w	r2, r2, #24
 800e930:	b2d2      	uxtb	r2, r2
 800e932:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800e934:	69fb      	ldr	r3, [r7, #28]
 800e936:	2201      	movs	r2, #1
 800e938:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800e93a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e93e:	4618      	mov	r0, r3
 800e940:	3730      	adds	r7, #48	; 0x30
 800e942:	46bd      	mov	sp, r7
 800e944:	bd80      	pop	{r7, pc}
 800e946:	bf00      	nop
 800e948:	4ec4ec4f 	.word	0x4ec4ec4f

0800e94c <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800e94c:	b580      	push	{r7, lr}
 800e94e:	b086      	sub	sp, #24
 800e950:	af00      	add	r7, sp, #0
 800e952:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	695b      	ldr	r3, [r3, #20]
 800e95e:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e964:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e968:	d007      	beq.n	800e97a <dir_remove+0x2e>
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e96e:	4619      	mov	r1, r3
 800e970:	6878      	ldr	r0, [r7, #4]
 800e972:	f7ff f9ba 	bl	800dcea <dir_sdi>
 800e976:	4603      	mov	r3, r0
 800e978:	e000      	b.n	800e97c <dir_remove+0x30>
 800e97a:	2300      	movs	r3, #0
 800e97c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e97e:	7dfb      	ldrb	r3, [r7, #23]
 800e980:	2b00      	cmp	r3, #0
 800e982:	d128      	bne.n	800e9d6 <dir_remove+0x8a>
		do {
			res = move_window(fs, dp->sect);
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	69db      	ldr	r3, [r3, #28]
 800e988:	4619      	mov	r1, r3
 800e98a:	6938      	ldr	r0, [r7, #16]
 800e98c:	f7fe fdd4 	bl	800d538 <move_window>
 800e990:	4603      	mov	r3, r0
 800e992:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e994:	7dfb      	ldrb	r3, [r7, #23]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d115      	bne.n	800e9c6 <dir_remove+0x7a>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
				dp->dir[XDIR_Type] &= 0x7F;
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	6a1b      	ldr	r3, [r3, #32]
 800e99e:	22e5      	movs	r2, #229	; 0xe5
 800e9a0:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 800e9a2:	693b      	ldr	r3, [r7, #16]
 800e9a4:	2201      	movs	r2, #1
 800e9a6:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	695b      	ldr	r3, [r3, #20]
 800e9ac:	68fa      	ldr	r2, [r7, #12]
 800e9ae:	429a      	cmp	r2, r3
 800e9b0:	d90b      	bls.n	800e9ca <dir_remove+0x7e>
			res = dir_next(dp, 0);	/* Next entry */
 800e9b2:	2100      	movs	r1, #0
 800e9b4:	6878      	ldr	r0, [r7, #4]
 800e9b6:	f7ff fa21 	bl	800ddfc <dir_next>
 800e9ba:	4603      	mov	r3, r0
 800e9bc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800e9be:	7dfb      	ldrb	r3, [r7, #23]
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d0df      	beq.n	800e984 <dir_remove+0x38>
 800e9c4:	e002      	b.n	800e9cc <dir_remove+0x80>
			if (res != FR_OK) break;
 800e9c6:	bf00      	nop
 800e9c8:	e000      	b.n	800e9cc <dir_remove+0x80>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800e9ca:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 800e9cc:	7dfb      	ldrb	r3, [r7, #23]
 800e9ce:	2b04      	cmp	r3, #4
 800e9d0:	d101      	bne.n	800e9d6 <dir_remove+0x8a>
 800e9d2:	2302      	movs	r3, #2
 800e9d4:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 800e9d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e9d8:	4618      	mov	r0, r3
 800e9da:	3718      	adds	r7, #24
 800e9dc:	46bd      	mov	sp, r7
 800e9de:	bd80      	pop	{r7, pc}

0800e9e0 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800e9e0:	b580      	push	{r7, lr}
 800e9e2:	b088      	sub	sp, #32
 800e9e4:	af00      	add	r7, sp, #0
 800e9e6:	6078      	str	r0, [r7, #4]
 800e9e8:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	2200      	movs	r2, #0
 800e9f4:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	69db      	ldr	r3, [r3, #28]
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	f000 80c9 	beq.w	800eb92 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ea08:	d032      	beq.n	800ea70 <get_fileinfo+0x90>
			i = j = 0;
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	61bb      	str	r3, [r7, #24]
 800ea0e:	69bb      	ldr	r3, [r7, #24]
 800ea10:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800ea12:	e01b      	b.n	800ea4c <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800ea14:	89fb      	ldrh	r3, [r7, #14]
 800ea16:	2100      	movs	r1, #0
 800ea18:	4618      	mov	r0, r3
 800ea1a:	f001 ffcb 	bl	80109b4 <ff_convert>
 800ea1e:	4603      	mov	r3, r0
 800ea20:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800ea22:	89fb      	ldrh	r3, [r7, #14]
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d102      	bne.n	800ea2e <get_fileinfo+0x4e>
 800ea28:	2300      	movs	r3, #0
 800ea2a:	61fb      	str	r3, [r7, #28]
 800ea2c:	e01a      	b.n	800ea64 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800ea2e:	69fb      	ldr	r3, [r7, #28]
 800ea30:	2bfe      	cmp	r3, #254	; 0xfe
 800ea32:	d902      	bls.n	800ea3a <get_fileinfo+0x5a>
 800ea34:	2300      	movs	r3, #0
 800ea36:	61fb      	str	r3, [r7, #28]
 800ea38:	e014      	b.n	800ea64 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800ea3a:	69fb      	ldr	r3, [r7, #28]
 800ea3c:	1c5a      	adds	r2, r3, #1
 800ea3e:	61fa      	str	r2, [r7, #28]
 800ea40:	89fa      	ldrh	r2, [r7, #14]
 800ea42:	b2d1      	uxtb	r1, r2
 800ea44:	683a      	ldr	r2, [r7, #0]
 800ea46:	4413      	add	r3, r2
 800ea48:	460a      	mov	r2, r1
 800ea4a:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800ea4c:	693b      	ldr	r3, [r7, #16]
 800ea4e:	691a      	ldr	r2, [r3, #16]
 800ea50:	69bb      	ldr	r3, [r7, #24]
 800ea52:	1c59      	adds	r1, r3, #1
 800ea54:	61b9      	str	r1, [r7, #24]
 800ea56:	005b      	lsls	r3, r3, #1
 800ea58:	4413      	add	r3, r2
 800ea5a:	881b      	ldrh	r3, [r3, #0]
 800ea5c:	81fb      	strh	r3, [r7, #14]
 800ea5e:	89fb      	ldrh	r3, [r7, #14]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d1d7      	bne.n	800ea14 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800ea64:	683a      	ldr	r2, [r7, #0]
 800ea66:	69fb      	ldr	r3, [r7, #28]
 800ea68:	4413      	add	r3, r2
 800ea6a:	3316      	adds	r3, #22
 800ea6c:	2200      	movs	r2, #0
 800ea6e:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800ea70:	2300      	movs	r3, #0
 800ea72:	61bb      	str	r3, [r7, #24]
 800ea74:	69bb      	ldr	r3, [r7, #24]
 800ea76:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800ea78:	683a      	ldr	r2, [r7, #0]
 800ea7a:	69fb      	ldr	r3, [r7, #28]
 800ea7c:	4413      	add	r3, r2
 800ea7e:	3316      	adds	r3, #22
 800ea80:	781b      	ldrb	r3, [r3, #0]
 800ea82:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800ea84:	e04c      	b.n	800eb20 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	6a1a      	ldr	r2, [r3, #32]
 800ea8a:	69fb      	ldr	r3, [r7, #28]
 800ea8c:	1c59      	adds	r1, r3, #1
 800ea8e:	61f9      	str	r1, [r7, #28]
 800ea90:	4413      	add	r3, r2
 800ea92:	781b      	ldrb	r3, [r3, #0]
 800ea94:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800ea96:	7dfb      	ldrb	r3, [r7, #23]
 800ea98:	2b20      	cmp	r3, #32
 800ea9a:	d100      	bne.n	800ea9e <get_fileinfo+0xbe>
 800ea9c:	e040      	b.n	800eb20 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800ea9e:	7dfb      	ldrb	r3, [r7, #23]
 800eaa0:	2b05      	cmp	r3, #5
 800eaa2:	d101      	bne.n	800eaa8 <get_fileinfo+0xc8>
 800eaa4:	23e5      	movs	r3, #229	; 0xe5
 800eaa6:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800eaa8:	69fb      	ldr	r3, [r7, #28]
 800eaaa:	2b09      	cmp	r3, #9
 800eaac:	d10f      	bne.n	800eace <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 800eaae:	89bb      	ldrh	r3, [r7, #12]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d105      	bne.n	800eac0 <get_fileinfo+0xe0>
 800eab4:	683a      	ldr	r2, [r7, #0]
 800eab6:	69bb      	ldr	r3, [r7, #24]
 800eab8:	4413      	add	r3, r2
 800eaba:	3316      	adds	r3, #22
 800eabc:	222e      	movs	r2, #46	; 0x2e
 800eabe:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800eac0:	69bb      	ldr	r3, [r7, #24]
 800eac2:	1c5a      	adds	r2, r3, #1
 800eac4:	61ba      	str	r2, [r7, #24]
 800eac6:	683a      	ldr	r2, [r7, #0]
 800eac8:	4413      	add	r3, r2
 800eaca:	222e      	movs	r2, #46	; 0x2e
 800eacc:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800eace:	683a      	ldr	r2, [r7, #0]
 800ead0:	69bb      	ldr	r3, [r7, #24]
 800ead2:	4413      	add	r3, r2
 800ead4:	3309      	adds	r3, #9
 800ead6:	7dfa      	ldrb	r2, [r7, #23]
 800ead8:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800eada:	89bb      	ldrh	r3, [r7, #12]
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d11c      	bne.n	800eb1a <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800eae0:	7dfb      	ldrb	r3, [r7, #23]
 800eae2:	2b40      	cmp	r3, #64	; 0x40
 800eae4:	d913      	bls.n	800eb0e <get_fileinfo+0x12e>
 800eae6:	7dfb      	ldrb	r3, [r7, #23]
 800eae8:	2b5a      	cmp	r3, #90	; 0x5a
 800eaea:	d810      	bhi.n	800eb0e <get_fileinfo+0x12e>
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	6a1b      	ldr	r3, [r3, #32]
 800eaf0:	330c      	adds	r3, #12
 800eaf2:	781b      	ldrb	r3, [r3, #0]
 800eaf4:	461a      	mov	r2, r3
 800eaf6:	69fb      	ldr	r3, [r7, #28]
 800eaf8:	2b08      	cmp	r3, #8
 800eafa:	d901      	bls.n	800eb00 <get_fileinfo+0x120>
 800eafc:	2310      	movs	r3, #16
 800eafe:	e000      	b.n	800eb02 <get_fileinfo+0x122>
 800eb00:	2308      	movs	r3, #8
 800eb02:	4013      	ands	r3, r2
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d002      	beq.n	800eb0e <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 800eb08:	7dfb      	ldrb	r3, [r7, #23]
 800eb0a:	3320      	adds	r3, #32
 800eb0c:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800eb0e:	683a      	ldr	r2, [r7, #0]
 800eb10:	69bb      	ldr	r3, [r7, #24]
 800eb12:	4413      	add	r3, r2
 800eb14:	3316      	adds	r3, #22
 800eb16:	7dfa      	ldrb	r2, [r7, #23]
 800eb18:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800eb1a:	69bb      	ldr	r3, [r7, #24]
 800eb1c:	3301      	adds	r3, #1
 800eb1e:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 800eb20:	69fb      	ldr	r3, [r7, #28]
 800eb22:	2b0a      	cmp	r3, #10
 800eb24:	d9af      	bls.n	800ea86 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800eb26:	89bb      	ldrh	r3, [r7, #12]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d10d      	bne.n	800eb48 <get_fileinfo+0x168>
		fno->fname[j] = 0;
 800eb2c:	683a      	ldr	r2, [r7, #0]
 800eb2e:	69bb      	ldr	r3, [r7, #24]
 800eb30:	4413      	add	r3, r2
 800eb32:	3316      	adds	r3, #22
 800eb34:	2200      	movs	r2, #0
 800eb36:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	6a1b      	ldr	r3, [r3, #32]
 800eb3c:	330c      	adds	r3, #12
 800eb3e:	781b      	ldrb	r3, [r3, #0]
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d101      	bne.n	800eb48 <get_fileinfo+0x168>
 800eb44:	2300      	movs	r3, #0
 800eb46:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800eb48:	683a      	ldr	r2, [r7, #0]
 800eb4a:	69bb      	ldr	r3, [r7, #24]
 800eb4c:	4413      	add	r3, r2
 800eb4e:	3309      	adds	r3, #9
 800eb50:	2200      	movs	r2, #0
 800eb52:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	6a1b      	ldr	r3, [r3, #32]
 800eb58:	7ada      	ldrb	r2, [r3, #11]
 800eb5a:	683b      	ldr	r3, [r7, #0]
 800eb5c:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	6a1b      	ldr	r3, [r3, #32]
 800eb62:	331c      	adds	r3, #28
 800eb64:	4618      	mov	r0, r3
 800eb66:	f7fe fa4f 	bl	800d008 <ld_dword>
 800eb6a:	4602      	mov	r2, r0
 800eb6c:	683b      	ldr	r3, [r7, #0]
 800eb6e:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	6a1b      	ldr	r3, [r3, #32]
 800eb74:	3316      	adds	r3, #22
 800eb76:	4618      	mov	r0, r3
 800eb78:	f7fe fa46 	bl	800d008 <ld_dword>
 800eb7c:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800eb7e:	68bb      	ldr	r3, [r7, #8]
 800eb80:	b29a      	uxth	r2, r3
 800eb82:	683b      	ldr	r3, [r7, #0]
 800eb84:	80da      	strh	r2, [r3, #6]
 800eb86:	68bb      	ldr	r3, [r7, #8]
 800eb88:	0c1b      	lsrs	r3, r3, #16
 800eb8a:	b29a      	uxth	r2, r3
 800eb8c:	683b      	ldr	r3, [r7, #0]
 800eb8e:	809a      	strh	r2, [r3, #4]
 800eb90:	e000      	b.n	800eb94 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800eb92:	bf00      	nop
}
 800eb94:	3720      	adds	r7, #32
 800eb96:	46bd      	mov	sp, r7
 800eb98:	bd80      	pop	{r7, pc}
	...

0800eb9c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800eb9c:	b580      	push	{r7, lr}
 800eb9e:	b08a      	sub	sp, #40	; 0x28
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	6078      	str	r0, [r7, #4]
 800eba4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800eba6:	683b      	ldr	r3, [r7, #0]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	613b      	str	r3, [r7, #16]
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	691b      	ldr	r3, [r3, #16]
 800ebb2:	60fb      	str	r3, [r7, #12]
 800ebb4:	2300      	movs	r3, #0
 800ebb6:	617b      	str	r3, [r7, #20]
 800ebb8:	697b      	ldr	r3, [r7, #20]
 800ebba:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800ebbc:	69bb      	ldr	r3, [r7, #24]
 800ebbe:	1c5a      	adds	r2, r3, #1
 800ebc0:	61ba      	str	r2, [r7, #24]
 800ebc2:	693a      	ldr	r2, [r7, #16]
 800ebc4:	4413      	add	r3, r2
 800ebc6:	781b      	ldrb	r3, [r3, #0]
 800ebc8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800ebca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ebcc:	2b1f      	cmp	r3, #31
 800ebce:	d940      	bls.n	800ec52 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800ebd0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ebd2:	2b2f      	cmp	r3, #47	; 0x2f
 800ebd4:	d006      	beq.n	800ebe4 <create_name+0x48>
 800ebd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ebd8:	2b5c      	cmp	r3, #92	; 0x5c
 800ebda:	d110      	bne.n	800ebfe <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800ebdc:	e002      	b.n	800ebe4 <create_name+0x48>
 800ebde:	69bb      	ldr	r3, [r7, #24]
 800ebe0:	3301      	adds	r3, #1
 800ebe2:	61bb      	str	r3, [r7, #24]
 800ebe4:	693a      	ldr	r2, [r7, #16]
 800ebe6:	69bb      	ldr	r3, [r7, #24]
 800ebe8:	4413      	add	r3, r2
 800ebea:	781b      	ldrb	r3, [r3, #0]
 800ebec:	2b2f      	cmp	r3, #47	; 0x2f
 800ebee:	d0f6      	beq.n	800ebde <create_name+0x42>
 800ebf0:	693a      	ldr	r2, [r7, #16]
 800ebf2:	69bb      	ldr	r3, [r7, #24]
 800ebf4:	4413      	add	r3, r2
 800ebf6:	781b      	ldrb	r3, [r3, #0]
 800ebf8:	2b5c      	cmp	r3, #92	; 0x5c
 800ebfa:	d0f0      	beq.n	800ebde <create_name+0x42>
			break;
 800ebfc:	e02a      	b.n	800ec54 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800ebfe:	697b      	ldr	r3, [r7, #20]
 800ec00:	2bfe      	cmp	r3, #254	; 0xfe
 800ec02:	d901      	bls.n	800ec08 <create_name+0x6c>
 800ec04:	2306      	movs	r3, #6
 800ec06:	e177      	b.n	800eef8 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800ec08:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec0a:	b2db      	uxtb	r3, r3
 800ec0c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800ec0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec10:	2101      	movs	r1, #1
 800ec12:	4618      	mov	r0, r3
 800ec14:	f001 fece 	bl	80109b4 <ff_convert>
 800ec18:	4603      	mov	r3, r0
 800ec1a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800ec1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d101      	bne.n	800ec26 <create_name+0x8a>
 800ec22:	2306      	movs	r3, #6
 800ec24:	e168      	b.n	800eef8 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800ec26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec28:	2b7f      	cmp	r3, #127	; 0x7f
 800ec2a:	d809      	bhi.n	800ec40 <create_name+0xa4>
 800ec2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec2e:	4619      	mov	r1, r3
 800ec30:	48b3      	ldr	r0, [pc, #716]	; (800ef00 <create_name+0x364>)
 800ec32:	f7fe fab5 	bl	800d1a0 <chk_chr>
 800ec36:	4603      	mov	r3, r0
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d001      	beq.n	800ec40 <create_name+0xa4>
 800ec3c:	2306      	movs	r3, #6
 800ec3e:	e15b      	b.n	800eef8 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 800ec40:	697b      	ldr	r3, [r7, #20]
 800ec42:	1c5a      	adds	r2, r3, #1
 800ec44:	617a      	str	r2, [r7, #20]
 800ec46:	005b      	lsls	r3, r3, #1
 800ec48:	68fa      	ldr	r2, [r7, #12]
 800ec4a:	4413      	add	r3, r2
 800ec4c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ec4e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800ec50:	e7b4      	b.n	800ebbc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800ec52:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800ec54:	693a      	ldr	r2, [r7, #16]
 800ec56:	69bb      	ldr	r3, [r7, #24]
 800ec58:	441a      	add	r2, r3
 800ec5a:	683b      	ldr	r3, [r7, #0]
 800ec5c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800ec5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec60:	2b1f      	cmp	r3, #31
 800ec62:	d801      	bhi.n	800ec68 <create_name+0xcc>
 800ec64:	2304      	movs	r3, #4
 800ec66:	e000      	b.n	800ec6a <create_name+0xce>
 800ec68:	2300      	movs	r3, #0
 800ec6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800ec6e:	e011      	b.n	800ec94 <create_name+0xf8>
		w = lfn[di - 1];
 800ec70:	697b      	ldr	r3, [r7, #20]
 800ec72:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ec76:	3b01      	subs	r3, #1
 800ec78:	005b      	lsls	r3, r3, #1
 800ec7a:	68fa      	ldr	r2, [r7, #12]
 800ec7c:	4413      	add	r3, r2
 800ec7e:	881b      	ldrh	r3, [r3, #0]
 800ec80:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800ec82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec84:	2b20      	cmp	r3, #32
 800ec86:	d002      	beq.n	800ec8e <create_name+0xf2>
 800ec88:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec8a:	2b2e      	cmp	r3, #46	; 0x2e
 800ec8c:	d106      	bne.n	800ec9c <create_name+0x100>
		di--;
 800ec8e:	697b      	ldr	r3, [r7, #20]
 800ec90:	3b01      	subs	r3, #1
 800ec92:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800ec94:	697b      	ldr	r3, [r7, #20]
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d1ea      	bne.n	800ec70 <create_name+0xd4>
 800ec9a:	e000      	b.n	800ec9e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800ec9c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800ec9e:	697b      	ldr	r3, [r7, #20]
 800eca0:	005b      	lsls	r3, r3, #1
 800eca2:	68fa      	ldr	r2, [r7, #12]
 800eca4:	4413      	add	r3, r2
 800eca6:	2200      	movs	r2, #0
 800eca8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800ecaa:	697b      	ldr	r3, [r7, #20]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	d101      	bne.n	800ecb4 <create_name+0x118>
 800ecb0:	2306      	movs	r3, #6
 800ecb2:	e121      	b.n	800eef8 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	3324      	adds	r3, #36	; 0x24
 800ecb8:	220b      	movs	r2, #11
 800ecba:	2120      	movs	r1, #32
 800ecbc:	4618      	mov	r0, r3
 800ecbe:	f7fe fa2e 	bl	800d11e <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800ecc2:	2300      	movs	r3, #0
 800ecc4:	61bb      	str	r3, [r7, #24]
 800ecc6:	e002      	b.n	800ecce <create_name+0x132>
 800ecc8:	69bb      	ldr	r3, [r7, #24]
 800ecca:	3301      	adds	r3, #1
 800eccc:	61bb      	str	r3, [r7, #24]
 800ecce:	69bb      	ldr	r3, [r7, #24]
 800ecd0:	005b      	lsls	r3, r3, #1
 800ecd2:	68fa      	ldr	r2, [r7, #12]
 800ecd4:	4413      	add	r3, r2
 800ecd6:	881b      	ldrh	r3, [r3, #0]
 800ecd8:	2b20      	cmp	r3, #32
 800ecda:	d0f5      	beq.n	800ecc8 <create_name+0x12c>
 800ecdc:	69bb      	ldr	r3, [r7, #24]
 800ecde:	005b      	lsls	r3, r3, #1
 800ece0:	68fa      	ldr	r2, [r7, #12]
 800ece2:	4413      	add	r3, r2
 800ece4:	881b      	ldrh	r3, [r3, #0]
 800ece6:	2b2e      	cmp	r3, #46	; 0x2e
 800ece8:	d0ee      	beq.n	800ecc8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800ecea:	69bb      	ldr	r3, [r7, #24]
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d009      	beq.n	800ed04 <create_name+0x168>
 800ecf0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ecf4:	f043 0303 	orr.w	r3, r3, #3
 800ecf8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800ecfc:	e002      	b.n	800ed04 <create_name+0x168>
 800ecfe:	697b      	ldr	r3, [r7, #20]
 800ed00:	3b01      	subs	r3, #1
 800ed02:	617b      	str	r3, [r7, #20]
 800ed04:	697b      	ldr	r3, [r7, #20]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d009      	beq.n	800ed1e <create_name+0x182>
 800ed0a:	697b      	ldr	r3, [r7, #20]
 800ed0c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ed10:	3b01      	subs	r3, #1
 800ed12:	005b      	lsls	r3, r3, #1
 800ed14:	68fa      	ldr	r2, [r7, #12]
 800ed16:	4413      	add	r3, r2
 800ed18:	881b      	ldrh	r3, [r3, #0]
 800ed1a:	2b2e      	cmp	r3, #46	; 0x2e
 800ed1c:	d1ef      	bne.n	800ecfe <create_name+0x162>

	i = b = 0; ni = 8;
 800ed1e:	2300      	movs	r3, #0
 800ed20:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ed24:	2300      	movs	r3, #0
 800ed26:	623b      	str	r3, [r7, #32]
 800ed28:	2308      	movs	r3, #8
 800ed2a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800ed2c:	69bb      	ldr	r3, [r7, #24]
 800ed2e:	1c5a      	adds	r2, r3, #1
 800ed30:	61ba      	str	r2, [r7, #24]
 800ed32:	005b      	lsls	r3, r3, #1
 800ed34:	68fa      	ldr	r2, [r7, #12]
 800ed36:	4413      	add	r3, r2
 800ed38:	881b      	ldrh	r3, [r3, #0]
 800ed3a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800ed3c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	f000 8090 	beq.w	800ee64 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800ed44:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ed46:	2b20      	cmp	r3, #32
 800ed48:	d006      	beq.n	800ed58 <create_name+0x1bc>
 800ed4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ed4c:	2b2e      	cmp	r3, #46	; 0x2e
 800ed4e:	d10a      	bne.n	800ed66 <create_name+0x1ca>
 800ed50:	69ba      	ldr	r2, [r7, #24]
 800ed52:	697b      	ldr	r3, [r7, #20]
 800ed54:	429a      	cmp	r2, r3
 800ed56:	d006      	beq.n	800ed66 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800ed58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ed5c:	f043 0303 	orr.w	r3, r3, #3
 800ed60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ed64:	e07d      	b.n	800ee62 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800ed66:	6a3a      	ldr	r2, [r7, #32]
 800ed68:	69fb      	ldr	r3, [r7, #28]
 800ed6a:	429a      	cmp	r2, r3
 800ed6c:	d203      	bcs.n	800ed76 <create_name+0x1da>
 800ed6e:	69ba      	ldr	r2, [r7, #24]
 800ed70:	697b      	ldr	r3, [r7, #20]
 800ed72:	429a      	cmp	r2, r3
 800ed74:	d123      	bne.n	800edbe <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800ed76:	69fb      	ldr	r3, [r7, #28]
 800ed78:	2b0b      	cmp	r3, #11
 800ed7a:	d106      	bne.n	800ed8a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800ed7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ed80:	f043 0303 	orr.w	r3, r3, #3
 800ed84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ed88:	e06f      	b.n	800ee6a <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800ed8a:	69ba      	ldr	r2, [r7, #24]
 800ed8c:	697b      	ldr	r3, [r7, #20]
 800ed8e:	429a      	cmp	r2, r3
 800ed90:	d005      	beq.n	800ed9e <create_name+0x202>
 800ed92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ed96:	f043 0303 	orr.w	r3, r3, #3
 800ed9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800ed9e:	69ba      	ldr	r2, [r7, #24]
 800eda0:	697b      	ldr	r3, [r7, #20]
 800eda2:	429a      	cmp	r2, r3
 800eda4:	d860      	bhi.n	800ee68 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800eda6:	697b      	ldr	r3, [r7, #20]
 800eda8:	61bb      	str	r3, [r7, #24]
 800edaa:	2308      	movs	r3, #8
 800edac:	623b      	str	r3, [r7, #32]
 800edae:	230b      	movs	r3, #11
 800edb0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800edb2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800edb6:	009b      	lsls	r3, r3, #2
 800edb8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800edbc:	e051      	b.n	800ee62 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800edbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800edc0:	2b7f      	cmp	r3, #127	; 0x7f
 800edc2:	d914      	bls.n	800edee <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800edc4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800edc6:	2100      	movs	r1, #0
 800edc8:	4618      	mov	r0, r3
 800edca:	f001 fdf3 	bl	80109b4 <ff_convert>
 800edce:	4603      	mov	r3, r0
 800edd0:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800edd2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d004      	beq.n	800ede2 <create_name+0x246>
 800edd8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800edda:	3b80      	subs	r3, #128	; 0x80
 800eddc:	4a49      	ldr	r2, [pc, #292]	; (800ef04 <create_name+0x368>)
 800edde:	5cd3      	ldrb	r3, [r2, r3]
 800ede0:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800ede2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ede6:	f043 0302 	orr.w	r3, r3, #2
 800edea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800edee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d007      	beq.n	800ee04 <create_name+0x268>
 800edf4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800edf6:	4619      	mov	r1, r3
 800edf8:	4843      	ldr	r0, [pc, #268]	; (800ef08 <create_name+0x36c>)
 800edfa:	f7fe f9d1 	bl	800d1a0 <chk_chr>
 800edfe:	4603      	mov	r3, r0
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d008      	beq.n	800ee16 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800ee04:	235f      	movs	r3, #95	; 0x5f
 800ee06:	84bb      	strh	r3, [r7, #36]	; 0x24
 800ee08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ee0c:	f043 0303 	orr.w	r3, r3, #3
 800ee10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ee14:	e01b      	b.n	800ee4e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800ee16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee18:	2b40      	cmp	r3, #64	; 0x40
 800ee1a:	d909      	bls.n	800ee30 <create_name+0x294>
 800ee1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee1e:	2b5a      	cmp	r3, #90	; 0x5a
 800ee20:	d806      	bhi.n	800ee30 <create_name+0x294>
					b |= 2;
 800ee22:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee26:	f043 0302 	orr.w	r3, r3, #2
 800ee2a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ee2e:	e00e      	b.n	800ee4e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800ee30:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee32:	2b60      	cmp	r3, #96	; 0x60
 800ee34:	d90b      	bls.n	800ee4e <create_name+0x2b2>
 800ee36:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee38:	2b7a      	cmp	r3, #122	; 0x7a
 800ee3a:	d808      	bhi.n	800ee4e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800ee3c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee40:	f043 0301 	orr.w	r3, r3, #1
 800ee44:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ee48:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee4a:	3b20      	subs	r3, #32
 800ee4c:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800ee4e:	6a3b      	ldr	r3, [r7, #32]
 800ee50:	1c5a      	adds	r2, r3, #1
 800ee52:	623a      	str	r2, [r7, #32]
 800ee54:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ee56:	b2d1      	uxtb	r1, r2
 800ee58:	687a      	ldr	r2, [r7, #4]
 800ee5a:	4413      	add	r3, r2
 800ee5c:	460a      	mov	r2, r1
 800ee5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800ee62:	e763      	b.n	800ed2c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800ee64:	bf00      	nop
 800ee66:	e000      	b.n	800ee6a <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 800ee68:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ee70:	2be5      	cmp	r3, #229	; 0xe5
 800ee72:	d103      	bne.n	800ee7c <create_name+0x2e0>
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	2205      	movs	r2, #5
 800ee78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800ee7c:	69fb      	ldr	r3, [r7, #28]
 800ee7e:	2b08      	cmp	r3, #8
 800ee80:	d104      	bne.n	800ee8c <create_name+0x2f0>
 800ee82:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee86:	009b      	lsls	r3, r3, #2
 800ee88:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800ee8c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee90:	f003 030c 	and.w	r3, r3, #12
 800ee94:	2b0c      	cmp	r3, #12
 800ee96:	d005      	beq.n	800eea4 <create_name+0x308>
 800ee98:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee9c:	f003 0303 	and.w	r3, r3, #3
 800eea0:	2b03      	cmp	r3, #3
 800eea2:	d105      	bne.n	800eeb0 <create_name+0x314>
 800eea4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eea8:	f043 0302 	orr.w	r3, r3, #2
 800eeac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800eeb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eeb4:	f003 0302 	and.w	r3, r3, #2
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d117      	bne.n	800eeec <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800eebc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800eec0:	f003 0303 	and.w	r3, r3, #3
 800eec4:	2b01      	cmp	r3, #1
 800eec6:	d105      	bne.n	800eed4 <create_name+0x338>
 800eec8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eecc:	f043 0310 	orr.w	r3, r3, #16
 800eed0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800eed4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800eed8:	f003 030c 	and.w	r3, r3, #12
 800eedc:	2b04      	cmp	r3, #4
 800eede:	d105      	bne.n	800eeec <create_name+0x350>
 800eee0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eee4:	f043 0308 	orr.w	r3, r3, #8
 800eee8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800eef2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800eef6:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800eef8:	4618      	mov	r0, r3
 800eefa:	3728      	adds	r7, #40	; 0x28
 800eefc:	46bd      	mov	sp, r7
 800eefe:	bd80      	pop	{r7, pc}
 800ef00:	080122bc 	.word	0x080122bc
 800ef04:	08012370 	.word	0x08012370
 800ef08:	080122c8 	.word	0x080122c8

0800ef0c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800ef0c:	b580      	push	{r7, lr}
 800ef0e:	b086      	sub	sp, #24
 800ef10:	af00      	add	r7, sp, #0
 800ef12:	6078      	str	r0, [r7, #4]
 800ef14:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ef1a:	693b      	ldr	r3, [r7, #16]
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ef20:	e002      	b.n	800ef28 <follow_path+0x1c>
 800ef22:	683b      	ldr	r3, [r7, #0]
 800ef24:	3301      	adds	r3, #1
 800ef26:	603b      	str	r3, [r7, #0]
 800ef28:	683b      	ldr	r3, [r7, #0]
 800ef2a:	781b      	ldrb	r3, [r3, #0]
 800ef2c:	2b2f      	cmp	r3, #47	; 0x2f
 800ef2e:	d0f8      	beq.n	800ef22 <follow_path+0x16>
 800ef30:	683b      	ldr	r3, [r7, #0]
 800ef32:	781b      	ldrb	r3, [r3, #0]
 800ef34:	2b5c      	cmp	r3, #92	; 0x5c
 800ef36:	d0f4      	beq.n	800ef22 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ef38:	693b      	ldr	r3, [r7, #16]
 800ef3a:	2200      	movs	r2, #0
 800ef3c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ef3e:	683b      	ldr	r3, [r7, #0]
 800ef40:	781b      	ldrb	r3, [r3, #0]
 800ef42:	2b1f      	cmp	r3, #31
 800ef44:	d80a      	bhi.n	800ef5c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	2280      	movs	r2, #128	; 0x80
 800ef4a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800ef4e:	2100      	movs	r1, #0
 800ef50:	6878      	ldr	r0, [r7, #4]
 800ef52:	f7fe feca 	bl	800dcea <dir_sdi>
 800ef56:	4603      	mov	r3, r0
 800ef58:	75fb      	strb	r3, [r7, #23]
 800ef5a:	e048      	b.n	800efee <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ef5c:	463b      	mov	r3, r7
 800ef5e:	4619      	mov	r1, r3
 800ef60:	6878      	ldr	r0, [r7, #4]
 800ef62:	f7ff fe1b 	bl	800eb9c <create_name>
 800ef66:	4603      	mov	r3, r0
 800ef68:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ef6a:	7dfb      	ldrb	r3, [r7, #23]
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d139      	bne.n	800efe4 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800ef70:	6878      	ldr	r0, [r7, #4]
 800ef72:	f7ff fb32 	bl	800e5da <dir_find>
 800ef76:	4603      	mov	r3, r0
 800ef78:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ef80:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800ef82:	7dfb      	ldrb	r3, [r7, #23]
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d00a      	beq.n	800ef9e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ef88:	7dfb      	ldrb	r3, [r7, #23]
 800ef8a:	2b04      	cmp	r3, #4
 800ef8c:	d12c      	bne.n	800efe8 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800ef8e:	7afb      	ldrb	r3, [r7, #11]
 800ef90:	f003 0304 	and.w	r3, r3, #4
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d127      	bne.n	800efe8 <follow_path+0xdc>
 800ef98:	2305      	movs	r3, #5
 800ef9a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ef9c:	e024      	b.n	800efe8 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ef9e:	7afb      	ldrb	r3, [r7, #11]
 800efa0:	f003 0304 	and.w	r3, r3, #4
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d121      	bne.n	800efec <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800efa8:	693b      	ldr	r3, [r7, #16]
 800efaa:	799b      	ldrb	r3, [r3, #6]
 800efac:	f003 0310 	and.w	r3, r3, #16
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d102      	bne.n	800efba <follow_path+0xae>
				res = FR_NO_PATH; break;
 800efb4:	2305      	movs	r3, #5
 800efb6:	75fb      	strb	r3, [r7, #23]
 800efb8:	e019      	b.n	800efee <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	695b      	ldr	r3, [r3, #20]
 800efc4:	68fa      	ldr	r2, [r7, #12]
 800efc6:	8992      	ldrh	r2, [r2, #12]
 800efc8:	fbb3 f0f2 	udiv	r0, r3, r2
 800efcc:	fb02 f200 	mul.w	r2, r2, r0
 800efd0:	1a9b      	subs	r3, r3, r2
 800efd2:	440b      	add	r3, r1
 800efd4:	4619      	mov	r1, r3
 800efd6:	68f8      	ldr	r0, [r7, #12]
 800efd8:	f7ff f82d 	bl	800e036 <ld_clust>
 800efdc:	4602      	mov	r2, r0
 800efde:	693b      	ldr	r3, [r7, #16]
 800efe0:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800efe2:	e7bb      	b.n	800ef5c <follow_path+0x50>
			if (res != FR_OK) break;
 800efe4:	bf00      	nop
 800efe6:	e002      	b.n	800efee <follow_path+0xe2>
				break;
 800efe8:	bf00      	nop
 800efea:	e000      	b.n	800efee <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800efec:	bf00      	nop
			}
		}
	}

	return res;
 800efee:	7dfb      	ldrb	r3, [r7, #23]
}
 800eff0:	4618      	mov	r0, r3
 800eff2:	3718      	adds	r7, #24
 800eff4:	46bd      	mov	sp, r7
 800eff6:	bd80      	pop	{r7, pc}

0800eff8 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800eff8:	b480      	push	{r7}
 800effa:	b087      	sub	sp, #28
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800f000:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f004:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d031      	beq.n	800f072 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	617b      	str	r3, [r7, #20]
 800f014:	e002      	b.n	800f01c <get_ldnumber+0x24>
 800f016:	697b      	ldr	r3, [r7, #20]
 800f018:	3301      	adds	r3, #1
 800f01a:	617b      	str	r3, [r7, #20]
 800f01c:	697b      	ldr	r3, [r7, #20]
 800f01e:	781b      	ldrb	r3, [r3, #0]
 800f020:	2b1f      	cmp	r3, #31
 800f022:	d903      	bls.n	800f02c <get_ldnumber+0x34>
 800f024:	697b      	ldr	r3, [r7, #20]
 800f026:	781b      	ldrb	r3, [r3, #0]
 800f028:	2b3a      	cmp	r3, #58	; 0x3a
 800f02a:	d1f4      	bne.n	800f016 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800f02c:	697b      	ldr	r3, [r7, #20]
 800f02e:	781b      	ldrb	r3, [r3, #0]
 800f030:	2b3a      	cmp	r3, #58	; 0x3a
 800f032:	d11c      	bne.n	800f06e <get_ldnumber+0x76>
			tp = *path;
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	1c5a      	adds	r2, r3, #1
 800f03e:	60fa      	str	r2, [r7, #12]
 800f040:	781b      	ldrb	r3, [r3, #0]
 800f042:	3b30      	subs	r3, #48	; 0x30
 800f044:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800f046:	68bb      	ldr	r3, [r7, #8]
 800f048:	2b09      	cmp	r3, #9
 800f04a:	d80e      	bhi.n	800f06a <get_ldnumber+0x72>
 800f04c:	68fa      	ldr	r2, [r7, #12]
 800f04e:	697b      	ldr	r3, [r7, #20]
 800f050:	429a      	cmp	r2, r3
 800f052:	d10a      	bne.n	800f06a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800f054:	68bb      	ldr	r3, [r7, #8]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d107      	bne.n	800f06a <get_ldnumber+0x72>
					vol = (int)i;
 800f05a:	68bb      	ldr	r3, [r7, #8]
 800f05c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800f05e:	697b      	ldr	r3, [r7, #20]
 800f060:	3301      	adds	r3, #1
 800f062:	617b      	str	r3, [r7, #20]
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	697a      	ldr	r2, [r7, #20]
 800f068:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800f06a:	693b      	ldr	r3, [r7, #16]
 800f06c:	e002      	b.n	800f074 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800f06e:	2300      	movs	r3, #0
 800f070:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800f072:	693b      	ldr	r3, [r7, #16]
}
 800f074:	4618      	mov	r0, r3
 800f076:	371c      	adds	r7, #28
 800f078:	46bd      	mov	sp, r7
 800f07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07e:	4770      	bx	lr

0800f080 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800f080:	b580      	push	{r7, lr}
 800f082:	b082      	sub	sp, #8
 800f084:	af00      	add	r7, sp, #0
 800f086:	6078      	str	r0, [r7, #4]
 800f088:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	2200      	movs	r2, #0
 800f08e:	70da      	strb	r2, [r3, #3]
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f096:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800f098:	6839      	ldr	r1, [r7, #0]
 800f09a:	6878      	ldr	r0, [r7, #4]
 800f09c:	f7fe fa4c 	bl	800d538 <move_window>
 800f0a0:	4603      	mov	r3, r0
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d001      	beq.n	800f0aa <check_fs+0x2a>
 800f0a6:	2304      	movs	r3, #4
 800f0a8:	e038      	b.n	800f11c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	3338      	adds	r3, #56	; 0x38
 800f0ae:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f0b2:	4618      	mov	r0, r3
 800f0b4:	f7fd ff90 	bl	800cfd8 <ld_word>
 800f0b8:	4603      	mov	r3, r0
 800f0ba:	461a      	mov	r2, r3
 800f0bc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800f0c0:	429a      	cmp	r2, r3
 800f0c2:	d001      	beq.n	800f0c8 <check_fs+0x48>
 800f0c4:	2303      	movs	r3, #3
 800f0c6:	e029      	b.n	800f11c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f0ce:	2be9      	cmp	r3, #233	; 0xe9
 800f0d0:	d009      	beq.n	800f0e6 <check_fs+0x66>
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f0d8:	2beb      	cmp	r3, #235	; 0xeb
 800f0da:	d11e      	bne.n	800f11a <check_fs+0x9a>
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800f0e2:	2b90      	cmp	r3, #144	; 0x90
 800f0e4:	d119      	bne.n	800f11a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	3338      	adds	r3, #56	; 0x38
 800f0ea:	3336      	adds	r3, #54	; 0x36
 800f0ec:	4618      	mov	r0, r3
 800f0ee:	f7fd ff8b 	bl	800d008 <ld_dword>
 800f0f2:	4603      	mov	r3, r0
 800f0f4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f0f8:	4a0a      	ldr	r2, [pc, #40]	; (800f124 <check_fs+0xa4>)
 800f0fa:	4293      	cmp	r3, r2
 800f0fc:	d101      	bne.n	800f102 <check_fs+0x82>
 800f0fe:	2300      	movs	r3, #0
 800f100:	e00c      	b.n	800f11c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	3338      	adds	r3, #56	; 0x38
 800f106:	3352      	adds	r3, #82	; 0x52
 800f108:	4618      	mov	r0, r3
 800f10a:	f7fd ff7d 	bl	800d008 <ld_dword>
 800f10e:	4602      	mov	r2, r0
 800f110:	4b05      	ldr	r3, [pc, #20]	; (800f128 <check_fs+0xa8>)
 800f112:	429a      	cmp	r2, r3
 800f114:	d101      	bne.n	800f11a <check_fs+0x9a>
 800f116:	2300      	movs	r3, #0
 800f118:	e000      	b.n	800f11c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800f11a:	2302      	movs	r3, #2
}
 800f11c:	4618      	mov	r0, r3
 800f11e:	3708      	adds	r7, #8
 800f120:	46bd      	mov	sp, r7
 800f122:	bd80      	pop	{r7, pc}
 800f124:	00544146 	.word	0x00544146
 800f128:	33544146 	.word	0x33544146

0800f12c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800f12c:	b580      	push	{r7, lr}
 800f12e:	b096      	sub	sp, #88	; 0x58
 800f130:	af00      	add	r7, sp, #0
 800f132:	60f8      	str	r0, [r7, #12]
 800f134:	60b9      	str	r1, [r7, #8]
 800f136:	4613      	mov	r3, r2
 800f138:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800f13a:	68bb      	ldr	r3, [r7, #8]
 800f13c:	2200      	movs	r2, #0
 800f13e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f140:	68f8      	ldr	r0, [r7, #12]
 800f142:	f7ff ff59 	bl	800eff8 <get_ldnumber>
 800f146:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f148:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	da01      	bge.n	800f152 <find_volume+0x26>
 800f14e:	230b      	movs	r3, #11
 800f150:	e268      	b.n	800f624 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800f152:	4ab0      	ldr	r2, [pc, #704]	; (800f414 <find_volume+0x2e8>)
 800f154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f15a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800f15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d101      	bne.n	800f166 <find_volume+0x3a>
 800f162:	230c      	movs	r3, #12
 800f164:	e25e      	b.n	800f624 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800f166:	68bb      	ldr	r3, [r7, #8]
 800f168:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f16a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800f16c:	79fb      	ldrb	r3, [r7, #7]
 800f16e:	f023 0301 	bic.w	r3, r3, #1
 800f172:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800f174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f176:	781b      	ldrb	r3, [r3, #0]
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d01a      	beq.n	800f1b2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800f17c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f17e:	785b      	ldrb	r3, [r3, #1]
 800f180:	4618      	mov	r0, r3
 800f182:	f7fd fe8b 	bl	800ce9c <disk_status>
 800f186:	4603      	mov	r3, r0
 800f188:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800f18c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f190:	f003 0301 	and.w	r3, r3, #1
 800f194:	2b00      	cmp	r3, #0
 800f196:	d10c      	bne.n	800f1b2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800f198:	79fb      	ldrb	r3, [r7, #7]
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d007      	beq.n	800f1ae <find_volume+0x82>
 800f19e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f1a2:	f003 0304 	and.w	r3, r3, #4
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d001      	beq.n	800f1ae <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800f1aa:	230a      	movs	r3, #10
 800f1ac:	e23a      	b.n	800f624 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 800f1ae:	2300      	movs	r3, #0
 800f1b0:	e238      	b.n	800f624 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800f1b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1b4:	2200      	movs	r2, #0
 800f1b6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800f1b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1ba:	b2da      	uxtb	r2, r3
 800f1bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1be:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800f1c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1c2:	785b      	ldrb	r3, [r3, #1]
 800f1c4:	4618      	mov	r0, r3
 800f1c6:	f7fd fe83 	bl	800ced0 <disk_initialize>
 800f1ca:	4603      	mov	r3, r0
 800f1cc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800f1d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f1d4:	f003 0301 	and.w	r3, r3, #1
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d001      	beq.n	800f1e0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800f1dc:	2303      	movs	r3, #3
 800f1de:	e221      	b.n	800f624 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800f1e0:	79fb      	ldrb	r3, [r7, #7]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d007      	beq.n	800f1f6 <find_volume+0xca>
 800f1e6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f1ea:	f003 0304 	and.w	r3, r3, #4
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d001      	beq.n	800f1f6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800f1f2:	230a      	movs	r3, #10
 800f1f4:	e216      	b.n	800f624 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800f1f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1f8:	7858      	ldrb	r0, [r3, #1]
 800f1fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1fc:	330c      	adds	r3, #12
 800f1fe:	461a      	mov	r2, r3
 800f200:	2102      	movs	r1, #2
 800f202:	f7fd fecb 	bl	800cf9c <disk_ioctl>
 800f206:	4603      	mov	r3, r0
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d001      	beq.n	800f210 <find_volume+0xe4>
 800f20c:	2301      	movs	r3, #1
 800f20e:	e209      	b.n	800f624 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800f210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f212:	899b      	ldrh	r3, [r3, #12]
 800f214:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f218:	d80d      	bhi.n	800f236 <find_volume+0x10a>
 800f21a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f21c:	899b      	ldrh	r3, [r3, #12]
 800f21e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f222:	d308      	bcc.n	800f236 <find_volume+0x10a>
 800f224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f226:	899b      	ldrh	r3, [r3, #12]
 800f228:	461a      	mov	r2, r3
 800f22a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f22c:	899b      	ldrh	r3, [r3, #12]
 800f22e:	3b01      	subs	r3, #1
 800f230:	4013      	ands	r3, r2
 800f232:	2b00      	cmp	r3, #0
 800f234:	d001      	beq.n	800f23a <find_volume+0x10e>
 800f236:	2301      	movs	r3, #1
 800f238:	e1f4      	b.n	800f624 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800f23a:	2300      	movs	r3, #0
 800f23c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800f23e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f240:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f242:	f7ff ff1d 	bl	800f080 <check_fs>
 800f246:	4603      	mov	r3, r0
 800f248:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800f24c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f250:	2b02      	cmp	r3, #2
 800f252:	d14b      	bne.n	800f2ec <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f254:	2300      	movs	r3, #0
 800f256:	643b      	str	r3, [r7, #64]	; 0x40
 800f258:	e01f      	b.n	800f29a <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800f25a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f25c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800f260:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f262:	011b      	lsls	r3, r3, #4
 800f264:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800f268:	4413      	add	r3, r2
 800f26a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800f26c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f26e:	3304      	adds	r3, #4
 800f270:	781b      	ldrb	r3, [r3, #0]
 800f272:	2b00      	cmp	r3, #0
 800f274:	d006      	beq.n	800f284 <find_volume+0x158>
 800f276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f278:	3308      	adds	r3, #8
 800f27a:	4618      	mov	r0, r3
 800f27c:	f7fd fec4 	bl	800d008 <ld_dword>
 800f280:	4602      	mov	r2, r0
 800f282:	e000      	b.n	800f286 <find_volume+0x15a>
 800f284:	2200      	movs	r2, #0
 800f286:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f288:	009b      	lsls	r3, r3, #2
 800f28a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800f28e:	440b      	add	r3, r1
 800f290:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f294:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f296:	3301      	adds	r3, #1
 800f298:	643b      	str	r3, [r7, #64]	; 0x40
 800f29a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f29c:	2b03      	cmp	r3, #3
 800f29e:	d9dc      	bls.n	800f25a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800f2a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d002      	beq.n	800f2b0 <find_volume+0x184>
 800f2aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f2ac:	3b01      	subs	r3, #1
 800f2ae:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800f2b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f2b2:	009b      	lsls	r3, r3, #2
 800f2b4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800f2b8:	4413      	add	r3, r2
 800f2ba:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800f2be:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800f2c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d005      	beq.n	800f2d2 <find_volume+0x1a6>
 800f2c6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f2c8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f2ca:	f7ff fed9 	bl	800f080 <check_fs>
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	e000      	b.n	800f2d4 <find_volume+0x1a8>
 800f2d2:	2303      	movs	r3, #3
 800f2d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800f2d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f2dc:	2b01      	cmp	r3, #1
 800f2de:	d905      	bls.n	800f2ec <find_volume+0x1c0>
 800f2e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f2e2:	3301      	adds	r3, #1
 800f2e4:	643b      	str	r3, [r7, #64]	; 0x40
 800f2e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f2e8:	2b03      	cmp	r3, #3
 800f2ea:	d9e1      	bls.n	800f2b0 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800f2ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f2f0:	2b04      	cmp	r3, #4
 800f2f2:	d101      	bne.n	800f2f8 <find_volume+0x1cc>
 800f2f4:	2301      	movs	r3, #1
 800f2f6:	e195      	b.n	800f624 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800f2f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f2fc:	2b01      	cmp	r3, #1
 800f2fe:	d901      	bls.n	800f304 <find_volume+0x1d8>
 800f300:	230d      	movs	r3, #13
 800f302:	e18f      	b.n	800f624 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800f304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f306:	3338      	adds	r3, #56	; 0x38
 800f308:	330b      	adds	r3, #11
 800f30a:	4618      	mov	r0, r3
 800f30c:	f7fd fe64 	bl	800cfd8 <ld_word>
 800f310:	4603      	mov	r3, r0
 800f312:	461a      	mov	r2, r3
 800f314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f316:	899b      	ldrh	r3, [r3, #12]
 800f318:	429a      	cmp	r2, r3
 800f31a:	d001      	beq.n	800f320 <find_volume+0x1f4>
 800f31c:	230d      	movs	r3, #13
 800f31e:	e181      	b.n	800f624 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800f320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f322:	3338      	adds	r3, #56	; 0x38
 800f324:	3316      	adds	r3, #22
 800f326:	4618      	mov	r0, r3
 800f328:	f7fd fe56 	bl	800cfd8 <ld_word>
 800f32c:	4603      	mov	r3, r0
 800f32e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800f330:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f332:	2b00      	cmp	r3, #0
 800f334:	d106      	bne.n	800f344 <find_volume+0x218>
 800f336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f338:	3338      	adds	r3, #56	; 0x38
 800f33a:	3324      	adds	r3, #36	; 0x24
 800f33c:	4618      	mov	r0, r3
 800f33e:	f7fd fe63 	bl	800d008 <ld_dword>
 800f342:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800f344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f346:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f348:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800f34a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f34c:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800f350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f352:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800f354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f356:	789b      	ldrb	r3, [r3, #2]
 800f358:	2b01      	cmp	r3, #1
 800f35a:	d005      	beq.n	800f368 <find_volume+0x23c>
 800f35c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f35e:	789b      	ldrb	r3, [r3, #2]
 800f360:	2b02      	cmp	r3, #2
 800f362:	d001      	beq.n	800f368 <find_volume+0x23c>
 800f364:	230d      	movs	r3, #13
 800f366:	e15d      	b.n	800f624 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800f368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f36a:	789b      	ldrb	r3, [r3, #2]
 800f36c:	461a      	mov	r2, r3
 800f36e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f370:	fb02 f303 	mul.w	r3, r2, r3
 800f374:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800f376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f378:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f37c:	b29a      	uxth	r2, r3
 800f37e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f380:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800f382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f384:	895b      	ldrh	r3, [r3, #10]
 800f386:	2b00      	cmp	r3, #0
 800f388:	d008      	beq.n	800f39c <find_volume+0x270>
 800f38a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f38c:	895b      	ldrh	r3, [r3, #10]
 800f38e:	461a      	mov	r2, r3
 800f390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f392:	895b      	ldrh	r3, [r3, #10]
 800f394:	3b01      	subs	r3, #1
 800f396:	4013      	ands	r3, r2
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d001      	beq.n	800f3a0 <find_volume+0x274>
 800f39c:	230d      	movs	r3, #13
 800f39e:	e141      	b.n	800f624 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800f3a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3a2:	3338      	adds	r3, #56	; 0x38
 800f3a4:	3311      	adds	r3, #17
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	f7fd fe16 	bl	800cfd8 <ld_word>
 800f3ac:	4603      	mov	r3, r0
 800f3ae:	461a      	mov	r2, r3
 800f3b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3b2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800f3b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3b6:	891b      	ldrh	r3, [r3, #8]
 800f3b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f3ba:	8992      	ldrh	r2, [r2, #12]
 800f3bc:	0952      	lsrs	r2, r2, #5
 800f3be:	b292      	uxth	r2, r2
 800f3c0:	fbb3 f1f2 	udiv	r1, r3, r2
 800f3c4:	fb02 f201 	mul.w	r2, r2, r1
 800f3c8:	1a9b      	subs	r3, r3, r2
 800f3ca:	b29b      	uxth	r3, r3
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d001      	beq.n	800f3d4 <find_volume+0x2a8>
 800f3d0:	230d      	movs	r3, #13
 800f3d2:	e127      	b.n	800f624 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800f3d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3d6:	3338      	adds	r3, #56	; 0x38
 800f3d8:	3313      	adds	r3, #19
 800f3da:	4618      	mov	r0, r3
 800f3dc:	f7fd fdfc 	bl	800cfd8 <ld_word>
 800f3e0:	4603      	mov	r3, r0
 800f3e2:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800f3e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	d106      	bne.n	800f3f8 <find_volume+0x2cc>
 800f3ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3ec:	3338      	adds	r3, #56	; 0x38
 800f3ee:	3320      	adds	r3, #32
 800f3f0:	4618      	mov	r0, r3
 800f3f2:	f7fd fe09 	bl	800d008 <ld_dword>
 800f3f6:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800f3f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3fa:	3338      	adds	r3, #56	; 0x38
 800f3fc:	330e      	adds	r3, #14
 800f3fe:	4618      	mov	r0, r3
 800f400:	f7fd fdea 	bl	800cfd8 <ld_word>
 800f404:	4603      	mov	r3, r0
 800f406:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800f408:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d104      	bne.n	800f418 <find_volume+0x2ec>
 800f40e:	230d      	movs	r3, #13
 800f410:	e108      	b.n	800f624 <find_volume+0x4f8>
 800f412:	bf00      	nop
 800f414:	2000020c 	.word	0x2000020c

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800f418:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800f41a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f41c:	4413      	add	r3, r2
 800f41e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f420:	8911      	ldrh	r1, [r2, #8]
 800f422:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f424:	8992      	ldrh	r2, [r2, #12]
 800f426:	0952      	lsrs	r2, r2, #5
 800f428:	b292      	uxth	r2, r2
 800f42a:	fbb1 f2f2 	udiv	r2, r1, r2
 800f42e:	b292      	uxth	r2, r2
 800f430:	4413      	add	r3, r2
 800f432:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800f434:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f438:	429a      	cmp	r2, r3
 800f43a:	d201      	bcs.n	800f440 <find_volume+0x314>
 800f43c:	230d      	movs	r3, #13
 800f43e:	e0f1      	b.n	800f624 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800f440:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f444:	1ad3      	subs	r3, r2, r3
 800f446:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f448:	8952      	ldrh	r2, [r2, #10]
 800f44a:	fbb3 f3f2 	udiv	r3, r3, r2
 800f44e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800f450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f452:	2b00      	cmp	r3, #0
 800f454:	d101      	bne.n	800f45a <find_volume+0x32e>
 800f456:	230d      	movs	r3, #13
 800f458:	e0e4      	b.n	800f624 <find_volume+0x4f8>
		fmt = FS_FAT32;
 800f45a:	2303      	movs	r3, #3
 800f45c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800f460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f462:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800f466:	4293      	cmp	r3, r2
 800f468:	d802      	bhi.n	800f470 <find_volume+0x344>
 800f46a:	2302      	movs	r3, #2
 800f46c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800f470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f472:	f640 72f5 	movw	r2, #4085	; 0xff5
 800f476:	4293      	cmp	r3, r2
 800f478:	d802      	bhi.n	800f480 <find_volume+0x354>
 800f47a:	2301      	movs	r3, #1
 800f47c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800f480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f482:	1c9a      	adds	r2, r3, #2
 800f484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f486:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800f488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f48a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f48c:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800f48e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800f490:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f492:	441a      	add	r2, r3
 800f494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f496:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800f498:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f49a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f49c:	441a      	add	r2, r3
 800f49e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4a0:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800f4a2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f4a6:	2b03      	cmp	r3, #3
 800f4a8:	d11e      	bne.n	800f4e8 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800f4aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4ac:	3338      	adds	r3, #56	; 0x38
 800f4ae:	332a      	adds	r3, #42	; 0x2a
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	f7fd fd91 	bl	800cfd8 <ld_word>
 800f4b6:	4603      	mov	r3, r0
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d001      	beq.n	800f4c0 <find_volume+0x394>
 800f4bc:	230d      	movs	r3, #13
 800f4be:	e0b1      	b.n	800f624 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800f4c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4c2:	891b      	ldrh	r3, [r3, #8]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d001      	beq.n	800f4cc <find_volume+0x3a0>
 800f4c8:	230d      	movs	r3, #13
 800f4ca:	e0ab      	b.n	800f624 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800f4cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4ce:	3338      	adds	r3, #56	; 0x38
 800f4d0:	332c      	adds	r3, #44	; 0x2c
 800f4d2:	4618      	mov	r0, r3
 800f4d4:	f7fd fd98 	bl	800d008 <ld_dword>
 800f4d8:	4602      	mov	r2, r0
 800f4da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4dc:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800f4de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4e0:	69db      	ldr	r3, [r3, #28]
 800f4e2:	009b      	lsls	r3, r3, #2
 800f4e4:	647b      	str	r3, [r7, #68]	; 0x44
 800f4e6:	e01f      	b.n	800f528 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800f4e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4ea:	891b      	ldrh	r3, [r3, #8]
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d101      	bne.n	800f4f4 <find_volume+0x3c8>
 800f4f0:	230d      	movs	r3, #13
 800f4f2:	e097      	b.n	800f624 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800f4f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f4f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f4fa:	441a      	add	r2, r3
 800f4fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4fe:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800f500:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f504:	2b02      	cmp	r3, #2
 800f506:	d103      	bne.n	800f510 <find_volume+0x3e4>
 800f508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f50a:	69db      	ldr	r3, [r3, #28]
 800f50c:	005b      	lsls	r3, r3, #1
 800f50e:	e00a      	b.n	800f526 <find_volume+0x3fa>
 800f510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f512:	69da      	ldr	r2, [r3, #28]
 800f514:	4613      	mov	r3, r2
 800f516:	005b      	lsls	r3, r3, #1
 800f518:	4413      	add	r3, r2
 800f51a:	085a      	lsrs	r2, r3, #1
 800f51c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f51e:	69db      	ldr	r3, [r3, #28]
 800f520:	f003 0301 	and.w	r3, r3, #1
 800f524:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800f526:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800f528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f52a:	6a1a      	ldr	r2, [r3, #32]
 800f52c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f52e:	899b      	ldrh	r3, [r3, #12]
 800f530:	4619      	mov	r1, r3
 800f532:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f534:	440b      	add	r3, r1
 800f536:	3b01      	subs	r3, #1
 800f538:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f53a:	8989      	ldrh	r1, [r1, #12]
 800f53c:	fbb3 f3f1 	udiv	r3, r3, r1
 800f540:	429a      	cmp	r2, r3
 800f542:	d201      	bcs.n	800f548 <find_volume+0x41c>
 800f544:	230d      	movs	r3, #13
 800f546:	e06d      	b.n	800f624 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800f548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f54a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f54e:	619a      	str	r2, [r3, #24]
 800f550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f552:	699a      	ldr	r2, [r3, #24]
 800f554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f556:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800f558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f55a:	2280      	movs	r2, #128	; 0x80
 800f55c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800f55e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f562:	2b03      	cmp	r3, #3
 800f564:	d149      	bne.n	800f5fa <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800f566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f568:	3338      	adds	r3, #56	; 0x38
 800f56a:	3330      	adds	r3, #48	; 0x30
 800f56c:	4618      	mov	r0, r3
 800f56e:	f7fd fd33 	bl	800cfd8 <ld_word>
 800f572:	4603      	mov	r3, r0
 800f574:	2b01      	cmp	r3, #1
 800f576:	d140      	bne.n	800f5fa <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800f578:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f57a:	3301      	adds	r3, #1
 800f57c:	4619      	mov	r1, r3
 800f57e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f580:	f7fd ffda 	bl	800d538 <move_window>
 800f584:	4603      	mov	r3, r0
 800f586:	2b00      	cmp	r3, #0
 800f588:	d137      	bne.n	800f5fa <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800f58a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f58c:	2200      	movs	r2, #0
 800f58e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800f590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f592:	3338      	adds	r3, #56	; 0x38
 800f594:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f598:	4618      	mov	r0, r3
 800f59a:	f7fd fd1d 	bl	800cfd8 <ld_word>
 800f59e:	4603      	mov	r3, r0
 800f5a0:	461a      	mov	r2, r3
 800f5a2:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800f5a6:	429a      	cmp	r2, r3
 800f5a8:	d127      	bne.n	800f5fa <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800f5aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5ac:	3338      	adds	r3, #56	; 0x38
 800f5ae:	4618      	mov	r0, r3
 800f5b0:	f7fd fd2a 	bl	800d008 <ld_dword>
 800f5b4:	4602      	mov	r2, r0
 800f5b6:	4b1d      	ldr	r3, [pc, #116]	; (800f62c <find_volume+0x500>)
 800f5b8:	429a      	cmp	r2, r3
 800f5ba:	d11e      	bne.n	800f5fa <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800f5bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5be:	3338      	adds	r3, #56	; 0x38
 800f5c0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	f7fd fd1f 	bl	800d008 <ld_dword>
 800f5ca:	4602      	mov	r2, r0
 800f5cc:	4b18      	ldr	r3, [pc, #96]	; (800f630 <find_volume+0x504>)
 800f5ce:	429a      	cmp	r2, r3
 800f5d0:	d113      	bne.n	800f5fa <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800f5d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5d4:	3338      	adds	r3, #56	; 0x38
 800f5d6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800f5da:	4618      	mov	r0, r3
 800f5dc:	f7fd fd14 	bl	800d008 <ld_dword>
 800f5e0:	4602      	mov	r2, r0
 800f5e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5e4:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800f5e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5e8:	3338      	adds	r3, #56	; 0x38
 800f5ea:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800f5ee:	4618      	mov	r0, r3
 800f5f0:	f7fd fd0a 	bl	800d008 <ld_dword>
 800f5f4:	4602      	mov	r2, r0
 800f5f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5f8:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800f5fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5fc:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800f600:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800f602:	4b0c      	ldr	r3, [pc, #48]	; (800f634 <find_volume+0x508>)
 800f604:	881b      	ldrh	r3, [r3, #0]
 800f606:	3301      	adds	r3, #1
 800f608:	b29a      	uxth	r2, r3
 800f60a:	4b0a      	ldr	r3, [pc, #40]	; (800f634 <find_volume+0x508>)
 800f60c:	801a      	strh	r2, [r3, #0]
 800f60e:	4b09      	ldr	r3, [pc, #36]	; (800f634 <find_volume+0x508>)
 800f610:	881a      	ldrh	r2, [r3, #0]
 800f612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f614:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800f616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f618:	4a07      	ldr	r2, [pc, #28]	; (800f638 <find_volume+0x50c>)
 800f61a:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800f61c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f61e:	f7fd ff23 	bl	800d468 <clear_lock>
#endif
	return FR_OK;
 800f622:	2300      	movs	r3, #0
}
 800f624:	4618      	mov	r0, r3
 800f626:	3758      	adds	r7, #88	; 0x58
 800f628:	46bd      	mov	sp, r7
 800f62a:	bd80      	pop	{r7, pc}
 800f62c:	41615252 	.word	0x41615252
 800f630:	61417272 	.word	0x61417272
 800f634:	20000210 	.word	0x20000210
 800f638:	20000234 	.word	0x20000234

0800f63c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800f63c:	b580      	push	{r7, lr}
 800f63e:	b084      	sub	sp, #16
 800f640:	af00      	add	r7, sp, #0
 800f642:	6078      	str	r0, [r7, #4]
 800f644:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800f646:	2309      	movs	r3, #9
 800f648:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d01c      	beq.n	800f68a <validate+0x4e>
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	2b00      	cmp	r3, #0
 800f656:	d018      	beq.n	800f68a <validate+0x4e>
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	781b      	ldrb	r3, [r3, #0]
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d013      	beq.n	800f68a <validate+0x4e>
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	889a      	ldrh	r2, [r3, #4]
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	88db      	ldrh	r3, [r3, #6]
 800f66c:	429a      	cmp	r2, r3
 800f66e:	d10c      	bne.n	800f68a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	785b      	ldrb	r3, [r3, #1]
 800f676:	4618      	mov	r0, r3
 800f678:	f7fd fc10 	bl	800ce9c <disk_status>
 800f67c:	4603      	mov	r3, r0
 800f67e:	f003 0301 	and.w	r3, r3, #1
 800f682:	2b00      	cmp	r3, #0
 800f684:	d101      	bne.n	800f68a <validate+0x4e>
			res = FR_OK;
 800f686:	2300      	movs	r3, #0
 800f688:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f68a:	7bfb      	ldrb	r3, [r7, #15]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d102      	bne.n	800f696 <validate+0x5a>
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	e000      	b.n	800f698 <validate+0x5c>
 800f696:	2300      	movs	r3, #0
 800f698:	683a      	ldr	r2, [r7, #0]
 800f69a:	6013      	str	r3, [r2, #0]
	return res;
 800f69c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f69e:	4618      	mov	r0, r3
 800f6a0:	3710      	adds	r7, #16
 800f6a2:	46bd      	mov	sp, r7
 800f6a4:	bd80      	pop	{r7, pc}
	...

0800f6a8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800f6a8:	b580      	push	{r7, lr}
 800f6aa:	b088      	sub	sp, #32
 800f6ac:	af00      	add	r7, sp, #0
 800f6ae:	60f8      	str	r0, [r7, #12]
 800f6b0:	60b9      	str	r1, [r7, #8]
 800f6b2:	4613      	mov	r3, r2
 800f6b4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800f6b6:	68bb      	ldr	r3, [r7, #8]
 800f6b8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800f6ba:	f107 0310 	add.w	r3, r7, #16
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f7ff fc9a 	bl	800eff8 <get_ldnumber>
 800f6c4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800f6c6:	69fb      	ldr	r3, [r7, #28]
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	da01      	bge.n	800f6d0 <f_mount+0x28>
 800f6cc:	230b      	movs	r3, #11
 800f6ce:	e02b      	b.n	800f728 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800f6d0:	4a17      	ldr	r2, [pc, #92]	; (800f730 <f_mount+0x88>)
 800f6d2:	69fb      	ldr	r3, [r7, #28]
 800f6d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f6d8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800f6da:	69bb      	ldr	r3, [r7, #24]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d005      	beq.n	800f6ec <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800f6e0:	69b8      	ldr	r0, [r7, #24]
 800f6e2:	f7fd fec1 	bl	800d468 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800f6e6:	69bb      	ldr	r3, [r7, #24]
 800f6e8:	2200      	movs	r2, #0
 800f6ea:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d002      	beq.n	800f6f8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	2200      	movs	r2, #0
 800f6f6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800f6f8:	68fa      	ldr	r2, [r7, #12]
 800f6fa:	490d      	ldr	r1, [pc, #52]	; (800f730 <f_mount+0x88>)
 800f6fc:	69fb      	ldr	r3, [r7, #28]
 800f6fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d002      	beq.n	800f70e <f_mount+0x66>
 800f708:	79fb      	ldrb	r3, [r7, #7]
 800f70a:	2b01      	cmp	r3, #1
 800f70c:	d001      	beq.n	800f712 <f_mount+0x6a>
 800f70e:	2300      	movs	r3, #0
 800f710:	e00a      	b.n	800f728 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800f712:	f107 010c 	add.w	r1, r7, #12
 800f716:	f107 0308 	add.w	r3, r7, #8
 800f71a:	2200      	movs	r2, #0
 800f71c:	4618      	mov	r0, r3
 800f71e:	f7ff fd05 	bl	800f12c <find_volume>
 800f722:	4603      	mov	r3, r0
 800f724:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800f726:	7dfb      	ldrb	r3, [r7, #23]
}
 800f728:	4618      	mov	r0, r3
 800f72a:	3720      	adds	r7, #32
 800f72c:	46bd      	mov	sp, r7
 800f72e:	bd80      	pop	{r7, pc}
 800f730:	2000020c 	.word	0x2000020c

0800f734 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800f734:	b580      	push	{r7, lr}
 800f736:	b09a      	sub	sp, #104	; 0x68
 800f738:	af00      	add	r7, sp, #0
 800f73a:	60f8      	str	r0, [r7, #12]
 800f73c:	60b9      	str	r1, [r7, #8]
 800f73e:	4613      	mov	r3, r2
 800f740:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800f742:	68fb      	ldr	r3, [r7, #12]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d101      	bne.n	800f74c <f_open+0x18>
 800f748:	2309      	movs	r3, #9
 800f74a:	e1bb      	b.n	800fac4 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800f74c:	79fb      	ldrb	r3, [r7, #7]
 800f74e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f752:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800f754:	79fa      	ldrb	r2, [r7, #7]
 800f756:	f107 0114 	add.w	r1, r7, #20
 800f75a:	f107 0308 	add.w	r3, r7, #8
 800f75e:	4618      	mov	r0, r3
 800f760:	f7ff fce4 	bl	800f12c <find_volume>
 800f764:	4603      	mov	r3, r0
 800f766:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800f76a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f76e:	2b00      	cmp	r3, #0
 800f770:	f040 819f 	bne.w	800fab2 <f_open+0x37e>
		dj.obj.fs = fs;
 800f774:	697b      	ldr	r3, [r7, #20]
 800f776:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800f778:	68ba      	ldr	r2, [r7, #8]
 800f77a:	f107 0318 	add.w	r3, r7, #24
 800f77e:	4611      	mov	r1, r2
 800f780:	4618      	mov	r0, r3
 800f782:	f7ff fbc3 	bl	800ef0c <follow_path>
 800f786:	4603      	mov	r3, r0
 800f788:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800f78c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f790:	2b00      	cmp	r3, #0
 800f792:	d11a      	bne.n	800f7ca <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800f794:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800f798:	b25b      	sxtb	r3, r3
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	da03      	bge.n	800f7a6 <f_open+0x72>
				res = FR_INVALID_NAME;
 800f79e:	2306      	movs	r3, #6
 800f7a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800f7a4:	e011      	b.n	800f7ca <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f7a6:	79fb      	ldrb	r3, [r7, #7]
 800f7a8:	f023 0301 	bic.w	r3, r3, #1
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	bf14      	ite	ne
 800f7b0:	2301      	movne	r3, #1
 800f7b2:	2300      	moveq	r3, #0
 800f7b4:	b2db      	uxtb	r3, r3
 800f7b6:	461a      	mov	r2, r3
 800f7b8:	f107 0318 	add.w	r3, r7, #24
 800f7bc:	4611      	mov	r1, r2
 800f7be:	4618      	mov	r0, r3
 800f7c0:	f7fd fd0a 	bl	800d1d8 <chk_lock>
 800f7c4:	4603      	mov	r3, r0
 800f7c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800f7ca:	79fb      	ldrb	r3, [r7, #7]
 800f7cc:	f003 031c 	and.w	r3, r3, #28
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d07f      	beq.n	800f8d4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800f7d4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d017      	beq.n	800f80c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800f7dc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f7e0:	2b04      	cmp	r3, #4
 800f7e2:	d10e      	bne.n	800f802 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f7e4:	f7fd fd54 	bl	800d290 <enq_lock>
 800f7e8:	4603      	mov	r3, r0
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d006      	beq.n	800f7fc <f_open+0xc8>
 800f7ee:	f107 0318 	add.w	r3, r7, #24
 800f7f2:	4618      	mov	r0, r3
 800f7f4:	f7fe ffb2 	bl	800e75c <dir_register>
 800f7f8:	4603      	mov	r3, r0
 800f7fa:	e000      	b.n	800f7fe <f_open+0xca>
 800f7fc:	2312      	movs	r3, #18
 800f7fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800f802:	79fb      	ldrb	r3, [r7, #7]
 800f804:	f043 0308 	orr.w	r3, r3, #8
 800f808:	71fb      	strb	r3, [r7, #7]
 800f80a:	e010      	b.n	800f82e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800f80c:	7fbb      	ldrb	r3, [r7, #30]
 800f80e:	f003 0311 	and.w	r3, r3, #17
 800f812:	2b00      	cmp	r3, #0
 800f814:	d003      	beq.n	800f81e <f_open+0xea>
					res = FR_DENIED;
 800f816:	2307      	movs	r3, #7
 800f818:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800f81c:	e007      	b.n	800f82e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800f81e:	79fb      	ldrb	r3, [r7, #7]
 800f820:	f003 0304 	and.w	r3, r3, #4
 800f824:	2b00      	cmp	r3, #0
 800f826:	d002      	beq.n	800f82e <f_open+0xfa>
 800f828:	2308      	movs	r3, #8
 800f82a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f82e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f832:	2b00      	cmp	r3, #0
 800f834:	d168      	bne.n	800f908 <f_open+0x1d4>
 800f836:	79fb      	ldrb	r3, [r7, #7]
 800f838:	f003 0308 	and.w	r3, r3, #8
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d063      	beq.n	800f908 <f_open+0x1d4>
				dw = GET_FATTIME();
 800f840:	f7fb fd8c 	bl	800b35c <get_fattime>
 800f844:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800f846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f848:	330e      	adds	r3, #14
 800f84a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f84c:	4618      	mov	r0, r3
 800f84e:	f7fd fc19 	bl	800d084 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800f852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f854:	3316      	adds	r3, #22
 800f856:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f858:	4618      	mov	r0, r3
 800f85a:	f7fd fc13 	bl	800d084 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800f85e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f860:	330b      	adds	r3, #11
 800f862:	2220      	movs	r2, #32
 800f864:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800f866:	697b      	ldr	r3, [r7, #20]
 800f868:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f86a:	4611      	mov	r1, r2
 800f86c:	4618      	mov	r0, r3
 800f86e:	f7fe fbe2 	bl	800e036 <ld_clust>
 800f872:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800f874:	697b      	ldr	r3, [r7, #20]
 800f876:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f878:	2200      	movs	r2, #0
 800f87a:	4618      	mov	r0, r3
 800f87c:	f7fe fbfa 	bl	800e074 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800f880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f882:	331c      	adds	r3, #28
 800f884:	2100      	movs	r1, #0
 800f886:	4618      	mov	r0, r3
 800f888:	f7fd fbfc 	bl	800d084 <st_dword>
					fs->wflag = 1;
 800f88c:	697b      	ldr	r3, [r7, #20]
 800f88e:	2201      	movs	r2, #1
 800f890:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800f892:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f894:	2b00      	cmp	r3, #0
 800f896:	d037      	beq.n	800f908 <f_open+0x1d4>
						dw = fs->winsect;
 800f898:	697b      	ldr	r3, [r7, #20]
 800f89a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f89c:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800f89e:	f107 0318 	add.w	r3, r7, #24
 800f8a2:	2200      	movs	r2, #0
 800f8a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f8a6:	4618      	mov	r0, r3
 800f8a8:	f7fe f8ea 	bl	800da80 <remove_chain>
 800f8ac:	4603      	mov	r3, r0
 800f8ae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800f8b2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d126      	bne.n	800f908 <f_open+0x1d4>
							res = move_window(fs, dw);
 800f8ba:	697b      	ldr	r3, [r7, #20]
 800f8bc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f8be:	4618      	mov	r0, r3
 800f8c0:	f7fd fe3a 	bl	800d538 <move_window>
 800f8c4:	4603      	mov	r3, r0
 800f8c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800f8ca:	697b      	ldr	r3, [r7, #20]
 800f8cc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f8ce:	3a01      	subs	r2, #1
 800f8d0:	615a      	str	r2, [r3, #20]
 800f8d2:	e019      	b.n	800f908 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800f8d4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d115      	bne.n	800f908 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800f8dc:	7fbb      	ldrb	r3, [r7, #30]
 800f8de:	f003 0310 	and.w	r3, r3, #16
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d003      	beq.n	800f8ee <f_open+0x1ba>
					res = FR_NO_FILE;
 800f8e6:	2304      	movs	r3, #4
 800f8e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800f8ec:	e00c      	b.n	800f908 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800f8ee:	79fb      	ldrb	r3, [r7, #7]
 800f8f0:	f003 0302 	and.w	r3, r3, #2
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d007      	beq.n	800f908 <f_open+0x1d4>
 800f8f8:	7fbb      	ldrb	r3, [r7, #30]
 800f8fa:	f003 0301 	and.w	r3, r3, #1
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d002      	beq.n	800f908 <f_open+0x1d4>
						res = FR_DENIED;
 800f902:	2307      	movs	r3, #7
 800f904:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800f908:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d128      	bne.n	800f962 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800f910:	79fb      	ldrb	r3, [r7, #7]
 800f912:	f003 0308 	and.w	r3, r3, #8
 800f916:	2b00      	cmp	r3, #0
 800f918:	d003      	beq.n	800f922 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800f91a:	79fb      	ldrb	r3, [r7, #7]
 800f91c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f920:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800f922:	697b      	ldr	r3, [r7, #20]
 800f924:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800f92a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f930:	79fb      	ldrb	r3, [r7, #7]
 800f932:	f023 0301 	bic.w	r3, r3, #1
 800f936:	2b00      	cmp	r3, #0
 800f938:	bf14      	ite	ne
 800f93a:	2301      	movne	r3, #1
 800f93c:	2300      	moveq	r3, #0
 800f93e:	b2db      	uxtb	r3, r3
 800f940:	461a      	mov	r2, r3
 800f942:	f107 0318 	add.w	r3, r7, #24
 800f946:	4611      	mov	r1, r2
 800f948:	4618      	mov	r0, r3
 800f94a:	f7fd fcc3 	bl	800d2d4 <inc_lock>
 800f94e:	4602      	mov	r2, r0
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	691b      	ldr	r3, [r3, #16]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d102      	bne.n	800f962 <f_open+0x22e>
 800f95c:	2302      	movs	r3, #2
 800f95e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800f962:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f966:	2b00      	cmp	r3, #0
 800f968:	f040 80a3 	bne.w	800fab2 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800f96c:	697b      	ldr	r3, [r7, #20]
 800f96e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f970:	4611      	mov	r1, r2
 800f972:	4618      	mov	r0, r3
 800f974:	f7fe fb5f 	bl	800e036 <ld_clust>
 800f978:	4602      	mov	r2, r0
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800f97e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f980:	331c      	adds	r3, #28
 800f982:	4618      	mov	r0, r3
 800f984:	f7fd fb40 	bl	800d008 <ld_dword>
 800f988:	4602      	mov	r2, r0
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	2200      	movs	r2, #0
 800f992:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800f994:	697a      	ldr	r2, [r7, #20]
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800f99a:	697b      	ldr	r3, [r7, #20]
 800f99c:	88da      	ldrh	r2, [r3, #6]
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	79fa      	ldrb	r2, [r7, #7]
 800f9a6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	2200      	movs	r2, #0
 800f9ac:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	2200      	movs	r2, #0
 800f9b2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	2200      	movs	r2, #0
 800f9b8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	3330      	adds	r3, #48	; 0x30
 800f9be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f9c2:	2100      	movs	r1, #0
 800f9c4:	4618      	mov	r0, r3
 800f9c6:	f7fd fbaa 	bl	800d11e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800f9ca:	79fb      	ldrb	r3, [r7, #7]
 800f9cc:	f003 0320 	and.w	r3, r3, #32
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d06e      	beq.n	800fab2 <f_open+0x37e>
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	68db      	ldr	r3, [r3, #12]
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d06a      	beq.n	800fab2 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	68da      	ldr	r2, [r3, #12]
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f9e4:	697b      	ldr	r3, [r7, #20]
 800f9e6:	895b      	ldrh	r3, [r3, #10]
 800f9e8:	461a      	mov	r2, r3
 800f9ea:	697b      	ldr	r3, [r7, #20]
 800f9ec:	899b      	ldrh	r3, [r3, #12]
 800f9ee:	fb03 f302 	mul.w	r3, r3, r2
 800f9f2:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	689b      	ldr	r3, [r3, #8]
 800f9f8:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	68db      	ldr	r3, [r3, #12]
 800f9fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fa00:	e016      	b.n	800fa30 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800fa06:	4618      	mov	r0, r3
 800fa08:	f7fd fe53 	bl	800d6b2 <get_fat>
 800fa0c:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800fa0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fa10:	2b01      	cmp	r3, #1
 800fa12:	d802      	bhi.n	800fa1a <f_open+0x2e6>
 800fa14:	2302      	movs	r3, #2
 800fa16:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800fa1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fa1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fa20:	d102      	bne.n	800fa28 <f_open+0x2f4>
 800fa22:	2301      	movs	r3, #1
 800fa24:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800fa28:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800fa2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fa2c:	1ad3      	subs	r3, r2, r3
 800fa2e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fa30:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d103      	bne.n	800fa40 <f_open+0x30c>
 800fa38:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800fa3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fa3c:	429a      	cmp	r2, r3
 800fa3e:	d8e0      	bhi.n	800fa02 <f_open+0x2ce>
				}
				fp->clust = clst;
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800fa44:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800fa46:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d131      	bne.n	800fab2 <f_open+0x37e>
 800fa4e:	697b      	ldr	r3, [r7, #20]
 800fa50:	899b      	ldrh	r3, [r3, #12]
 800fa52:	461a      	mov	r2, r3
 800fa54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fa56:	fbb3 f1f2 	udiv	r1, r3, r2
 800fa5a:	fb02 f201 	mul.w	r2, r2, r1
 800fa5e:	1a9b      	subs	r3, r3, r2
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d026      	beq.n	800fab2 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800fa64:	697b      	ldr	r3, [r7, #20]
 800fa66:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800fa68:	4618      	mov	r0, r3
 800fa6a:	f7fd fe03 	bl	800d674 <clust2sect>
 800fa6e:	64f8      	str	r0, [r7, #76]	; 0x4c
 800fa70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d103      	bne.n	800fa7e <f_open+0x34a>
						res = FR_INT_ERR;
 800fa76:	2302      	movs	r3, #2
 800fa78:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800fa7c:	e019      	b.n	800fab2 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800fa7e:	697b      	ldr	r3, [r7, #20]
 800fa80:	899b      	ldrh	r3, [r3, #12]
 800fa82:	461a      	mov	r2, r3
 800fa84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fa86:	fbb3 f2f2 	udiv	r2, r3, r2
 800fa8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fa8c:	441a      	add	r2, r3
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800fa92:	697b      	ldr	r3, [r7, #20]
 800fa94:	7858      	ldrb	r0, [r3, #1]
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	6a1a      	ldr	r2, [r3, #32]
 800faa0:	2301      	movs	r3, #1
 800faa2:	f7fd fa3b 	bl	800cf1c <disk_read>
 800faa6:	4603      	mov	r3, r0
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d002      	beq.n	800fab2 <f_open+0x37e>
 800faac:	2301      	movs	r3, #1
 800faae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800fab2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d002      	beq.n	800fac0 <f_open+0x38c>
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	2200      	movs	r2, #0
 800fabe:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800fac0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800fac4:	4618      	mov	r0, r3
 800fac6:	3768      	adds	r7, #104	; 0x68
 800fac8:	46bd      	mov	sp, r7
 800faca:	bd80      	pop	{r7, pc}

0800facc <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800facc:	b580      	push	{r7, lr}
 800face:	b08e      	sub	sp, #56	; 0x38
 800fad0:	af00      	add	r7, sp, #0
 800fad2:	60f8      	str	r0, [r7, #12]
 800fad4:	60b9      	str	r1, [r7, #8]
 800fad6:	607a      	str	r2, [r7, #4]
 800fad8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800fada:	68bb      	ldr	r3, [r7, #8]
 800fadc:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800fade:	683b      	ldr	r3, [r7, #0]
 800fae0:	2200      	movs	r2, #0
 800fae2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	f107 0214 	add.w	r2, r7, #20
 800faea:	4611      	mov	r1, r2
 800faec:	4618      	mov	r0, r3
 800faee:	f7ff fda5 	bl	800f63c <validate>
 800faf2:	4603      	mov	r3, r0
 800faf4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800faf8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d107      	bne.n	800fb10 <f_read+0x44>
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	7d5b      	ldrb	r3, [r3, #21]
 800fb04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800fb08:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d002      	beq.n	800fb16 <f_read+0x4a>
 800fb10:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fb14:	e135      	b.n	800fd82 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	7d1b      	ldrb	r3, [r3, #20]
 800fb1a:	f003 0301 	and.w	r3, r3, #1
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d101      	bne.n	800fb26 <f_read+0x5a>
 800fb22:	2307      	movs	r3, #7
 800fb24:	e12d      	b.n	800fd82 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	68da      	ldr	r2, [r3, #12]
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	699b      	ldr	r3, [r3, #24]
 800fb2e:	1ad3      	subs	r3, r2, r3
 800fb30:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800fb32:	687a      	ldr	r2, [r7, #4]
 800fb34:	6a3b      	ldr	r3, [r7, #32]
 800fb36:	429a      	cmp	r2, r3
 800fb38:	f240 811e 	bls.w	800fd78 <f_read+0x2ac>
 800fb3c:	6a3b      	ldr	r3, [r7, #32]
 800fb3e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800fb40:	e11a      	b.n	800fd78 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	699b      	ldr	r3, [r3, #24]
 800fb46:	697a      	ldr	r2, [r7, #20]
 800fb48:	8992      	ldrh	r2, [r2, #12]
 800fb4a:	fbb3 f1f2 	udiv	r1, r3, r2
 800fb4e:	fb02 f201 	mul.w	r2, r2, r1
 800fb52:	1a9b      	subs	r3, r3, r2
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	f040 80d5 	bne.w	800fd04 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	699b      	ldr	r3, [r3, #24]
 800fb5e:	697a      	ldr	r2, [r7, #20]
 800fb60:	8992      	ldrh	r2, [r2, #12]
 800fb62:	fbb3 f3f2 	udiv	r3, r3, r2
 800fb66:	697a      	ldr	r2, [r7, #20]
 800fb68:	8952      	ldrh	r2, [r2, #10]
 800fb6a:	3a01      	subs	r2, #1
 800fb6c:	4013      	ands	r3, r2
 800fb6e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800fb70:	69fb      	ldr	r3, [r7, #28]
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d12f      	bne.n	800fbd6 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	699b      	ldr	r3, [r3, #24]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d103      	bne.n	800fb86 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	689b      	ldr	r3, [r3, #8]
 800fb82:	633b      	str	r3, [r7, #48]	; 0x30
 800fb84:	e013      	b.n	800fbae <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d007      	beq.n	800fb9e <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	699b      	ldr	r3, [r3, #24]
 800fb92:	4619      	mov	r1, r3
 800fb94:	68f8      	ldr	r0, [r7, #12]
 800fb96:	f7fe f870 	bl	800dc7a <clmt_clust>
 800fb9a:	6338      	str	r0, [r7, #48]	; 0x30
 800fb9c:	e007      	b.n	800fbae <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800fb9e:	68fa      	ldr	r2, [r7, #12]
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	69db      	ldr	r3, [r3, #28]
 800fba4:	4619      	mov	r1, r3
 800fba6:	4610      	mov	r0, r2
 800fba8:	f7fd fd83 	bl	800d6b2 <get_fat>
 800fbac:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800fbae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbb0:	2b01      	cmp	r3, #1
 800fbb2:	d804      	bhi.n	800fbbe <f_read+0xf2>
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	2202      	movs	r2, #2
 800fbb8:	755a      	strb	r2, [r3, #21]
 800fbba:	2302      	movs	r3, #2
 800fbbc:	e0e1      	b.n	800fd82 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800fbbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fbc4:	d104      	bne.n	800fbd0 <f_read+0x104>
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	2201      	movs	r2, #1
 800fbca:	755a      	strb	r2, [r3, #21]
 800fbcc:	2301      	movs	r3, #1
 800fbce:	e0d8      	b.n	800fd82 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 800fbd0:	68fb      	ldr	r3, [r7, #12]
 800fbd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fbd4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800fbd6:	697a      	ldr	r2, [r7, #20]
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	69db      	ldr	r3, [r3, #28]
 800fbdc:	4619      	mov	r1, r3
 800fbde:	4610      	mov	r0, r2
 800fbe0:	f7fd fd48 	bl	800d674 <clust2sect>
 800fbe4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800fbe6:	69bb      	ldr	r3, [r7, #24]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d104      	bne.n	800fbf6 <f_read+0x12a>
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	2202      	movs	r2, #2
 800fbf0:	755a      	strb	r2, [r3, #21]
 800fbf2:	2302      	movs	r3, #2
 800fbf4:	e0c5      	b.n	800fd82 <f_read+0x2b6>
			sect += csect;
 800fbf6:	69ba      	ldr	r2, [r7, #24]
 800fbf8:	69fb      	ldr	r3, [r7, #28]
 800fbfa:	4413      	add	r3, r2
 800fbfc:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800fbfe:	697b      	ldr	r3, [r7, #20]
 800fc00:	899b      	ldrh	r3, [r3, #12]
 800fc02:	461a      	mov	r2, r3
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	fbb3 f3f2 	udiv	r3, r3, r2
 800fc0a:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800fc0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d041      	beq.n	800fc96 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800fc12:	69fa      	ldr	r2, [r7, #28]
 800fc14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc16:	4413      	add	r3, r2
 800fc18:	697a      	ldr	r2, [r7, #20]
 800fc1a:	8952      	ldrh	r2, [r2, #10]
 800fc1c:	4293      	cmp	r3, r2
 800fc1e:	d905      	bls.n	800fc2c <f_read+0x160>
					cc = fs->csize - csect;
 800fc20:	697b      	ldr	r3, [r7, #20]
 800fc22:	895b      	ldrh	r3, [r3, #10]
 800fc24:	461a      	mov	r2, r3
 800fc26:	69fb      	ldr	r3, [r7, #28]
 800fc28:	1ad3      	subs	r3, r2, r3
 800fc2a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800fc2c:	697b      	ldr	r3, [r7, #20]
 800fc2e:	7858      	ldrb	r0, [r3, #1]
 800fc30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc32:	69ba      	ldr	r2, [r7, #24]
 800fc34:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fc36:	f7fd f971 	bl	800cf1c <disk_read>
 800fc3a:	4603      	mov	r3, r0
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d004      	beq.n	800fc4a <f_read+0x17e>
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	2201      	movs	r2, #1
 800fc44:	755a      	strb	r2, [r3, #21]
 800fc46:	2301      	movs	r3, #1
 800fc48:	e09b      	b.n	800fd82 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	7d1b      	ldrb	r3, [r3, #20]
 800fc4e:	b25b      	sxtb	r3, r3
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	da18      	bge.n	800fc86 <f_read+0x1ba>
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	6a1a      	ldr	r2, [r3, #32]
 800fc58:	69bb      	ldr	r3, [r7, #24]
 800fc5a:	1ad3      	subs	r3, r2, r3
 800fc5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fc5e:	429a      	cmp	r2, r3
 800fc60:	d911      	bls.n	800fc86 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	6a1a      	ldr	r2, [r3, #32]
 800fc66:	69bb      	ldr	r3, [r7, #24]
 800fc68:	1ad3      	subs	r3, r2, r3
 800fc6a:	697a      	ldr	r2, [r7, #20]
 800fc6c:	8992      	ldrh	r2, [r2, #12]
 800fc6e:	fb02 f303 	mul.w	r3, r2, r3
 800fc72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fc74:	18d0      	adds	r0, r2, r3
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800fc7c:	697b      	ldr	r3, [r7, #20]
 800fc7e:	899b      	ldrh	r3, [r3, #12]
 800fc80:	461a      	mov	r2, r3
 800fc82:	f7fd fa2b 	bl	800d0dc <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800fc86:	697b      	ldr	r3, [r7, #20]
 800fc88:	899b      	ldrh	r3, [r3, #12]
 800fc8a:	461a      	mov	r2, r3
 800fc8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc8e:	fb02 f303 	mul.w	r3, r2, r3
 800fc92:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800fc94:	e05c      	b.n	800fd50 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	6a1b      	ldr	r3, [r3, #32]
 800fc9a:	69ba      	ldr	r2, [r7, #24]
 800fc9c:	429a      	cmp	r2, r3
 800fc9e:	d02e      	beq.n	800fcfe <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	7d1b      	ldrb	r3, [r3, #20]
 800fca4:	b25b      	sxtb	r3, r3
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	da18      	bge.n	800fcdc <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800fcaa:	697b      	ldr	r3, [r7, #20]
 800fcac:	7858      	ldrb	r0, [r3, #1]
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	6a1a      	ldr	r2, [r3, #32]
 800fcb8:	2301      	movs	r3, #1
 800fcba:	f7fd f94f 	bl	800cf5c <disk_write>
 800fcbe:	4603      	mov	r3, r0
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d004      	beq.n	800fcce <f_read+0x202>
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	2201      	movs	r2, #1
 800fcc8:	755a      	strb	r2, [r3, #21]
 800fcca:	2301      	movs	r3, #1
 800fccc:	e059      	b.n	800fd82 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	7d1b      	ldrb	r3, [r3, #20]
 800fcd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fcd6:	b2da      	uxtb	r2, r3
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800fcdc:	697b      	ldr	r3, [r7, #20]
 800fcde:	7858      	ldrb	r0, [r3, #1]
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800fce6:	2301      	movs	r3, #1
 800fce8:	69ba      	ldr	r2, [r7, #24]
 800fcea:	f7fd f917 	bl	800cf1c <disk_read>
 800fcee:	4603      	mov	r3, r0
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d004      	beq.n	800fcfe <f_read+0x232>
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	2201      	movs	r2, #1
 800fcf8:	755a      	strb	r2, [r3, #21]
 800fcfa:	2301      	movs	r3, #1
 800fcfc:	e041      	b.n	800fd82 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	69ba      	ldr	r2, [r7, #24]
 800fd02:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800fd04:	697b      	ldr	r3, [r7, #20]
 800fd06:	899b      	ldrh	r3, [r3, #12]
 800fd08:	4618      	mov	r0, r3
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	699b      	ldr	r3, [r3, #24]
 800fd0e:	697a      	ldr	r2, [r7, #20]
 800fd10:	8992      	ldrh	r2, [r2, #12]
 800fd12:	fbb3 f1f2 	udiv	r1, r3, r2
 800fd16:	fb02 f201 	mul.w	r2, r2, r1
 800fd1a:	1a9b      	subs	r3, r3, r2
 800fd1c:	1ac3      	subs	r3, r0, r3
 800fd1e:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800fd20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	429a      	cmp	r2, r3
 800fd26:	d901      	bls.n	800fd2c <f_read+0x260>
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	699b      	ldr	r3, [r3, #24]
 800fd36:	697a      	ldr	r2, [r7, #20]
 800fd38:	8992      	ldrh	r2, [r2, #12]
 800fd3a:	fbb3 f0f2 	udiv	r0, r3, r2
 800fd3e:	fb02 f200 	mul.w	r2, r2, r0
 800fd42:	1a9b      	subs	r3, r3, r2
 800fd44:	440b      	add	r3, r1
 800fd46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fd48:	4619      	mov	r1, r3
 800fd4a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fd4c:	f7fd f9c6 	bl	800d0dc <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800fd50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fd52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd54:	4413      	add	r3, r2
 800fd56:	627b      	str	r3, [r7, #36]	; 0x24
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	699a      	ldr	r2, [r3, #24]
 800fd5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd5e:	441a      	add	r2, r3
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	619a      	str	r2, [r3, #24]
 800fd64:	683b      	ldr	r3, [r7, #0]
 800fd66:	681a      	ldr	r2, [r3, #0]
 800fd68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd6a:	441a      	add	r2, r3
 800fd6c:	683b      	ldr	r3, [r7, #0]
 800fd6e:	601a      	str	r2, [r3, #0]
 800fd70:	687a      	ldr	r2, [r7, #4]
 800fd72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd74:	1ad3      	subs	r3, r2, r3
 800fd76:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	f47f aee1 	bne.w	800fb42 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800fd80:	2300      	movs	r3, #0
}
 800fd82:	4618      	mov	r0, r3
 800fd84:	3738      	adds	r7, #56	; 0x38
 800fd86:	46bd      	mov	sp, r7
 800fd88:	bd80      	pop	{r7, pc}

0800fd8a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800fd8a:	b580      	push	{r7, lr}
 800fd8c:	b08c      	sub	sp, #48	; 0x30
 800fd8e:	af00      	add	r7, sp, #0
 800fd90:	60f8      	str	r0, [r7, #12]
 800fd92:	60b9      	str	r1, [r7, #8]
 800fd94:	607a      	str	r2, [r7, #4]
 800fd96:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800fd98:	68bb      	ldr	r3, [r7, #8]
 800fd9a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800fd9c:	683b      	ldr	r3, [r7, #0]
 800fd9e:	2200      	movs	r2, #0
 800fda0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	f107 0210 	add.w	r2, r7, #16
 800fda8:	4611      	mov	r1, r2
 800fdaa:	4618      	mov	r0, r3
 800fdac:	f7ff fc46 	bl	800f63c <validate>
 800fdb0:	4603      	mov	r3, r0
 800fdb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800fdb6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d107      	bne.n	800fdce <f_write+0x44>
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	7d5b      	ldrb	r3, [r3, #21]
 800fdc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800fdc6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d002      	beq.n	800fdd4 <f_write+0x4a>
 800fdce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800fdd2:	e16a      	b.n	80100aa <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800fdd4:	68fb      	ldr	r3, [r7, #12]
 800fdd6:	7d1b      	ldrb	r3, [r3, #20]
 800fdd8:	f003 0302 	and.w	r3, r3, #2
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d101      	bne.n	800fde4 <f_write+0x5a>
 800fde0:	2307      	movs	r3, #7
 800fde2:	e162      	b.n	80100aa <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	699a      	ldr	r2, [r3, #24]
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	441a      	add	r2, r3
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	699b      	ldr	r3, [r3, #24]
 800fdf0:	429a      	cmp	r2, r3
 800fdf2:	f080 814c 	bcs.w	801008e <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	699b      	ldr	r3, [r3, #24]
 800fdfa:	43db      	mvns	r3, r3
 800fdfc:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800fdfe:	e146      	b.n	801008e <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	699b      	ldr	r3, [r3, #24]
 800fe04:	693a      	ldr	r2, [r7, #16]
 800fe06:	8992      	ldrh	r2, [r2, #12]
 800fe08:	fbb3 f1f2 	udiv	r1, r3, r2
 800fe0c:	fb02 f201 	mul.w	r2, r2, r1
 800fe10:	1a9b      	subs	r3, r3, r2
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	f040 80f1 	bne.w	800fffa <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	699b      	ldr	r3, [r3, #24]
 800fe1c:	693a      	ldr	r2, [r7, #16]
 800fe1e:	8992      	ldrh	r2, [r2, #12]
 800fe20:	fbb3 f3f2 	udiv	r3, r3, r2
 800fe24:	693a      	ldr	r2, [r7, #16]
 800fe26:	8952      	ldrh	r2, [r2, #10]
 800fe28:	3a01      	subs	r2, #1
 800fe2a:	4013      	ands	r3, r2
 800fe2c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800fe2e:	69bb      	ldr	r3, [r7, #24]
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d143      	bne.n	800febc <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	699b      	ldr	r3, [r3, #24]
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	d10c      	bne.n	800fe56 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800fe3c:	68fb      	ldr	r3, [r7, #12]
 800fe3e:	689b      	ldr	r3, [r3, #8]
 800fe40:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800fe42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d11a      	bne.n	800fe7e <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	2100      	movs	r1, #0
 800fe4c:	4618      	mov	r0, r3
 800fe4e:	f7fd fe7c 	bl	800db4a <create_chain>
 800fe52:	62b8      	str	r0, [r7, #40]	; 0x28
 800fe54:	e013      	b.n	800fe7e <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800fe56:	68fb      	ldr	r3, [r7, #12]
 800fe58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d007      	beq.n	800fe6e <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	699b      	ldr	r3, [r3, #24]
 800fe62:	4619      	mov	r1, r3
 800fe64:	68f8      	ldr	r0, [r7, #12]
 800fe66:	f7fd ff08 	bl	800dc7a <clmt_clust>
 800fe6a:	62b8      	str	r0, [r7, #40]	; 0x28
 800fe6c:	e007      	b.n	800fe7e <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800fe6e:	68fa      	ldr	r2, [r7, #12]
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	69db      	ldr	r3, [r3, #28]
 800fe74:	4619      	mov	r1, r3
 800fe76:	4610      	mov	r0, r2
 800fe78:	f7fd fe67 	bl	800db4a <create_chain>
 800fe7c:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800fe7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	f000 8109 	beq.w	8010098 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800fe86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe88:	2b01      	cmp	r3, #1
 800fe8a:	d104      	bne.n	800fe96 <f_write+0x10c>
 800fe8c:	68fb      	ldr	r3, [r7, #12]
 800fe8e:	2202      	movs	r2, #2
 800fe90:	755a      	strb	r2, [r3, #21]
 800fe92:	2302      	movs	r3, #2
 800fe94:	e109      	b.n	80100aa <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800fe96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fe9c:	d104      	bne.n	800fea8 <f_write+0x11e>
 800fe9e:	68fb      	ldr	r3, [r7, #12]
 800fea0:	2201      	movs	r2, #1
 800fea2:	755a      	strb	r2, [r3, #21]
 800fea4:	2301      	movs	r3, #1
 800fea6:	e100      	b.n	80100aa <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800feac:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	689b      	ldr	r3, [r3, #8]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d102      	bne.n	800febc <f_write+0x132>
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800feba:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800febc:	68fb      	ldr	r3, [r7, #12]
 800febe:	7d1b      	ldrb	r3, [r3, #20]
 800fec0:	b25b      	sxtb	r3, r3
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	da18      	bge.n	800fef8 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800fec6:	693b      	ldr	r3, [r7, #16]
 800fec8:	7858      	ldrb	r0, [r3, #1]
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	6a1a      	ldr	r2, [r3, #32]
 800fed4:	2301      	movs	r3, #1
 800fed6:	f7fd f841 	bl	800cf5c <disk_write>
 800feda:	4603      	mov	r3, r0
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d004      	beq.n	800feea <f_write+0x160>
 800fee0:	68fb      	ldr	r3, [r7, #12]
 800fee2:	2201      	movs	r2, #1
 800fee4:	755a      	strb	r2, [r3, #21]
 800fee6:	2301      	movs	r3, #1
 800fee8:	e0df      	b.n	80100aa <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800feea:	68fb      	ldr	r3, [r7, #12]
 800feec:	7d1b      	ldrb	r3, [r3, #20]
 800feee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fef2:	b2da      	uxtb	r2, r3
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800fef8:	693a      	ldr	r2, [r7, #16]
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	69db      	ldr	r3, [r3, #28]
 800fefe:	4619      	mov	r1, r3
 800ff00:	4610      	mov	r0, r2
 800ff02:	f7fd fbb7 	bl	800d674 <clust2sect>
 800ff06:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ff08:	697b      	ldr	r3, [r7, #20]
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d104      	bne.n	800ff18 <f_write+0x18e>
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	2202      	movs	r2, #2
 800ff12:	755a      	strb	r2, [r3, #21]
 800ff14:	2302      	movs	r3, #2
 800ff16:	e0c8      	b.n	80100aa <f_write+0x320>
			sect += csect;
 800ff18:	697a      	ldr	r2, [r7, #20]
 800ff1a:	69bb      	ldr	r3, [r7, #24]
 800ff1c:	4413      	add	r3, r2
 800ff1e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ff20:	693b      	ldr	r3, [r7, #16]
 800ff22:	899b      	ldrh	r3, [r3, #12]
 800ff24:	461a      	mov	r2, r3
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	fbb3 f3f2 	udiv	r3, r3, r2
 800ff2c:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ff2e:	6a3b      	ldr	r3, [r7, #32]
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d043      	beq.n	800ffbc <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ff34:	69ba      	ldr	r2, [r7, #24]
 800ff36:	6a3b      	ldr	r3, [r7, #32]
 800ff38:	4413      	add	r3, r2
 800ff3a:	693a      	ldr	r2, [r7, #16]
 800ff3c:	8952      	ldrh	r2, [r2, #10]
 800ff3e:	4293      	cmp	r3, r2
 800ff40:	d905      	bls.n	800ff4e <f_write+0x1c4>
					cc = fs->csize - csect;
 800ff42:	693b      	ldr	r3, [r7, #16]
 800ff44:	895b      	ldrh	r3, [r3, #10]
 800ff46:	461a      	mov	r2, r3
 800ff48:	69bb      	ldr	r3, [r7, #24]
 800ff4a:	1ad3      	subs	r3, r2, r3
 800ff4c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ff4e:	693b      	ldr	r3, [r7, #16]
 800ff50:	7858      	ldrb	r0, [r3, #1]
 800ff52:	6a3b      	ldr	r3, [r7, #32]
 800ff54:	697a      	ldr	r2, [r7, #20]
 800ff56:	69f9      	ldr	r1, [r7, #28]
 800ff58:	f7fd f800 	bl	800cf5c <disk_write>
 800ff5c:	4603      	mov	r3, r0
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d004      	beq.n	800ff6c <f_write+0x1e2>
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	2201      	movs	r2, #1
 800ff66:	755a      	strb	r2, [r3, #21]
 800ff68:	2301      	movs	r3, #1
 800ff6a:	e09e      	b.n	80100aa <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	6a1a      	ldr	r2, [r3, #32]
 800ff70:	697b      	ldr	r3, [r7, #20]
 800ff72:	1ad3      	subs	r3, r2, r3
 800ff74:	6a3a      	ldr	r2, [r7, #32]
 800ff76:	429a      	cmp	r2, r3
 800ff78:	d918      	bls.n	800ffac <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	6a1a      	ldr	r2, [r3, #32]
 800ff84:	697b      	ldr	r3, [r7, #20]
 800ff86:	1ad3      	subs	r3, r2, r3
 800ff88:	693a      	ldr	r2, [r7, #16]
 800ff8a:	8992      	ldrh	r2, [r2, #12]
 800ff8c:	fb02 f303 	mul.w	r3, r2, r3
 800ff90:	69fa      	ldr	r2, [r7, #28]
 800ff92:	18d1      	adds	r1, r2, r3
 800ff94:	693b      	ldr	r3, [r7, #16]
 800ff96:	899b      	ldrh	r3, [r3, #12]
 800ff98:	461a      	mov	r2, r3
 800ff9a:	f7fd f89f 	bl	800d0dc <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	7d1b      	ldrb	r3, [r3, #20]
 800ffa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ffa6:	b2da      	uxtb	r2, r3
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ffac:	693b      	ldr	r3, [r7, #16]
 800ffae:	899b      	ldrh	r3, [r3, #12]
 800ffb0:	461a      	mov	r2, r3
 800ffb2:	6a3b      	ldr	r3, [r7, #32]
 800ffb4:	fb02 f303 	mul.w	r3, r2, r3
 800ffb8:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800ffba:	e04b      	b.n	8010054 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	6a1b      	ldr	r3, [r3, #32]
 800ffc0:	697a      	ldr	r2, [r7, #20]
 800ffc2:	429a      	cmp	r2, r3
 800ffc4:	d016      	beq.n	800fff4 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	699a      	ldr	r2, [r3, #24]
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ffce:	429a      	cmp	r2, r3
 800ffd0:	d210      	bcs.n	800fff4 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ffd2:	693b      	ldr	r3, [r7, #16]
 800ffd4:	7858      	ldrb	r0, [r3, #1]
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ffdc:	2301      	movs	r3, #1
 800ffde:	697a      	ldr	r2, [r7, #20]
 800ffe0:	f7fc ff9c 	bl	800cf1c <disk_read>
 800ffe4:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d004      	beq.n	800fff4 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	2201      	movs	r2, #1
 800ffee:	755a      	strb	r2, [r3, #21]
 800fff0:	2301      	movs	r3, #1
 800fff2:	e05a      	b.n	80100aa <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	697a      	ldr	r2, [r7, #20]
 800fff8:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800fffa:	693b      	ldr	r3, [r7, #16]
 800fffc:	899b      	ldrh	r3, [r3, #12]
 800fffe:	4618      	mov	r0, r3
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	699b      	ldr	r3, [r3, #24]
 8010004:	693a      	ldr	r2, [r7, #16]
 8010006:	8992      	ldrh	r2, [r2, #12]
 8010008:	fbb3 f1f2 	udiv	r1, r3, r2
 801000c:	fb02 f201 	mul.w	r2, r2, r1
 8010010:	1a9b      	subs	r3, r3, r2
 8010012:	1ac3      	subs	r3, r0, r3
 8010014:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	429a      	cmp	r2, r3
 801001c:	d901      	bls.n	8010022 <f_write+0x298>
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	699b      	ldr	r3, [r3, #24]
 801002c:	693a      	ldr	r2, [r7, #16]
 801002e:	8992      	ldrh	r2, [r2, #12]
 8010030:	fbb3 f0f2 	udiv	r0, r3, r2
 8010034:	fb02 f200 	mul.w	r2, r2, r0
 8010038:	1a9b      	subs	r3, r3, r2
 801003a:	440b      	add	r3, r1
 801003c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801003e:	69f9      	ldr	r1, [r7, #28]
 8010040:	4618      	mov	r0, r3
 8010042:	f7fd f84b 	bl	800d0dc <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	7d1b      	ldrb	r3, [r3, #20]
 801004a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801004e:	b2da      	uxtb	r2, r3
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010054:	69fa      	ldr	r2, [r7, #28]
 8010056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010058:	4413      	add	r3, r2
 801005a:	61fb      	str	r3, [r7, #28]
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	699a      	ldr	r2, [r3, #24]
 8010060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010062:	441a      	add	r2, r3
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	619a      	str	r2, [r3, #24]
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	68da      	ldr	r2, [r3, #12]
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	699b      	ldr	r3, [r3, #24]
 8010070:	429a      	cmp	r2, r3
 8010072:	bf38      	it	cc
 8010074:	461a      	movcc	r2, r3
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	60da      	str	r2, [r3, #12]
 801007a:	683b      	ldr	r3, [r7, #0]
 801007c:	681a      	ldr	r2, [r3, #0]
 801007e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010080:	441a      	add	r2, r3
 8010082:	683b      	ldr	r3, [r7, #0]
 8010084:	601a      	str	r2, [r3, #0]
 8010086:	687a      	ldr	r2, [r7, #4]
 8010088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801008a:	1ad3      	subs	r3, r2, r3
 801008c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	2b00      	cmp	r3, #0
 8010092:	f47f aeb5 	bne.w	800fe00 <f_write+0x76>
 8010096:	e000      	b.n	801009a <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010098:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	7d1b      	ldrb	r3, [r3, #20]
 801009e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80100a2:	b2da      	uxtb	r2, r3
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80100a8:	2300      	movs	r3, #0
}
 80100aa:	4618      	mov	r0, r3
 80100ac:	3730      	adds	r7, #48	; 0x30
 80100ae:	46bd      	mov	sp, r7
 80100b0:	bd80      	pop	{r7, pc}

080100b2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80100b2:	b580      	push	{r7, lr}
 80100b4:	b086      	sub	sp, #24
 80100b6:	af00      	add	r7, sp, #0
 80100b8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	f107 0208 	add.w	r2, r7, #8
 80100c0:	4611      	mov	r1, r2
 80100c2:	4618      	mov	r0, r3
 80100c4:	f7ff faba 	bl	800f63c <validate>
 80100c8:	4603      	mov	r3, r0
 80100ca:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80100cc:	7dfb      	ldrb	r3, [r7, #23]
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d168      	bne.n	80101a4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	7d1b      	ldrb	r3, [r3, #20]
 80100d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d062      	beq.n	80101a4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	7d1b      	ldrb	r3, [r3, #20]
 80100e2:	b25b      	sxtb	r3, r3
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	da15      	bge.n	8010114 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80100e8:	68bb      	ldr	r3, [r7, #8]
 80100ea:	7858      	ldrb	r0, [r3, #1]
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	6a1a      	ldr	r2, [r3, #32]
 80100f6:	2301      	movs	r3, #1
 80100f8:	f7fc ff30 	bl	800cf5c <disk_write>
 80100fc:	4603      	mov	r3, r0
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d001      	beq.n	8010106 <f_sync+0x54>
 8010102:	2301      	movs	r3, #1
 8010104:	e04f      	b.n	80101a6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	7d1b      	ldrb	r3, [r3, #20]
 801010a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801010e:	b2da      	uxtb	r2, r3
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010114:	f7fb f922 	bl	800b35c <get_fattime>
 8010118:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801011a:	68ba      	ldr	r2, [r7, #8]
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010120:	4619      	mov	r1, r3
 8010122:	4610      	mov	r0, r2
 8010124:	f7fd fa08 	bl	800d538 <move_window>
 8010128:	4603      	mov	r3, r0
 801012a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801012c:	7dfb      	ldrb	r3, [r7, #23]
 801012e:	2b00      	cmp	r3, #0
 8010130:	d138      	bne.n	80101a4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010136:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	330b      	adds	r3, #11
 801013c:	781a      	ldrb	r2, [r3, #0]
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	330b      	adds	r3, #11
 8010142:	f042 0220 	orr.w	r2, r2, #32
 8010146:	b2d2      	uxtb	r2, r2
 8010148:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	6818      	ldr	r0, [r3, #0]
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	689b      	ldr	r3, [r3, #8]
 8010152:	461a      	mov	r2, r3
 8010154:	68f9      	ldr	r1, [r7, #12]
 8010156:	f7fd ff8d 	bl	800e074 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	f103 021c 	add.w	r2, r3, #28
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	68db      	ldr	r3, [r3, #12]
 8010164:	4619      	mov	r1, r3
 8010166:	4610      	mov	r0, r2
 8010168:	f7fc ff8c 	bl	800d084 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	3316      	adds	r3, #22
 8010170:	6939      	ldr	r1, [r7, #16]
 8010172:	4618      	mov	r0, r3
 8010174:	f7fc ff86 	bl	800d084 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	3312      	adds	r3, #18
 801017c:	2100      	movs	r1, #0
 801017e:	4618      	mov	r0, r3
 8010180:	f7fc ff65 	bl	800d04e <st_word>
					fs->wflag = 1;
 8010184:	68bb      	ldr	r3, [r7, #8]
 8010186:	2201      	movs	r2, #1
 8010188:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801018a:	68bb      	ldr	r3, [r7, #8]
 801018c:	4618      	mov	r0, r3
 801018e:	f7fd fa01 	bl	800d594 <sync_fs>
 8010192:	4603      	mov	r3, r0
 8010194:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	7d1b      	ldrb	r3, [r3, #20]
 801019a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801019e:	b2da      	uxtb	r2, r3
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80101a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80101a6:	4618      	mov	r0, r3
 80101a8:	3718      	adds	r7, #24
 80101aa:	46bd      	mov	sp, r7
 80101ac:	bd80      	pop	{r7, pc}

080101ae <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80101ae:	b580      	push	{r7, lr}
 80101b0:	b084      	sub	sp, #16
 80101b2:	af00      	add	r7, sp, #0
 80101b4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80101b6:	6878      	ldr	r0, [r7, #4]
 80101b8:	f7ff ff7b 	bl	80100b2 <f_sync>
 80101bc:	4603      	mov	r3, r0
 80101be:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80101c0:	7bfb      	ldrb	r3, [r7, #15]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d118      	bne.n	80101f8 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	f107 0208 	add.w	r2, r7, #8
 80101cc:	4611      	mov	r1, r2
 80101ce:	4618      	mov	r0, r3
 80101d0:	f7ff fa34 	bl	800f63c <validate>
 80101d4:	4603      	mov	r3, r0
 80101d6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80101d8:	7bfb      	ldrb	r3, [r7, #15]
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d10c      	bne.n	80101f8 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	691b      	ldr	r3, [r3, #16]
 80101e2:	4618      	mov	r0, r3
 80101e4:	f7fd f904 	bl	800d3f0 <dec_lock>
 80101e8:	4603      	mov	r3, r0
 80101ea:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80101ec:	7bfb      	ldrb	r3, [r7, #15]
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d102      	bne.n	80101f8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	2200      	movs	r2, #0
 80101f6:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80101f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80101fa:	4618      	mov	r0, r3
 80101fc:	3710      	adds	r7, #16
 80101fe:	46bd      	mov	sp, r7
 8010200:	bd80      	pop	{r7, pc}

08010202 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8010202:	b580      	push	{r7, lr}
 8010204:	b086      	sub	sp, #24
 8010206:	af00      	add	r7, sp, #0
 8010208:	6078      	str	r0, [r7, #4]
 801020a:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	2b00      	cmp	r3, #0
 8010210:	d101      	bne.n	8010216 <f_opendir+0x14>
 8010212:	2309      	movs	r3, #9
 8010214:	e064      	b.n	80102e0 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 801021a:	f107 010c 	add.w	r1, r7, #12
 801021e:	463b      	mov	r3, r7
 8010220:	2200      	movs	r2, #0
 8010222:	4618      	mov	r0, r3
 8010224:	f7fe ff82 	bl	800f12c <find_volume>
 8010228:	4603      	mov	r3, r0
 801022a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801022c:	7dfb      	ldrb	r3, [r7, #23]
 801022e:	2b00      	cmp	r3, #0
 8010230:	d14f      	bne.n	80102d2 <f_opendir+0xd0>
		obj->fs = fs;
 8010232:	68fa      	ldr	r2, [r7, #12]
 8010234:	693b      	ldr	r3, [r7, #16]
 8010236:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8010238:	683b      	ldr	r3, [r7, #0]
 801023a:	4619      	mov	r1, r3
 801023c:	6878      	ldr	r0, [r7, #4]
 801023e:	f7fe fe65 	bl	800ef0c <follow_path>
 8010242:	4603      	mov	r3, r0
 8010244:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8010246:	7dfb      	ldrb	r3, [r7, #23]
 8010248:	2b00      	cmp	r3, #0
 801024a:	d13d      	bne.n	80102c8 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010252:	b25b      	sxtb	r3, r3
 8010254:	2b00      	cmp	r3, #0
 8010256:	db12      	blt.n	801027e <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8010258:	693b      	ldr	r3, [r7, #16]
 801025a:	799b      	ldrb	r3, [r3, #6]
 801025c:	f003 0310 	and.w	r3, r3, #16
 8010260:	2b00      	cmp	r3, #0
 8010262:	d00a      	beq.n	801027a <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8010264:	68fa      	ldr	r2, [r7, #12]
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	6a1b      	ldr	r3, [r3, #32]
 801026a:	4619      	mov	r1, r3
 801026c:	4610      	mov	r0, r2
 801026e:	f7fd fee2 	bl	800e036 <ld_clust>
 8010272:	4602      	mov	r2, r0
 8010274:	693b      	ldr	r3, [r7, #16]
 8010276:	609a      	str	r2, [r3, #8]
 8010278:	e001      	b.n	801027e <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 801027a:	2305      	movs	r3, #5
 801027c:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 801027e:	7dfb      	ldrb	r3, [r7, #23]
 8010280:	2b00      	cmp	r3, #0
 8010282:	d121      	bne.n	80102c8 <f_opendir+0xc6>
				obj->id = fs->id;
 8010284:	68fb      	ldr	r3, [r7, #12]
 8010286:	88da      	ldrh	r2, [r3, #6]
 8010288:	693b      	ldr	r3, [r7, #16]
 801028a:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 801028c:	2100      	movs	r1, #0
 801028e:	6878      	ldr	r0, [r7, #4]
 8010290:	f7fd fd2b 	bl	800dcea <dir_sdi>
 8010294:	4603      	mov	r3, r0
 8010296:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8010298:	7dfb      	ldrb	r3, [r7, #23]
 801029a:	2b00      	cmp	r3, #0
 801029c:	d114      	bne.n	80102c8 <f_opendir+0xc6>
					if (obj->sclust) {
 801029e:	693b      	ldr	r3, [r7, #16]
 80102a0:	689b      	ldr	r3, [r3, #8]
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d00d      	beq.n	80102c2 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 80102a6:	2100      	movs	r1, #0
 80102a8:	6878      	ldr	r0, [r7, #4]
 80102aa:	f7fd f813 	bl	800d2d4 <inc_lock>
 80102ae:	4602      	mov	r2, r0
 80102b0:	693b      	ldr	r3, [r7, #16]
 80102b2:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 80102b4:	693b      	ldr	r3, [r7, #16]
 80102b6:	691b      	ldr	r3, [r3, #16]
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d105      	bne.n	80102c8 <f_opendir+0xc6>
 80102bc:	2312      	movs	r3, #18
 80102be:	75fb      	strb	r3, [r7, #23]
 80102c0:	e002      	b.n	80102c8 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 80102c2:	693b      	ldr	r3, [r7, #16]
 80102c4:	2200      	movs	r2, #0
 80102c6:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80102c8:	7dfb      	ldrb	r3, [r7, #23]
 80102ca:	2b04      	cmp	r3, #4
 80102cc:	d101      	bne.n	80102d2 <f_opendir+0xd0>
 80102ce:	2305      	movs	r3, #5
 80102d0:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 80102d2:	7dfb      	ldrb	r3, [r7, #23]
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d002      	beq.n	80102de <f_opendir+0xdc>
 80102d8:	693b      	ldr	r3, [r7, #16]
 80102da:	2200      	movs	r2, #0
 80102dc:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80102de:	7dfb      	ldrb	r3, [r7, #23]
}
 80102e0:	4618      	mov	r0, r3
 80102e2:	3718      	adds	r7, #24
 80102e4:	46bd      	mov	sp, r7
 80102e6:	bd80      	pop	{r7, pc}

080102e8 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 80102e8:	b580      	push	{r7, lr}
 80102ea:	b084      	sub	sp, #16
 80102ec:	af00      	add	r7, sp, #0
 80102ee:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	f107 0208 	add.w	r2, r7, #8
 80102f6:	4611      	mov	r1, r2
 80102f8:	4618      	mov	r0, r3
 80102fa:	f7ff f99f 	bl	800f63c <validate>
 80102fe:	4603      	mov	r3, r0
 8010300:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010302:	7bfb      	ldrb	r3, [r7, #15]
 8010304:	2b00      	cmp	r3, #0
 8010306:	d110      	bne.n	801032a <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	691b      	ldr	r3, [r3, #16]
 801030c:	2b00      	cmp	r3, #0
 801030e:	d006      	beq.n	801031e <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	691b      	ldr	r3, [r3, #16]
 8010314:	4618      	mov	r0, r3
 8010316:	f7fd f86b 	bl	800d3f0 <dec_lock>
 801031a:	4603      	mov	r3, r0
 801031c:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 801031e:	7bfb      	ldrb	r3, [r7, #15]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d102      	bne.n	801032a <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	2200      	movs	r2, #0
 8010328:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 801032a:	7bfb      	ldrb	r3, [r7, #15]
}
 801032c:	4618      	mov	r0, r3
 801032e:	3710      	adds	r7, #16
 8010330:	46bd      	mov	sp, r7
 8010332:	bd80      	pop	{r7, pc}

08010334 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8010334:	b580      	push	{r7, lr}
 8010336:	b084      	sub	sp, #16
 8010338:	af00      	add	r7, sp, #0
 801033a:	6078      	str	r0, [r7, #4]
 801033c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	f107 0208 	add.w	r2, r7, #8
 8010344:	4611      	mov	r1, r2
 8010346:	4618      	mov	r0, r3
 8010348:	f7ff f978 	bl	800f63c <validate>
 801034c:	4603      	mov	r3, r0
 801034e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010350:	7bfb      	ldrb	r3, [r7, #15]
 8010352:	2b00      	cmp	r3, #0
 8010354:	d126      	bne.n	80103a4 <f_readdir+0x70>
		if (!fno) {
 8010356:	683b      	ldr	r3, [r7, #0]
 8010358:	2b00      	cmp	r3, #0
 801035a:	d106      	bne.n	801036a <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 801035c:	2100      	movs	r1, #0
 801035e:	6878      	ldr	r0, [r7, #4]
 8010360:	f7fd fcc3 	bl	800dcea <dir_sdi>
 8010364:	4603      	mov	r3, r0
 8010366:	73fb      	strb	r3, [r7, #15]
 8010368:	e01c      	b.n	80103a4 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 801036a:	2100      	movs	r1, #0
 801036c:	6878      	ldr	r0, [r7, #4]
 801036e:	f7fe f88d 	bl	800e48c <dir_read>
 8010372:	4603      	mov	r3, r0
 8010374:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8010376:	7bfb      	ldrb	r3, [r7, #15]
 8010378:	2b04      	cmp	r3, #4
 801037a:	d101      	bne.n	8010380 <f_readdir+0x4c>
 801037c:	2300      	movs	r3, #0
 801037e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8010380:	7bfb      	ldrb	r3, [r7, #15]
 8010382:	2b00      	cmp	r3, #0
 8010384:	d10e      	bne.n	80103a4 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8010386:	6839      	ldr	r1, [r7, #0]
 8010388:	6878      	ldr	r0, [r7, #4]
 801038a:	f7fe fb29 	bl	800e9e0 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 801038e:	2100      	movs	r1, #0
 8010390:	6878      	ldr	r0, [r7, #4]
 8010392:	f7fd fd33 	bl	800ddfc <dir_next>
 8010396:	4603      	mov	r3, r0
 8010398:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 801039a:	7bfb      	ldrb	r3, [r7, #15]
 801039c:	2b04      	cmp	r3, #4
 801039e:	d101      	bne.n	80103a4 <f_readdir+0x70>
 80103a0:	2300      	movs	r3, #0
 80103a2:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 80103a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80103a6:	4618      	mov	r0, r3
 80103a8:	3710      	adds	r7, #16
 80103aa:	46bd      	mov	sp, r7
 80103ac:	bd80      	pop	{r7, pc}

080103ae <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80103ae:	b580      	push	{r7, lr}
 80103b0:	b090      	sub	sp, #64	; 0x40
 80103b2:	af00      	add	r7, sp, #0
 80103b4:	6078      	str	r0, [r7, #4]
 80103b6:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 80103b8:	f107 0108 	add.w	r1, r7, #8
 80103bc:	1d3b      	adds	r3, r7, #4
 80103be:	2200      	movs	r2, #0
 80103c0:	4618      	mov	r0, r3
 80103c2:	f7fe feb3 	bl	800f12c <find_volume>
 80103c6:	4603      	mov	r3, r0
 80103c8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 80103cc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d11f      	bne.n	8010414 <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80103d4:	687a      	ldr	r2, [r7, #4]
 80103d6:	f107 0308 	add.w	r3, r7, #8
 80103da:	4611      	mov	r1, r2
 80103dc:	4618      	mov	r0, r3
 80103de:	f7fe fd95 	bl	800ef0c <follow_path>
 80103e2:	4603      	mov	r3, r0
 80103e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {				/* Follow completed */
 80103e8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d111      	bne.n	8010414 <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 80103f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80103f4:	b25b      	sxtb	r3, r3
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	da03      	bge.n	8010402 <f_stat+0x54>
				res = FR_INVALID_NAME;
 80103fa:	2306      	movs	r3, #6
 80103fc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8010400:	e008      	b.n	8010414 <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 8010402:	683b      	ldr	r3, [r7, #0]
 8010404:	2b00      	cmp	r3, #0
 8010406:	d005      	beq.n	8010414 <f_stat+0x66>
 8010408:	f107 0308 	add.w	r3, r7, #8
 801040c:	6839      	ldr	r1, [r7, #0]
 801040e:	4618      	mov	r0, r3
 8010410:	f7fe fae6 	bl	800e9e0 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 8010414:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8010418:	4618      	mov	r0, r3
 801041a:	3740      	adds	r7, #64	; 0x40
 801041c:	46bd      	mov	sp, r7
 801041e:	bd80      	pop	{r7, pc}

08010420 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8010420:	b580      	push	{r7, lr}
 8010422:	b092      	sub	sp, #72	; 0x48
 8010424:	af00      	add	r7, sp, #0
 8010426:	60f8      	str	r0, [r7, #12]
 8010428:	60b9      	str	r1, [r7, #8]
 801042a:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 801042c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8010430:	f107 030c 	add.w	r3, r7, #12
 8010434:	2200      	movs	r2, #0
 8010436:	4618      	mov	r0, r3
 8010438:	f7fe fe78 	bl	800f12c <find_volume>
 801043c:	4603      	mov	r3, r0
 801043e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8010442:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8010446:	2b00      	cmp	r3, #0
 8010448:	f040 8099 	bne.w	801057e <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 801044c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8010452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010454:	699a      	ldr	r2, [r3, #24]
 8010456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010458:	69db      	ldr	r3, [r3, #28]
 801045a:	3b02      	subs	r3, #2
 801045c:	429a      	cmp	r2, r3
 801045e:	d804      	bhi.n	801046a <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8010460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010462:	699a      	ldr	r2, [r3, #24]
 8010464:	68bb      	ldr	r3, [r7, #8]
 8010466:	601a      	str	r2, [r3, #0]
 8010468:	e089      	b.n	801057e <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 801046a:	2300      	movs	r3, #0
 801046c:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 801046e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010470:	781b      	ldrb	r3, [r3, #0]
 8010472:	2b01      	cmp	r3, #1
 8010474:	d128      	bne.n	80104c8 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8010476:	2302      	movs	r3, #2
 8010478:	63fb      	str	r3, [r7, #60]	; 0x3c
 801047a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801047c:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 801047e:	f107 0314 	add.w	r3, r7, #20
 8010482:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8010484:	4618      	mov	r0, r3
 8010486:	f7fd f914 	bl	800d6b2 <get_fat>
 801048a:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 801048c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801048e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010492:	d103      	bne.n	801049c <f_getfree+0x7c>
 8010494:	2301      	movs	r3, #1
 8010496:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801049a:	e063      	b.n	8010564 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 801049c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801049e:	2b01      	cmp	r3, #1
 80104a0:	d103      	bne.n	80104aa <f_getfree+0x8a>
 80104a2:	2302      	movs	r3, #2
 80104a4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80104a8:	e05c      	b.n	8010564 <f_getfree+0x144>
					if (stat == 0) nfree++;
 80104aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d102      	bne.n	80104b6 <f_getfree+0x96>
 80104b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104b2:	3301      	adds	r3, #1
 80104b4:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 80104b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80104b8:	3301      	adds	r3, #1
 80104ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80104bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104be:	69db      	ldr	r3, [r3, #28]
 80104c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80104c2:	429a      	cmp	r2, r3
 80104c4:	d3db      	bcc.n	801047e <f_getfree+0x5e>
 80104c6:	e04d      	b.n	8010564 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 80104c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104ca:	69db      	ldr	r3, [r3, #28]
 80104cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80104ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80104d2:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 80104d4:	2300      	movs	r3, #0
 80104d6:	637b      	str	r3, [r7, #52]	; 0x34
 80104d8:	2300      	movs	r3, #0
 80104da:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 80104dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d113      	bne.n	801050a <f_getfree+0xea>
							res = move_window(fs, sect++);
 80104e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80104e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104e6:	1c5a      	adds	r2, r3, #1
 80104e8:	63ba      	str	r2, [r7, #56]	; 0x38
 80104ea:	4619      	mov	r1, r3
 80104ec:	f7fd f824 	bl	800d538 <move_window>
 80104f0:	4603      	mov	r3, r0
 80104f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 80104f6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d131      	bne.n	8010562 <f_getfree+0x142>
							p = fs->win;
 80104fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010500:	3338      	adds	r3, #56	; 0x38
 8010502:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 8010504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010506:	899b      	ldrh	r3, [r3, #12]
 8010508:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 801050a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801050c:	781b      	ldrb	r3, [r3, #0]
 801050e:	2b02      	cmp	r3, #2
 8010510:	d10f      	bne.n	8010532 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8010512:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010514:	f7fc fd60 	bl	800cfd8 <ld_word>
 8010518:	4603      	mov	r3, r0
 801051a:	2b00      	cmp	r3, #0
 801051c:	d102      	bne.n	8010524 <f_getfree+0x104>
 801051e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010520:	3301      	adds	r3, #1
 8010522:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 8010524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010526:	3302      	adds	r3, #2
 8010528:	633b      	str	r3, [r7, #48]	; 0x30
 801052a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801052c:	3b02      	subs	r3, #2
 801052e:	637b      	str	r3, [r7, #52]	; 0x34
 8010530:	e010      	b.n	8010554 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8010532:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010534:	f7fc fd68 	bl	800d008 <ld_dword>
 8010538:	4603      	mov	r3, r0
 801053a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801053e:	2b00      	cmp	r3, #0
 8010540:	d102      	bne.n	8010548 <f_getfree+0x128>
 8010542:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010544:	3301      	adds	r3, #1
 8010546:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 8010548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801054a:	3304      	adds	r3, #4
 801054c:	633b      	str	r3, [r7, #48]	; 0x30
 801054e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010550:	3b04      	subs	r3, #4
 8010552:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 8010554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010556:	3b01      	subs	r3, #1
 8010558:	63fb      	str	r3, [r7, #60]	; 0x3c
 801055a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801055c:	2b00      	cmp	r3, #0
 801055e:	d1bd      	bne.n	80104dc <f_getfree+0xbc>
 8010560:	e000      	b.n	8010564 <f_getfree+0x144>
							if (res != FR_OK) break;
 8010562:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8010564:	68bb      	ldr	r3, [r7, #8]
 8010566:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8010568:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 801056a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801056c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801056e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8010570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010572:	791a      	ldrb	r2, [r3, #4]
 8010574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010576:	f042 0201 	orr.w	r2, r2, #1
 801057a:	b2d2      	uxtb	r2, r2
 801057c:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 801057e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8010582:	4618      	mov	r0, r3
 8010584:	3748      	adds	r7, #72	; 0x48
 8010586:	46bd      	mov	sp, r7
 8010588:	bd80      	pop	{r7, pc}

0801058a <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 801058a:	b580      	push	{r7, lr}
 801058c:	b0a0      	sub	sp, #128	; 0x80
 801058e:	af00      	add	r7, sp, #0
 8010590:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8010592:	2300      	movs	r3, #0
 8010594:	67bb      	str	r3, [r7, #120]	; 0x78
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8010596:	f107 010c 	add.w	r1, r7, #12
 801059a:	1d3b      	adds	r3, r7, #4
 801059c:	2202      	movs	r2, #2
 801059e:	4618      	mov	r0, r3
 80105a0:	f7fe fdc4 	bl	800f12c <find_volume>
 80105a4:	4603      	mov	r3, r0
 80105a6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	dj.obj.fs = fs;
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	647b      	str	r3, [r7, #68]	; 0x44
	if (res == FR_OK) {
 80105ae:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	f040 808e 	bne.w	80106d4 <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 80105b8:	687a      	ldr	r2, [r7, #4]
 80105ba:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80105be:	4611      	mov	r1, r2
 80105c0:	4618      	mov	r0, r3
 80105c2:	f7fe fca3 	bl	800ef0c <follow_path>
 80105c6:	4603      	mov	r3, r0
 80105c8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 80105cc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d108      	bne.n	80105e6 <f_unlink+0x5c>
 80105d4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80105d8:	2102      	movs	r1, #2
 80105da:	4618      	mov	r0, r3
 80105dc:	f7fc fdfc 	bl	800d1d8 <chk_lock>
 80105e0:	4603      	mov	r3, r0
 80105e2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
#endif
		if (res == FR_OK) {					/* The object is accessible */
 80105e6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d172      	bne.n	80106d4 <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 80105ee:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 80105f2:	b25b      	sxtb	r3, r3
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	da03      	bge.n	8010600 <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 80105f8:	2306      	movs	r3, #6
 80105fa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80105fe:	e008      	b.n	8010612 <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8010600:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8010604:	f003 0301 	and.w	r3, r3, #1
 8010608:	2b00      	cmp	r3, #0
 801060a:	d002      	beq.n	8010612 <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 801060c:	2307      	movs	r3, #7
 801060e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				}
			}
			if (res == FR_OK) {
 8010612:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8010616:	2b00      	cmp	r3, #0
 8010618:	d134      	bne.n	8010684 <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801061e:	4611      	mov	r1, r2
 8010620:	4618      	mov	r0, r3
 8010622:	f7fd fd08 	bl	800e036 <ld_clust>
 8010626:	67b8      	str	r0, [r7, #120]	; 0x78
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8010628:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 801062c:	f003 0310 	and.w	r3, r3, #16
 8010630:	2b00      	cmp	r3, #0
 8010632:	d027      	beq.n	8010684 <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8010634:	68fb      	ldr	r3, [r7, #12]
 8010636:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8010638:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801063a:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 801063c:	f107 0310 	add.w	r3, r7, #16
 8010640:	2100      	movs	r1, #0
 8010642:	4618      	mov	r0, r3
 8010644:	f7fd fb51 	bl	800dcea <dir_sdi>
 8010648:	4603      	mov	r3, r0
 801064a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						if (res == FR_OK) {
 801064e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8010652:	2b00      	cmp	r3, #0
 8010654:	d116      	bne.n	8010684 <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 8010656:	f107 0310 	add.w	r3, r7, #16
 801065a:	2100      	movs	r1, #0
 801065c:	4618      	mov	r0, r3
 801065e:	f7fd ff15 	bl	800e48c <dir_read>
 8010662:	4603      	mov	r3, r0
 8010664:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8010668:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 801066c:	2b00      	cmp	r3, #0
 801066e:	d102      	bne.n	8010676 <f_unlink+0xec>
 8010670:	2307      	movs	r3, #7
 8010672:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8010676:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 801067a:	2b04      	cmp	r3, #4
 801067c:	d102      	bne.n	8010684 <f_unlink+0xfa>
 801067e:	2300      	movs	r3, #0
 8010680:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						}
					}
				}
			}
			if (res == FR_OK) {
 8010684:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8010688:	2b00      	cmp	r3, #0
 801068a:	d123      	bne.n	80106d4 <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 801068c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8010690:	4618      	mov	r0, r3
 8010692:	f7fe f95b 	bl	800e94c <dir_remove>
 8010696:	4603      	mov	r3, r0
 8010698:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 801069c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d10c      	bne.n	80106be <f_unlink+0x134>
 80106a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d009      	beq.n	80106be <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 80106aa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80106ae:	2200      	movs	r2, #0
 80106b0:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80106b2:	4618      	mov	r0, r3
 80106b4:	f7fd f9e4 	bl	800da80 <remove_chain>
 80106b8:	4603      	mov	r3, r0
 80106ba:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 80106be:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d106      	bne.n	80106d4 <f_unlink+0x14a>
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	4618      	mov	r0, r3
 80106ca:	f7fc ff63 	bl	800d594 <sync_fs>
 80106ce:	4603      	mov	r3, r0
 80106d0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80106d4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80106d8:	4618      	mov	r0, r3
 80106da:	3780      	adds	r7, #128	; 0x80
 80106dc:	46bd      	mov	sp, r7
 80106de:	bd80      	pop	{r7, pc}

080106e0 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 80106e0:	b580      	push	{r7, lr}
 80106e2:	b098      	sub	sp, #96	; 0x60
 80106e4:	af00      	add	r7, sp, #0
 80106e6:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80106e8:	f107 010c 	add.w	r1, r7, #12
 80106ec:	1d3b      	adds	r3, r7, #4
 80106ee:	2202      	movs	r2, #2
 80106f0:	4618      	mov	r0, r3
 80106f2:	f7fe fd1b 	bl	800f12c <find_volume>
 80106f6:	4603      	mov	r3, r0
 80106f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	dj.obj.fs = fs;
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	613b      	str	r3, [r7, #16]
	if (res == FR_OK) {
 8010700:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010704:	2b00      	cmp	r3, #0
 8010706:	f040 80f2 	bne.w	80108ee <f_mkdir+0x20e>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 801070a:	687a      	ldr	r2, [r7, #4]
 801070c:	f107 0310 	add.w	r3, r7, #16
 8010710:	4611      	mov	r1, r2
 8010712:	4618      	mov	r0, r3
 8010714:	f7fe fbfa 	bl	800ef0c <follow_path>
 8010718:	4603      	mov	r3, r0
 801071a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 801071e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010722:	2b00      	cmp	r3, #0
 8010724:	d102      	bne.n	801072c <f_mkdir+0x4c>
 8010726:	2308      	movs	r3, #8
 8010728:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 801072c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010730:	2b04      	cmp	r3, #4
 8010732:	f040 80dc 	bne.w	80108ee <f_mkdir+0x20e>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8010736:	f107 0310 	add.w	r3, r7, #16
 801073a:	2100      	movs	r1, #0
 801073c:	4618      	mov	r0, r3
 801073e:	f7fd fa04 	bl	800db4a <create_chain>
 8010742:	64f8      	str	r0, [r7, #76]	; 0x4c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	895b      	ldrh	r3, [r3, #10]
 8010748:	461a      	mov	r2, r3
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	899b      	ldrh	r3, [r3, #12]
 801074e:	fb03 f302 	mul.w	r3, r3, r2
 8010752:	61fb      	str	r3, [r7, #28]
			res = FR_OK;
 8010754:	2300      	movs	r3, #0
 8010756:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 801075a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801075c:	2b00      	cmp	r3, #0
 801075e:	d102      	bne.n	8010766 <f_mkdir+0x86>
 8010760:	2307      	movs	r3, #7
 8010762:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 1) res = FR_INT_ERR;
 8010766:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010768:	2b01      	cmp	r3, #1
 801076a:	d102      	bne.n	8010772 <f_mkdir+0x92>
 801076c:	2302      	movs	r3, #2
 801076e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8010772:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010774:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010778:	d102      	bne.n	8010780 <f_mkdir+0xa0>
 801077a:	2301      	movs	r3, #1
 801077c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8010780:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010784:	2b00      	cmp	r3, #0
 8010786:	d106      	bne.n	8010796 <f_mkdir+0xb6>
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	4618      	mov	r0, r3
 801078c:	f7fc fe90 	bl	800d4b0 <sync_window>
 8010790:	4603      	mov	r3, r0
 8010792:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			tm = GET_FATTIME();
 8010796:	f7fa fde1 	bl	800b35c <get_fattime>
 801079a:	64b8      	str	r0, [r7, #72]	; 0x48
			if (res == FR_OK) {					/* Initialize the new directory table */
 801079c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d16c      	bne.n	801087e <f_mkdir+0x19e>
				dsc = clust2sect(fs, dcl);
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80107a8:	4618      	mov	r0, r3
 80107aa:	f7fc ff63 	bl	800d674 <clust2sect>
 80107ae:	6578      	str	r0, [r7, #84]	; 0x54
				dir = fs->win;
 80107b0:	68fb      	ldr	r3, [r7, #12]
 80107b2:	3338      	adds	r3, #56	; 0x38
 80107b4:	647b      	str	r3, [r7, #68]	; 0x44
				mem_set(dir, 0, SS(fs));
 80107b6:	68fb      	ldr	r3, [r7, #12]
 80107b8:	899b      	ldrh	r3, [r3, #12]
 80107ba:	461a      	mov	r2, r3
 80107bc:	2100      	movs	r1, #0
 80107be:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80107c0:	f7fc fcad 	bl	800d11e <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 80107c4:	220b      	movs	r2, #11
 80107c6:	2120      	movs	r1, #32
 80107c8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80107ca:	f7fc fca8 	bl	800d11e <mem_set>
					dir[DIR_Name] = '.';
 80107ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80107d0:	222e      	movs	r2, #46	; 0x2e
 80107d2:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 80107d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80107d6:	330b      	adds	r3, #11
 80107d8:	2210      	movs	r2, #16
 80107da:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 80107dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80107de:	3316      	adds	r3, #22
 80107e0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80107e2:	4618      	mov	r0, r3
 80107e4:	f7fc fc4e 	bl	800d084 <st_dword>
					st_clust(fs, dir, dcl);
 80107e8:	68fb      	ldr	r3, [r7, #12]
 80107ea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80107ec:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80107ee:	4618      	mov	r0, r3
 80107f0:	f7fd fc40 	bl	800e074 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 80107f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80107f6:	3320      	adds	r3, #32
 80107f8:	2220      	movs	r2, #32
 80107fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80107fc:	4618      	mov	r0, r3
 80107fe:	f7fc fc6d 	bl	800d0dc <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8010802:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010804:	3321      	adds	r3, #33	; 0x21
 8010806:	222e      	movs	r2, #46	; 0x2e
 8010808:	701a      	strb	r2, [r3, #0]
 801080a:	69bb      	ldr	r3, [r7, #24]
 801080c:	653b      	str	r3, [r7, #80]	; 0x50
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	781b      	ldrb	r3, [r3, #0]
 8010812:	2b03      	cmp	r3, #3
 8010814:	d106      	bne.n	8010824 <f_mkdir+0x144>
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801081a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801081c:	429a      	cmp	r2, r3
 801081e:	d101      	bne.n	8010824 <f_mkdir+0x144>
 8010820:	2300      	movs	r3, #0
 8010822:	653b      	str	r3, [r7, #80]	; 0x50
					st_clust(fs, dir + SZDIRE, pcl);
 8010824:	68f8      	ldr	r0, [r7, #12]
 8010826:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010828:	3320      	adds	r3, #32
 801082a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801082c:	4619      	mov	r1, r3
 801082e:	f7fd fc21 	bl	800e074 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	895b      	ldrh	r3, [r3, #10]
 8010836:	65bb      	str	r3, [r7, #88]	; 0x58
 8010838:	e01c      	b.n	8010874 <f_mkdir+0x194>
					fs->winsect = dsc++;
 801083a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801083c:	1c5a      	adds	r2, r3, #1
 801083e:	657a      	str	r2, [r7, #84]	; 0x54
 8010840:	68fa      	ldr	r2, [r7, #12]
 8010842:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 8010844:	68fb      	ldr	r3, [r7, #12]
 8010846:	2201      	movs	r2, #1
 8010848:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	4618      	mov	r0, r3
 801084e:	f7fc fe2f 	bl	800d4b0 <sync_window>
 8010852:	4603      	mov	r3, r0
 8010854:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (res != FR_OK) break;
 8010858:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801085c:	2b00      	cmp	r3, #0
 801085e:	d10d      	bne.n	801087c <f_mkdir+0x19c>
					mem_set(dir, 0, SS(fs));
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	899b      	ldrh	r3, [r3, #12]
 8010864:	461a      	mov	r2, r3
 8010866:	2100      	movs	r1, #0
 8010868:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801086a:	f7fc fc58 	bl	800d11e <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801086e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010870:	3b01      	subs	r3, #1
 8010872:	65bb      	str	r3, [r7, #88]	; 0x58
 8010874:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010876:	2b00      	cmp	r3, #0
 8010878:	d1df      	bne.n	801083a <f_mkdir+0x15a>
 801087a:	e000      	b.n	801087e <f_mkdir+0x19e>
					if (res != FR_OK) break;
 801087c:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 801087e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010882:	2b00      	cmp	r3, #0
 8010884:	d107      	bne.n	8010896 <f_mkdir+0x1b6>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8010886:	f107 0310 	add.w	r3, r7, #16
 801088a:	4618      	mov	r0, r3
 801088c:	f7fd ff66 	bl	800e75c <dir_register>
 8010890:	4603      	mov	r3, r0
 8010892:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
			if (res == FR_OK) {
 8010896:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801089a:	2b00      	cmp	r3, #0
 801089c:	d120      	bne.n	80108e0 <f_mkdir+0x200>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 801089e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108a0:	647b      	str	r3, [r7, #68]	; 0x44
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 80108a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80108a4:	3316      	adds	r3, #22
 80108a6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80108a8:	4618      	mov	r0, r3
 80108aa:	f7fc fbeb 	bl	800d084 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80108b2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80108b4:	4618      	mov	r0, r3
 80108b6:	f7fd fbdd 	bl	800e074 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 80108ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80108bc:	330b      	adds	r3, #11
 80108be:	2210      	movs	r2, #16
 80108c0:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	2201      	movs	r2, #1
 80108c6:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 80108c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d10e      	bne.n	80108ee <f_mkdir+0x20e>
					res = sync_fs(fs);
 80108d0:	68fb      	ldr	r3, [r7, #12]
 80108d2:	4618      	mov	r0, r3
 80108d4:	f7fc fe5e 	bl	800d594 <sync_fs>
 80108d8:	4603      	mov	r3, r0
 80108da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80108de:	e006      	b.n	80108ee <f_mkdir+0x20e>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 80108e0:	f107 0310 	add.w	r3, r7, #16
 80108e4:	2200      	movs	r2, #0
 80108e6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80108e8:	4618      	mov	r0, r3
 80108ea:	f7fd f8c9 	bl	800da80 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80108ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80108f2:	4618      	mov	r0, r3
 80108f4:	3760      	adds	r7, #96	; 0x60
 80108f6:	46bd      	mov	sp, r7
 80108f8:	bd80      	pop	{r7, pc}
	...

080108fc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80108fc:	b480      	push	{r7}
 80108fe:	b087      	sub	sp, #28
 8010900:	af00      	add	r7, sp, #0
 8010902:	60f8      	str	r0, [r7, #12]
 8010904:	60b9      	str	r1, [r7, #8]
 8010906:	4613      	mov	r3, r2
 8010908:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801090a:	2301      	movs	r3, #1
 801090c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801090e:	2300      	movs	r3, #0
 8010910:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8010912:	4b1f      	ldr	r3, [pc, #124]	; (8010990 <FATFS_LinkDriverEx+0x94>)
 8010914:	7a5b      	ldrb	r3, [r3, #9]
 8010916:	b2db      	uxtb	r3, r3
 8010918:	2b00      	cmp	r3, #0
 801091a:	d131      	bne.n	8010980 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801091c:	4b1c      	ldr	r3, [pc, #112]	; (8010990 <FATFS_LinkDriverEx+0x94>)
 801091e:	7a5b      	ldrb	r3, [r3, #9]
 8010920:	b2db      	uxtb	r3, r3
 8010922:	461a      	mov	r2, r3
 8010924:	4b1a      	ldr	r3, [pc, #104]	; (8010990 <FATFS_LinkDriverEx+0x94>)
 8010926:	2100      	movs	r1, #0
 8010928:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801092a:	4b19      	ldr	r3, [pc, #100]	; (8010990 <FATFS_LinkDriverEx+0x94>)
 801092c:	7a5b      	ldrb	r3, [r3, #9]
 801092e:	b2db      	uxtb	r3, r3
 8010930:	4a17      	ldr	r2, [pc, #92]	; (8010990 <FATFS_LinkDriverEx+0x94>)
 8010932:	009b      	lsls	r3, r3, #2
 8010934:	4413      	add	r3, r2
 8010936:	68fa      	ldr	r2, [r7, #12]
 8010938:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801093a:	4b15      	ldr	r3, [pc, #84]	; (8010990 <FATFS_LinkDriverEx+0x94>)
 801093c:	7a5b      	ldrb	r3, [r3, #9]
 801093e:	b2db      	uxtb	r3, r3
 8010940:	461a      	mov	r2, r3
 8010942:	4b13      	ldr	r3, [pc, #76]	; (8010990 <FATFS_LinkDriverEx+0x94>)
 8010944:	4413      	add	r3, r2
 8010946:	79fa      	ldrb	r2, [r7, #7]
 8010948:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801094a:	4b11      	ldr	r3, [pc, #68]	; (8010990 <FATFS_LinkDriverEx+0x94>)
 801094c:	7a5b      	ldrb	r3, [r3, #9]
 801094e:	b2db      	uxtb	r3, r3
 8010950:	1c5a      	adds	r2, r3, #1
 8010952:	b2d1      	uxtb	r1, r2
 8010954:	4a0e      	ldr	r2, [pc, #56]	; (8010990 <FATFS_LinkDriverEx+0x94>)
 8010956:	7251      	strb	r1, [r2, #9]
 8010958:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801095a:	7dbb      	ldrb	r3, [r7, #22]
 801095c:	3330      	adds	r3, #48	; 0x30
 801095e:	b2da      	uxtb	r2, r3
 8010960:	68bb      	ldr	r3, [r7, #8]
 8010962:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8010964:	68bb      	ldr	r3, [r7, #8]
 8010966:	3301      	adds	r3, #1
 8010968:	223a      	movs	r2, #58	; 0x3a
 801096a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801096c:	68bb      	ldr	r3, [r7, #8]
 801096e:	3302      	adds	r3, #2
 8010970:	222f      	movs	r2, #47	; 0x2f
 8010972:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8010974:	68bb      	ldr	r3, [r7, #8]
 8010976:	3303      	adds	r3, #3
 8010978:	2200      	movs	r2, #0
 801097a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801097c:	2300      	movs	r3, #0
 801097e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8010980:	7dfb      	ldrb	r3, [r7, #23]
}
 8010982:	4618      	mov	r0, r3
 8010984:	371c      	adds	r7, #28
 8010986:	46bd      	mov	sp, r7
 8010988:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098c:	4770      	bx	lr
 801098e:	bf00      	nop
 8010990:	20000434 	.word	0x20000434

08010994 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8010994:	b580      	push	{r7, lr}
 8010996:	b082      	sub	sp, #8
 8010998:	af00      	add	r7, sp, #0
 801099a:	6078      	str	r0, [r7, #4]
 801099c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801099e:	2200      	movs	r2, #0
 80109a0:	6839      	ldr	r1, [r7, #0]
 80109a2:	6878      	ldr	r0, [r7, #4]
 80109a4:	f7ff ffaa 	bl	80108fc <FATFS_LinkDriverEx>
 80109a8:	4603      	mov	r3, r0
}
 80109aa:	4618      	mov	r0, r3
 80109ac:	3708      	adds	r7, #8
 80109ae:	46bd      	mov	sp, r7
 80109b0:	bd80      	pop	{r7, pc}
	...

080109b4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80109b4:	b480      	push	{r7}
 80109b6:	b085      	sub	sp, #20
 80109b8:	af00      	add	r7, sp, #0
 80109ba:	4603      	mov	r3, r0
 80109bc:	6039      	str	r1, [r7, #0]
 80109be:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80109c0:	88fb      	ldrh	r3, [r7, #6]
 80109c2:	2b7f      	cmp	r3, #127	; 0x7f
 80109c4:	d802      	bhi.n	80109cc <ff_convert+0x18>
		c = chr;
 80109c6:	88fb      	ldrh	r3, [r7, #6]
 80109c8:	81fb      	strh	r3, [r7, #14]
 80109ca:	e025      	b.n	8010a18 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 80109cc:	683b      	ldr	r3, [r7, #0]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d00b      	beq.n	80109ea <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80109d2:	88fb      	ldrh	r3, [r7, #6]
 80109d4:	2bff      	cmp	r3, #255	; 0xff
 80109d6:	d805      	bhi.n	80109e4 <ff_convert+0x30>
 80109d8:	88fb      	ldrh	r3, [r7, #6]
 80109da:	3b80      	subs	r3, #128	; 0x80
 80109dc:	4a12      	ldr	r2, [pc, #72]	; (8010a28 <ff_convert+0x74>)
 80109de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80109e2:	e000      	b.n	80109e6 <ff_convert+0x32>
 80109e4:	2300      	movs	r3, #0
 80109e6:	81fb      	strh	r3, [r7, #14]
 80109e8:	e016      	b.n	8010a18 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80109ea:	2300      	movs	r3, #0
 80109ec:	81fb      	strh	r3, [r7, #14]
 80109ee:	e009      	b.n	8010a04 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80109f0:	89fb      	ldrh	r3, [r7, #14]
 80109f2:	4a0d      	ldr	r2, [pc, #52]	; (8010a28 <ff_convert+0x74>)
 80109f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80109f8:	88fa      	ldrh	r2, [r7, #6]
 80109fa:	429a      	cmp	r2, r3
 80109fc:	d006      	beq.n	8010a0c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80109fe:	89fb      	ldrh	r3, [r7, #14]
 8010a00:	3301      	adds	r3, #1
 8010a02:	81fb      	strh	r3, [r7, #14]
 8010a04:	89fb      	ldrh	r3, [r7, #14]
 8010a06:	2b7f      	cmp	r3, #127	; 0x7f
 8010a08:	d9f2      	bls.n	80109f0 <ff_convert+0x3c>
 8010a0a:	e000      	b.n	8010a0e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8010a0c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8010a0e:	89fb      	ldrh	r3, [r7, #14]
 8010a10:	3380      	adds	r3, #128	; 0x80
 8010a12:	b29b      	uxth	r3, r3
 8010a14:	b2db      	uxtb	r3, r3
 8010a16:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8010a18:	89fb      	ldrh	r3, [r7, #14]
}
 8010a1a:	4618      	mov	r0, r3
 8010a1c:	3714      	adds	r7, #20
 8010a1e:	46bd      	mov	sp, r7
 8010a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a24:	4770      	bx	lr
 8010a26:	bf00      	nop
 8010a28:	08012400 	.word	0x08012400

08010a2c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8010a2c:	b480      	push	{r7}
 8010a2e:	b087      	sub	sp, #28
 8010a30:	af00      	add	r7, sp, #0
 8010a32:	4603      	mov	r3, r0
 8010a34:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8010a36:	88fb      	ldrh	r3, [r7, #6]
 8010a38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010a3c:	d201      	bcs.n	8010a42 <ff_wtoupper+0x16>
 8010a3e:	4b3e      	ldr	r3, [pc, #248]	; (8010b38 <ff_wtoupper+0x10c>)
 8010a40:	e000      	b.n	8010a44 <ff_wtoupper+0x18>
 8010a42:	4b3e      	ldr	r3, [pc, #248]	; (8010b3c <ff_wtoupper+0x110>)
 8010a44:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8010a46:	697b      	ldr	r3, [r7, #20]
 8010a48:	1c9a      	adds	r2, r3, #2
 8010a4a:	617a      	str	r2, [r7, #20]
 8010a4c:	881b      	ldrh	r3, [r3, #0]
 8010a4e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8010a50:	8a7b      	ldrh	r3, [r7, #18]
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	d068      	beq.n	8010b28 <ff_wtoupper+0xfc>
 8010a56:	88fa      	ldrh	r2, [r7, #6]
 8010a58:	8a7b      	ldrh	r3, [r7, #18]
 8010a5a:	429a      	cmp	r2, r3
 8010a5c:	d364      	bcc.n	8010b28 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8010a5e:	697b      	ldr	r3, [r7, #20]
 8010a60:	1c9a      	adds	r2, r3, #2
 8010a62:	617a      	str	r2, [r7, #20]
 8010a64:	881b      	ldrh	r3, [r3, #0]
 8010a66:	823b      	strh	r3, [r7, #16]
 8010a68:	8a3b      	ldrh	r3, [r7, #16]
 8010a6a:	0a1b      	lsrs	r3, r3, #8
 8010a6c:	81fb      	strh	r3, [r7, #14]
 8010a6e:	8a3b      	ldrh	r3, [r7, #16]
 8010a70:	b2db      	uxtb	r3, r3
 8010a72:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8010a74:	88fa      	ldrh	r2, [r7, #6]
 8010a76:	8a79      	ldrh	r1, [r7, #18]
 8010a78:	8a3b      	ldrh	r3, [r7, #16]
 8010a7a:	440b      	add	r3, r1
 8010a7c:	429a      	cmp	r2, r3
 8010a7e:	da49      	bge.n	8010b14 <ff_wtoupper+0xe8>
			switch (cmd) {
 8010a80:	89fb      	ldrh	r3, [r7, #14]
 8010a82:	2b08      	cmp	r3, #8
 8010a84:	d84f      	bhi.n	8010b26 <ff_wtoupper+0xfa>
 8010a86:	a201      	add	r2, pc, #4	; (adr r2, 8010a8c <ff_wtoupper+0x60>)
 8010a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a8c:	08010ab1 	.word	0x08010ab1
 8010a90:	08010ac3 	.word	0x08010ac3
 8010a94:	08010ad9 	.word	0x08010ad9
 8010a98:	08010ae1 	.word	0x08010ae1
 8010a9c:	08010ae9 	.word	0x08010ae9
 8010aa0:	08010af1 	.word	0x08010af1
 8010aa4:	08010af9 	.word	0x08010af9
 8010aa8:	08010b01 	.word	0x08010b01
 8010aac:	08010b09 	.word	0x08010b09
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8010ab0:	88fa      	ldrh	r2, [r7, #6]
 8010ab2:	8a7b      	ldrh	r3, [r7, #18]
 8010ab4:	1ad3      	subs	r3, r2, r3
 8010ab6:	005b      	lsls	r3, r3, #1
 8010ab8:	697a      	ldr	r2, [r7, #20]
 8010aba:	4413      	add	r3, r2
 8010abc:	881b      	ldrh	r3, [r3, #0]
 8010abe:	80fb      	strh	r3, [r7, #6]
 8010ac0:	e027      	b.n	8010b12 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8010ac2:	88fa      	ldrh	r2, [r7, #6]
 8010ac4:	8a7b      	ldrh	r3, [r7, #18]
 8010ac6:	1ad3      	subs	r3, r2, r3
 8010ac8:	b29b      	uxth	r3, r3
 8010aca:	f003 0301 	and.w	r3, r3, #1
 8010ace:	b29b      	uxth	r3, r3
 8010ad0:	88fa      	ldrh	r2, [r7, #6]
 8010ad2:	1ad3      	subs	r3, r2, r3
 8010ad4:	80fb      	strh	r3, [r7, #6]
 8010ad6:	e01c      	b.n	8010b12 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8010ad8:	88fb      	ldrh	r3, [r7, #6]
 8010ada:	3b10      	subs	r3, #16
 8010adc:	80fb      	strh	r3, [r7, #6]
 8010ade:	e018      	b.n	8010b12 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8010ae0:	88fb      	ldrh	r3, [r7, #6]
 8010ae2:	3b20      	subs	r3, #32
 8010ae4:	80fb      	strh	r3, [r7, #6]
 8010ae6:	e014      	b.n	8010b12 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8010ae8:	88fb      	ldrh	r3, [r7, #6]
 8010aea:	3b30      	subs	r3, #48	; 0x30
 8010aec:	80fb      	strh	r3, [r7, #6]
 8010aee:	e010      	b.n	8010b12 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8010af0:	88fb      	ldrh	r3, [r7, #6]
 8010af2:	3b1a      	subs	r3, #26
 8010af4:	80fb      	strh	r3, [r7, #6]
 8010af6:	e00c      	b.n	8010b12 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8010af8:	88fb      	ldrh	r3, [r7, #6]
 8010afa:	3308      	adds	r3, #8
 8010afc:	80fb      	strh	r3, [r7, #6]
 8010afe:	e008      	b.n	8010b12 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8010b00:	88fb      	ldrh	r3, [r7, #6]
 8010b02:	3b50      	subs	r3, #80	; 0x50
 8010b04:	80fb      	strh	r3, [r7, #6]
 8010b06:	e004      	b.n	8010b12 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8010b08:	88fb      	ldrh	r3, [r7, #6]
 8010b0a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8010b0e:	80fb      	strh	r3, [r7, #6]
 8010b10:	bf00      	nop
			}
			break;
 8010b12:	e008      	b.n	8010b26 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8010b14:	89fb      	ldrh	r3, [r7, #14]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d195      	bne.n	8010a46 <ff_wtoupper+0x1a>
 8010b1a:	8a3b      	ldrh	r3, [r7, #16]
 8010b1c:	005b      	lsls	r3, r3, #1
 8010b1e:	697a      	ldr	r2, [r7, #20]
 8010b20:	4413      	add	r3, r2
 8010b22:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8010b24:	e78f      	b.n	8010a46 <ff_wtoupper+0x1a>
			break;
 8010b26:	bf00      	nop
	}

	return chr;
 8010b28:	88fb      	ldrh	r3, [r7, #6]
}
 8010b2a:	4618      	mov	r0, r3
 8010b2c:	371c      	adds	r7, #28
 8010b2e:	46bd      	mov	sp, r7
 8010b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b34:	4770      	bx	lr
 8010b36:	bf00      	nop
 8010b38:	08012500 	.word	0x08012500
 8010b3c:	080126f4 	.word	0x080126f4

08010b40 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010b40:	b580      	push	{r7, lr}
 8010b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010b44:	2200      	movs	r2, #0
 8010b46:	4912      	ldr	r1, [pc, #72]	; (8010b90 <MX_USB_DEVICE_Init+0x50>)
 8010b48:	4812      	ldr	r0, [pc, #72]	; (8010b94 <MX_USB_DEVICE_Init+0x54>)
 8010b4a:	f7fb f8a1 	bl	800bc90 <USBD_Init>
 8010b4e:	4603      	mov	r3, r0
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d001      	beq.n	8010b58 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010b54:	f7f1 ff12 	bl	800297c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010b58:	490f      	ldr	r1, [pc, #60]	; (8010b98 <MX_USB_DEVICE_Init+0x58>)
 8010b5a:	480e      	ldr	r0, [pc, #56]	; (8010b94 <MX_USB_DEVICE_Init+0x54>)
 8010b5c:	f7fb f8ce 	bl	800bcfc <USBD_RegisterClass>
 8010b60:	4603      	mov	r3, r0
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d001      	beq.n	8010b6a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010b66:	f7f1 ff09 	bl	800297c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8010b6a:	490c      	ldr	r1, [pc, #48]	; (8010b9c <MX_USB_DEVICE_Init+0x5c>)
 8010b6c:	4809      	ldr	r0, [pc, #36]	; (8010b94 <MX_USB_DEVICE_Init+0x54>)
 8010b6e:	f7fa fff3 	bl	800bb58 <USBD_CDC_RegisterInterface>
 8010b72:	4603      	mov	r3, r0
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d001      	beq.n	8010b7c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8010b78:	f7f1 ff00 	bl	800297c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010b7c:	4805      	ldr	r0, [pc, #20]	; (8010b94 <MX_USB_DEVICE_Init+0x54>)
 8010b7e:	f7fb f8de 	bl	800bd3e <USBD_Start>
 8010b82:	4603      	mov	r3, r0
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d001      	beq.n	8010b8c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8010b88:	f7f1 fef8 	bl	800297c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010b8c:	bf00      	nop
 8010b8e:	bd80      	pop	{r7, pc}
 8010b90:	20000130 	.word	0x20000130
 8010b94:	20004b60 	.word	0x20004b60
 8010b98:	20000018 	.word	0x20000018
 8010b9c:	2000011c 	.word	0x2000011c

08010ba0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8010ba0:	b580      	push	{r7, lr}
 8010ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010ba4:	2200      	movs	r2, #0
 8010ba6:	4905      	ldr	r1, [pc, #20]	; (8010bbc <CDC_Init_FS+0x1c>)
 8010ba8:	4805      	ldr	r0, [pc, #20]	; (8010bc0 <CDC_Init_FS+0x20>)
 8010baa:	f7fa ffea 	bl	800bb82 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8010bae:	4905      	ldr	r1, [pc, #20]	; (8010bc4 <CDC_Init_FS+0x24>)
 8010bb0:	4803      	ldr	r0, [pc, #12]	; (8010bc0 <CDC_Init_FS+0x20>)
 8010bb2:	f7fa ffff 	bl	800bbb4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8010bb6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010bb8:	4618      	mov	r0, r3
 8010bba:	bd80      	pop	{r7, pc}
 8010bbc:	20005630 	.word	0x20005630
 8010bc0:	20004b60 	.word	0x20004b60
 8010bc4:	20004e30 	.word	0x20004e30

08010bc8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010bc8:	b480      	push	{r7}
 8010bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8010bcc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8010bce:	4618      	mov	r0, r3
 8010bd0:	46bd      	mov	sp, r7
 8010bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bd6:	4770      	bx	lr

08010bd8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010bd8:	b480      	push	{r7}
 8010bda:	b083      	sub	sp, #12
 8010bdc:	af00      	add	r7, sp, #0
 8010bde:	4603      	mov	r3, r0
 8010be0:	6039      	str	r1, [r7, #0]
 8010be2:	71fb      	strb	r3, [r7, #7]
 8010be4:	4613      	mov	r3, r2
 8010be6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010be8:	79fb      	ldrb	r3, [r7, #7]
 8010bea:	2b23      	cmp	r3, #35	; 0x23
 8010bec:	d84a      	bhi.n	8010c84 <CDC_Control_FS+0xac>
 8010bee:	a201      	add	r2, pc, #4	; (adr r2, 8010bf4 <CDC_Control_FS+0x1c>)
 8010bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bf4:	08010c85 	.word	0x08010c85
 8010bf8:	08010c85 	.word	0x08010c85
 8010bfc:	08010c85 	.word	0x08010c85
 8010c00:	08010c85 	.word	0x08010c85
 8010c04:	08010c85 	.word	0x08010c85
 8010c08:	08010c85 	.word	0x08010c85
 8010c0c:	08010c85 	.word	0x08010c85
 8010c10:	08010c85 	.word	0x08010c85
 8010c14:	08010c85 	.word	0x08010c85
 8010c18:	08010c85 	.word	0x08010c85
 8010c1c:	08010c85 	.word	0x08010c85
 8010c20:	08010c85 	.word	0x08010c85
 8010c24:	08010c85 	.word	0x08010c85
 8010c28:	08010c85 	.word	0x08010c85
 8010c2c:	08010c85 	.word	0x08010c85
 8010c30:	08010c85 	.word	0x08010c85
 8010c34:	08010c85 	.word	0x08010c85
 8010c38:	08010c85 	.word	0x08010c85
 8010c3c:	08010c85 	.word	0x08010c85
 8010c40:	08010c85 	.word	0x08010c85
 8010c44:	08010c85 	.word	0x08010c85
 8010c48:	08010c85 	.word	0x08010c85
 8010c4c:	08010c85 	.word	0x08010c85
 8010c50:	08010c85 	.word	0x08010c85
 8010c54:	08010c85 	.word	0x08010c85
 8010c58:	08010c85 	.word	0x08010c85
 8010c5c:	08010c85 	.word	0x08010c85
 8010c60:	08010c85 	.word	0x08010c85
 8010c64:	08010c85 	.word	0x08010c85
 8010c68:	08010c85 	.word	0x08010c85
 8010c6c:	08010c85 	.word	0x08010c85
 8010c70:	08010c85 	.word	0x08010c85
 8010c74:	08010c85 	.word	0x08010c85
 8010c78:	08010c85 	.word	0x08010c85
 8010c7c:	08010c85 	.word	0x08010c85
 8010c80:	08010c85 	.word	0x08010c85
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010c84:	bf00      	nop
  }

  return (USBD_OK);
 8010c86:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010c88:	4618      	mov	r0, r3
 8010c8a:	370c      	adds	r7, #12
 8010c8c:	46bd      	mov	sp, r7
 8010c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c92:	4770      	bx	lr

08010c94 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010c94:	b580      	push	{r7, lr}
 8010c96:	b082      	sub	sp, #8
 8010c98:	af00      	add	r7, sp, #0
 8010c9a:	6078      	str	r0, [r7, #4]
 8010c9c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010c9e:	6879      	ldr	r1, [r7, #4]
 8010ca0:	4812      	ldr	r0, [pc, #72]	; (8010cec <CDC_Receive_FS+0x58>)
 8010ca2:	f7fa ff87 	bl	800bbb4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010ca6:	4811      	ldr	r0, [pc, #68]	; (8010cec <CDC_Receive_FS+0x58>)
 8010ca8:	f7fa ffc8 	bl	800bc3c <USBD_CDC_ReceivePacket>
  //uint8_t len = (uint8_t) *Len;
  memset(com_buf, 0, 64);
 8010cac:	2240      	movs	r2, #64	; 0x40
 8010cae:	2100      	movs	r1, #0
 8010cb0:	480f      	ldr	r0, [pc, #60]	; (8010cf0 <CDC_Receive_FS+0x5c>)
 8010cb2:	f000 fca8 	bl	8011606 <memset>
  if(*Len < 64)
 8010cb6:	683b      	ldr	r3, [r7, #0]
 8010cb8:	681b      	ldr	r3, [r3, #0]
 8010cba:	2b3f      	cmp	r3, #63	; 0x3f
 8010cbc:	d806      	bhi.n	8010ccc <CDC_Receive_FS+0x38>
	  memcpy(com_buf, Buf, (size_t) *Len);
 8010cbe:	683b      	ldr	r3, [r7, #0]
 8010cc0:	681b      	ldr	r3, [r3, #0]
 8010cc2:	461a      	mov	r2, r3
 8010cc4:	6879      	ldr	r1, [r7, #4]
 8010cc6:	480a      	ldr	r0, [pc, #40]	; (8010cf0 <CDC_Receive_FS+0x5c>)
 8010cc8:	f000 fc92 	bl	80115f0 <memcpy>
  memset(Buf, '\0', (size_t) *Len);
 8010ccc:	683b      	ldr	r3, [r7, #0]
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	461a      	mov	r2, r3
 8010cd2:	2100      	movs	r1, #0
 8010cd4:	6878      	ldr	r0, [r7, #4]
 8010cd6:	f000 fc96 	bl	8011606 <memset>
  com_bytes_available = 1;
 8010cda:	4b06      	ldr	r3, [pc, #24]	; (8010cf4 <CDC_Receive_FS+0x60>)
 8010cdc:	2201      	movs	r2, #1
 8010cde:	701a      	strb	r2, [r3, #0]
  return (USBD_OK);
 8010ce0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	3708      	adds	r7, #8
 8010ce6:	46bd      	mov	sp, r7
 8010ce8:	bd80      	pop	{r7, pc}
 8010cea:	bf00      	nop
 8010cec:	20004b60 	.word	0x20004b60
 8010cf0:	2000296c 	.word	0x2000296c
 8010cf4:	20000200 	.word	0x20000200

08010cf8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010cf8:	b580      	push	{r7, lr}
 8010cfa:	b084      	sub	sp, #16
 8010cfc:	af00      	add	r7, sp, #0
 8010cfe:	6078      	str	r0, [r7, #4]
 8010d00:	460b      	mov	r3, r1
 8010d02:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010d04:	2300      	movs	r3, #0
 8010d06:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010d08:	4b0d      	ldr	r3, [pc, #52]	; (8010d40 <CDC_Transmit_FS+0x48>)
 8010d0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010d0e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8010d10:	68bb      	ldr	r3, [r7, #8]
 8010d12:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d001      	beq.n	8010d1e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010d1a:	2301      	movs	r3, #1
 8010d1c:	e00b      	b.n	8010d36 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010d1e:	887b      	ldrh	r3, [r7, #2]
 8010d20:	461a      	mov	r2, r3
 8010d22:	6879      	ldr	r1, [r7, #4]
 8010d24:	4806      	ldr	r0, [pc, #24]	; (8010d40 <CDC_Transmit_FS+0x48>)
 8010d26:	f7fa ff2c 	bl	800bb82 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010d2a:	4805      	ldr	r0, [pc, #20]	; (8010d40 <CDC_Transmit_FS+0x48>)
 8010d2c:	f7fa ff56 	bl	800bbdc <USBD_CDC_TransmitPacket>
 8010d30:	4603      	mov	r3, r0
 8010d32:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d36:	4618      	mov	r0, r3
 8010d38:	3710      	adds	r7, #16
 8010d3a:	46bd      	mov	sp, r7
 8010d3c:	bd80      	pop	{r7, pc}
 8010d3e:	bf00      	nop
 8010d40:	20004b60 	.word	0x20004b60

08010d44 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010d44:	b480      	push	{r7}
 8010d46:	b087      	sub	sp, #28
 8010d48:	af00      	add	r7, sp, #0
 8010d4a:	60f8      	str	r0, [r7, #12]
 8010d4c:	60b9      	str	r1, [r7, #8]
 8010d4e:	4613      	mov	r3, r2
 8010d50:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8010d52:	2300      	movs	r3, #0
 8010d54:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010d56:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010d5a:	4618      	mov	r0, r3
 8010d5c:	371c      	adds	r7, #28
 8010d5e:	46bd      	mov	sp, r7
 8010d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d64:	4770      	bx	lr
	...

08010d68 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010d68:	b480      	push	{r7}
 8010d6a:	b083      	sub	sp, #12
 8010d6c:	af00      	add	r7, sp, #0
 8010d6e:	4603      	mov	r3, r0
 8010d70:	6039      	str	r1, [r7, #0]
 8010d72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010d74:	683b      	ldr	r3, [r7, #0]
 8010d76:	2212      	movs	r2, #18
 8010d78:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010d7a:	4b03      	ldr	r3, [pc, #12]	; (8010d88 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010d7c:	4618      	mov	r0, r3
 8010d7e:	370c      	adds	r7, #12
 8010d80:	46bd      	mov	sp, r7
 8010d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d86:	4770      	bx	lr
 8010d88:	2000014c 	.word	0x2000014c

08010d8c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010d8c:	b480      	push	{r7}
 8010d8e:	b083      	sub	sp, #12
 8010d90:	af00      	add	r7, sp, #0
 8010d92:	4603      	mov	r3, r0
 8010d94:	6039      	str	r1, [r7, #0]
 8010d96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010d98:	683b      	ldr	r3, [r7, #0]
 8010d9a:	2204      	movs	r2, #4
 8010d9c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010d9e:	4b03      	ldr	r3, [pc, #12]	; (8010dac <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010da0:	4618      	mov	r0, r3
 8010da2:	370c      	adds	r7, #12
 8010da4:	46bd      	mov	sp, r7
 8010da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010daa:	4770      	bx	lr
 8010dac:	20000160 	.word	0x20000160

08010db0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010db0:	b580      	push	{r7, lr}
 8010db2:	b082      	sub	sp, #8
 8010db4:	af00      	add	r7, sp, #0
 8010db6:	4603      	mov	r3, r0
 8010db8:	6039      	str	r1, [r7, #0]
 8010dba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010dbc:	79fb      	ldrb	r3, [r7, #7]
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	d105      	bne.n	8010dce <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010dc2:	683a      	ldr	r2, [r7, #0]
 8010dc4:	4907      	ldr	r1, [pc, #28]	; (8010de4 <USBD_FS_ProductStrDescriptor+0x34>)
 8010dc6:	4808      	ldr	r0, [pc, #32]	; (8010de8 <USBD_FS_ProductStrDescriptor+0x38>)
 8010dc8:	f7fb ff87 	bl	800ccda <USBD_GetString>
 8010dcc:	e004      	b.n	8010dd8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010dce:	683a      	ldr	r2, [r7, #0]
 8010dd0:	4904      	ldr	r1, [pc, #16]	; (8010de4 <USBD_FS_ProductStrDescriptor+0x34>)
 8010dd2:	4805      	ldr	r0, [pc, #20]	; (8010de8 <USBD_FS_ProductStrDescriptor+0x38>)
 8010dd4:	f7fb ff81 	bl	800ccda <USBD_GetString>
  }
  return USBD_StrDesc;
 8010dd8:	4b02      	ldr	r3, [pc, #8]	; (8010de4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010dda:	4618      	mov	r0, r3
 8010ddc:	3708      	adds	r7, #8
 8010dde:	46bd      	mov	sp, r7
 8010de0:	bd80      	pop	{r7, pc}
 8010de2:	bf00      	nop
 8010de4:	20005e30 	.word	0x20005e30
 8010de8:	08012304 	.word	0x08012304

08010dec <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010dec:	b580      	push	{r7, lr}
 8010dee:	b082      	sub	sp, #8
 8010df0:	af00      	add	r7, sp, #0
 8010df2:	4603      	mov	r3, r0
 8010df4:	6039      	str	r1, [r7, #0]
 8010df6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010df8:	683a      	ldr	r2, [r7, #0]
 8010dfa:	4904      	ldr	r1, [pc, #16]	; (8010e0c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010dfc:	4804      	ldr	r0, [pc, #16]	; (8010e10 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010dfe:	f7fb ff6c 	bl	800ccda <USBD_GetString>
  return USBD_StrDesc;
 8010e02:	4b02      	ldr	r3, [pc, #8]	; (8010e0c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010e04:	4618      	mov	r0, r3
 8010e06:	3708      	adds	r7, #8
 8010e08:	46bd      	mov	sp, r7
 8010e0a:	bd80      	pop	{r7, pc}
 8010e0c:	20005e30 	.word	0x20005e30
 8010e10:	08012314 	.word	0x08012314

08010e14 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010e14:	b580      	push	{r7, lr}
 8010e16:	b082      	sub	sp, #8
 8010e18:	af00      	add	r7, sp, #0
 8010e1a:	4603      	mov	r3, r0
 8010e1c:	6039      	str	r1, [r7, #0]
 8010e1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010e20:	683b      	ldr	r3, [r7, #0]
 8010e22:	221a      	movs	r2, #26
 8010e24:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010e26:	f000 f843 	bl	8010eb0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8010e2a:	4b02      	ldr	r3, [pc, #8]	; (8010e34 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010e2c:	4618      	mov	r0, r3
 8010e2e:	3708      	adds	r7, #8
 8010e30:	46bd      	mov	sp, r7
 8010e32:	bd80      	pop	{r7, pc}
 8010e34:	20000164 	.word	0x20000164

08010e38 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010e38:	b580      	push	{r7, lr}
 8010e3a:	b082      	sub	sp, #8
 8010e3c:	af00      	add	r7, sp, #0
 8010e3e:	4603      	mov	r3, r0
 8010e40:	6039      	str	r1, [r7, #0]
 8010e42:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010e44:	79fb      	ldrb	r3, [r7, #7]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d105      	bne.n	8010e56 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010e4a:	683a      	ldr	r2, [r7, #0]
 8010e4c:	4907      	ldr	r1, [pc, #28]	; (8010e6c <USBD_FS_ConfigStrDescriptor+0x34>)
 8010e4e:	4808      	ldr	r0, [pc, #32]	; (8010e70 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010e50:	f7fb ff43 	bl	800ccda <USBD_GetString>
 8010e54:	e004      	b.n	8010e60 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010e56:	683a      	ldr	r2, [r7, #0]
 8010e58:	4904      	ldr	r1, [pc, #16]	; (8010e6c <USBD_FS_ConfigStrDescriptor+0x34>)
 8010e5a:	4805      	ldr	r0, [pc, #20]	; (8010e70 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010e5c:	f7fb ff3d 	bl	800ccda <USBD_GetString>
  }
  return USBD_StrDesc;
 8010e60:	4b02      	ldr	r3, [pc, #8]	; (8010e6c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8010e62:	4618      	mov	r0, r3
 8010e64:	3708      	adds	r7, #8
 8010e66:	46bd      	mov	sp, r7
 8010e68:	bd80      	pop	{r7, pc}
 8010e6a:	bf00      	nop
 8010e6c:	20005e30 	.word	0x20005e30
 8010e70:	08012328 	.word	0x08012328

08010e74 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010e74:	b580      	push	{r7, lr}
 8010e76:	b082      	sub	sp, #8
 8010e78:	af00      	add	r7, sp, #0
 8010e7a:	4603      	mov	r3, r0
 8010e7c:	6039      	str	r1, [r7, #0]
 8010e7e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010e80:	79fb      	ldrb	r3, [r7, #7]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d105      	bne.n	8010e92 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010e86:	683a      	ldr	r2, [r7, #0]
 8010e88:	4907      	ldr	r1, [pc, #28]	; (8010ea8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010e8a:	4808      	ldr	r0, [pc, #32]	; (8010eac <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010e8c:	f7fb ff25 	bl	800ccda <USBD_GetString>
 8010e90:	e004      	b.n	8010e9c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010e92:	683a      	ldr	r2, [r7, #0]
 8010e94:	4904      	ldr	r1, [pc, #16]	; (8010ea8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010e96:	4805      	ldr	r0, [pc, #20]	; (8010eac <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010e98:	f7fb ff1f 	bl	800ccda <USBD_GetString>
  }
  return USBD_StrDesc;
 8010e9c:	4b02      	ldr	r3, [pc, #8]	; (8010ea8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8010e9e:	4618      	mov	r0, r3
 8010ea0:	3708      	adds	r7, #8
 8010ea2:	46bd      	mov	sp, r7
 8010ea4:	bd80      	pop	{r7, pc}
 8010ea6:	bf00      	nop
 8010ea8:	20005e30 	.word	0x20005e30
 8010eac:	08012334 	.word	0x08012334

08010eb0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010eb0:	b580      	push	{r7, lr}
 8010eb2:	b084      	sub	sp, #16
 8010eb4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010eb6:	4b0f      	ldr	r3, [pc, #60]	; (8010ef4 <Get_SerialNum+0x44>)
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010ebc:	4b0e      	ldr	r3, [pc, #56]	; (8010ef8 <Get_SerialNum+0x48>)
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010ec2:	4b0e      	ldr	r3, [pc, #56]	; (8010efc <Get_SerialNum+0x4c>)
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010ec8:	68fa      	ldr	r2, [r7, #12]
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	4413      	add	r3, r2
 8010ece:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d009      	beq.n	8010eea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010ed6:	2208      	movs	r2, #8
 8010ed8:	4909      	ldr	r1, [pc, #36]	; (8010f00 <Get_SerialNum+0x50>)
 8010eda:	68f8      	ldr	r0, [r7, #12]
 8010edc:	f000 f814 	bl	8010f08 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010ee0:	2204      	movs	r2, #4
 8010ee2:	4908      	ldr	r1, [pc, #32]	; (8010f04 <Get_SerialNum+0x54>)
 8010ee4:	68b8      	ldr	r0, [r7, #8]
 8010ee6:	f000 f80f 	bl	8010f08 <IntToUnicode>
  }
}
 8010eea:	bf00      	nop
 8010eec:	3710      	adds	r7, #16
 8010eee:	46bd      	mov	sp, r7
 8010ef0:	bd80      	pop	{r7, pc}
 8010ef2:	bf00      	nop
 8010ef4:	1fff7a10 	.word	0x1fff7a10
 8010ef8:	1fff7a14 	.word	0x1fff7a14
 8010efc:	1fff7a18 	.word	0x1fff7a18
 8010f00:	20000166 	.word	0x20000166
 8010f04:	20000176 	.word	0x20000176

08010f08 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010f08:	b480      	push	{r7}
 8010f0a:	b087      	sub	sp, #28
 8010f0c:	af00      	add	r7, sp, #0
 8010f0e:	60f8      	str	r0, [r7, #12]
 8010f10:	60b9      	str	r1, [r7, #8]
 8010f12:	4613      	mov	r3, r2
 8010f14:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010f16:	2300      	movs	r3, #0
 8010f18:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010f1a:	2300      	movs	r3, #0
 8010f1c:	75fb      	strb	r3, [r7, #23]
 8010f1e:	e027      	b.n	8010f70 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010f20:	68fb      	ldr	r3, [r7, #12]
 8010f22:	0f1b      	lsrs	r3, r3, #28
 8010f24:	2b09      	cmp	r3, #9
 8010f26:	d80b      	bhi.n	8010f40 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	0f1b      	lsrs	r3, r3, #28
 8010f2c:	b2da      	uxtb	r2, r3
 8010f2e:	7dfb      	ldrb	r3, [r7, #23]
 8010f30:	005b      	lsls	r3, r3, #1
 8010f32:	4619      	mov	r1, r3
 8010f34:	68bb      	ldr	r3, [r7, #8]
 8010f36:	440b      	add	r3, r1
 8010f38:	3230      	adds	r2, #48	; 0x30
 8010f3a:	b2d2      	uxtb	r2, r2
 8010f3c:	701a      	strb	r2, [r3, #0]
 8010f3e:	e00a      	b.n	8010f56 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	0f1b      	lsrs	r3, r3, #28
 8010f44:	b2da      	uxtb	r2, r3
 8010f46:	7dfb      	ldrb	r3, [r7, #23]
 8010f48:	005b      	lsls	r3, r3, #1
 8010f4a:	4619      	mov	r1, r3
 8010f4c:	68bb      	ldr	r3, [r7, #8]
 8010f4e:	440b      	add	r3, r1
 8010f50:	3237      	adds	r2, #55	; 0x37
 8010f52:	b2d2      	uxtb	r2, r2
 8010f54:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	011b      	lsls	r3, r3, #4
 8010f5a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010f5c:	7dfb      	ldrb	r3, [r7, #23]
 8010f5e:	005b      	lsls	r3, r3, #1
 8010f60:	3301      	adds	r3, #1
 8010f62:	68ba      	ldr	r2, [r7, #8]
 8010f64:	4413      	add	r3, r2
 8010f66:	2200      	movs	r2, #0
 8010f68:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010f6a:	7dfb      	ldrb	r3, [r7, #23]
 8010f6c:	3301      	adds	r3, #1
 8010f6e:	75fb      	strb	r3, [r7, #23]
 8010f70:	7dfa      	ldrb	r2, [r7, #23]
 8010f72:	79fb      	ldrb	r3, [r7, #7]
 8010f74:	429a      	cmp	r2, r3
 8010f76:	d3d3      	bcc.n	8010f20 <IntToUnicode+0x18>
  }
}
 8010f78:	bf00      	nop
 8010f7a:	371c      	adds	r7, #28
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f82:	4770      	bx	lr

08010f84 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010f84:	b580      	push	{r7, lr}
 8010f86:	b08a      	sub	sp, #40	; 0x28
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010f8c:	f107 0314 	add.w	r3, r7, #20
 8010f90:	2200      	movs	r2, #0
 8010f92:	601a      	str	r2, [r3, #0]
 8010f94:	605a      	str	r2, [r3, #4]
 8010f96:	609a      	str	r2, [r3, #8]
 8010f98:	60da      	str	r2, [r3, #12]
 8010f9a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	681b      	ldr	r3, [r3, #0]
 8010fa0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010fa4:	d13a      	bne.n	801101c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010fa6:	2300      	movs	r3, #0
 8010fa8:	613b      	str	r3, [r7, #16]
 8010faa:	4b1e      	ldr	r3, [pc, #120]	; (8011024 <HAL_PCD_MspInit+0xa0>)
 8010fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010fae:	4a1d      	ldr	r2, [pc, #116]	; (8011024 <HAL_PCD_MspInit+0xa0>)
 8010fb0:	f043 0301 	orr.w	r3, r3, #1
 8010fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8010fb6:	4b1b      	ldr	r3, [pc, #108]	; (8011024 <HAL_PCD_MspInit+0xa0>)
 8010fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010fba:	f003 0301 	and.w	r3, r3, #1
 8010fbe:	613b      	str	r3, [r7, #16]
 8010fc0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010fc2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8010fc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010fc8:	2302      	movs	r3, #2
 8010fca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010fcc:	2300      	movs	r3, #0
 8010fce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010fd0:	2303      	movs	r3, #3
 8010fd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010fd4:	230a      	movs	r3, #10
 8010fd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010fd8:	f107 0314 	add.w	r3, r7, #20
 8010fdc:	4619      	mov	r1, r3
 8010fde:	4812      	ldr	r0, [pc, #72]	; (8011028 <HAL_PCD_MspInit+0xa4>)
 8010fe0:	f7f2 feae 	bl	8003d40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010fe4:	4b0f      	ldr	r3, [pc, #60]	; (8011024 <HAL_PCD_MspInit+0xa0>)
 8010fe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010fe8:	4a0e      	ldr	r2, [pc, #56]	; (8011024 <HAL_PCD_MspInit+0xa0>)
 8010fea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010fee:	6353      	str	r3, [r2, #52]	; 0x34
 8010ff0:	2300      	movs	r3, #0
 8010ff2:	60fb      	str	r3, [r7, #12]
 8010ff4:	4b0b      	ldr	r3, [pc, #44]	; (8011024 <HAL_PCD_MspInit+0xa0>)
 8010ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010ff8:	4a0a      	ldr	r2, [pc, #40]	; (8011024 <HAL_PCD_MspInit+0xa0>)
 8010ffa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010ffe:	6453      	str	r3, [r2, #68]	; 0x44
 8011000:	4b08      	ldr	r3, [pc, #32]	; (8011024 <HAL_PCD_MspInit+0xa0>)
 8011002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011004:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011008:	60fb      	str	r3, [r7, #12]
 801100a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 801100c:	2200      	movs	r2, #0
 801100e:	2100      	movs	r1, #0
 8011010:	2043      	movs	r0, #67	; 0x43
 8011012:	f7f2 fe5e 	bl	8003cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011016:	2043      	movs	r0, #67	; 0x43
 8011018:	f7f2 fe77 	bl	8003d0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801101c:	bf00      	nop
 801101e:	3728      	adds	r7, #40	; 0x28
 8011020:	46bd      	mov	sp, r7
 8011022:	bd80      	pop	{r7, pc}
 8011024:	40023800 	.word	0x40023800
 8011028:	40020000 	.word	0x40020000

0801102c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801102c:	b580      	push	{r7, lr}
 801102e:	b082      	sub	sp, #8
 8011030:	af00      	add	r7, sp, #0
 8011032:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8011040:	4619      	mov	r1, r3
 8011042:	4610      	mov	r0, r2
 8011044:	f7fa fec6 	bl	800bdd4 <USBD_LL_SetupStage>
}
 8011048:	bf00      	nop
 801104a:	3708      	adds	r7, #8
 801104c:	46bd      	mov	sp, r7
 801104e:	bd80      	pop	{r7, pc}

08011050 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011050:	b580      	push	{r7, lr}
 8011052:	b082      	sub	sp, #8
 8011054:	af00      	add	r7, sp, #0
 8011056:	6078      	str	r0, [r7, #4]
 8011058:	460b      	mov	r3, r1
 801105a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011062:	78fa      	ldrb	r2, [r7, #3]
 8011064:	6879      	ldr	r1, [r7, #4]
 8011066:	4613      	mov	r3, r2
 8011068:	00db      	lsls	r3, r3, #3
 801106a:	1a9b      	subs	r3, r3, r2
 801106c:	009b      	lsls	r3, r3, #2
 801106e:	440b      	add	r3, r1
 8011070:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8011074:	681a      	ldr	r2, [r3, #0]
 8011076:	78fb      	ldrb	r3, [r7, #3]
 8011078:	4619      	mov	r1, r3
 801107a:	f7fa fefe 	bl	800be7a <USBD_LL_DataOutStage>
}
 801107e:	bf00      	nop
 8011080:	3708      	adds	r7, #8
 8011082:	46bd      	mov	sp, r7
 8011084:	bd80      	pop	{r7, pc}

08011086 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011086:	b580      	push	{r7, lr}
 8011088:	b082      	sub	sp, #8
 801108a:	af00      	add	r7, sp, #0
 801108c:	6078      	str	r0, [r7, #4]
 801108e:	460b      	mov	r3, r1
 8011090:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011098:	78fa      	ldrb	r2, [r7, #3]
 801109a:	6879      	ldr	r1, [r7, #4]
 801109c:	4613      	mov	r3, r2
 801109e:	00db      	lsls	r3, r3, #3
 80110a0:	1a9b      	subs	r3, r3, r2
 80110a2:	009b      	lsls	r3, r3, #2
 80110a4:	440b      	add	r3, r1
 80110a6:	3348      	adds	r3, #72	; 0x48
 80110a8:	681a      	ldr	r2, [r3, #0]
 80110aa:	78fb      	ldrb	r3, [r7, #3]
 80110ac:	4619      	mov	r1, r3
 80110ae:	f7fa ff47 	bl	800bf40 <USBD_LL_DataInStage>
}
 80110b2:	bf00      	nop
 80110b4:	3708      	adds	r7, #8
 80110b6:	46bd      	mov	sp, r7
 80110b8:	bd80      	pop	{r7, pc}

080110ba <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80110ba:	b580      	push	{r7, lr}
 80110bc:	b082      	sub	sp, #8
 80110be:	af00      	add	r7, sp, #0
 80110c0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80110c8:	4618      	mov	r0, r3
 80110ca:	f7fb f84b 	bl	800c164 <USBD_LL_SOF>
}
 80110ce:	bf00      	nop
 80110d0:	3708      	adds	r7, #8
 80110d2:	46bd      	mov	sp, r7
 80110d4:	bd80      	pop	{r7, pc}

080110d6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80110d6:	b580      	push	{r7, lr}
 80110d8:	b084      	sub	sp, #16
 80110da:	af00      	add	r7, sp, #0
 80110dc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80110de:	2301      	movs	r3, #1
 80110e0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	68db      	ldr	r3, [r3, #12]
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d102      	bne.n	80110f0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80110ea:	2300      	movs	r3, #0
 80110ec:	73fb      	strb	r3, [r7, #15]
 80110ee:	e008      	b.n	8011102 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	68db      	ldr	r3, [r3, #12]
 80110f4:	2b02      	cmp	r3, #2
 80110f6:	d102      	bne.n	80110fe <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80110f8:	2301      	movs	r3, #1
 80110fa:	73fb      	strb	r3, [r7, #15]
 80110fc:	e001      	b.n	8011102 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80110fe:	f7f1 fc3d 	bl	800297c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011108:	7bfa      	ldrb	r2, [r7, #15]
 801110a:	4611      	mov	r1, r2
 801110c:	4618      	mov	r0, r3
 801110e:	f7fa ffee 	bl	800c0ee <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011112:	687b      	ldr	r3, [r7, #4]
 8011114:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011118:	4618      	mov	r0, r3
 801111a:	f7fa ffa7 	bl	800c06c <USBD_LL_Reset>
}
 801111e:	bf00      	nop
 8011120:	3710      	adds	r7, #16
 8011122:	46bd      	mov	sp, r7
 8011124:	bd80      	pop	{r7, pc}
	...

08011128 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011128:	b580      	push	{r7, lr}
 801112a:	b082      	sub	sp, #8
 801112c:	af00      	add	r7, sp, #0
 801112e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011136:	4618      	mov	r0, r3
 8011138:	f7fa ffe9 	bl	800c10e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011144:	681b      	ldr	r3, [r3, #0]
 8011146:	687a      	ldr	r2, [r7, #4]
 8011148:	6812      	ldr	r2, [r2, #0]
 801114a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801114e:	f043 0301 	orr.w	r3, r3, #1
 8011152:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	6a1b      	ldr	r3, [r3, #32]
 8011158:	2b00      	cmp	r3, #0
 801115a:	d005      	beq.n	8011168 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801115c:	4b04      	ldr	r3, [pc, #16]	; (8011170 <HAL_PCD_SuspendCallback+0x48>)
 801115e:	691b      	ldr	r3, [r3, #16]
 8011160:	4a03      	ldr	r2, [pc, #12]	; (8011170 <HAL_PCD_SuspendCallback+0x48>)
 8011162:	f043 0306 	orr.w	r3, r3, #6
 8011166:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011168:	bf00      	nop
 801116a:	3708      	adds	r7, #8
 801116c:	46bd      	mov	sp, r7
 801116e:	bd80      	pop	{r7, pc}
 8011170:	e000ed00 	.word	0xe000ed00

08011174 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011174:	b580      	push	{r7, lr}
 8011176:	b082      	sub	sp, #8
 8011178:	af00      	add	r7, sp, #0
 801117a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011182:	4618      	mov	r0, r3
 8011184:	f7fa ffd8 	bl	800c138 <USBD_LL_Resume>
}
 8011188:	bf00      	nop
 801118a:	3708      	adds	r7, #8
 801118c:	46bd      	mov	sp, r7
 801118e:	bd80      	pop	{r7, pc}

08011190 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011190:	b580      	push	{r7, lr}
 8011192:	b082      	sub	sp, #8
 8011194:	af00      	add	r7, sp, #0
 8011196:	6078      	str	r0, [r7, #4]
 8011198:	460b      	mov	r3, r1
 801119a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80111a2:	78fa      	ldrb	r2, [r7, #3]
 80111a4:	4611      	mov	r1, r2
 80111a6:	4618      	mov	r0, r3
 80111a8:	f7fb f803 	bl	800c1b2 <USBD_LL_IsoOUTIncomplete>
}
 80111ac:	bf00      	nop
 80111ae:	3708      	adds	r7, #8
 80111b0:	46bd      	mov	sp, r7
 80111b2:	bd80      	pop	{r7, pc}

080111b4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80111b4:	b580      	push	{r7, lr}
 80111b6:	b082      	sub	sp, #8
 80111b8:	af00      	add	r7, sp, #0
 80111ba:	6078      	str	r0, [r7, #4]
 80111bc:	460b      	mov	r3, r1
 80111be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80111c6:	78fa      	ldrb	r2, [r7, #3]
 80111c8:	4611      	mov	r1, r2
 80111ca:	4618      	mov	r0, r3
 80111cc:	f7fa ffe4 	bl	800c198 <USBD_LL_IsoINIncomplete>
}
 80111d0:	bf00      	nop
 80111d2:	3708      	adds	r7, #8
 80111d4:	46bd      	mov	sp, r7
 80111d6:	bd80      	pop	{r7, pc}

080111d8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80111d8:	b580      	push	{r7, lr}
 80111da:	b082      	sub	sp, #8
 80111dc:	af00      	add	r7, sp, #0
 80111de:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80111e6:	4618      	mov	r0, r3
 80111e8:	f7fa fff0 	bl	800c1cc <USBD_LL_DevConnected>
}
 80111ec:	bf00      	nop
 80111ee:	3708      	adds	r7, #8
 80111f0:	46bd      	mov	sp, r7
 80111f2:	bd80      	pop	{r7, pc}

080111f4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80111f4:	b580      	push	{r7, lr}
 80111f6:	b082      	sub	sp, #8
 80111f8:	af00      	add	r7, sp, #0
 80111fa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011202:	4618      	mov	r0, r3
 8011204:	f7fa ffed 	bl	800c1e2 <USBD_LL_DevDisconnected>
}
 8011208:	bf00      	nop
 801120a:	3708      	adds	r7, #8
 801120c:	46bd      	mov	sp, r7
 801120e:	bd80      	pop	{r7, pc}

08011210 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011210:	b580      	push	{r7, lr}
 8011212:	b082      	sub	sp, #8
 8011214:	af00      	add	r7, sp, #0
 8011216:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	781b      	ldrb	r3, [r3, #0]
 801121c:	2b00      	cmp	r3, #0
 801121e:	d13c      	bne.n	801129a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011220:	4a20      	ldr	r2, [pc, #128]	; (80112a4 <USBD_LL_Init+0x94>)
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	4a1e      	ldr	r2, [pc, #120]	; (80112a4 <USBD_LL_Init+0x94>)
 801122c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011230:	4b1c      	ldr	r3, [pc, #112]	; (80112a4 <USBD_LL_Init+0x94>)
 8011232:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011236:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8011238:	4b1a      	ldr	r3, [pc, #104]	; (80112a4 <USBD_LL_Init+0x94>)
 801123a:	2206      	movs	r2, #6
 801123c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801123e:	4b19      	ldr	r3, [pc, #100]	; (80112a4 <USBD_LL_Init+0x94>)
 8011240:	2202      	movs	r2, #2
 8011242:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011244:	4b17      	ldr	r3, [pc, #92]	; (80112a4 <USBD_LL_Init+0x94>)
 8011246:	2200      	movs	r2, #0
 8011248:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801124a:	4b16      	ldr	r3, [pc, #88]	; (80112a4 <USBD_LL_Init+0x94>)
 801124c:	2202      	movs	r2, #2
 801124e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8011250:	4b14      	ldr	r3, [pc, #80]	; (80112a4 <USBD_LL_Init+0x94>)
 8011252:	2200      	movs	r2, #0
 8011254:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011256:	4b13      	ldr	r3, [pc, #76]	; (80112a4 <USBD_LL_Init+0x94>)
 8011258:	2200      	movs	r2, #0
 801125a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801125c:	4b11      	ldr	r3, [pc, #68]	; (80112a4 <USBD_LL_Init+0x94>)
 801125e:	2200      	movs	r2, #0
 8011260:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8011262:	4b10      	ldr	r3, [pc, #64]	; (80112a4 <USBD_LL_Init+0x94>)
 8011264:	2200      	movs	r2, #0
 8011266:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011268:	4b0e      	ldr	r3, [pc, #56]	; (80112a4 <USBD_LL_Init+0x94>)
 801126a:	2200      	movs	r2, #0
 801126c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801126e:	480d      	ldr	r0, [pc, #52]	; (80112a4 <USBD_LL_Init+0x94>)
 8011270:	f7f3 f87c 	bl	800436c <HAL_PCD_Init>
 8011274:	4603      	mov	r3, r0
 8011276:	2b00      	cmp	r3, #0
 8011278:	d001      	beq.n	801127e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801127a:	f7f1 fb7f 	bl	800297c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801127e:	2180      	movs	r1, #128	; 0x80
 8011280:	4808      	ldr	r0, [pc, #32]	; (80112a4 <USBD_LL_Init+0x94>)
 8011282:	f7f4 fa0e 	bl	80056a2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011286:	2240      	movs	r2, #64	; 0x40
 8011288:	2100      	movs	r1, #0
 801128a:	4806      	ldr	r0, [pc, #24]	; (80112a4 <USBD_LL_Init+0x94>)
 801128c:	f7f4 f9c2 	bl	8005614 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011290:	2280      	movs	r2, #128	; 0x80
 8011292:	2101      	movs	r1, #1
 8011294:	4803      	ldr	r0, [pc, #12]	; (80112a4 <USBD_LL_Init+0x94>)
 8011296:	f7f4 f9bd 	bl	8005614 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801129a:	2300      	movs	r3, #0
}
 801129c:	4618      	mov	r0, r3
 801129e:	3708      	adds	r7, #8
 80112a0:	46bd      	mov	sp, r7
 80112a2:	bd80      	pop	{r7, pc}
 80112a4:	20006030 	.word	0x20006030

080112a8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80112a8:	b580      	push	{r7, lr}
 80112aa:	b084      	sub	sp, #16
 80112ac:	af00      	add	r7, sp, #0
 80112ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80112b0:	2300      	movs	r3, #0
 80112b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80112b4:	2300      	movs	r3, #0
 80112b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80112be:	4618      	mov	r0, r3
 80112c0:	f7f3 f978 	bl	80045b4 <HAL_PCD_Start>
 80112c4:	4603      	mov	r3, r0
 80112c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80112c8:	7bfb      	ldrb	r3, [r7, #15]
 80112ca:	4618      	mov	r0, r3
 80112cc:	f000 f92a 	bl	8011524 <USBD_Get_USB_Status>
 80112d0:	4603      	mov	r3, r0
 80112d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80112d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80112d6:	4618      	mov	r0, r3
 80112d8:	3710      	adds	r7, #16
 80112da:	46bd      	mov	sp, r7
 80112dc:	bd80      	pop	{r7, pc}

080112de <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80112de:	b580      	push	{r7, lr}
 80112e0:	b084      	sub	sp, #16
 80112e2:	af00      	add	r7, sp, #0
 80112e4:	6078      	str	r0, [r7, #4]
 80112e6:	4608      	mov	r0, r1
 80112e8:	4611      	mov	r1, r2
 80112ea:	461a      	mov	r2, r3
 80112ec:	4603      	mov	r3, r0
 80112ee:	70fb      	strb	r3, [r7, #3]
 80112f0:	460b      	mov	r3, r1
 80112f2:	70bb      	strb	r3, [r7, #2]
 80112f4:	4613      	mov	r3, r2
 80112f6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80112f8:	2300      	movs	r3, #0
 80112fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80112fc:	2300      	movs	r3, #0
 80112fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011306:	78bb      	ldrb	r3, [r7, #2]
 8011308:	883a      	ldrh	r2, [r7, #0]
 801130a:	78f9      	ldrb	r1, [r7, #3]
 801130c:	f7f3 fd89 	bl	8004e22 <HAL_PCD_EP_Open>
 8011310:	4603      	mov	r3, r0
 8011312:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011314:	7bfb      	ldrb	r3, [r7, #15]
 8011316:	4618      	mov	r0, r3
 8011318:	f000 f904 	bl	8011524 <USBD_Get_USB_Status>
 801131c:	4603      	mov	r3, r0
 801131e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011320:	7bbb      	ldrb	r3, [r7, #14]
}
 8011322:	4618      	mov	r0, r3
 8011324:	3710      	adds	r7, #16
 8011326:	46bd      	mov	sp, r7
 8011328:	bd80      	pop	{r7, pc}

0801132a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801132a:	b580      	push	{r7, lr}
 801132c:	b084      	sub	sp, #16
 801132e:	af00      	add	r7, sp, #0
 8011330:	6078      	str	r0, [r7, #4]
 8011332:	460b      	mov	r3, r1
 8011334:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011336:	2300      	movs	r3, #0
 8011338:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801133a:	2300      	movs	r3, #0
 801133c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011344:	78fa      	ldrb	r2, [r7, #3]
 8011346:	4611      	mov	r1, r2
 8011348:	4618      	mov	r0, r3
 801134a:	f7f3 fdd2 	bl	8004ef2 <HAL_PCD_EP_Close>
 801134e:	4603      	mov	r3, r0
 8011350:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011352:	7bfb      	ldrb	r3, [r7, #15]
 8011354:	4618      	mov	r0, r3
 8011356:	f000 f8e5 	bl	8011524 <USBD_Get_USB_Status>
 801135a:	4603      	mov	r3, r0
 801135c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801135e:	7bbb      	ldrb	r3, [r7, #14]
}
 8011360:	4618      	mov	r0, r3
 8011362:	3710      	adds	r7, #16
 8011364:	46bd      	mov	sp, r7
 8011366:	bd80      	pop	{r7, pc}

08011368 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011368:	b580      	push	{r7, lr}
 801136a:	b084      	sub	sp, #16
 801136c:	af00      	add	r7, sp, #0
 801136e:	6078      	str	r0, [r7, #4]
 8011370:	460b      	mov	r3, r1
 8011372:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011374:	2300      	movs	r3, #0
 8011376:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011378:	2300      	movs	r3, #0
 801137a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011382:	78fa      	ldrb	r2, [r7, #3]
 8011384:	4611      	mov	r1, r2
 8011386:	4618      	mov	r0, r3
 8011388:	f7f3 feaa 	bl	80050e0 <HAL_PCD_EP_SetStall>
 801138c:	4603      	mov	r3, r0
 801138e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011390:	7bfb      	ldrb	r3, [r7, #15]
 8011392:	4618      	mov	r0, r3
 8011394:	f000 f8c6 	bl	8011524 <USBD_Get_USB_Status>
 8011398:	4603      	mov	r3, r0
 801139a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801139c:	7bbb      	ldrb	r3, [r7, #14]
}
 801139e:	4618      	mov	r0, r3
 80113a0:	3710      	adds	r7, #16
 80113a2:	46bd      	mov	sp, r7
 80113a4:	bd80      	pop	{r7, pc}

080113a6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80113a6:	b580      	push	{r7, lr}
 80113a8:	b084      	sub	sp, #16
 80113aa:	af00      	add	r7, sp, #0
 80113ac:	6078      	str	r0, [r7, #4]
 80113ae:	460b      	mov	r3, r1
 80113b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80113b2:	2300      	movs	r3, #0
 80113b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80113b6:	2300      	movs	r3, #0
 80113b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80113c0:	78fa      	ldrb	r2, [r7, #3]
 80113c2:	4611      	mov	r1, r2
 80113c4:	4618      	mov	r0, r3
 80113c6:	f7f3 feef 	bl	80051a8 <HAL_PCD_EP_ClrStall>
 80113ca:	4603      	mov	r3, r0
 80113cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80113ce:	7bfb      	ldrb	r3, [r7, #15]
 80113d0:	4618      	mov	r0, r3
 80113d2:	f000 f8a7 	bl	8011524 <USBD_Get_USB_Status>
 80113d6:	4603      	mov	r3, r0
 80113d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80113da:	7bbb      	ldrb	r3, [r7, #14]
}
 80113dc:	4618      	mov	r0, r3
 80113de:	3710      	adds	r7, #16
 80113e0:	46bd      	mov	sp, r7
 80113e2:	bd80      	pop	{r7, pc}

080113e4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80113e4:	b480      	push	{r7}
 80113e6:	b085      	sub	sp, #20
 80113e8:	af00      	add	r7, sp, #0
 80113ea:	6078      	str	r0, [r7, #4]
 80113ec:	460b      	mov	r3, r1
 80113ee:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80113f6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80113f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	da0b      	bge.n	8011418 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011400:	78fb      	ldrb	r3, [r7, #3]
 8011402:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011406:	68f9      	ldr	r1, [r7, #12]
 8011408:	4613      	mov	r3, r2
 801140a:	00db      	lsls	r3, r3, #3
 801140c:	1a9b      	subs	r3, r3, r2
 801140e:	009b      	lsls	r3, r3, #2
 8011410:	440b      	add	r3, r1
 8011412:	333e      	adds	r3, #62	; 0x3e
 8011414:	781b      	ldrb	r3, [r3, #0]
 8011416:	e00b      	b.n	8011430 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011418:	78fb      	ldrb	r3, [r7, #3]
 801141a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801141e:	68f9      	ldr	r1, [r7, #12]
 8011420:	4613      	mov	r3, r2
 8011422:	00db      	lsls	r3, r3, #3
 8011424:	1a9b      	subs	r3, r3, r2
 8011426:	009b      	lsls	r3, r3, #2
 8011428:	440b      	add	r3, r1
 801142a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801142e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011430:	4618      	mov	r0, r3
 8011432:	3714      	adds	r7, #20
 8011434:	46bd      	mov	sp, r7
 8011436:	f85d 7b04 	ldr.w	r7, [sp], #4
 801143a:	4770      	bx	lr

0801143c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801143c:	b580      	push	{r7, lr}
 801143e:	b084      	sub	sp, #16
 8011440:	af00      	add	r7, sp, #0
 8011442:	6078      	str	r0, [r7, #4]
 8011444:	460b      	mov	r3, r1
 8011446:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011448:	2300      	movs	r3, #0
 801144a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801144c:	2300      	movs	r3, #0
 801144e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011456:	78fa      	ldrb	r2, [r7, #3]
 8011458:	4611      	mov	r1, r2
 801145a:	4618      	mov	r0, r3
 801145c:	f7f3 fcbc 	bl	8004dd8 <HAL_PCD_SetAddress>
 8011460:	4603      	mov	r3, r0
 8011462:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011464:	7bfb      	ldrb	r3, [r7, #15]
 8011466:	4618      	mov	r0, r3
 8011468:	f000 f85c 	bl	8011524 <USBD_Get_USB_Status>
 801146c:	4603      	mov	r3, r0
 801146e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011470:	7bbb      	ldrb	r3, [r7, #14]
}
 8011472:	4618      	mov	r0, r3
 8011474:	3710      	adds	r7, #16
 8011476:	46bd      	mov	sp, r7
 8011478:	bd80      	pop	{r7, pc}

0801147a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801147a:	b580      	push	{r7, lr}
 801147c:	b086      	sub	sp, #24
 801147e:	af00      	add	r7, sp, #0
 8011480:	60f8      	str	r0, [r7, #12]
 8011482:	607a      	str	r2, [r7, #4]
 8011484:	603b      	str	r3, [r7, #0]
 8011486:	460b      	mov	r3, r1
 8011488:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801148a:	2300      	movs	r3, #0
 801148c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801148e:	2300      	movs	r3, #0
 8011490:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011498:	7af9      	ldrb	r1, [r7, #11]
 801149a:	683b      	ldr	r3, [r7, #0]
 801149c:	687a      	ldr	r2, [r7, #4]
 801149e:	f7f3 fdd5 	bl	800504c <HAL_PCD_EP_Transmit>
 80114a2:	4603      	mov	r3, r0
 80114a4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80114a6:	7dfb      	ldrb	r3, [r7, #23]
 80114a8:	4618      	mov	r0, r3
 80114aa:	f000 f83b 	bl	8011524 <USBD_Get_USB_Status>
 80114ae:	4603      	mov	r3, r0
 80114b0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80114b2:	7dbb      	ldrb	r3, [r7, #22]
}
 80114b4:	4618      	mov	r0, r3
 80114b6:	3718      	adds	r7, #24
 80114b8:	46bd      	mov	sp, r7
 80114ba:	bd80      	pop	{r7, pc}

080114bc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80114bc:	b580      	push	{r7, lr}
 80114be:	b086      	sub	sp, #24
 80114c0:	af00      	add	r7, sp, #0
 80114c2:	60f8      	str	r0, [r7, #12]
 80114c4:	607a      	str	r2, [r7, #4]
 80114c6:	603b      	str	r3, [r7, #0]
 80114c8:	460b      	mov	r3, r1
 80114ca:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80114cc:	2300      	movs	r3, #0
 80114ce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80114d0:	2300      	movs	r3, #0
 80114d2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80114da:	7af9      	ldrb	r1, [r7, #11]
 80114dc:	683b      	ldr	r3, [r7, #0]
 80114de:	687a      	ldr	r2, [r7, #4]
 80114e0:	f7f3 fd51 	bl	8004f86 <HAL_PCD_EP_Receive>
 80114e4:	4603      	mov	r3, r0
 80114e6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80114e8:	7dfb      	ldrb	r3, [r7, #23]
 80114ea:	4618      	mov	r0, r3
 80114ec:	f000 f81a 	bl	8011524 <USBD_Get_USB_Status>
 80114f0:	4603      	mov	r3, r0
 80114f2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80114f4:	7dbb      	ldrb	r3, [r7, #22]
}
 80114f6:	4618      	mov	r0, r3
 80114f8:	3718      	adds	r7, #24
 80114fa:	46bd      	mov	sp, r7
 80114fc:	bd80      	pop	{r7, pc}

080114fe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80114fe:	b580      	push	{r7, lr}
 8011500:	b082      	sub	sp, #8
 8011502:	af00      	add	r7, sp, #0
 8011504:	6078      	str	r0, [r7, #4]
 8011506:	460b      	mov	r3, r1
 8011508:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011510:	78fa      	ldrb	r2, [r7, #3]
 8011512:	4611      	mov	r1, r2
 8011514:	4618      	mov	r0, r3
 8011516:	f7f3 fd81 	bl	800501c <HAL_PCD_EP_GetRxCount>
 801151a:	4603      	mov	r3, r0
}
 801151c:	4618      	mov	r0, r3
 801151e:	3708      	adds	r7, #8
 8011520:	46bd      	mov	sp, r7
 8011522:	bd80      	pop	{r7, pc}

08011524 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011524:	b480      	push	{r7}
 8011526:	b085      	sub	sp, #20
 8011528:	af00      	add	r7, sp, #0
 801152a:	4603      	mov	r3, r0
 801152c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801152e:	2300      	movs	r3, #0
 8011530:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011532:	79fb      	ldrb	r3, [r7, #7]
 8011534:	2b03      	cmp	r3, #3
 8011536:	d817      	bhi.n	8011568 <USBD_Get_USB_Status+0x44>
 8011538:	a201      	add	r2, pc, #4	; (adr r2, 8011540 <USBD_Get_USB_Status+0x1c>)
 801153a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801153e:	bf00      	nop
 8011540:	08011551 	.word	0x08011551
 8011544:	08011557 	.word	0x08011557
 8011548:	0801155d 	.word	0x0801155d
 801154c:	08011563 	.word	0x08011563
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011550:	2300      	movs	r3, #0
 8011552:	73fb      	strb	r3, [r7, #15]
    break;
 8011554:	e00b      	b.n	801156e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011556:	2303      	movs	r3, #3
 8011558:	73fb      	strb	r3, [r7, #15]
    break;
 801155a:	e008      	b.n	801156e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801155c:	2301      	movs	r3, #1
 801155e:	73fb      	strb	r3, [r7, #15]
    break;
 8011560:	e005      	b.n	801156e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011562:	2303      	movs	r3, #3
 8011564:	73fb      	strb	r3, [r7, #15]
    break;
 8011566:	e002      	b.n	801156e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011568:	2303      	movs	r3, #3
 801156a:	73fb      	strb	r3, [r7, #15]
    break;
 801156c:	bf00      	nop
  }
  return usb_status;
 801156e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011570:	4618      	mov	r0, r3
 8011572:	3714      	adds	r7, #20
 8011574:	46bd      	mov	sp, r7
 8011576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801157a:	4770      	bx	lr

0801157c <__errno>:
 801157c:	4b01      	ldr	r3, [pc, #4]	; (8011584 <__errno+0x8>)
 801157e:	6818      	ldr	r0, [r3, #0]
 8011580:	4770      	bx	lr
 8011582:	bf00      	nop
 8011584:	20000180 	.word	0x20000180

08011588 <__libc_init_array>:
 8011588:	b570      	push	{r4, r5, r6, lr}
 801158a:	4e0d      	ldr	r6, [pc, #52]	; (80115c0 <__libc_init_array+0x38>)
 801158c:	4c0d      	ldr	r4, [pc, #52]	; (80115c4 <__libc_init_array+0x3c>)
 801158e:	1ba4      	subs	r4, r4, r6
 8011590:	10a4      	asrs	r4, r4, #2
 8011592:	2500      	movs	r5, #0
 8011594:	42a5      	cmp	r5, r4
 8011596:	d109      	bne.n	80115ac <__libc_init_array+0x24>
 8011598:	4e0b      	ldr	r6, [pc, #44]	; (80115c8 <__libc_init_array+0x40>)
 801159a:	4c0c      	ldr	r4, [pc, #48]	; (80115cc <__libc_init_array+0x44>)
 801159c:	f000 fc52 	bl	8011e44 <_init>
 80115a0:	1ba4      	subs	r4, r4, r6
 80115a2:	10a4      	asrs	r4, r4, #2
 80115a4:	2500      	movs	r5, #0
 80115a6:	42a5      	cmp	r5, r4
 80115a8:	d105      	bne.n	80115b6 <__libc_init_array+0x2e>
 80115aa:	bd70      	pop	{r4, r5, r6, pc}
 80115ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80115b0:	4798      	blx	r3
 80115b2:	3501      	adds	r5, #1
 80115b4:	e7ee      	b.n	8011594 <__libc_init_array+0xc>
 80115b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80115ba:	4798      	blx	r3
 80115bc:	3501      	adds	r5, #1
 80115be:	e7f2      	b.n	80115a6 <__libc_init_array+0x1e>
 80115c0:	080127ec 	.word	0x080127ec
 80115c4:	080127ec 	.word	0x080127ec
 80115c8:	080127ec 	.word	0x080127ec
 80115cc:	080127f0 	.word	0x080127f0

080115d0 <malloc>:
 80115d0:	4b02      	ldr	r3, [pc, #8]	; (80115dc <malloc+0xc>)
 80115d2:	4601      	mov	r1, r0
 80115d4:	6818      	ldr	r0, [r3, #0]
 80115d6:	f000 b86d 	b.w	80116b4 <_malloc_r>
 80115da:	bf00      	nop
 80115dc:	20000180 	.word	0x20000180

080115e0 <free>:
 80115e0:	4b02      	ldr	r3, [pc, #8]	; (80115ec <free+0xc>)
 80115e2:	4601      	mov	r1, r0
 80115e4:	6818      	ldr	r0, [r3, #0]
 80115e6:	f000 b817 	b.w	8011618 <_free_r>
 80115ea:	bf00      	nop
 80115ec:	20000180 	.word	0x20000180

080115f0 <memcpy>:
 80115f0:	b510      	push	{r4, lr}
 80115f2:	1e43      	subs	r3, r0, #1
 80115f4:	440a      	add	r2, r1
 80115f6:	4291      	cmp	r1, r2
 80115f8:	d100      	bne.n	80115fc <memcpy+0xc>
 80115fa:	bd10      	pop	{r4, pc}
 80115fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011600:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011604:	e7f7      	b.n	80115f6 <memcpy+0x6>

08011606 <memset>:
 8011606:	4402      	add	r2, r0
 8011608:	4603      	mov	r3, r0
 801160a:	4293      	cmp	r3, r2
 801160c:	d100      	bne.n	8011610 <memset+0xa>
 801160e:	4770      	bx	lr
 8011610:	f803 1b01 	strb.w	r1, [r3], #1
 8011614:	e7f9      	b.n	801160a <memset+0x4>
	...

08011618 <_free_r>:
 8011618:	b538      	push	{r3, r4, r5, lr}
 801161a:	4605      	mov	r5, r0
 801161c:	2900      	cmp	r1, #0
 801161e:	d045      	beq.n	80116ac <_free_r+0x94>
 8011620:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011624:	1f0c      	subs	r4, r1, #4
 8011626:	2b00      	cmp	r3, #0
 8011628:	bfb8      	it	lt
 801162a:	18e4      	addlt	r4, r4, r3
 801162c:	f000 f8e6 	bl	80117fc <__malloc_lock>
 8011630:	4a1f      	ldr	r2, [pc, #124]	; (80116b0 <_free_r+0x98>)
 8011632:	6813      	ldr	r3, [r2, #0]
 8011634:	4610      	mov	r0, r2
 8011636:	b933      	cbnz	r3, 8011646 <_free_r+0x2e>
 8011638:	6063      	str	r3, [r4, #4]
 801163a:	6014      	str	r4, [r2, #0]
 801163c:	4628      	mov	r0, r5
 801163e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011642:	f000 b8dc 	b.w	80117fe <__malloc_unlock>
 8011646:	42a3      	cmp	r3, r4
 8011648:	d90c      	bls.n	8011664 <_free_r+0x4c>
 801164a:	6821      	ldr	r1, [r4, #0]
 801164c:	1862      	adds	r2, r4, r1
 801164e:	4293      	cmp	r3, r2
 8011650:	bf04      	itt	eq
 8011652:	681a      	ldreq	r2, [r3, #0]
 8011654:	685b      	ldreq	r3, [r3, #4]
 8011656:	6063      	str	r3, [r4, #4]
 8011658:	bf04      	itt	eq
 801165a:	1852      	addeq	r2, r2, r1
 801165c:	6022      	streq	r2, [r4, #0]
 801165e:	6004      	str	r4, [r0, #0]
 8011660:	e7ec      	b.n	801163c <_free_r+0x24>
 8011662:	4613      	mov	r3, r2
 8011664:	685a      	ldr	r2, [r3, #4]
 8011666:	b10a      	cbz	r2, 801166c <_free_r+0x54>
 8011668:	42a2      	cmp	r2, r4
 801166a:	d9fa      	bls.n	8011662 <_free_r+0x4a>
 801166c:	6819      	ldr	r1, [r3, #0]
 801166e:	1858      	adds	r0, r3, r1
 8011670:	42a0      	cmp	r0, r4
 8011672:	d10b      	bne.n	801168c <_free_r+0x74>
 8011674:	6820      	ldr	r0, [r4, #0]
 8011676:	4401      	add	r1, r0
 8011678:	1858      	adds	r0, r3, r1
 801167a:	4282      	cmp	r2, r0
 801167c:	6019      	str	r1, [r3, #0]
 801167e:	d1dd      	bne.n	801163c <_free_r+0x24>
 8011680:	6810      	ldr	r0, [r2, #0]
 8011682:	6852      	ldr	r2, [r2, #4]
 8011684:	605a      	str	r2, [r3, #4]
 8011686:	4401      	add	r1, r0
 8011688:	6019      	str	r1, [r3, #0]
 801168a:	e7d7      	b.n	801163c <_free_r+0x24>
 801168c:	d902      	bls.n	8011694 <_free_r+0x7c>
 801168e:	230c      	movs	r3, #12
 8011690:	602b      	str	r3, [r5, #0]
 8011692:	e7d3      	b.n	801163c <_free_r+0x24>
 8011694:	6820      	ldr	r0, [r4, #0]
 8011696:	1821      	adds	r1, r4, r0
 8011698:	428a      	cmp	r2, r1
 801169a:	bf04      	itt	eq
 801169c:	6811      	ldreq	r1, [r2, #0]
 801169e:	6852      	ldreq	r2, [r2, #4]
 80116a0:	6062      	str	r2, [r4, #4]
 80116a2:	bf04      	itt	eq
 80116a4:	1809      	addeq	r1, r1, r0
 80116a6:	6021      	streq	r1, [r4, #0]
 80116a8:	605c      	str	r4, [r3, #4]
 80116aa:	e7c7      	b.n	801163c <_free_r+0x24>
 80116ac:	bd38      	pop	{r3, r4, r5, pc}
 80116ae:	bf00      	nop
 80116b0:	20000440 	.word	0x20000440

080116b4 <_malloc_r>:
 80116b4:	b570      	push	{r4, r5, r6, lr}
 80116b6:	1ccd      	adds	r5, r1, #3
 80116b8:	f025 0503 	bic.w	r5, r5, #3
 80116bc:	3508      	adds	r5, #8
 80116be:	2d0c      	cmp	r5, #12
 80116c0:	bf38      	it	cc
 80116c2:	250c      	movcc	r5, #12
 80116c4:	2d00      	cmp	r5, #0
 80116c6:	4606      	mov	r6, r0
 80116c8:	db01      	blt.n	80116ce <_malloc_r+0x1a>
 80116ca:	42a9      	cmp	r1, r5
 80116cc:	d903      	bls.n	80116d6 <_malloc_r+0x22>
 80116ce:	230c      	movs	r3, #12
 80116d0:	6033      	str	r3, [r6, #0]
 80116d2:	2000      	movs	r0, #0
 80116d4:	bd70      	pop	{r4, r5, r6, pc}
 80116d6:	f000 f891 	bl	80117fc <__malloc_lock>
 80116da:	4a21      	ldr	r2, [pc, #132]	; (8011760 <_malloc_r+0xac>)
 80116dc:	6814      	ldr	r4, [r2, #0]
 80116de:	4621      	mov	r1, r4
 80116e0:	b991      	cbnz	r1, 8011708 <_malloc_r+0x54>
 80116e2:	4c20      	ldr	r4, [pc, #128]	; (8011764 <_malloc_r+0xb0>)
 80116e4:	6823      	ldr	r3, [r4, #0]
 80116e6:	b91b      	cbnz	r3, 80116f0 <_malloc_r+0x3c>
 80116e8:	4630      	mov	r0, r6
 80116ea:	f000 f83d 	bl	8011768 <_sbrk_r>
 80116ee:	6020      	str	r0, [r4, #0]
 80116f0:	4629      	mov	r1, r5
 80116f2:	4630      	mov	r0, r6
 80116f4:	f000 f838 	bl	8011768 <_sbrk_r>
 80116f8:	1c43      	adds	r3, r0, #1
 80116fa:	d124      	bne.n	8011746 <_malloc_r+0x92>
 80116fc:	230c      	movs	r3, #12
 80116fe:	6033      	str	r3, [r6, #0]
 8011700:	4630      	mov	r0, r6
 8011702:	f000 f87c 	bl	80117fe <__malloc_unlock>
 8011706:	e7e4      	b.n	80116d2 <_malloc_r+0x1e>
 8011708:	680b      	ldr	r3, [r1, #0]
 801170a:	1b5b      	subs	r3, r3, r5
 801170c:	d418      	bmi.n	8011740 <_malloc_r+0x8c>
 801170e:	2b0b      	cmp	r3, #11
 8011710:	d90f      	bls.n	8011732 <_malloc_r+0x7e>
 8011712:	600b      	str	r3, [r1, #0]
 8011714:	50cd      	str	r5, [r1, r3]
 8011716:	18cc      	adds	r4, r1, r3
 8011718:	4630      	mov	r0, r6
 801171a:	f000 f870 	bl	80117fe <__malloc_unlock>
 801171e:	f104 000b 	add.w	r0, r4, #11
 8011722:	1d23      	adds	r3, r4, #4
 8011724:	f020 0007 	bic.w	r0, r0, #7
 8011728:	1ac3      	subs	r3, r0, r3
 801172a:	d0d3      	beq.n	80116d4 <_malloc_r+0x20>
 801172c:	425a      	negs	r2, r3
 801172e:	50e2      	str	r2, [r4, r3]
 8011730:	e7d0      	b.n	80116d4 <_malloc_r+0x20>
 8011732:	428c      	cmp	r4, r1
 8011734:	684b      	ldr	r3, [r1, #4]
 8011736:	bf16      	itet	ne
 8011738:	6063      	strne	r3, [r4, #4]
 801173a:	6013      	streq	r3, [r2, #0]
 801173c:	460c      	movne	r4, r1
 801173e:	e7eb      	b.n	8011718 <_malloc_r+0x64>
 8011740:	460c      	mov	r4, r1
 8011742:	6849      	ldr	r1, [r1, #4]
 8011744:	e7cc      	b.n	80116e0 <_malloc_r+0x2c>
 8011746:	1cc4      	adds	r4, r0, #3
 8011748:	f024 0403 	bic.w	r4, r4, #3
 801174c:	42a0      	cmp	r0, r4
 801174e:	d005      	beq.n	801175c <_malloc_r+0xa8>
 8011750:	1a21      	subs	r1, r4, r0
 8011752:	4630      	mov	r0, r6
 8011754:	f000 f808 	bl	8011768 <_sbrk_r>
 8011758:	3001      	adds	r0, #1
 801175a:	d0cf      	beq.n	80116fc <_malloc_r+0x48>
 801175c:	6025      	str	r5, [r4, #0]
 801175e:	e7db      	b.n	8011718 <_malloc_r+0x64>
 8011760:	20000440 	.word	0x20000440
 8011764:	20000444 	.word	0x20000444

08011768 <_sbrk_r>:
 8011768:	b538      	push	{r3, r4, r5, lr}
 801176a:	4c06      	ldr	r4, [pc, #24]	; (8011784 <_sbrk_r+0x1c>)
 801176c:	2300      	movs	r3, #0
 801176e:	4605      	mov	r5, r0
 8011770:	4608      	mov	r0, r1
 8011772:	6023      	str	r3, [r4, #0]
 8011774:	f7f1 fd5a 	bl	800322c <_sbrk>
 8011778:	1c43      	adds	r3, r0, #1
 801177a:	d102      	bne.n	8011782 <_sbrk_r+0x1a>
 801177c:	6823      	ldr	r3, [r4, #0]
 801177e:	b103      	cbz	r3, 8011782 <_sbrk_r+0x1a>
 8011780:	602b      	str	r3, [r5, #0]
 8011782:	bd38      	pop	{r3, r4, r5, pc}
 8011784:	20006438 	.word	0x20006438

08011788 <siprintf>:
 8011788:	b40e      	push	{r1, r2, r3}
 801178a:	b500      	push	{lr}
 801178c:	b09c      	sub	sp, #112	; 0x70
 801178e:	ab1d      	add	r3, sp, #116	; 0x74
 8011790:	9002      	str	r0, [sp, #8]
 8011792:	9006      	str	r0, [sp, #24]
 8011794:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011798:	4809      	ldr	r0, [pc, #36]	; (80117c0 <siprintf+0x38>)
 801179a:	9107      	str	r1, [sp, #28]
 801179c:	9104      	str	r1, [sp, #16]
 801179e:	4909      	ldr	r1, [pc, #36]	; (80117c4 <siprintf+0x3c>)
 80117a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80117a4:	9105      	str	r1, [sp, #20]
 80117a6:	6800      	ldr	r0, [r0, #0]
 80117a8:	9301      	str	r3, [sp, #4]
 80117aa:	a902      	add	r1, sp, #8
 80117ac:	f000 f882 	bl	80118b4 <_svfiprintf_r>
 80117b0:	9b02      	ldr	r3, [sp, #8]
 80117b2:	2200      	movs	r2, #0
 80117b4:	701a      	strb	r2, [r3, #0]
 80117b6:	b01c      	add	sp, #112	; 0x70
 80117b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80117bc:	b003      	add	sp, #12
 80117be:	4770      	bx	lr
 80117c0:	20000180 	.word	0x20000180
 80117c4:	ffff0208 	.word	0xffff0208

080117c8 <strcpy>:
 80117c8:	4603      	mov	r3, r0
 80117ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80117ce:	f803 2b01 	strb.w	r2, [r3], #1
 80117d2:	2a00      	cmp	r2, #0
 80117d4:	d1f9      	bne.n	80117ca <strcpy+0x2>
 80117d6:	4770      	bx	lr

080117d8 <strncmp>:
 80117d8:	b510      	push	{r4, lr}
 80117da:	b16a      	cbz	r2, 80117f8 <strncmp+0x20>
 80117dc:	3901      	subs	r1, #1
 80117de:	1884      	adds	r4, r0, r2
 80117e0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80117e4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80117e8:	4293      	cmp	r3, r2
 80117ea:	d103      	bne.n	80117f4 <strncmp+0x1c>
 80117ec:	42a0      	cmp	r0, r4
 80117ee:	d001      	beq.n	80117f4 <strncmp+0x1c>
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d1f5      	bne.n	80117e0 <strncmp+0x8>
 80117f4:	1a98      	subs	r0, r3, r2
 80117f6:	bd10      	pop	{r4, pc}
 80117f8:	4610      	mov	r0, r2
 80117fa:	e7fc      	b.n	80117f6 <strncmp+0x1e>

080117fc <__malloc_lock>:
 80117fc:	4770      	bx	lr

080117fe <__malloc_unlock>:
 80117fe:	4770      	bx	lr

08011800 <__ssputs_r>:
 8011800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011804:	688e      	ldr	r6, [r1, #8]
 8011806:	429e      	cmp	r6, r3
 8011808:	4682      	mov	sl, r0
 801180a:	460c      	mov	r4, r1
 801180c:	4690      	mov	r8, r2
 801180e:	4699      	mov	r9, r3
 8011810:	d837      	bhi.n	8011882 <__ssputs_r+0x82>
 8011812:	898a      	ldrh	r2, [r1, #12]
 8011814:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011818:	d031      	beq.n	801187e <__ssputs_r+0x7e>
 801181a:	6825      	ldr	r5, [r4, #0]
 801181c:	6909      	ldr	r1, [r1, #16]
 801181e:	1a6f      	subs	r7, r5, r1
 8011820:	6965      	ldr	r5, [r4, #20]
 8011822:	2302      	movs	r3, #2
 8011824:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011828:	fb95 f5f3 	sdiv	r5, r5, r3
 801182c:	f109 0301 	add.w	r3, r9, #1
 8011830:	443b      	add	r3, r7
 8011832:	429d      	cmp	r5, r3
 8011834:	bf38      	it	cc
 8011836:	461d      	movcc	r5, r3
 8011838:	0553      	lsls	r3, r2, #21
 801183a:	d530      	bpl.n	801189e <__ssputs_r+0x9e>
 801183c:	4629      	mov	r1, r5
 801183e:	f7ff ff39 	bl	80116b4 <_malloc_r>
 8011842:	4606      	mov	r6, r0
 8011844:	b950      	cbnz	r0, 801185c <__ssputs_r+0x5c>
 8011846:	230c      	movs	r3, #12
 8011848:	f8ca 3000 	str.w	r3, [sl]
 801184c:	89a3      	ldrh	r3, [r4, #12]
 801184e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011852:	81a3      	strh	r3, [r4, #12]
 8011854:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801185c:	463a      	mov	r2, r7
 801185e:	6921      	ldr	r1, [r4, #16]
 8011860:	f7ff fec6 	bl	80115f0 <memcpy>
 8011864:	89a3      	ldrh	r3, [r4, #12]
 8011866:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801186a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801186e:	81a3      	strh	r3, [r4, #12]
 8011870:	6126      	str	r6, [r4, #16]
 8011872:	6165      	str	r5, [r4, #20]
 8011874:	443e      	add	r6, r7
 8011876:	1bed      	subs	r5, r5, r7
 8011878:	6026      	str	r6, [r4, #0]
 801187a:	60a5      	str	r5, [r4, #8]
 801187c:	464e      	mov	r6, r9
 801187e:	454e      	cmp	r6, r9
 8011880:	d900      	bls.n	8011884 <__ssputs_r+0x84>
 8011882:	464e      	mov	r6, r9
 8011884:	4632      	mov	r2, r6
 8011886:	4641      	mov	r1, r8
 8011888:	6820      	ldr	r0, [r4, #0]
 801188a:	f000 fa93 	bl	8011db4 <memmove>
 801188e:	68a3      	ldr	r3, [r4, #8]
 8011890:	1b9b      	subs	r3, r3, r6
 8011892:	60a3      	str	r3, [r4, #8]
 8011894:	6823      	ldr	r3, [r4, #0]
 8011896:	441e      	add	r6, r3
 8011898:	6026      	str	r6, [r4, #0]
 801189a:	2000      	movs	r0, #0
 801189c:	e7dc      	b.n	8011858 <__ssputs_r+0x58>
 801189e:	462a      	mov	r2, r5
 80118a0:	f000 faa1 	bl	8011de6 <_realloc_r>
 80118a4:	4606      	mov	r6, r0
 80118a6:	2800      	cmp	r0, #0
 80118a8:	d1e2      	bne.n	8011870 <__ssputs_r+0x70>
 80118aa:	6921      	ldr	r1, [r4, #16]
 80118ac:	4650      	mov	r0, sl
 80118ae:	f7ff feb3 	bl	8011618 <_free_r>
 80118b2:	e7c8      	b.n	8011846 <__ssputs_r+0x46>

080118b4 <_svfiprintf_r>:
 80118b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118b8:	461d      	mov	r5, r3
 80118ba:	898b      	ldrh	r3, [r1, #12]
 80118bc:	061f      	lsls	r7, r3, #24
 80118be:	b09d      	sub	sp, #116	; 0x74
 80118c0:	4680      	mov	r8, r0
 80118c2:	460c      	mov	r4, r1
 80118c4:	4616      	mov	r6, r2
 80118c6:	d50f      	bpl.n	80118e8 <_svfiprintf_r+0x34>
 80118c8:	690b      	ldr	r3, [r1, #16]
 80118ca:	b96b      	cbnz	r3, 80118e8 <_svfiprintf_r+0x34>
 80118cc:	2140      	movs	r1, #64	; 0x40
 80118ce:	f7ff fef1 	bl	80116b4 <_malloc_r>
 80118d2:	6020      	str	r0, [r4, #0]
 80118d4:	6120      	str	r0, [r4, #16]
 80118d6:	b928      	cbnz	r0, 80118e4 <_svfiprintf_r+0x30>
 80118d8:	230c      	movs	r3, #12
 80118da:	f8c8 3000 	str.w	r3, [r8]
 80118de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80118e2:	e0c8      	b.n	8011a76 <_svfiprintf_r+0x1c2>
 80118e4:	2340      	movs	r3, #64	; 0x40
 80118e6:	6163      	str	r3, [r4, #20]
 80118e8:	2300      	movs	r3, #0
 80118ea:	9309      	str	r3, [sp, #36]	; 0x24
 80118ec:	2320      	movs	r3, #32
 80118ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80118f2:	2330      	movs	r3, #48	; 0x30
 80118f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80118f8:	9503      	str	r5, [sp, #12]
 80118fa:	f04f 0b01 	mov.w	fp, #1
 80118fe:	4637      	mov	r7, r6
 8011900:	463d      	mov	r5, r7
 8011902:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011906:	b10b      	cbz	r3, 801190c <_svfiprintf_r+0x58>
 8011908:	2b25      	cmp	r3, #37	; 0x25
 801190a:	d13e      	bne.n	801198a <_svfiprintf_r+0xd6>
 801190c:	ebb7 0a06 	subs.w	sl, r7, r6
 8011910:	d00b      	beq.n	801192a <_svfiprintf_r+0x76>
 8011912:	4653      	mov	r3, sl
 8011914:	4632      	mov	r2, r6
 8011916:	4621      	mov	r1, r4
 8011918:	4640      	mov	r0, r8
 801191a:	f7ff ff71 	bl	8011800 <__ssputs_r>
 801191e:	3001      	adds	r0, #1
 8011920:	f000 80a4 	beq.w	8011a6c <_svfiprintf_r+0x1b8>
 8011924:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011926:	4453      	add	r3, sl
 8011928:	9309      	str	r3, [sp, #36]	; 0x24
 801192a:	783b      	ldrb	r3, [r7, #0]
 801192c:	2b00      	cmp	r3, #0
 801192e:	f000 809d 	beq.w	8011a6c <_svfiprintf_r+0x1b8>
 8011932:	2300      	movs	r3, #0
 8011934:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011938:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801193c:	9304      	str	r3, [sp, #16]
 801193e:	9307      	str	r3, [sp, #28]
 8011940:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011944:	931a      	str	r3, [sp, #104]	; 0x68
 8011946:	462f      	mov	r7, r5
 8011948:	2205      	movs	r2, #5
 801194a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801194e:	4850      	ldr	r0, [pc, #320]	; (8011a90 <_svfiprintf_r+0x1dc>)
 8011950:	f7ee fc76 	bl	8000240 <memchr>
 8011954:	9b04      	ldr	r3, [sp, #16]
 8011956:	b9d0      	cbnz	r0, 801198e <_svfiprintf_r+0xda>
 8011958:	06d9      	lsls	r1, r3, #27
 801195a:	bf44      	itt	mi
 801195c:	2220      	movmi	r2, #32
 801195e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011962:	071a      	lsls	r2, r3, #28
 8011964:	bf44      	itt	mi
 8011966:	222b      	movmi	r2, #43	; 0x2b
 8011968:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801196c:	782a      	ldrb	r2, [r5, #0]
 801196e:	2a2a      	cmp	r2, #42	; 0x2a
 8011970:	d015      	beq.n	801199e <_svfiprintf_r+0xea>
 8011972:	9a07      	ldr	r2, [sp, #28]
 8011974:	462f      	mov	r7, r5
 8011976:	2000      	movs	r0, #0
 8011978:	250a      	movs	r5, #10
 801197a:	4639      	mov	r1, r7
 801197c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011980:	3b30      	subs	r3, #48	; 0x30
 8011982:	2b09      	cmp	r3, #9
 8011984:	d94d      	bls.n	8011a22 <_svfiprintf_r+0x16e>
 8011986:	b1b8      	cbz	r0, 80119b8 <_svfiprintf_r+0x104>
 8011988:	e00f      	b.n	80119aa <_svfiprintf_r+0xf6>
 801198a:	462f      	mov	r7, r5
 801198c:	e7b8      	b.n	8011900 <_svfiprintf_r+0x4c>
 801198e:	4a40      	ldr	r2, [pc, #256]	; (8011a90 <_svfiprintf_r+0x1dc>)
 8011990:	1a80      	subs	r0, r0, r2
 8011992:	fa0b f000 	lsl.w	r0, fp, r0
 8011996:	4318      	orrs	r0, r3
 8011998:	9004      	str	r0, [sp, #16]
 801199a:	463d      	mov	r5, r7
 801199c:	e7d3      	b.n	8011946 <_svfiprintf_r+0x92>
 801199e:	9a03      	ldr	r2, [sp, #12]
 80119a0:	1d11      	adds	r1, r2, #4
 80119a2:	6812      	ldr	r2, [r2, #0]
 80119a4:	9103      	str	r1, [sp, #12]
 80119a6:	2a00      	cmp	r2, #0
 80119a8:	db01      	blt.n	80119ae <_svfiprintf_r+0xfa>
 80119aa:	9207      	str	r2, [sp, #28]
 80119ac:	e004      	b.n	80119b8 <_svfiprintf_r+0x104>
 80119ae:	4252      	negs	r2, r2
 80119b0:	f043 0302 	orr.w	r3, r3, #2
 80119b4:	9207      	str	r2, [sp, #28]
 80119b6:	9304      	str	r3, [sp, #16]
 80119b8:	783b      	ldrb	r3, [r7, #0]
 80119ba:	2b2e      	cmp	r3, #46	; 0x2e
 80119bc:	d10c      	bne.n	80119d8 <_svfiprintf_r+0x124>
 80119be:	787b      	ldrb	r3, [r7, #1]
 80119c0:	2b2a      	cmp	r3, #42	; 0x2a
 80119c2:	d133      	bne.n	8011a2c <_svfiprintf_r+0x178>
 80119c4:	9b03      	ldr	r3, [sp, #12]
 80119c6:	1d1a      	adds	r2, r3, #4
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	9203      	str	r2, [sp, #12]
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	bfb8      	it	lt
 80119d0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80119d4:	3702      	adds	r7, #2
 80119d6:	9305      	str	r3, [sp, #20]
 80119d8:	4d2e      	ldr	r5, [pc, #184]	; (8011a94 <_svfiprintf_r+0x1e0>)
 80119da:	7839      	ldrb	r1, [r7, #0]
 80119dc:	2203      	movs	r2, #3
 80119de:	4628      	mov	r0, r5
 80119e0:	f7ee fc2e 	bl	8000240 <memchr>
 80119e4:	b138      	cbz	r0, 80119f6 <_svfiprintf_r+0x142>
 80119e6:	2340      	movs	r3, #64	; 0x40
 80119e8:	1b40      	subs	r0, r0, r5
 80119ea:	fa03 f000 	lsl.w	r0, r3, r0
 80119ee:	9b04      	ldr	r3, [sp, #16]
 80119f0:	4303      	orrs	r3, r0
 80119f2:	3701      	adds	r7, #1
 80119f4:	9304      	str	r3, [sp, #16]
 80119f6:	7839      	ldrb	r1, [r7, #0]
 80119f8:	4827      	ldr	r0, [pc, #156]	; (8011a98 <_svfiprintf_r+0x1e4>)
 80119fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80119fe:	2206      	movs	r2, #6
 8011a00:	1c7e      	adds	r6, r7, #1
 8011a02:	f7ee fc1d 	bl	8000240 <memchr>
 8011a06:	2800      	cmp	r0, #0
 8011a08:	d038      	beq.n	8011a7c <_svfiprintf_r+0x1c8>
 8011a0a:	4b24      	ldr	r3, [pc, #144]	; (8011a9c <_svfiprintf_r+0x1e8>)
 8011a0c:	bb13      	cbnz	r3, 8011a54 <_svfiprintf_r+0x1a0>
 8011a0e:	9b03      	ldr	r3, [sp, #12]
 8011a10:	3307      	adds	r3, #7
 8011a12:	f023 0307 	bic.w	r3, r3, #7
 8011a16:	3308      	adds	r3, #8
 8011a18:	9303      	str	r3, [sp, #12]
 8011a1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a1c:	444b      	add	r3, r9
 8011a1e:	9309      	str	r3, [sp, #36]	; 0x24
 8011a20:	e76d      	b.n	80118fe <_svfiprintf_r+0x4a>
 8011a22:	fb05 3202 	mla	r2, r5, r2, r3
 8011a26:	2001      	movs	r0, #1
 8011a28:	460f      	mov	r7, r1
 8011a2a:	e7a6      	b.n	801197a <_svfiprintf_r+0xc6>
 8011a2c:	2300      	movs	r3, #0
 8011a2e:	3701      	adds	r7, #1
 8011a30:	9305      	str	r3, [sp, #20]
 8011a32:	4619      	mov	r1, r3
 8011a34:	250a      	movs	r5, #10
 8011a36:	4638      	mov	r0, r7
 8011a38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011a3c:	3a30      	subs	r2, #48	; 0x30
 8011a3e:	2a09      	cmp	r2, #9
 8011a40:	d903      	bls.n	8011a4a <_svfiprintf_r+0x196>
 8011a42:	2b00      	cmp	r3, #0
 8011a44:	d0c8      	beq.n	80119d8 <_svfiprintf_r+0x124>
 8011a46:	9105      	str	r1, [sp, #20]
 8011a48:	e7c6      	b.n	80119d8 <_svfiprintf_r+0x124>
 8011a4a:	fb05 2101 	mla	r1, r5, r1, r2
 8011a4e:	2301      	movs	r3, #1
 8011a50:	4607      	mov	r7, r0
 8011a52:	e7f0      	b.n	8011a36 <_svfiprintf_r+0x182>
 8011a54:	ab03      	add	r3, sp, #12
 8011a56:	9300      	str	r3, [sp, #0]
 8011a58:	4622      	mov	r2, r4
 8011a5a:	4b11      	ldr	r3, [pc, #68]	; (8011aa0 <_svfiprintf_r+0x1ec>)
 8011a5c:	a904      	add	r1, sp, #16
 8011a5e:	4640      	mov	r0, r8
 8011a60:	f3af 8000 	nop.w
 8011a64:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8011a68:	4681      	mov	r9, r0
 8011a6a:	d1d6      	bne.n	8011a1a <_svfiprintf_r+0x166>
 8011a6c:	89a3      	ldrh	r3, [r4, #12]
 8011a6e:	065b      	lsls	r3, r3, #25
 8011a70:	f53f af35 	bmi.w	80118de <_svfiprintf_r+0x2a>
 8011a74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011a76:	b01d      	add	sp, #116	; 0x74
 8011a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a7c:	ab03      	add	r3, sp, #12
 8011a7e:	9300      	str	r3, [sp, #0]
 8011a80:	4622      	mov	r2, r4
 8011a82:	4b07      	ldr	r3, [pc, #28]	; (8011aa0 <_svfiprintf_r+0x1ec>)
 8011a84:	a904      	add	r1, sp, #16
 8011a86:	4640      	mov	r0, r8
 8011a88:	f000 f882 	bl	8011b90 <_printf_i>
 8011a8c:	e7ea      	b.n	8011a64 <_svfiprintf_r+0x1b0>
 8011a8e:	bf00      	nop
 8011a90:	080127b0 	.word	0x080127b0
 8011a94:	080127b6 	.word	0x080127b6
 8011a98:	080127ba 	.word	0x080127ba
 8011a9c:	00000000 	.word	0x00000000
 8011aa0:	08011801 	.word	0x08011801

08011aa4 <_printf_common>:
 8011aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011aa8:	4691      	mov	r9, r2
 8011aaa:	461f      	mov	r7, r3
 8011aac:	688a      	ldr	r2, [r1, #8]
 8011aae:	690b      	ldr	r3, [r1, #16]
 8011ab0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011ab4:	4293      	cmp	r3, r2
 8011ab6:	bfb8      	it	lt
 8011ab8:	4613      	movlt	r3, r2
 8011aba:	f8c9 3000 	str.w	r3, [r9]
 8011abe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011ac2:	4606      	mov	r6, r0
 8011ac4:	460c      	mov	r4, r1
 8011ac6:	b112      	cbz	r2, 8011ace <_printf_common+0x2a>
 8011ac8:	3301      	adds	r3, #1
 8011aca:	f8c9 3000 	str.w	r3, [r9]
 8011ace:	6823      	ldr	r3, [r4, #0]
 8011ad0:	0699      	lsls	r1, r3, #26
 8011ad2:	bf42      	ittt	mi
 8011ad4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011ad8:	3302      	addmi	r3, #2
 8011ada:	f8c9 3000 	strmi.w	r3, [r9]
 8011ade:	6825      	ldr	r5, [r4, #0]
 8011ae0:	f015 0506 	ands.w	r5, r5, #6
 8011ae4:	d107      	bne.n	8011af6 <_printf_common+0x52>
 8011ae6:	f104 0a19 	add.w	sl, r4, #25
 8011aea:	68e3      	ldr	r3, [r4, #12]
 8011aec:	f8d9 2000 	ldr.w	r2, [r9]
 8011af0:	1a9b      	subs	r3, r3, r2
 8011af2:	42ab      	cmp	r3, r5
 8011af4:	dc28      	bgt.n	8011b48 <_printf_common+0xa4>
 8011af6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011afa:	6822      	ldr	r2, [r4, #0]
 8011afc:	3300      	adds	r3, #0
 8011afe:	bf18      	it	ne
 8011b00:	2301      	movne	r3, #1
 8011b02:	0692      	lsls	r2, r2, #26
 8011b04:	d42d      	bmi.n	8011b62 <_printf_common+0xbe>
 8011b06:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011b0a:	4639      	mov	r1, r7
 8011b0c:	4630      	mov	r0, r6
 8011b0e:	47c0      	blx	r8
 8011b10:	3001      	adds	r0, #1
 8011b12:	d020      	beq.n	8011b56 <_printf_common+0xb2>
 8011b14:	6823      	ldr	r3, [r4, #0]
 8011b16:	68e5      	ldr	r5, [r4, #12]
 8011b18:	f8d9 2000 	ldr.w	r2, [r9]
 8011b1c:	f003 0306 	and.w	r3, r3, #6
 8011b20:	2b04      	cmp	r3, #4
 8011b22:	bf08      	it	eq
 8011b24:	1aad      	subeq	r5, r5, r2
 8011b26:	68a3      	ldr	r3, [r4, #8]
 8011b28:	6922      	ldr	r2, [r4, #16]
 8011b2a:	bf0c      	ite	eq
 8011b2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011b30:	2500      	movne	r5, #0
 8011b32:	4293      	cmp	r3, r2
 8011b34:	bfc4      	itt	gt
 8011b36:	1a9b      	subgt	r3, r3, r2
 8011b38:	18ed      	addgt	r5, r5, r3
 8011b3a:	f04f 0900 	mov.w	r9, #0
 8011b3e:	341a      	adds	r4, #26
 8011b40:	454d      	cmp	r5, r9
 8011b42:	d11a      	bne.n	8011b7a <_printf_common+0xd6>
 8011b44:	2000      	movs	r0, #0
 8011b46:	e008      	b.n	8011b5a <_printf_common+0xb6>
 8011b48:	2301      	movs	r3, #1
 8011b4a:	4652      	mov	r2, sl
 8011b4c:	4639      	mov	r1, r7
 8011b4e:	4630      	mov	r0, r6
 8011b50:	47c0      	blx	r8
 8011b52:	3001      	adds	r0, #1
 8011b54:	d103      	bne.n	8011b5e <_printf_common+0xba>
 8011b56:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b5e:	3501      	adds	r5, #1
 8011b60:	e7c3      	b.n	8011aea <_printf_common+0x46>
 8011b62:	18e1      	adds	r1, r4, r3
 8011b64:	1c5a      	adds	r2, r3, #1
 8011b66:	2030      	movs	r0, #48	; 0x30
 8011b68:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011b6c:	4422      	add	r2, r4
 8011b6e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011b72:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011b76:	3302      	adds	r3, #2
 8011b78:	e7c5      	b.n	8011b06 <_printf_common+0x62>
 8011b7a:	2301      	movs	r3, #1
 8011b7c:	4622      	mov	r2, r4
 8011b7e:	4639      	mov	r1, r7
 8011b80:	4630      	mov	r0, r6
 8011b82:	47c0      	blx	r8
 8011b84:	3001      	adds	r0, #1
 8011b86:	d0e6      	beq.n	8011b56 <_printf_common+0xb2>
 8011b88:	f109 0901 	add.w	r9, r9, #1
 8011b8c:	e7d8      	b.n	8011b40 <_printf_common+0x9c>
	...

08011b90 <_printf_i>:
 8011b90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011b94:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011b98:	460c      	mov	r4, r1
 8011b9a:	7e09      	ldrb	r1, [r1, #24]
 8011b9c:	b085      	sub	sp, #20
 8011b9e:	296e      	cmp	r1, #110	; 0x6e
 8011ba0:	4617      	mov	r7, r2
 8011ba2:	4606      	mov	r6, r0
 8011ba4:	4698      	mov	r8, r3
 8011ba6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011ba8:	f000 80b3 	beq.w	8011d12 <_printf_i+0x182>
 8011bac:	d822      	bhi.n	8011bf4 <_printf_i+0x64>
 8011bae:	2963      	cmp	r1, #99	; 0x63
 8011bb0:	d036      	beq.n	8011c20 <_printf_i+0x90>
 8011bb2:	d80a      	bhi.n	8011bca <_printf_i+0x3a>
 8011bb4:	2900      	cmp	r1, #0
 8011bb6:	f000 80b9 	beq.w	8011d2c <_printf_i+0x19c>
 8011bba:	2958      	cmp	r1, #88	; 0x58
 8011bbc:	f000 8083 	beq.w	8011cc6 <_printf_i+0x136>
 8011bc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011bc4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011bc8:	e032      	b.n	8011c30 <_printf_i+0xa0>
 8011bca:	2964      	cmp	r1, #100	; 0x64
 8011bcc:	d001      	beq.n	8011bd2 <_printf_i+0x42>
 8011bce:	2969      	cmp	r1, #105	; 0x69
 8011bd0:	d1f6      	bne.n	8011bc0 <_printf_i+0x30>
 8011bd2:	6820      	ldr	r0, [r4, #0]
 8011bd4:	6813      	ldr	r3, [r2, #0]
 8011bd6:	0605      	lsls	r5, r0, #24
 8011bd8:	f103 0104 	add.w	r1, r3, #4
 8011bdc:	d52a      	bpl.n	8011c34 <_printf_i+0xa4>
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	6011      	str	r1, [r2, #0]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	da03      	bge.n	8011bee <_printf_i+0x5e>
 8011be6:	222d      	movs	r2, #45	; 0x2d
 8011be8:	425b      	negs	r3, r3
 8011bea:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011bee:	486f      	ldr	r0, [pc, #444]	; (8011dac <_printf_i+0x21c>)
 8011bf0:	220a      	movs	r2, #10
 8011bf2:	e039      	b.n	8011c68 <_printf_i+0xd8>
 8011bf4:	2973      	cmp	r1, #115	; 0x73
 8011bf6:	f000 809d 	beq.w	8011d34 <_printf_i+0x1a4>
 8011bfa:	d808      	bhi.n	8011c0e <_printf_i+0x7e>
 8011bfc:	296f      	cmp	r1, #111	; 0x6f
 8011bfe:	d020      	beq.n	8011c42 <_printf_i+0xb2>
 8011c00:	2970      	cmp	r1, #112	; 0x70
 8011c02:	d1dd      	bne.n	8011bc0 <_printf_i+0x30>
 8011c04:	6823      	ldr	r3, [r4, #0]
 8011c06:	f043 0320 	orr.w	r3, r3, #32
 8011c0a:	6023      	str	r3, [r4, #0]
 8011c0c:	e003      	b.n	8011c16 <_printf_i+0x86>
 8011c0e:	2975      	cmp	r1, #117	; 0x75
 8011c10:	d017      	beq.n	8011c42 <_printf_i+0xb2>
 8011c12:	2978      	cmp	r1, #120	; 0x78
 8011c14:	d1d4      	bne.n	8011bc0 <_printf_i+0x30>
 8011c16:	2378      	movs	r3, #120	; 0x78
 8011c18:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011c1c:	4864      	ldr	r0, [pc, #400]	; (8011db0 <_printf_i+0x220>)
 8011c1e:	e055      	b.n	8011ccc <_printf_i+0x13c>
 8011c20:	6813      	ldr	r3, [r2, #0]
 8011c22:	1d19      	adds	r1, r3, #4
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	6011      	str	r1, [r2, #0]
 8011c28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011c2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011c30:	2301      	movs	r3, #1
 8011c32:	e08c      	b.n	8011d4e <_printf_i+0x1be>
 8011c34:	681b      	ldr	r3, [r3, #0]
 8011c36:	6011      	str	r1, [r2, #0]
 8011c38:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011c3c:	bf18      	it	ne
 8011c3e:	b21b      	sxthne	r3, r3
 8011c40:	e7cf      	b.n	8011be2 <_printf_i+0x52>
 8011c42:	6813      	ldr	r3, [r2, #0]
 8011c44:	6825      	ldr	r5, [r4, #0]
 8011c46:	1d18      	adds	r0, r3, #4
 8011c48:	6010      	str	r0, [r2, #0]
 8011c4a:	0628      	lsls	r0, r5, #24
 8011c4c:	d501      	bpl.n	8011c52 <_printf_i+0xc2>
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	e002      	b.n	8011c58 <_printf_i+0xc8>
 8011c52:	0668      	lsls	r0, r5, #25
 8011c54:	d5fb      	bpl.n	8011c4e <_printf_i+0xbe>
 8011c56:	881b      	ldrh	r3, [r3, #0]
 8011c58:	4854      	ldr	r0, [pc, #336]	; (8011dac <_printf_i+0x21c>)
 8011c5a:	296f      	cmp	r1, #111	; 0x6f
 8011c5c:	bf14      	ite	ne
 8011c5e:	220a      	movne	r2, #10
 8011c60:	2208      	moveq	r2, #8
 8011c62:	2100      	movs	r1, #0
 8011c64:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011c68:	6865      	ldr	r5, [r4, #4]
 8011c6a:	60a5      	str	r5, [r4, #8]
 8011c6c:	2d00      	cmp	r5, #0
 8011c6e:	f2c0 8095 	blt.w	8011d9c <_printf_i+0x20c>
 8011c72:	6821      	ldr	r1, [r4, #0]
 8011c74:	f021 0104 	bic.w	r1, r1, #4
 8011c78:	6021      	str	r1, [r4, #0]
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d13d      	bne.n	8011cfa <_printf_i+0x16a>
 8011c7e:	2d00      	cmp	r5, #0
 8011c80:	f040 808e 	bne.w	8011da0 <_printf_i+0x210>
 8011c84:	4665      	mov	r5, ip
 8011c86:	2a08      	cmp	r2, #8
 8011c88:	d10b      	bne.n	8011ca2 <_printf_i+0x112>
 8011c8a:	6823      	ldr	r3, [r4, #0]
 8011c8c:	07db      	lsls	r3, r3, #31
 8011c8e:	d508      	bpl.n	8011ca2 <_printf_i+0x112>
 8011c90:	6923      	ldr	r3, [r4, #16]
 8011c92:	6862      	ldr	r2, [r4, #4]
 8011c94:	429a      	cmp	r2, r3
 8011c96:	bfde      	ittt	le
 8011c98:	2330      	movle	r3, #48	; 0x30
 8011c9a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011c9e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8011ca2:	ebac 0305 	sub.w	r3, ip, r5
 8011ca6:	6123      	str	r3, [r4, #16]
 8011ca8:	f8cd 8000 	str.w	r8, [sp]
 8011cac:	463b      	mov	r3, r7
 8011cae:	aa03      	add	r2, sp, #12
 8011cb0:	4621      	mov	r1, r4
 8011cb2:	4630      	mov	r0, r6
 8011cb4:	f7ff fef6 	bl	8011aa4 <_printf_common>
 8011cb8:	3001      	adds	r0, #1
 8011cba:	d14d      	bne.n	8011d58 <_printf_i+0x1c8>
 8011cbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011cc0:	b005      	add	sp, #20
 8011cc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011cc6:	4839      	ldr	r0, [pc, #228]	; (8011dac <_printf_i+0x21c>)
 8011cc8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011ccc:	6813      	ldr	r3, [r2, #0]
 8011cce:	6821      	ldr	r1, [r4, #0]
 8011cd0:	1d1d      	adds	r5, r3, #4
 8011cd2:	681b      	ldr	r3, [r3, #0]
 8011cd4:	6015      	str	r5, [r2, #0]
 8011cd6:	060a      	lsls	r2, r1, #24
 8011cd8:	d50b      	bpl.n	8011cf2 <_printf_i+0x162>
 8011cda:	07ca      	lsls	r2, r1, #31
 8011cdc:	bf44      	itt	mi
 8011cde:	f041 0120 	orrmi.w	r1, r1, #32
 8011ce2:	6021      	strmi	r1, [r4, #0]
 8011ce4:	b91b      	cbnz	r3, 8011cee <_printf_i+0x15e>
 8011ce6:	6822      	ldr	r2, [r4, #0]
 8011ce8:	f022 0220 	bic.w	r2, r2, #32
 8011cec:	6022      	str	r2, [r4, #0]
 8011cee:	2210      	movs	r2, #16
 8011cf0:	e7b7      	b.n	8011c62 <_printf_i+0xd2>
 8011cf2:	064d      	lsls	r5, r1, #25
 8011cf4:	bf48      	it	mi
 8011cf6:	b29b      	uxthmi	r3, r3
 8011cf8:	e7ef      	b.n	8011cda <_printf_i+0x14a>
 8011cfa:	4665      	mov	r5, ip
 8011cfc:	fbb3 f1f2 	udiv	r1, r3, r2
 8011d00:	fb02 3311 	mls	r3, r2, r1, r3
 8011d04:	5cc3      	ldrb	r3, [r0, r3]
 8011d06:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011d0a:	460b      	mov	r3, r1
 8011d0c:	2900      	cmp	r1, #0
 8011d0e:	d1f5      	bne.n	8011cfc <_printf_i+0x16c>
 8011d10:	e7b9      	b.n	8011c86 <_printf_i+0xf6>
 8011d12:	6813      	ldr	r3, [r2, #0]
 8011d14:	6825      	ldr	r5, [r4, #0]
 8011d16:	6961      	ldr	r1, [r4, #20]
 8011d18:	1d18      	adds	r0, r3, #4
 8011d1a:	6010      	str	r0, [r2, #0]
 8011d1c:	0628      	lsls	r0, r5, #24
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	d501      	bpl.n	8011d26 <_printf_i+0x196>
 8011d22:	6019      	str	r1, [r3, #0]
 8011d24:	e002      	b.n	8011d2c <_printf_i+0x19c>
 8011d26:	066a      	lsls	r2, r5, #25
 8011d28:	d5fb      	bpl.n	8011d22 <_printf_i+0x192>
 8011d2a:	8019      	strh	r1, [r3, #0]
 8011d2c:	2300      	movs	r3, #0
 8011d2e:	6123      	str	r3, [r4, #16]
 8011d30:	4665      	mov	r5, ip
 8011d32:	e7b9      	b.n	8011ca8 <_printf_i+0x118>
 8011d34:	6813      	ldr	r3, [r2, #0]
 8011d36:	1d19      	adds	r1, r3, #4
 8011d38:	6011      	str	r1, [r2, #0]
 8011d3a:	681d      	ldr	r5, [r3, #0]
 8011d3c:	6862      	ldr	r2, [r4, #4]
 8011d3e:	2100      	movs	r1, #0
 8011d40:	4628      	mov	r0, r5
 8011d42:	f7ee fa7d 	bl	8000240 <memchr>
 8011d46:	b108      	cbz	r0, 8011d4c <_printf_i+0x1bc>
 8011d48:	1b40      	subs	r0, r0, r5
 8011d4a:	6060      	str	r0, [r4, #4]
 8011d4c:	6863      	ldr	r3, [r4, #4]
 8011d4e:	6123      	str	r3, [r4, #16]
 8011d50:	2300      	movs	r3, #0
 8011d52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011d56:	e7a7      	b.n	8011ca8 <_printf_i+0x118>
 8011d58:	6923      	ldr	r3, [r4, #16]
 8011d5a:	462a      	mov	r2, r5
 8011d5c:	4639      	mov	r1, r7
 8011d5e:	4630      	mov	r0, r6
 8011d60:	47c0      	blx	r8
 8011d62:	3001      	adds	r0, #1
 8011d64:	d0aa      	beq.n	8011cbc <_printf_i+0x12c>
 8011d66:	6823      	ldr	r3, [r4, #0]
 8011d68:	079b      	lsls	r3, r3, #30
 8011d6a:	d413      	bmi.n	8011d94 <_printf_i+0x204>
 8011d6c:	68e0      	ldr	r0, [r4, #12]
 8011d6e:	9b03      	ldr	r3, [sp, #12]
 8011d70:	4298      	cmp	r0, r3
 8011d72:	bfb8      	it	lt
 8011d74:	4618      	movlt	r0, r3
 8011d76:	e7a3      	b.n	8011cc0 <_printf_i+0x130>
 8011d78:	2301      	movs	r3, #1
 8011d7a:	464a      	mov	r2, r9
 8011d7c:	4639      	mov	r1, r7
 8011d7e:	4630      	mov	r0, r6
 8011d80:	47c0      	blx	r8
 8011d82:	3001      	adds	r0, #1
 8011d84:	d09a      	beq.n	8011cbc <_printf_i+0x12c>
 8011d86:	3501      	adds	r5, #1
 8011d88:	68e3      	ldr	r3, [r4, #12]
 8011d8a:	9a03      	ldr	r2, [sp, #12]
 8011d8c:	1a9b      	subs	r3, r3, r2
 8011d8e:	42ab      	cmp	r3, r5
 8011d90:	dcf2      	bgt.n	8011d78 <_printf_i+0x1e8>
 8011d92:	e7eb      	b.n	8011d6c <_printf_i+0x1dc>
 8011d94:	2500      	movs	r5, #0
 8011d96:	f104 0919 	add.w	r9, r4, #25
 8011d9a:	e7f5      	b.n	8011d88 <_printf_i+0x1f8>
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d1ac      	bne.n	8011cfa <_printf_i+0x16a>
 8011da0:	7803      	ldrb	r3, [r0, #0]
 8011da2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011da6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011daa:	e76c      	b.n	8011c86 <_printf_i+0xf6>
 8011dac:	080127c1 	.word	0x080127c1
 8011db0:	080127d2 	.word	0x080127d2

08011db4 <memmove>:
 8011db4:	4288      	cmp	r0, r1
 8011db6:	b510      	push	{r4, lr}
 8011db8:	eb01 0302 	add.w	r3, r1, r2
 8011dbc:	d807      	bhi.n	8011dce <memmove+0x1a>
 8011dbe:	1e42      	subs	r2, r0, #1
 8011dc0:	4299      	cmp	r1, r3
 8011dc2:	d00a      	beq.n	8011dda <memmove+0x26>
 8011dc4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011dc8:	f802 4f01 	strb.w	r4, [r2, #1]!
 8011dcc:	e7f8      	b.n	8011dc0 <memmove+0xc>
 8011dce:	4283      	cmp	r3, r0
 8011dd0:	d9f5      	bls.n	8011dbe <memmove+0xa>
 8011dd2:	1881      	adds	r1, r0, r2
 8011dd4:	1ad2      	subs	r2, r2, r3
 8011dd6:	42d3      	cmn	r3, r2
 8011dd8:	d100      	bne.n	8011ddc <memmove+0x28>
 8011dda:	bd10      	pop	{r4, pc}
 8011ddc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011de0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8011de4:	e7f7      	b.n	8011dd6 <memmove+0x22>

08011de6 <_realloc_r>:
 8011de6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011de8:	4607      	mov	r7, r0
 8011dea:	4614      	mov	r4, r2
 8011dec:	460e      	mov	r6, r1
 8011dee:	b921      	cbnz	r1, 8011dfa <_realloc_r+0x14>
 8011df0:	4611      	mov	r1, r2
 8011df2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011df6:	f7ff bc5d 	b.w	80116b4 <_malloc_r>
 8011dfa:	b922      	cbnz	r2, 8011e06 <_realloc_r+0x20>
 8011dfc:	f7ff fc0c 	bl	8011618 <_free_r>
 8011e00:	4625      	mov	r5, r4
 8011e02:	4628      	mov	r0, r5
 8011e04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011e06:	f000 f814 	bl	8011e32 <_malloc_usable_size_r>
 8011e0a:	42a0      	cmp	r0, r4
 8011e0c:	d20f      	bcs.n	8011e2e <_realloc_r+0x48>
 8011e0e:	4621      	mov	r1, r4
 8011e10:	4638      	mov	r0, r7
 8011e12:	f7ff fc4f 	bl	80116b4 <_malloc_r>
 8011e16:	4605      	mov	r5, r0
 8011e18:	2800      	cmp	r0, #0
 8011e1a:	d0f2      	beq.n	8011e02 <_realloc_r+0x1c>
 8011e1c:	4631      	mov	r1, r6
 8011e1e:	4622      	mov	r2, r4
 8011e20:	f7ff fbe6 	bl	80115f0 <memcpy>
 8011e24:	4631      	mov	r1, r6
 8011e26:	4638      	mov	r0, r7
 8011e28:	f7ff fbf6 	bl	8011618 <_free_r>
 8011e2c:	e7e9      	b.n	8011e02 <_realloc_r+0x1c>
 8011e2e:	4635      	mov	r5, r6
 8011e30:	e7e7      	b.n	8011e02 <_realloc_r+0x1c>

08011e32 <_malloc_usable_size_r>:
 8011e32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011e36:	1f18      	subs	r0, r3, #4
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	bfbc      	itt	lt
 8011e3c:	580b      	ldrlt	r3, [r1, r0]
 8011e3e:	18c0      	addlt	r0, r0, r3
 8011e40:	4770      	bx	lr
	...

08011e44 <_init>:
 8011e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e46:	bf00      	nop
 8011e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e4a:	bc08      	pop	{r3}
 8011e4c:	469e      	mov	lr, r3
 8011e4e:	4770      	bx	lr

08011e50 <_fini>:
 8011e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e52:	bf00      	nop
 8011e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e56:	bc08      	pop	{r3}
 8011e58:	469e      	mov	lr, r3
 8011e5a:	4770      	bx	lr
