[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADS1018IDGST production of TEXAS INSTRUMENTS from the text:Digital Filter\nand\nInterface\nOscillatorVoltage \nReference\nTemperature\nSensorMux PGA12-bit\nû\x08\x03\nADCAIN0\nAIN1\nSCLK\nCSVDD\nGNDDOUT/DRDY\nDINADS10180.1 \x1dF\nAIN2\nAIN33.3 V\n3.3 V3.3 V\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nADS1018 Ultrasmall, Low-Power, SPI™-Compatible, 12-Bit,\nAnalog-to-Digital Converter WithInternal Reference andTemperature Sensor\n11Features\n1•Ultrasmall X2QFN Package\n2mm×1.5mm×0.4mm\n•12-Bit Noise-Free Resolution\n•Wide Supply Range: 2Vto5.5V\n•Low Current Consumption:\n–Continuous Mode: Only 150μA\n–Single-Shot Mode: Automatic Power-Down\n•Programmable Data Rate: 128SPS to3300 SPS\n•Single-Cycle Settling\n•Internal Low-Drift Voltage Reference\n•Internal Temperature Sensor:\n2°C(max) Error\n•Internal Oscillator\n•Internal PGA\n•Four Single-Ended orTwo Differential Inputs\n•Specified Temperature: –40°Cto+125 °C\n2Applications\n•Temperature Measurement:\n–Thermocouple Measurement\n–Cold-Junction Compensation\n–Thermistor Measurement\n•Portable Instrumentation\n•Factory Automation andProcess Controls3Description\nThe ADS1018 isaprecision, low-power, 12-bit, noise-\nfree, analog-to-digital converter (ADC) that provides\nallfeatures necessary tomeasure themost common\nsensor signals inanultrasmall, leadless, X2QFN-10\norVSSOP-10 package. The ADS1018 integrates a\nprogrammable gain amplifier (PGA), voltage\nreference, oscillator and high-accuracy temperature\nsensor. These features, along with awide power-\nsupply range from 2Vto5.5V,make theADS1018\nideally suited forpower- and space-constrained,\nsensor-measurement applications.\nThe ADS1018 performs conversions atdata rates up\nto3300 samples persecond (SPS). The PGA offers\ninput ranges from ±256 mV to±6.144 V,allowing\nboth large and small signals tobemeasured with\nhigh resolution. Aninput multiplexer (mux) allows\nmeasurement oftwodifferential orfour single-ended\ninputs. The high-accuracy temperature sensor isused\nforsystem-level temperature monitoring, orcold-\njunction compensation forthermocouples.\nThe ADS1018 operates either incontinuous-\nconversion mode, orinasingle-shot mode that\nautomatically powers down after aconversion.\nSingle-shot mode significantly reduces current\nconsumption during idleperiods. Data aretransferred\nthrough aserial peripheral interface (SPI™).\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nADS1018X2QFN (10) 1.50 mm×2.00 mm\nVSSOP (10) 3.00 mm×3.00 mm\n(1)Forallavailable packages, seethepackage option addendum\nattheendofthedata sheet.\nK-Type Thermocouple Measurement\nUsing Integrated Temperature Sensor forCold-Junction Compensation\n2ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 4\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ...................................... 5\n7.2 ESD Ratings .............................................................. 5\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Thermal Information .................................................. 5\n7.5 Electrical Characteristics ........................................... 6\n7.6 Timing Requirements: Serial Interface ...................... 8\n7.7 Switching Characteristics: Serial Interface ................ 8\n7.8 Typical Characteristics .............................................. 9\n8Detailed Description ............................................ 10\n8.1 Overview ................................................................. 10\n8.2 Functional Block Diagram ....................................... 10\n8.3 Feature Description ................................................. 11\n8.4 Device Functional Modes ........................................ 158.5 Programming ........................................................... 16\n8.6 Register Maps ......................................................... 19\n9Application andImplementation ........................ 21\n9.1 Application Information ............................................ 21\n9.2 Typical Application ................................................. 26\n10Power Supply Recommendations ..................... 29\n10.1 Power-Supply Sequencing .................................... 29\n10.2 Power-Supply Decoupling ..................................... 29\n11Layout ................................................................... 30\n11.1 Layout Guidelines ................................................. 30\n11.2 Layout Example .................................................... 31\n12Device andDocumentation Support ................. 32\n12.1 Documentation Support ........................................ 32\n12.2 Receiving Notification ofDocumentation Updates 32\n12.3 Community Resources .......................................... 32\n12.4 Trademarks ........................................................... 32\n12.5 Electrostatic Discharge Caution ............................ 32\n12.6 Glossary ................................................................ 32\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 32\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(November 2015) toRevision D Page\n•Changed maximum VDD voltage from 5.5Vto7VintheAbsolute Maximum Ratings table ............................................... 5\n•Changed bitdescription ofConfig Register bit0.................................................................................................................. 20\nChanges from Revision B(October 2013) toRevision C Page\n•Added ESD Ratings table, Feature Description section, Noise Performance section, Device Functional Modes\nsection, Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n•Changed title, Description section, Features section, andblock diagram onfront page ....................................................... 1\n•Changed titlefrom Product Family toDevice Comparison Table anddeleted Package Designator column ........................ 4\n•Updated descriptions andchanged name ofI/Ocolumn inPinConfigurations andFunctions table .................................... 4\n•Changed digital input voltage range andadded minimum specification forTJinAbsolute Maximum Ratings table ............. 5\n•Added Differential input impedance specification inElectrical Characteristics ...................................................................... 6\n•Changed Condition statement inTiming Requirements: Serial Interface ............................................................................. 8\n•Moved tCSDOD ,tDOPD,andtCSDOZ parameters from Timing Requirements toSwitching Characteristics ................................ 8\n•Moved tCSDOD andtCSDOZ values from MIN column toMAX column. ...................................................................................... 8\n•Deleted Figure 7,Noise Plot................................................................................................................................................... 9\n•Updated Overview section anddeleted "Gain =2/3,1,2,4,8,or16"from Functional Block Diagram ............................. 10\n•Updated Analog Inputs section ............................................................................................................................................. 12\n•Updated Full-Scale Range (FSR) andLSB Size section ..................................................................................................... 13\n•Updated Reset andPower Upsection ................................................................................................................................. 15\n•Updated 32-Bit Data Transmission Cycle section ................................................................................................................ 18\n•Updated Register Maps section ........................................................................................................................................... 19\n•Updated Application Information section .............................................................................................................................. 21\n3ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated•Updated Figure 21................................................................................................................................................................ 24\n•Deleted Thermocouple Measurement With Cold Junction Temperature section, andmoved Figure 23toTypical\nApplication section ................................................................................................................................................................ 26\nChanges from Revision A(December 2012) toRevision B Page\n•Deleted device graphic ........................................................................................................................................................... 1\n•Changed bit1toNOP0 inTable 5....................................................................................................................................... 19\n•Changed NOP bitdescription inTable 5:changed bits[2:0] tobits[2:1] andchanged NOP toNOP[1:0] ........................... 20\nChanges from Original (November 2012) toRevision A Page\n•Updated page 1graphic ......................................................................................................................................................... 1\n1\n2\n3\n4\n510\n9\n8\n7\n6SCLK\nGND\nAIN0\nAIN1DIN\nVDD\nAIN3\nAIN2CSDOUT/\nDRDY\nAIN1DIN\n510\n1\n2\n3\n4SCLK\nCS\nGND\nAIN0\nAIN1DIN\n9\n8\n7\n6DOUT/\nDRDY\nVDD\nAIN3\nAIN2\n4ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated5Device Comparison Table\nDEVICERESOLUTION\n(Bits)MAXIMUM SAMPLE\nRATE\n(SPS)INPUT CHANNELS\nDifferential\n(Single-Ended)PGA INTERFACESPECIAL\nFEATURES\nADS1118 16 860 2(4) Yes SPI Temperature sensor\nADS1018 12 3300 2(4) Yes SPI Temperature sensor\nADS1115 16 860 2(4) Yes I2C Comparator\nADS1114 16 860 1(1) Yes I2C Comparator\nADS1113 16 860 1(1) No I2C None\nADS1015 12 3300 2(4) Yes I2C Comparator\nADS1014 12 3300 1(1) Yes I2C Comparator\nADS1013 12 3300 1(1) No I2C None\n6PinConfiguration andFunctions\nRUG Package\n10-Pin X2QFN\nTopViewDGS Package\n10-Pin VSSOP\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNO. NAME\n1 SCLK Digital input Serial clock input\n2 CS Digital input Chip select; active low. Connect toGND ifnotused.\n3 GND Supply Ground\n4 AIN0 Analog input Analog input 0.Leave unconnected ortietoVDD ifnotused.\n5 AIN1 Analog input Analog input 1.Leave unconnected ortietoVDD ifnotused.\n6 AIN2 Analog input Analog input 2.Leave unconnected ortietoVDD ifnotused.\n7 AIN3 Analog input Analog input 3.Leave unconnected ortietoVDD ifnotused.\n8 VDD Supply Power supply. Connect a0.1-µFpower-supply decoupling capacitor toGND.\n9 DOUT/ DRDY Digital output Serial data output combined with data ready; active low\n10 DIN Digital input Serial data input\n5ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings\nover operating ambient temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nPower-supply voltage VDD toGND –0.3 7 V\nAnalog input voltage AIN0, AIN1, AIN2, AIN3 GND –0.3 VDD +0.3 V\nDigital input voltage DIN, DOUT/ DRDY, SCLK, CS GND –0.3 VDD +0.3 V\nInput current, continuous Any pinexcept power supply pins –10 10 mA\nTemperatureJunction, TJ –40 150\n°C\nStorage, Tstg –60 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±4000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n(1) AINP andAINN denote theselected positive andnegative inputs. AINx denotes oneofthefour available analog inputs.\n(2) This parameter expresses thefull-scale range oftheADC scaling. Nomore than VDD +0.3Vor5.5V(whichever issmaller) must be\napplied tothisdevice.7.3 Recommended Operating Conditions\nover operating ambient temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nPOWER SUPPLY\nVDD Power supply VDD toGND 2 5.5 V\nANALOG INPUTS(1)\nFSR Full-scale input voltage(2)VIN=V(AINP) –V(AINN) See Table 1\nV(AINx) Absolute input voltage GND VDD V\nDIGITAL INPUTS\nInput voltage GND VDD V\nTEMPERATURE\nTA Operating ambient temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport .7.4 Thermal Information\nTHERMAL METRIC(1)ADS1018\nUNIT DGS (VSSOP) RUG (X2QFN)\n10PINS 10PINS\nRθJA Junction-to-ambient thermal resistance 186.8 245.2 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 51.5 69.3 °C/W\nRθJB Junction-to-board thermal resistance 108.4 172 °C/W\nψJT Junction-to-top characterization parameter 2.7 8.2 °C/W\nψJB Junction-to-board characterization parameter 106.5 170.8 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A N/A °C/W\n6ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated(1) This parameter expresses thefull-scale range oftheADC scaling. Nomore than VDD +0.3Vor5.5V(whichever issmaller) must be\napplied tothisdevice.\n(2) Best-fit INL; covers 99% offull-scale.\n(3) Includes allerrors from onboard PGA andvoltage reference.\n(4) Maximum value specified bycharacterization.7.5 Electrical Characteristics\nMaximum andminimum specifications apply from TA=–40°Cto+125 °C.Typical specifications areatTA=25°C.\nAllspecifications areatVDD =3.3VandFSR =±2.048 V(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nANALOG INPUTS\nCommon-mode input impedanceFSR =±6.144 V(1)8\nMΩFSR =±4.096 V(1),FSR =±2.048 V 6\nFSR =±1.024 V 3\nFSR =±0.512 V,FSR =±0.256 V 100\nDifferential input impedanceFSR =±6.144 V(1)22\nMΩFSR =±4.096 V(1)15\nFSR =±2.048 V 4.9\nFSR =±1.024 V 2.4\nFSR =±0.512 V,FSR =±0.256 V 710 kΩ\nSYSTEM PERFORMANCE\nResolution (nomissing codes) 12 Bits\nDR Data rate 128, 250, 490, 920, 1600, 2400, 3300 SPS\nData rate variation Alldata rates –10% 10%\nINL Integral nonlinearity DR=128SPS, FSR =±2.048 V(2)0.5 LSB\nOffset errorFSR =±2.048 V,differential inputs 0 ±0.5\nLSB\nFSR =±2.048 V,single-ended inputs ±0.25\nOffset drift FSR =±2.048 V 0.002 LSB/ °C\nOffset channel match Match between anytwoinputs 0.25 LSB\nGain error(3)FSR =±2.048 V,TA=25°C 0.05% 0.25%\nGain drift(3)(4)FSR =±0.256 V 7\nppm/ °C FSR =±2.048 V 5 40\nFSR =±6.144 V(1)5\nGain match(3)Match between anytwogains 0.02% 0.1%\nGain channel match Match between anytwoinputs 0.05% 0.1%\nTEMPERATURE SENSOR\nTemperature range –40 125 °C\nTemperature resolution 0.125 °C/LSB\nAccuracyTA=0°Cto70°C 0.25 ±1\n°C\nTA=–40°Cto+125 °C 0.5 ±2\nversus supply 0.125 ±1 °C/V\n7ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nMaximum andminimum specifications apply from TA=–40°Cto+125 °C.Typical specifications areatTA=25°C.\nAllspecifications areatVDD =3.3VandFSR =±2.048 V(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDIGITAL INPUTS/OUTPUTS\nVIH High-level input voltage 0.7VDD VDD V\nVIL Low-level input voltage GND 0.2VDD V\nVOH High-level output voltage IOH=1mA 0.8VDD V\nVOL Low-level output voltage IOL=1mA GND 0.2VDD V\nIH Input leakage, high VIH=5.5V –10 10μA\nIL Input leakage, low VIL=GND –10 10μA\nPOWER SUPPLY\nIVDD Supply currentPower-down, TA=25°C 0.5 2\nμAPower-down 5\nOperating, TA=25°C 150 200\nOperating 300\nPD Power dissipationVDD =5V 0.9\nmW VDD =3.3V 0.5\nVDD =2V 0.3\nSCLKCS\nDIN\nDOUTtSCLK tCSSC tSPWH\ntDIHD tSPWL\ntCSDOZtDOHDtDOPDtSCCS\ntSCSCtCSH\ntCSDODtDIST\nHi-Z Hi-Z\n8ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated(1) CScanbetiedlowpermanently incase theserial busisnotshared with anyother device.\n(2) Holding SCLK lowlonger than 28msresets theSPIinterface.7.6 Timing Requirements: Serial Interface\nover operating ambient temperature range andVDD =2Vto5.5V(unless otherwise noted)\nMIN MAX UNIT\ntCSSC Delay time, CSfalling edge tofirstSCLK rising edge(1)100 ns\ntSCCS Delay time, final SCLK falling edge toCSrising edge 100 ns\ntCSH Pulse duration, CShigh 200 ns\ntSCLK SCLK period 250 ns\ntSPWH Pulse duration, SCLK high 100 ns\ntSPWL Pulse duration, SCLK low(2)100 ns\n28 ms\ntDIST Setup time, DIN valid before SCLK falling edge 50 ns\ntDIHD Hold time, DIN valid after SCLK falling edge 50 ns\ntDOHD Hold time, SCLK rising edge toDOUT invalid 0 ns\n7.7 Switching Characteristics: Serial Interface\nover operating ambient temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntCSDODPropagation delay time,\nCSfalling edge toDOUT drivenDOUT load =20pF||100kΩtoGND 100 ns\ntDOPDPropagation delay time,\nSCLK rising edge tovalid new DOUTDOUT load =20pF||100kΩtoGND 0 50 ns\ntCSDOZPropagation delay time,\nCSrising edge toDOUT high impedanceDOUT load =20pF||100kΩtoGND 100 ns\nFigure 1.Serial Interface Timing\n-1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1 \n-40 -20 0 20 40 60 80 100 120 Temperature Error ( \x83C) \nTemperature ( \x83C) Average Temperature Error \nAverage \x93 3 sigma \nAverage \x93 6 sigma \nC001 \n0.05\n0.04\n0.03\n0.02\n0.01\n0\n0.01\n0.02\n0.03\n0.04/c45\n/c45\n/c45\n/c45Gain Error (%)\n/c4540 /c4520 0 20 40 60 80 100 120 140\nTemperature ( C) /c176FSR = 0.512 V /c177FSR = 0.256 V /c177\nFSR = 1.024 V, 2.048 V,\n4.096 V , and 6.144 V/c177 /c177\n/c177 /c177(1) (1)\n150\n100\n50\n0\n50\n100\n150\n200\n250\n300/c45\n/c45\n/c45\n/c45\n/c45\n/c45Offset Voltage ( V)/c109\n/c4540 /c4520 0 20 40 60 80 100 120 140\nTemperature ( C) /c176VDD = 2 VFSR = 4.096 V /c177(1)\nFSR = 2.048 V /c177FSR = 1.024 V /c177\nFSR = 0.512 V /c177\nVDD = 5 V\n60\n50\n40\n30\n20\n10\n0\n10\n20/c45\n/c45Offset Voltage ( V)/c109\n/c4540 /c4520 0 20 40 60 80 100 120 140\nTemperature ( C) /c176VDD = 3 V\nVDD = 2 VVDD = 5 V\nVDD = 4 V\n300\n250\n200\n150\n100\n50\n0Operating Current ( A)/c109\n/c4540 /c4520 0 20 40 60 80 100 120 140\nTemperature ( C) /c176VDD = 5 V\nVDD = 2 VVDD = 3.3 V\n5\n4.5\n4\n3.5\n3\n2.5\n2\n1.5\n1\n0.5\n0Power-Down Current ( A)/c109\n/c4540 /c4520 0 20 40 60 80 100 120 140\nTemperature ( C) /c176VDD = 3.3 VVDD = 2 V\nVDD = 5 V\n9ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated7.8 Typical Characteristics\natTA=25°C,VDD =3.3V,andFSR =±2.048 V(unless otherwise noted)\nFigure 2.Operating Current vsTemperature Figure 3.Power-Down Current vsTemperature\nFigure 4.Single-Ended Offset Voltage vsTemperature Figure 5.Differential Offset Voltage vsTemperature\nFigure 6.Gain Error vsTemperature Figure 7.Temperature Sensor Error vsTemperature\n(1) This parameter expresses thefull-scale range oftheADC scaling. Innoevent should more than VDD +0.3Vbe\napplied tothisdevice.\n12-Bit\nADCΔΣSerial\nPeripheral\nInterfaceVoltage\nReference\nOscillatorCS\nDIN\nDOUT/ DRDYSCLK\nPGADevice\nAIN1\nAIN2\nGNDAIN0\nAIN3VDD\nMux\nTemperature\nSensor\n10ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe ADS1018 isavery small, low-power, noise-free, 12-bit, delta-sigma (ΔΣ)analog-to-digital converter (ADC).\nThe ADS1018 consists ofaΔΣADC core with adjustable gain, aninternal voltage reference, aclock oscillator,\nand anSPI. This device isalso ahighly linear and accurate temperature sensor. Allofthese features are\nintended toreduce required external circuitry and improve performance. The Functional Block Diagram section\nshows theADS1018 functional block diagram.\nThe ADS1018 ADC core measures adifferential signal, VIN,that isthedifference ofV(AINP) and V(AINN) .The\nconverter core consists ofadifferential, switched-capacitor ΔΣmodulator followed byadigital filter. This\narchitecture results inavery strong attenuation inanycommon-mode signals. Input signals arecompared tothe\ninternal voltage reference. The digital filter receives ahigh-speed bitstream from themodulator and outputs a\ncode proportional totheinput voltage.\nThe ADS1018 hastwoavailable conversion modes: single-shot andcontinuous-conversion. Insingle-shot mode,\ntheADC performs oneconversion oftheinput signal upon request andstores thevalue toaninternal conversion\nregister. The device then enters apower-down state. This mode isintended toprovide significant power savings\ninsystems that require only periodic conversions orwhen there arelong idleperiods between conversions. In\ncontinuous-conversion mode, theADC automatically begins aconversion oftheinput signal assoon asthe\nprevious conversion iscompleted. The rate ofcontinuous conversion isequal totheprogrammed data rate. Data\ncanberead atanytime andalways reflect themost recently completed conversion.\n8.2 Functional Block Diagram\nVDD\nGNDAIN0\nVDD\nGNDAIN1\nVDD\nGNDAIN2\nVDD\nGNDAIN3AINP\nAINN\nGNDDevice\n11ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Multiplexer\nThe ADS1018 contains aninput multiplexer (mux), asshown inFigure 8.Either four single-ended ortwo\ndifferential signals canbemeasured. Additionally, AIN0, AIN1, andAIN2 canbemeasured differentially toAIN3.\nThe multiplexer isconfigured bybitsMUX[2:0] intheConfig register .When single-ended signals aremeasured,\nthenegative input oftheADC isinternally connected toGND byaswitch within themultiplexer.\nFigure 8.Input Multiplexer\nWhen measuring single-ended inputs, thedevice does notoutput negative codes. These negative codes indicate\nnegative differential signals; thatis,(V(AINP) –V(AINN) )<0.Electrostatic discharge (ESD) diodes toVDD andGND\nprotect theADS1018 inputs. Toprevent theESD diodes from turning on,keep theabsolute voltage onanyinput\nwithin therange given inEquation 1:\nGND –0.3V<V(AINx) <VDD +0.3V (1)\nIfthevoltages ontheinput pins canpossibly violate these conditions, useexternal Schottky diodes and series\nresistors tolimit theinput current tosafe values (see theAbsolute Maximum Ratings table).\nAlso, overdriving oneunused input ontheADS1018 may affect conversions currently taking place onother input\npins. Ifoverdriving unused inputs ispossible, clamp thesignal with external Schottky diodes.\ntSAMPLE\nON\nOFFS1\nS2\nOFFON\nEquivalent\nCircuit\nf(MOD) =  250 kHzZCM\nZDIFF\nZCMAIN NAIN P0.7 V\n0.7 VS1S1CA1\nCB\nCA2S2S20.7 V\n0.7 V AIN NAIN P\n12ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedFeature Description (continued)\n8.3.2 Analog Inputs\nThe ADS1018 uses aswitched-capacitor input stage where capacitors arecontinuously charged and then\ndischarged tomeasure thevoltage between AIN PandAIN N.This frequency atwhich theinput signal issampled\niscalled thesampling frequency orthemodulator frequency (f(MOD) ).The ADS1018 has a1-MHz internal\noscillator which isfurther divided byafactor of4togenerate themodulator frequency at250kHz. The capacitors\nused inthisinput stage aresmall, and toexternal circuitry, theaverage loading appears resistive. This structure\nisshown inFigure 9.The resistance issetbythecapacitor values and therate atwhich they areswitched.\nFigure 10shows thesetting oftheswitches illustrated inFigure 9.During thesampling phase, switches S1are\nclosed. This event charges CA1toV(AINP) ,CA2toV(AINN) ,andCBto(V(AINP) –V(AINN) ).During thedischarge phase,\nS1isfirst opened and then S2isclosed. Both CA1and CA2then discharge toapproximately 0.7Vand CB\ndischarges to0V.This charging draws avery small transient current from thesource driving theADS1018\nanalog inputs. The average value ofthiscurrent canbeused tocalculate theeffective impedance (Zeff),where\nZeff=VIN/IAVERAGE .\nFigure 9.Simplified Analog Input Circuit\nFigure 10.S1andS2Switch Timing\nCommon-mode input impedance ismeasured byapplying acommon-mode signal totheshorted AIN Pand AIN N\ninputs andmeasuring theaverage current consumed byeach pin.The common-mode input impedance changes\ndepending onthefull-scale range, butisapproximately 6MΩforthedefault full-scale range. InFigure 9,the\ncommon-mode input impedance isZCM.\nThe differential input impedance ismeasured byapplying adifferential signal toAIN PandAIN Ninputs where one\ninput isheld at0.7V.The current that flows through thepinconnected to0.7Visthedifferential current and\nscales with thefull-scale range. InFigure 9,thedifferential input impedance isZDIFF.\nMake sure toconsider thetypical value oftheinput impedance. Unless theinput source hasalowimpedance,\ntheADS1018 input impedance may affect themeasurement accuracy. Forsources with high output impedance,\nbuffering may benecessary. Active buffers introduce noise, and also introduce offset and gain errors. Consider\nallofthese factors inhigh-accuracy applications.\nThe clock oscillator frequency drifts slightly with temperature; therefore, theinput impedances also drift. Formost\napplications, thisinput impedance driftisnegligible, andcanbeignored.\n13ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedFeature Description (continued)\n8.3.3 Full-Scale Range (FSR) andLSB Size\nAprogrammable gain amplifier (PGA) isimplemented infront oftheADS1018 ΔΣADC core. The full-scale range\nisconfigured bybitsPGA[2:0] intheConfig register ,andcanbesetto±6.144 V,±4.096 V,±2.048 V,±1.024 V,\n±0.512 V,or±0.256 V.\nTable 1shows theFSR together with thecorresponding LSB size. Calculate theLSB size from thefull-scale\nvoltage bytheformula shown inEquation 2.However, make sure that theanalog input voltage never exceeds\ntheanalog input voltage range limit given intheElectrical Characteristics .IfVDD greater than 4Visused, the\n±6.144-V full-scale range allows input voltages toextend uptothesupply. Note though that inthis case, or\nwhenever thesupply voltage isless than thefull-scale range (forexample, VDD =3.3Vand full-scale range =\n±4.096 V),afull-scale ADC output code cannot beobtained. This inability means that some dynamic range is\nlost.\nLSB =FSR /212(2)\n(1) This parameter expresses thefull-scale range oftheADC scaling.\nDonotapply more than VDD +0.3Vtothisdevice.Table 1.Full-Scale Range andCorresponding LSB Size\nFSR LSB SIZE\n±6.144 V(1)3mV\n±4.096 V(1)2mV\n±2.048 V 1mV\n±1.024 V 0.5mV\n±0.512 V 0.25 mV\n±0.256 V 0.125 mV\n8.3.4 Voltage Reference\nThe ADS1018 hasanintegrated voltage reference. Anexternal reference cannot beused with thisdevice. Errors\nassociated with theinitial voltage reference accuracy andthereference driftwith temperature areincluded inthe\ngain error andgain driftspecifications intheElectrical Characteristics .\n8.3.5 Oscillator\nThe ADS1018 hasanintegrated oscillator running at1MHz. Noexternal clock isrequired tooperate thedevice.\nThe internal oscillator drifts over temperature and time. The output data rate scales proportionally with the\noscillator frequency.\n14ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8.3.6 Temperature Sensor\nThe ADS1018 offers anintegrated precision temperature sensor. Toenable thetemperature sensor mode, setbit\nTS_MODE =1intheConfig register .Temperature data arerepresented asa12-bit result that isleft-justified\nwithin the16-bit conversion result. Data areoutput starting with themost significant byte (MSB). When reading\nthetwodata bytes, thefirst 12bitsareused toindicate thetemperature measurement result. One 12-bit LSB\nequals 0.125 °C.Negative numbers arerepresented inbinary twos complement format, asshown inTable 2.\nTable 2.12-Bit Temperature Data Format\nTEMPERATURE (°C) DIGITAL OUTPUT (BINARY) HEX\n128 01000000 0000 400\n127.875 00111111 1111 3FF\n100 00110010 0000 320\n80 00101000 0000 280\n75 00100101 1000 258\n50 00011001 0000 190\n25 00001100 1000 0C8\n0.25 00000000 0010 002\n0 00000000 0000 000\n–0.25 11111111 1110 FFE\n–25 11110011 1000 F38\n–40 11101100 0000 EC0\n8.3.6.1 Converting from Temperature toDigital Codes\nForpositive temperatures:\nTwos complement isnotperformed onpositive numbers. Therefore, simply convert thenumber tobinary\ncode ina12-bit, leftjustified format with theMSB =0todenote thepositive sign.\nExample: 50°C/(0.125 °C/count) =400=190h =0001 1001 0000\nFornegative temperatures:\nGenerate thetwos complement ofanegative number bycomplementing theabsolute binary number and\nadding 1.Then, denote thenegative sign with theMSB =1.\nExample: |–25°C|/(0.125/count) =200=0C8h =0000 1100 1000\nTwos complement format: 1111 0011 01111 +1=1111 0011 1000\n8.3.6.2 Converting from Digital Codes toTemperature\nToconvert from digital codes totemperature, firstcheck whether theMSB isa0ora1.IftheMSB isa0,\nsimply multiply thedecimal code by0.125 °Ctoobtain theresult. IftheMSB =1,subtract 1from theresult\nandcomplement allofthebits. Then, multiply theresult by–0.125 °C.\nExample: The device reads back 258h: 258h hasanMSB =0.\n258h ×0.125 °C=600×0.125 °C=+75°C\nExample: The device reads back F38h: F38h hasanMSB =1.\nSubtract 1andcomplement theresult: F38h→C8h\nC8h ×(–0.125 °C)=200×(–0.125 °C)=–25°C\n15ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8.4 Device Functional Modes\n8.4.1 Reset andPower-Up\nWhen theADS1018 powers up,thedevice resets. Aspart ofthereset process, theADS1018 sets allbitsinthe\nConfig register totherespective default settings. Bydefault, theADS1018 enters apower-down state atstart-up.\nThe device interface anddigital blocks areactive, butnodata conversions areperformed. The initial power-down\nstate oftheADS1018 relieves systems with tight power-supply requirements from encountering asurge during\npower-up.\n8.4.2 Operating Modes\nThe ADS1018 operates inoneoftwomodes: continuous-conversion orsingle-shot. The MODE bitintheConfig\nregister selects therespective operating mode.\n8.4.2.1 Single-Shot Mode andPower-Down\nWhen theMODE bitintheConfig register issetto1,theADS1018 enters apower-down state, and operates in\nsingle-shot mode. This power-down state isthedefault state fortheADS1018 when power isfirst applied.\nAlthough powered down, thedevice stillresponds tocommands. The ADS1018 remains inthispower-down state\nuntil a1iswritten tothesingle-shot (SS) bitintheConfig register. When theSSbitisasserted, thedevice\npowers up,resets theSSbitto0,and starts asingle conversion. When conversion data areready forretrieval,\nthedevice powers down again. Writing a1totheSSbitwhile aconversion isongoing hasnoeffect. Toswitch to\ncontinuous-conversion mode, write a0totheMODE bitintheConfig register.\n8.4.2.2 Continuous-Conversion Mode\nIncontinuous-conversion mode (MODE bitsetto0),theADS1018 continuously performs conversions. When a\nconversion completes, theADS1018 places theresult intheConversion register andimmediately begins another\nconversion. Toswitch tosingle-shot mode, write a1totheMODE bitintheConfig register ,orreset thedevice.\n8.4.3 Duty Cycling forLow Power\nThe noise performance ofaΔΣADC generally improves when lowering theoutput data rate because more\nsamples oftheinternal modulator areaveraged toyield one conversion result. Inapplications where power\nconsumption iscritical, theimproved noise performance atlow data rates may notberequired. For these\napplications, the ADS1018 supports duty cycling that can yield significant power savings byperiodically\nrequesting high data-rate readings ataneffectively lower data rate.\nFor example, anADS1018 inpower-down state with adata rate setto3300 SPS can beoperated bya\nmicrocontroller that instructs asingle-shot conversion every 7.8ms(128 SPS). Aconversion at3300 SPS only\nrequires approximately 0.3ms;therefore, theADS1018 enters power-down state fortheremaining 7.5ms.Inthis\nconfiguration, theADS1018 consumes approximately 1/25 thepower that isotherwise consumed incontinuous-\nconversion mode. The duty cycling rate iscompletely arbitrary and isdefined bythemaster controller. The\nADS1018 offers lower data rates thatdonotimplement duty cycling andalso offers improved noise performance,\nifrequired.\nCS(1)\nSCLK\nDOUT/DRDY\nDINHi-Z8 µs\n16ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8.5 Programming\n8.5.1 Serial Interface\nThe SPI-compatible serial interface consists ofeither four signals (CS, SCLK, DIN, and DOUT/ DRDY), orthree\nsignals (SCLK, DIN, and DOUT/ DRDY, with CStied low). The interface isused toread conversion data, read\nfrom andwrite toregisters, andcontrol device operation.\n8.5.2 Chip Select (CS)\nThe chip select pin(CS) selects theADS1018 forSPI communication. This feature isuseful when multiple\ndevices share thesame serial bus. Keep CSlowfortheduration oftheserial communication. When CSistaken\nhigh, theserial interface isreset, SCLK isignored, andDOUT/ DRDY enters ahigh-impedance state. Inthisstate,\nDOUT/ DRDY cannot provide data-ready indication. Insituations where multiple devices are present and\nDOUT/ DRDY must bemonitored, lower CSperiodically. Atthispoint, theDOUT/ DRDY pineither immediately\ngoes high toindicate that nonew data areavailable, orimmediately goes lowtoindicate that new data are\npresent intheConversion register andareavailable fortransfer. New data canbetransferred atanytime without\nconcern ofdata corruption. When atransmission starts, thecurrent result islocked intotheoutput shift register\nanddoes notchange until thecommunication completes. This system avoids anypossibility ofdata corruption.\n8.5.3 Serial Clock (SCLK)\nThe serial clock pin(SCLK) features aSchmitt-triggered input and isused toclock data ontheDIN and\nDOUT/ DRDY pins intoand outoftheADS1018. Even though theinput hashysteresis, keep SCLK asclean as\npossible toprevent glitches from accidentally shifting thedata. Toreset theserial interface, hold SCLK lowfor28\nms, and the next SCLK pulse starts anew communication cycle. Use this time-out feature torecover\ncommunication when aserial interface transmission isinterrupted. When theserial interface isidle, hold SCLK\nlow.\n8.5.4 Data Input (DIN)\nThe data input pin(DIN) isused along with SCLK tosend data totheADS1018. The device latches data onDIN\nattheSCLK falling edge. The ADS1018 never drives theDIN pin.\n8.5.5 Data Output andData Ready (DOUT/ DRDY)\nThe data output anddata ready pin(DOUT/ DRDY) isused with SCLK toread conversion andregister data from\ntheADS1018. Data onDOUT/ DRDY areshifted outontheSCLK rising edge. DOUT/ DRDY isalso used to\nindicate that aconversion iscomplete and new data areavailable. This pintransitions lowwhen new data are\nready forretrieval. DOUT/ DRDY isalso able totrigger amicrocontroller tostart reading data from theADS1018.\nIncontinuous-conversion mode, DOUT/ DRDY transitions high again 8µsbefore thenext data ready signal\n(DOUT/ DRDY low) ifnodata areretrieved from thedevice. This transition isshown inFigure 11.Complete the\ndata transfer before DOUT/ DRDY returns high.\n(1) CScan beheld lowiftheADS1018 does notshare theserial bus with another device. IfCSislow, DOUT/ DRDY\nasserts lowindicating new data areavailable.\nFigure 11.DOUT/ DRDY Behavior Without Data Retrieval inContinuous-Conversion Mode\nWhen CSishigh, DOUT/ DRDY isconfigured bydefault with aweak internal pullup resistor. This feature reduces\ntheriskofDOUT/ DRDY floating near midsupply and causing leakage current inthemaster device. Todisable\nthispullup resistor andplace thedevice intoahigh-impedance state, setthePULL_UP_EN bitto0intheConfig\nregister .\n7FF0h\nOutput Code\n/c45FS /c188 0/c188 FS\nInput Voltage (AIN AIN ) /c45P N7FE0h\n0001h/c188\n0000h\n8000hFFF0h\n8010h/c188\n/c45FS2/c45111\n211FS2/c45111\n211\n17ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedProgramming (continued)\n8.5.6 Data Format\nThe ADS1018 provides 12bitsofdata inbinary twos complement format thatisleftjustified within the16-bit data\nword. Apositive full-scale (+FS) input produces anoutput code of7FF0h and anegative full-scale (–FS)input\nproduces anoutput code of8000h. The output clips atthese codes forsignals that exceed full-scale. Table 3\nsummarizes theideal output codes fordifferent input signals. Figure 12shows code transitions versus input\nvoltage.\n(1) Excludes theeffects ofnoise, INL, offset, andgain errors.Table 3.Input Signal versus Ideal Output Code\nINPUT SIGNAL, VIN\n(AIN P–AIN N)IDEAL OUTPUT CODE(1)\n≥+FS (211–1)/2117FF0h\n+FS /2110010h\n0 0\n–FS/211FFF0h\n≤–FS 8000h\nFigure 12.Code Transition Diagram\n8.5.7 Data Retrieval\nData iswritten toand read from theADS1018 inthesame manner forboth single-shot and continuous\nconversion modes, without having toissue anycommands. The operating mode fortheADS1018 isselected by\ntheMODE bitintheConfig register .\nSettheMODE bitto0toputthedevice incontinuous-conversion mode. Incontinuous-conversion mode, the\ndevice isconstantly starting new conversions even when CSishigh.\nSettheMODE bitto1forsingle-shot mode. Insingle-shot mode, anew conversion only starts bywriting a1to\ntheSSbit.\nThe conversion data arealways buffered, and retain thecurrent data until replaced bynew conversion data.\nTherefore, data can beread atany time without concern ofdata corruption. When DOUT/ DRDY asserts low,\nindicating that new conversion data are ready, theconversion data are read byshifting thedata outon\nDOUT/ DRDY. The MSB ofthedata (bit15)onDOUT/ DRDY isclocked outonthefirstSCLK rising edge. Atthe\nsame time thattheconversion result isclocked outofDOUT/ DRDY, new Config register data arelatched onDIN\nontheSCLK falling edge.\nThe ADS1018 also offers thepossibility ofdirect readback oftheConfig register settings inthesame data\ntransmission cycle. One complete data transmission cycle consists ofeither 32bits(when theConfig register\ndata readback isused) or16bits(only used when theCSlinecanbecontrolled andisnotpermanently tiedlow).\nCS\nSCLK\nDOUT/DRDY\nDINHi-Z1 9\nDATA MSB DATA LSB\nCONFIG MSB CONFIG LSB1 9\nDATA MSB DATA LSB\nCONFIG MSB CONFIG LSB\nCS(1)\nSCLK\nDOUT/DRDY\nDINHi-Z1 9 17 25\nDATA MSB DATA LSB CONFIG MSB CONFIG LSB\nCONFIG MSB CONFIG LSBNext Data Ready\nCS(1)\nSCLK\nDOUT/DRDY\nDINHi-Z1 9 17 25\nDATA MSB DATA LSB CONFIG MSB CONFIG LSB\nCONFIG MSB CONFIG LSB CONFIG MSB CONFIG LSBNext Data Ready\n18ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8.5.7.1 32-Bit Data Transmission Cycle\nThe data ina32-bit data transmission cycle consist offour bytes: twobytes fortheconversion result, and an\nadditional twobytes fortheConfig register readback. The device always reads theMSB first.\nWrite thesame Config register setting twice during onetransmission cycle asshown inFigure 13.Ifconvenient,\nwrite theConfig register setting once during thefirst half ofthetransmission cycle, and then hold theDIN pin\neither low(asshown inFigure 14)orhigh during thesecond halfofthecycle. Ifnoupdate totheConfig register\nisrequired, hold theDIN pineither loworhigh during theentire transmission cycle. The Config register setting\nwritten inthefirsttwobytes ofa32-bit transmission cycle isread back inthelasttwobytes ofthesame cycle.\n(1) CScan beheld lowiftheADS1018 does notshare theserial bus with another device. IfCSislow, DOUT/ DRDY\nasserts lowindicating new data areavailable.\nFigure 13.32-Bit Data Transmission Cycle With Config Register Readback\n(1) CScan beheld lowiftheADS1018 does notshare theserial bus with another device. IfCSislow, DOUT/ DRDY\nasserts lowindicating new data areavailable.\nFigure 14.32-Bit Data Transmission Cycle: DINHeld Low\n8.5.7.2 16-Bit Data Transmission Cycle\nIfConfig register data arenotrequired toberead back, theADS1018 conversion data canbeclocked outina\nshort 16-bit data transmission cycle, asshown inFigure 15.Take CShigh after the16th SCLK cycle toreset the\nSPI interface. The next time CSistaken low, data transmission starts with thecurrently buffered conversion\nresult onthefirst SCLK rising edge. IfDOUT/ DRDY islowwhen data retrieval starts, theconversion buffer is\nalready updated with anew result. Otherwise, ifDOUT/ DRDY ishigh, thesame result from theprevious data\ntransmission cycle isread.\nFigure 15.16-Bit Data Transmission Cycle\n19ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8.6 Register Maps\nThe ADS1018 hastworegisters thatareaccessible through theSPI. The Conversion register contains theresult\nofthelastconversion. The Config register allows theuser tochange theADS1018 operating modes and query\nthestatus ofthedevices.\n8.6.1 Conversion Register [reset =0000h]\nThe 16-bit Conversion register contains theresult ofthelast conversion inbinary twos complement format.\nFollowing power up,theConversion register iscleared to0,andremains 0until thefirstconversion iscomplete.\nThe register format isshown inFigure 16.\nFigure 16.Conversion Register\n15 14 13 12 11 10 9 8\nD11 D10 D9 D8 D7 D6 D5 D4\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\n7 6 5 4 3 2 1 0\nD3 D2 D1 D0 Reserved\nR-0h R-0h R-0h R-0h R-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 4.Conversion Register Field Descriptions\nBit Field Type Reset Description\n15:4 D[11:0] R 000h 12-bit conversion result\n3:0 Reserved R 0h Always reads back 0h\n8.6.2 Config Register [reset =058Bh]\nThe 16-bit Config register canbeused tocontrol theADS1018 operating mode, input selection, data rate, full-\nscale range, andtemperature sensor mode. The register format isshown inFigure 17.\nFigure 17.Config Register\n15 14 13 12 11 10 9 8\nSS MUX[2:0] PGA[2:0] MODE\nR/W-0h R/W-0h R/W-2h R/W-1h\n7 6 5 4 3 2 1 0\nDR[2:0] TS_MODE PULL_UP_EN NOP[1:0] Reserved\nR/W-4h R/W-0h R/W-1h R/W-1h R-1h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 5.Config Register Field Descriptions\nBit Field Type Reset Description\n15 SS R/W 0hSingle-shot conversion start\nThis bitisused tostart asingle conversion. SScanonly bewritten when in\npower-down state andhasnoeffect when aconversion isongoing.\nWhen writing:\n0=Noeffect\n1=Start asingle conversion (when inpower-down state)\nAlways reads back 0(default).\n20ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTable 5.Config Register Field Descriptions (continued)\nBit Field Type Reset Description\n(1) This parameter expresses thefull-scale range oftheADC scaling. Donotapply more than VDD +0.3Vtothisdevice.14:12 MUX[2:0] R/W 0hInput multiplexer configuration\nThese bitsconfigure theinput multiplexer.\n000=AIN PisAIN0 andAIN NisAIN1 (default)\n001=AIN PisAIN0 andAIN NisAIN3\n010=AIN PisAIN1 andAIN NisAIN3\n011=AIN PisAIN2 andAIN NisAIN3\n100=AIN PisAIN0 andAIN NisGND\n101=AIN PisAIN1 andAIN NisGND\n110=AIN PisAIN2 andAIN NisGND\n111=AIN PisAIN3 andAIN NisGND\n11:9 PGA[2:0] R/W 2hProgrammable gain amplifier configuration\nThese bitsconfigure theprogrammable gain amplifier.\n000=FSR is±6.144 V(1)\n001=FSR is±4.096 V(1)\n010=FSR is±2.048 V(default)\n011=FSR is±1.024 V\n100=FSR is±0.512 V\n101=FSR is±0.256 V\n110=FSR is±0.256 V\n111=FSR is±0.256 V\n8 MODE R/W 1hDevice operating mode\nThis bitcontrols theADS1018 operating mode.\n0=Continuous-conversion mode\n1=Power-down andsingle-shot mode (default)\n7:5 DR[2:0] R/W 4hData rate\nThese bitscontrol thedata-rate setting.\n000=128SPS\n001=250SPS\n010=490SPS\n011=920SPS\n100=1600 SPS (default)\n101=2400 SPS\n110=3300 SPS\n111=NotUsed\n4 TS_MODE R/W 0hTemperature sensor mode\nThis bitconfigures theADC toconvert temperature orinput signals.\n0=ADC mode (default)\n1=Temperature sensor mode\n3 PULL_UP_EN R/W 1hPullup enable\nThis bitenables aweak internal pullup resistor ontheDOUT/ DRDY pinonly\nwhen CSishigh. When enabled, aninternal 400-kΩresistor connects thebus\nlinetosupply. When disabled, theDOUT/ DRDY pinfloats.\n0=Pullup resistor disabled onDOUT/ DRDY pin\n1=Pullup resistor enabled onDOUT/ DRDY pin(default)\n2:1 NOP[1:0] R/W 1hNooperation\nThe NOP[1:0] bitscontrol whether data arewritten totheConfig register ornot.\nFordata tobewritten totheConfig register, theNOP[1:0] bitsmust be01.Any\nother value results inaNOP command. DIN canbeheld high orlowduring SCLK\npulses without data being written totheConfig register.\n00=Invalid data; donotupdate thecontents oftheConfig register\n01=Valid data; update theConfig register (default)\n10=Invalid data; donotupdate thecontents oftheConfig register\n11=Invalid data; donotupdate thecontents oftheConfig register\n0 Reserved R 1hReserved\nWriting either 0or1tothisbithasnoeffect.\nAlways reads back 1.\n0.1 µFVDD\nDINDOUT\nCSMicrocontroller or\nMicroprocessor\nwith SPI Port\n510\n1\n2\n3\n4SCLK\nCS\nGND\nAIN0\nAIN1DIN\n9\n8\n7\n6DOUT/ DRDY\nVDD\nAIN3\nAIN2Device\nInputs Selected\nfrom Configuration\nRegisterSCLK50/c8750/c87\n50/c87\n50/c87\n21ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe ADS1018 isaprecision, 12-bitΔΣADC thatoffers many integrated features toease themeasurement ofthe\nmost common sensor types including various type oftemperature and bridge sensors. The following sections\ngive example circuits andsuggestions forusing theADS1018 invarious situations.\n9.1.1 Serial Interface Connections\nThe principle serial interface connections fortheADS1018 areshown inFigure 18.\nFigure 18.Typical Connections\nMost microcontroller SPI peripherals operate with theADS1018. The interface operates inSPI mode 1where\nCPOL =0and CPHA =1,SCLK idles low, and data arelaunched orchanged only onSCLK rising edges; data\narelatched orread bythemaster and slave onSCLK falling edges. Details oftheSPIcommunication protocol\nemployed bytheADS1018 canbefound intheTiming Requirements: Serial Interface section.\nItisagood practice toplace 50-Ωresistors intheseries path toeach ofthedigital pins toprovide some short-\ncircuit protection. Take care tostillmeet allSPI timing requirements because these additional series resistors\nalong with thebusparasitic capacitances present onthedigital signal lines slews thesignals.\nThe fully-differential input oftheADS1018 isideal forconnecting todifferential sources (such asthermocouples\nand thermistors) with amoderately lowsource impedance. Although theADS1018 can read fully-differential\nsignals, thedevice cannot accept negative voltages oneither ofitsinputs because ofESD protection diodes on\neach pin. When aninput exceeds supply ordrops below ground, these diodes turn ontoprevent any ESD\ndamage tothedevice.\nMagnitude\nf(MOD)/2 f(MOD) Output\nData RateFrequencyExternal\nAntialiasing Filter\nRoll-OffMagnitude\nf(MOD)/2 f(MOD) Output\nData RateFrequencyDigital FilterMagnitude\nf(MOD)/2 f(MOD) Output\nData RateFrequencySensor\nSignal\nUnwanted \nSignalsUnwanted \nSignals\nAliasing of \nUnwanted Signals\n22ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedApplication Information (continued)\n9.1.2 GPIO Ports forCommunication\nMost microcontrollers have programmable input/output (I/O) pins that canbesetinsoftware toactasinputs or\noutputs. IfanSPI controller isnotavailable, theADS1018 can beconnected toGPIO pins and theSPI bus\nprotocol can besimulated. Using GPIO pins togenerate theSPI interface requires only that thepins be\nconfigured aspush orpullinputs oroutputs. Furthermore, iftheSCLK lineisheld lowformore than 28ms,\ncommunication times out. This condition means that theGPIO ports must becapable ofproviding SCLK pulses\nwith nomore than 28msbetween pulses.\n9.1.3 Analog Input Filtering\nAnalog input filtering serves twopurposes: first, tolimit theeffect ofaliasing during thesampling process and\nsecond, toreduce external noise from being apart ofthemeasurement.\nAswith anysampled system, aliasing canoccur ifproper antialias filtering isnotinplace. Aliasing occurs when\nfrequency components arepresent intheinput signal that arehigher than half thesampling frequency ofthe\nADC (also known astheNyquist frequency ).These frequency components foldback and show upintheactual\nfrequency band ofinterest below halfthesampling frequency. The filter response ofthedigital filter repeats at\nmultiples ofthesampling frequency, also known asmodulator frequency f(MOD) ,asshown inFigure 19.Signals or\nnoise uptoafrequency where thefilter response repeats areattenuated toacertain amount bythedigital filter\ndepending onthefilter architecture. Any frequency components present intheinput signal around themodulator\nfrequency ormultiples thereof arenotattenuated and alias back intotheband ofinterest, unless attenuated by\nanexternal analog filter.\nFigure 19.Effect ofAliasing\n0.1 µFVDD\n510\n1\n2\n3\n4SCLK\nCS\nGND\nAIN0\nAIN1DIN\n9\n8\n7\n6DOUT/ DRDY\nVDD\nAIN3\nAIN2Device\nInputs Selected\nfrom Configuration\nRegister\n23ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedApplication Information (continued)\nMany sensor signals areinherently band-limited; forexample, theoutput ofathermocouple hasalimited rate of\nchange. Inthiscase thesensor signal does notalias back intothepass-band when using aΔΣADC. However,\nany noise pickup along thesensor wiring ortheapplication circuitry can potentially alias into thepass band.\nPower line-cycle frequency andharmonics areonecommon noise source. External noise canalso begenerated\nfrom electromagnetic interference (EMI) orradio frequency interference (RFI) sources, such asnearby motors\nand cellular phones. Another noise source typically exists ontheprinted-circuit-board (PCB) itself intheform of\nclocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the\nmeasurement result.\nAfirst-order, resistor-capacitor (RC) filter is,inmost cases, sufficient toeither totally eliminate aliasing, orto\nreduce theeffect ofaliasing toalevel within thenoise floor ofthesensor. Ideally, anysignal beyond f(MOD) /2is\nattenuated toalevel below thenoise floor oftheADC. The digital filter oftheADS1018 attenuates signals toa\ncertain degree. Inaddition, noise components areusually smaller inmagnitude than theactual sensor signal.\nTherefore, using afirst-order RCfilter with acutoff frequency setattheoutput data rate ortentimes higher is\ngenerally agood starting point forasystem design.\n9.1.4 Single-Ended Inputs\nAlthough theADS1018 hastwodifferential inputs, thedevice canmeasure four single-ended signals. Figure 20\nshows asingle-ended connection scheme. The ADS1018 isconfigured forsingle-ended measurement by\nconfiguring themux tomeasure each channel with respect toground. Data arethen read outofoneinput based\nontheselection intheConfig register .The single-ended signal canrange from 0Vuptopositive supply or+FS,\nwhichever islower. Negative voltages cannot beapplied tothiscircuit because theADS1018 can only accept\npositive voltages with respect toground. The ADS1018 does notlose linearity within theinput range.\nThe ADS1018 offers adifferential input voltage range of±FS. The single-ended circuit shown inFigure 20,\nhowever, only uses thepositive half oftheADS1018 FSinput voltage range because differentially negative\ninputs arenotproduced. Because only halfoftheFSrange isused, onebitofresolution islost. Foroptimal noise\nperformance, usedifferential configurations whenever possible. Differential configurations maximize thedynamic\nrange oftheADC andprovide strong attenuation ofcommon-mode noise.\nNOTE: Digital pinconnections omitted forclarity.\nFigure 20.Measuring Single-Ended Inputs\nThe ADS1018 also allows AIN3 toserve asacommon point formeasurements byadjusting the mux\nconfiguration. AIN0, AIN1, and AIN2 can allbemeasured with respect toAIN3. Inthis configuration, the\nADS1018 operates with inputs where AIN3 serves asthecommon point. This ability improves theusable range\nover thesingle-ended configuration because negative differential voltages areallowed when GND <V(AIN3) <\nVDD; however, common-mode noise attenuation isnotoffered.\n9\n8\n7\n61\n2\n3\n410\n5SCLK\nDIN\nDOUT\nCS1\nCS2DIN\nDOUT/DRDY\nVDD\nAIN3\nAIN2\nAIN1AIN0GNDCSSCLK\n9\n8\n7\n61\n2\n3\n410\n5DIN\nDOUT/DRDY\nVDD\nAIN3\nAIN2\nAIN1AIN0GNDCSSCLKDevice\nDeviceMicrocontroller or\nMicroprocessor\n50/c87\n50/c87\n50/c87\n50/c87\n50/c87\n24ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedApplication Information (continued)\n9.1.5 Connecting Multiple Devices\nWhen connecting multiple ADS1018 devices toasingle SPI bus, SCLK, DIN, and DOUT/ DRDY can besafely\nshared byusing adedicated chip-select (CS) foreach SPI-enabled device. Bydefault, when CSgoes high for\ntheADS1018, DOUT/ DRDY ispulled uptoVDD byaweak pullup resistor. This feature prevents DOUT/ DRDY\nfrom floating near midrail andcausing excess current leakage onamicrocontroller input. IfthePULL_UP_EN bit\nintheConfig register issetto0,theDOUT/ DRDY pinenters a3-state mode when CStransitions high. The\nADS1018 cannot issue adata-ready pulse onDOUT/ DRDY when CSishigh. Toevaluate when anew\nconversion isready from theADS1018 when using multiple devices, themaster canperiodically drop CStothe\nADS1018. When CSgoes low, theDOUT/ DRDY pinimmediately drives either high orlow. IftheDOUT/ DRDY\nlinedrives lowonalowCS,new data arecurrently available forclocking outatanytime. IftheDOUT/ DRDY line\ndrives high, nonew data areavailable and theADS1018 returns thelastread conversion result. Valid data can\nberetrieved from theADS1018 atanytime without concern ofdata corruption. Ifanew conversion becomes\navailable during data transmission, that conversion isnotavailable forreadback until anew SPItransmission is\ninitiated.\nNOTE: Power andinput connections omitted forclarity.\nFigure 21.Connecting Multiple ADS1018s\nINITIALIZE POWER DOWN DATA CAPTURE\nYES\nConﬁgure microcontroller SPI interface to SPI\nmode 1 (CPOL = 0, CPHA = 1);\nIf the       pin is not tied low permanently, CS\nconﬁgure the microcontroller GPIO connected\nto       as an output;CS\nConﬁgure the microcontroller GPIO connected\nto the pin as a falling edge triggered DRDY\ninterrupt input;\nSet       to the device low;CS\nWrite the conﬁg register to set the device to\nFSR = ±0.512 V, continuous conversion\nmode, data rate = 920 SPS\nClear       to high to reset the serial interface CSPower-up; Wait for supplies to settle to\nnominal to ensure power-up reset is complete;\nWait for 50 µs\nTake       low CS\nRead out conversion result\nand clear CS to high beforeNO\nDelay for minimum t d(CSSC)Take       low CS\nSet MODE bit in conﬁg register to \'1\'\nto enter power-down and single-shot\nmode\nClear       to high CSWait for DOUT/\nDRDY to transition\nlow\nDelay for minimum t d(CSSC)Delay for minimum t d(CSSC)\nDOUT/ goes low again DRDY\n25ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedApplication Information (continued)\n9.1.6 Pseudo Code Example\nThe flow chart inFigure 22shows apseudo-code sequence with therequired steps tosetupcommunication\nbetween thedevice and amicrocontroller totake subsequent readings from theADS1018. Asanexample, the\ndefault Config register settings arechanged tosetupthedevice forFSR =±0.512 V,continuous-conversion\nmode, anda920-SPS data rate.\nFigure 22.Pseudo-Code Example Flowchart\nDigital Filter\nand\nInterface\nOscillatorVoltage Reference\nTemperature\nSensorMux PGA12-bit\nû\x08\x03ADC±256-mV FSRAIN0\nAIN1\nSCLK\nCSVDD\nGNDDOUT/DRDY\nDINADS1018\nGNDGND0.1 \x1dF\nAIN2\nAIN3GND3.3 V\nRPU\n1 M\rCCMA\n0.1 \x1dFRDIFFA\n500 \r\nRPD\n1 M\rCCMB\n0.1 \x1dFRDIFFB\n500 \r1 \x1dF\nGND3.3 V\nRPU\n1 M\rCCMA\n0.1 \x1dFRDIFFA\n500 \r\nRPD\n1 M\rCCMB\n0.1 \x1dFRDIFFB\n500 \r1 \x1dF3.3 V\n26ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated9.2 Typical Application\nFigure 23shows thebasic connections foranindependent, two-channel thermocouple measurement system\nwhen using theinternal high-precision temperature sensor forcold-junction compensation. Apart from the\nthermocouples, theonly external circuitry required arebiasing resistors; first-order, low-pass, antialiasing filters;\nandapower-supply decoupling capacitor.\nFigure 23.Two-Channel Thermocouple Measurement System\n9.2.1 Design Requirements\nTable 6lists thedesign parameters forthisapplication.\n(1) With offset calibration, andnogain calibration. Measurement does notaccount forthermocouple\ninaccuracy.Table 6.Design Parameters\nDESIGN PARAMETER VALUE\nSupply voltage 3.3V\nFull-scale range ±0.256 V\nUpdate rate ≥100readings persecond\nThermocouple type K\nTemperature measurement range –200°Cto+1250 °C\nMeasurement accuracy atTA=25°C(1)±2.7°C\n9.2.2 Detailed Design Procedure\nThe biasing resistors (RPUandRPD)serve twopurposes. The firstpurpose istosetthecommon-mode voltage of\nthethermocouple towithin thespecified voltage range ofthedevice. The second purpose istooffer aweak\npullup and pulldown todetect anopen thermocouple lead. When one ofthethermocouple leads fails open, the\npositive input ispulled toVDD andthenegative input ispulled toGND. The ADC consequently reads afull-scale\nvalue thatisoutside thenormal measurement range ofthethermocouple voltage toindicate thisfailure condition.\nWhen choosing thevalues ofthebiasing resistors, take care sothat thebiasing current does notdegrade\nmeasurement accuracy. The biasing current flows through thethermocouple and can cause self-heating and\nadditional voltage drops across thethermocouple leads. Typical values forthebiasing resistors range from 1MΩ\nto50MΩ.\n27ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedAlthough thedevice digital filter attenuates high-frequency components ofnoise, provide afirst-order, passive RC\nfilter attheinputs tofurther improve performance. The differential RCfilter formed byRDIFFA ,RDIFFB ,and the\ndifferential capacitor CDIFFoffers acutoff frequency that iscalculated using Equation 3.While thedigital filter of\ntheADS1018 strongly attenuates high-frequency components ofnoise, provide afirst-order, passive RCfilter to\nfurther suppress high-frequency noise and avoid aliasing. Care must betaken when choosing thefilter resistor\nvalues because theinput currents flowing intoand outofthedevice cause avoltage drop across theresistors.\nThis voltage drop shows upasanadditional offset error attheADC inputs. Limit thefilter resistor values tobelow\n1kΩforbest performance.\nfC=1/[2π×(RDIFFA +RDIFFB)×CDIFF] (3)\nTwo common-mode filter capacitors (CCMA and CCMB)arealso added tooffer attenuation ofhigh-frequency,\ncommon-mode noise components. Differential capacitor CDIFF must beatleast anorder ofmagnitude (10x)\nlarger than these common-mode capacitors because mismatches inthecommon-mode capacitors can convert\ncommon-mode noise intodifferential noise.\nThe highest measurement resolution isachieved when thelargest potential input signal isslightly lower than the\nFSR ofthe ADC. From the design requirement, the maximum thermocouple voltage (VTC)occurs ata\nthermocouple temperature (TTC)of1250 °C.Atthis temperature, VTC=50.644 mV, asdefined inthetables\npublished bytheNational Institute ofStandards and Technology (NIST) using acold-junction temperature (TCJ)\nof0°C.Athermocouple produces anoutput voltage thatisproportional tothetemperature difference between the\nthermocouple tipand thecold junction. Ifthecold junction isatatemperature below 0°C,thethermocouple\nproduces avoltage larger than 50.644 mV. The isothermal block area isconstrained bythe operating\ntemperature range ofthedevice. Therefore, theisothermal block temperature islimited to–40°C.AK-type\nthermocouple atTTC=1250 °Cproduces anoutput voltage ofVTC=50.644 mV–(–1.527 mV) =52.171 mV\nwhen referenced toacold-junction temperature ofTCJ=–40°C.The device offers afull-scale range of±0.256 V\nandthatiswhat isused inthisapplication example.\nThe device integrates ahigh-precision temperature sensor that canbeused tomeasure thetemperature ofthe\ncold junction. The temperature sensor mode isenabled bysetting bitTS_MODE =1intheConfig register .The\naccuracy oftheoverall temperature sensor depends onhow accurately theADS1018 can measure thecold\njunction, and hence, careful component placement and PCB layout considerations must beemployed for\ndesigning anaccurate thermocouple system. The ADS1118 Evaluation Module provides agood starting point\nand offers anexample toachieve good cold-junction compensation performance. The ADS1118 Evaluation\nModule uses thesame schematic asshown inFigure 23,except with only onethermocouple channel connected.\nRefer totheapplication note, Precision Thermocouple Measurement With theADS1118 ,SBAA189 ,fordetails on\nhow tooptimize your component placement andlayout toachieve good cold-junction compensation performance.\nThe calculation procedure toachieve cold-junction compensation canbedone inseveral ways. Atypical way is\ntointerleave readings between thethermocouple inputs andthetemperature sensor. That is,acquire oneon-chip\ntemperature result, TCJ,forevery thermocouple ADC voltage measured, VTC.Toaccount forthecold junction,\nfirst convert thetemperature sensor reading within theADS1018 toavoltage (VCJ)that isproportional tothe\nthermocouple currently being used. This process isgenerally accomplished byperforming areverse lookup on\nthetable used forthethermocouple voltage-to-temperature conversion. Adding these two voltages yields the\nthermocouple-compensated voltage (VActual),where VActual =VCJ+VTC.Then, VActual isconverted toa\ntemperature (TActual)using thesame NIST lookup table. Ablock diagram showing this process isgiven in\nFigure 24.Refer toapplication note SBAA189 foradetailed explanation ofthismethod.\nThermocouple Voltage (mV)Measurement Error (mV)\n-10 0 10 20 30 40 50 60-0.15-0.1-0.0500.050.10.15\nTemperature ( qC)Measurement Error ( qC)\n-200 0 200 400 600 800 1000 1200 1400-4-3-2-101234\nThermocouple \nVoltage \nOn-chip \nTemperature   \x08 T Æ V V Æ T ResultDevice MCU\nVTC\nTCJ VCJ VActualTActual\n28ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedFigure 24.Software-Flow Block Diagram\nFigure 25andFigure 26show theexpected measurement results. Asystem offset calibration isperformed atTTC\n=25°Cthatequates toVTC=0Vwhen TCJ=25°C.The dashed blue lines inFigure 25show themaximum error\nguard band duetoADC gain andnonlinearity error. The dashed blue lines inFigure 26show thecorresponding\ntemperature measurement error guard band calculated from thedata inFigure 25using theNIST tables. The\ndashed redlines inFigure 26include theguard band forthetemperature sensor inaccuracy (±1°C),inaddition to\nthedevice gain and nonlinearity error. Note that theresults inFigure 25and Figure 26donotaccount forthe\nthermocouple inaccuracy thatmust also beconsidered while designing athermocouple measurement system.\n9.2.3 Application Curves\nFigure 25.Voltage Measurement Error vsVTC Figure 26.Temperature Measurement Error vsTTC\n0.1 µFVDD\n510\n1\n2\n3\n4SCLK\nCS\nGND\nAIN0\nAIN1DIN\n9\n8\n7\n6DOUT/ DRDY\nVDD\nAIN3\nAIN2Device\n29ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated10Power Supply Recommendations\nThe device requires asingle power supply, VDD, topower both theanalog anddigital circuitry ofthedevice.\n10.1 Power-Supply Sequencing\nWait approximately 50µsafter VDD isstabilized before communicating with thedevice toallow thepower-up\nreset process tocomplete.\n10.2 Power-Supply Decoupling\nGood power-supply decoupling isimportant toachieve optimum performance. VDD must bedecoupled with at\nleast a0.1-µFcapacitor, asshown inFigure 27.The 0.1-μFbypass capacitor supplies themomentary bursts of\nextra current required from thesupply when theADS1018 isconverting. Place thebypass capacitor asclose to\nthepower-supply pinofthedevice aspossible using low-impedance connections. Forbest performance, use\nmultilayer ceramic chip capacitors (MLCCs) that offer lowequivalent series resistance (ESR) and inductance\n(ESL) characteristics forpower-supply decoupling purposes. Forvery sensitive systems, orforsystems inharsh\nnoise environments, avoiding theuseofvias forconnecting thecapacitors tothedevice pins may offer superior\nnoise immunity. The useofmultiple vias inparallel lowers theoverall inductance andisbeneficial forconnections\ntoground planes.\nFigure 27.Power-Supply Decoupling\nDevice MicrocontrollerSignal\nConditioning\n(RC Filters\nand\nAmplifiers)Supply\nGeneration\nConnector\nor AntennaGround Fill or\nGround Plane\nOptional: SplitGround CutGround Fill or\nGround Plane\nOptional: SplitGround CutInterface\nTransceiver\nGround Fill or\nGround PlaneGround Fill or\nGround Plane\n30ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nUse best design practices when laying outaprinted-circuit-board (PCB) forboth analog anddigital components.\nThis recommendation generally means that thelayout separates analog components [such asADCs, amplifiers,\nreferences, digital-to-analog converters (DACs), and analog muxes] from digital components [such as\nmicrocontrollers, complex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), radio\nfrequency (RF) transceivers, universal serial bus (USB) transceivers, and switching regulators]. Anexample of\ngood component placement isshown inFigure 28.Although Figure 28provides agood example ofcomponent\nplacement, the best placement foreach application isunique tothe geometries, components, and PCB\nfabrication capabilities employed. That is,there isnosingle layout that isperfect forevery design and careful\nconsideration must always beused when designing with anyanalog component.\nFigure 28.System Component Placement\nThe useofsplit analog anddigital ground planes isnotnecessary forimproved noise performance (although for\nthermal isolation thisoption isaworthwhile consideration). However, theuseofasolid ground plane orground\nfillinPCB areas with nocomponents isessential foroptimum performance. Ifthesystem being used employs a\nsplit digital andanalog ground plane, TIgenerally recommends thattheground planes beconnected together as\nclose tothedevice aspossible. Atwo-layer board ispossible using common grounds forboth analog anddigital\ngrounds. Additional layers canbeadded tosimplify PCB trace routing. Ground fillmay also reduce EMI andRFI\nissues.\nForbest system performance, keep digital components, especially RFportions, asfaraspractically possible\nfrom analog circuitry inagiven system. Additionally, minimize thedistance that digital control traces runthrough\nanalog areas and avoid placing these traces near sensitive analog components. Digital return currents usually\nflow through aground path thatisasclose tothedigital path aspossible. Ifasolid ground connection toaplane\nisnotavailable, these currents may find paths back tothesource that interfere with analog performance. The\nimplications that layout has onthetemperature-sensing functions aremuch more significant than forADC\nfunctions.\nBypass supply pins toground with alow-ESR ceramic capacitor. The optimum placement ofthebypass\ncapacitors isasclose aspossible tothesupply pins. The ground-side connections ofthebypass capacitors must\nbelow-impedance connections foroptimum performance. The supply current flows through thebypass capacitor\nterminal firstandthen tothesupply pintomake thebypassing most effective.\nAnalog inputs with differential connections must have acapacitor placed differentially across theinputs. Use\nhigh-quality differential capacitors. The best ceramic-chip capacitors areC0G (NPO), with stable properties and\nlow-noise characteristics. Thermally isolate acopper region around thethermocouple input connections tocreate\nathermally-stable cold junction. Obtaining acceptable performance with alternate layout schemes ispossible as\nlong astheabove guidelines arefollowed.\nSee Figure 29andFigure 30forlayout examples oftheX2QFN andVSSOP packages.\nSCLK\nCS\nAIN0DOUT/\nDRDY\nVDD\nAIN3\nAIN2SCLK\nCS\nDIN\nVDD\nDevice\nAIN3 AIN0\nAIN1GND\nAIN2AIN1DIN\nDOUT/DRDY\n1\n2\n3\n410\n9\n8\n7\n6 5\nSCLK\nCS\nDIN\nDOUT/DRDYVias connect to either the bottom layer or\nan internal plane. The bottom layer or\ninternal plane are dedicated GND planes\nSCLK\nCS\nAIN0\nAIN1DIN DOUT/\nDRDY\nVDD\nAIN3\nAIN21\nGNDDevice\nAIN3\nAIN2VDDAIN0 AIN110\n9 1\n2\n3\n4\n5678\n31ADS1018\nwww.ti.com SBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated11.2 Layout Example\nFigure 29.X2QFN Package\nFigure 30.VSSOP Package\n32ADS1018\nSBAS526D –NOVEMBER 2012 –REVISED SEPTEMBER 2019 www.ti.com\nProduct Folder Links: ADS1018Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•Texas Instruments, Precision Thermocouple Measurement with theADS1118 application reports\n•Texas Instruments, ADS1118EVM User Guide andSoftware Tutorial user guide\n•Texas Instruments, 430BOOST-ADS1118 BoosterPack user guide\n•Texas Instruments, ADS1118 Boosterpack quick start\n•Texas Instruments, AGlossary ofAnalog-to-Digital Specifications and Performance Characteristics\napplication report\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Community Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nSPIisatrademark ofMotorola.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADS1018IDGSR ACTIVE VSSOP DGS 102500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BTNQ\nADS1018IDGST ACTIVE VSSOP DGS 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BTNQ\nADS1018IRUGR ACTIVE X2QFN RUG 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDZ\nADS1018IRUGT ACTIVE X2QFN RUG 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDZ\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF ADS1018 :\n•Automotive: ADS1018-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADS1018IDGSR VSSOP DGS 102500 330.0 12.4 5.33.31.38.012.0 Q1\nADS1018IDGST VSSOP DGS 10250 180.0 12.4 5.33.31.38.012.0 Q1\nADS1018IRUGR X2QFN RUG 103000 179.0 8.41.752.250.654.08.0 Q1\nADS1018IRUGT X2QFN RUG 10250 179.0 8.41.752.250.654.08.0 Q1\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADS1018IDGSR VSSOP DGS 102500 367.0 367.0 38.0\nADS1018IDGST VSSOP DGS 10250 213.0 191.0 35.0\nADS1018IRUGR X2QFN RUG 103000 200.0 183.0 25.0\nADS1018IRUGT X2QFN RUG 10250 203.0 203.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2021\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n TYP5.05\n4.75\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n0.150.05 TYP0.230.13\n0- 80.25\nGAGE PLANE\n0.70.4A\nNOTE 33.12.9\nB\nNOTE 43.12.9\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187, variation BA.\n 110\n0.1 CA B65PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)\n10X (0.3)\n8X (0.5)(R )\nTYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n5 610\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(4.4)8X (0.5)10X (0.3)10X (1.45)\n(R ) TYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n5 610\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADS1018IDGST

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VDD): 2V to 5.5V
  - Absolute Maximum Ratings: VDD to GND: -0.3V to 7V

- **Current Ratings:**
  - Continuous Mode: 150 μA (typical)
  - Power-Down Mode: 0.5 μA (typical)

- **Power Consumption:**
  - Operating at 3.3V: 0.5 mW
  - Operating at 5V: 0.9 mW

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - Available in X2QFN (10 pins, 2mm x 1.5mm) and VSSOP (10 pins, 3mm x 3mm)

- **Special Features:**
  - Integrated 12-bit ADC with noise-free resolution
  - Programmable Gain Amplifier (PGA)
  - Internal voltage reference and oscillator
  - Integrated temperature sensor with ±2°C accuracy
  - SPI-compatible interface
  - Supports single-ended and differential inputs

- **Moisture Sensitive Level (MSL):**
  - Level 1 (X2QFN), Level 2 (VSSOP) according to JEDEC J-STD-020E

**Description:**
The ADS1018 is a precision, low-power, 12-bit, delta-sigma (ΔΣ) analog-to-digital converter (ADC) designed for sensor measurement applications. It integrates a programmable gain amplifier (PGA), an internal voltage reference, an oscillator, and a high-accuracy temperature sensor. The device is optimized for power- and space-constrained applications, making it suitable for portable instrumentation and factory automation.

**Typical Applications:**
- **Temperature Measurement:** Ideal for thermocouple and thermistor applications, including cold-junction compensation.
- **Portable Instrumentation:** Used in handheld devices for accurate sensor readings.
- **Factory Automation and Process Controls:** Suitable for monitoring and controlling industrial processes.
- **Data Acquisition Systems:** Can be used in systems requiring high-resolution data from various sensors.

The ADS1018's combination of features, including its low power consumption, integrated components, and wide operating voltage range, makes it a versatile choice for a variety of applications in the field of electronics and sensor interfacing.