// Seed: 1107628222
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply1 id_6
);
endmodule
module module_1 #(
    parameter id_6 = 32'd12
) (
    output supply1 id_0,
    output wor id_1,
    input supply1 id_2,
    input supply1 id_3
);
  and primCall (id_1, id_9, id_8, id_3, id_5, id_2);
  wire id_5;
  wire _id_6;
  assign id_0 = id_3;
  logic id_7;
  ;
  logic [-1 : id_6] id_8;
  ;
  assign id_1 = -1;
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
  assign id_0 = id_7;
  wire id_10;
endmodule
