#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jan 13 21:37:36 2022
# Process ID: 20836
# Current directory: D:/LogicDesignExperiment/final_project/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3888 D:\LogicDesignExperiment\final_project\VGA\VGA.xpr
# Log file: D:/LogicDesignExperiment/final_project/VGA/vivado.log
# Journal file: D:/LogicDesignExperiment/final_project/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/LogicDesignExperiment/final_project/VGA/VGA.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {98200} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/LogicDesignExperiment/final_project/VGA/PIC/full_pic.coe}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/LogicDesignExperiment/final_project/VGA/VGA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/LogicDesignExperiment/final_project/VGA/VGA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/LogicDesignExperiment/final_project/VGA/VGA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/LogicDesignExperiment/final_project/VGA/VGA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 8
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/LogicDesignExperiment/final_project/VGA/VGA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/LogicDesignExperiment/final_project/VGA/VGA.ip_user_files/sim_scripts -ip_user_files_dir D:/LogicDesignExperiment/final_project/VGA/VGA.ip_user_files -ipstatic_source_dir D:/LogicDesignExperiment/final_project/VGA/VGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/LogicDesignExperiment/final_project/VGA/VGA.cache/compile_simlib/modelsim} {questa=D:/LogicDesignExperiment/final_project/VGA/VGA.cache/compile_simlib/questa} {riviera=D:/LogicDesignExperiment/final_project/VGA/VGA.cache/compile_simlib/riviera} {activehdl=D:/LogicDesignExperiment/final_project/VGA/VGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {com_hand[1]} {com_hand[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {player_hand[1]} {player_hand[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {result[1]} {result[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {state[1]} {state[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {vgaBlue[3]} {vgaBlue[2]} {vgaBlue[1]} {vgaBlue[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {vgaGreen[3]} {vgaGreen[2]} {vgaGreen[1]} {vgaGreen[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {vgaRed[3]} {vgaRed[2]} {vgaRed[1]} {vgaRed[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hsync]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list vsync]]
set_property package_pin "" [get_ports [list  {com_hand[1]}]]
set_property package_pin "" [get_ports [list  {com_hand[0]}]]
startgroup
set_property package_pin "" [get_ports [list  hsync]]
place_ports {state[1]} V16
endgroup
startgroup
set_property package_pin "" [get_ports [list  {vgaRed[3]}]]
place_ports {state[0]} V17
endgroup
startgroup
set_property package_pin "" [get_ports [list  {vgaRed[1]}]]
place_ports {result[1]} W17
endgroup
startgroup
set_property package_pin "" [get_ports [list  {vgaRed[2]}]]
place_ports {result[0]} W16
endgroup
startgroup
set_property package_pin "" [get_ports [list  {vgaRed[0]}]]
place_ports {com_hand[1]} V15
endgroup
startgroup
set_property package_pin "" [get_ports [list  {vgaGreen[3]}]]
place_ports {com_hand[0]} W15
endgroup
startgroup
set_property package_pin "" [get_ports [list  {vgaGreen[2]}]]
place_ports {player_hand[1]} W13
endgroup
startgroup
set_property package_pin "" [get_ports [list  {vgaGreen[1]}]]
place_ports {player_hand[0]} W14
endgroup
place_ports clk W5
file mkdir D:/LogicDesignExperiment/final_project/VGA/VGA.srcs/constrs_1/new
close [ open D:/LogicDesignExperiment/final_project/VGA/VGA.srcs/constrs_1/new/cons.xdc w ]
add_files -fileset constrs_1 D:/LogicDesignExperiment/final_project/VGA/VGA.srcs/constrs_1/new/cons.xdc
set_property target_constrs_file D:/LogicDesignExperiment/final_project/VGA/VGA.srcs/constrs_1/new/cons.xdc [current_fileset -constrset]
save_constraints -force
place_ports {vgaRed[0]} G19
place_ports {vgaRed[1]} H19
place_ports {vgaRed[2]} J19
place_ports {vgaRed[3]} N19
place_ports {vgaBlue[0]} N18
place_ports {vgaBlue[1]} L18
place_ports {vgaBlue[2]} K18
place_ports {vgaBlue[3]} J18
place_ports {vgaGreen[0]} J17
place_ports {vgaGreen[1]} H17
place_ports {vgaGreen[2]} G17
place_ports {vgaGreen[3]} D17
place_ports hsync P19
place_ports rst R19
startgroup
set_property package_pin "" [get_ports [list  rst]]
place_ports vsync R19
endgroup
place_ports rst U17
save_constraints -force
save_constraints_as constrs_2
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/LogicDesignExperiment/final_project/VGA/VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/final_project/VGA/VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/final_project/VGA/VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LogicDesignExperiment/final_project/VGA/VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
