GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v'
Undeclared symbol 'ref_clk_o', assumed default net type 'wire'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":9)
Undeclared symbol 'clk_test', assumed default net type 'wire'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":10)
Analyzing Verilog file 'C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\freq_cnt_calc.v'
Analyzing Verilog file 'C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\gowin_rpll\gowin_rpll.v'
Compiling module 'TOP'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":1)
Compiling module 'Gowin_rPLL'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'Gowin_OSC'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\gowin_osc\gowin_osc.v":10)
Compiling module 'freq_cnt_calc'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\freq_cnt_calc.v":1)
NOTE  (EX0101) : Current top module is "TOP"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\impl\gwsynthesis\9K_FREQ.vg" completed
NOTE  (TA1125) : More than 7 critical paths are ignored because having large logic level.
WARN  (CK3000) : Can't calculate clocks' relationship between: "sys_clk" and "OSC_2_5M/osc_inst/OSCOUT.default_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "OSC_2_5M/osc_inst/OSCOUT.default_clk" and "sys_clk"
[100%] Generate report file "C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\impl\gwsynthesis\9K_FREQ_syn.rpt.html" completed
GowinSynthesis finish
