#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_0000020ed1ec87c0 .scope module, "neuron_a" "neuron_a" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "a_3";
    .port_info 6 /INPUT 32 "w_1";
    .port_info 7 /INPUT 32 "w_2";
    .port_info 8 /INPUT 32 "w_3";
    .port_info 9 /INPUT 32 "b";
    .port_info 10 /OUTPUT 32 "y";
P_0000020ed1efeaf0 .param/l "WIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
L_0000020ed1edeb80 .functor BUFZ 32, v0000020ed1f53040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020ed1f58eb0_0 .net/s *"_ivl_11", 31 0, L_0000020ed1f5a0d0;  1 drivers
v0000020ed1f58410_0 .net/s *"_ivl_14", 31 0, L_0000020ed1f58230;  1 drivers
o0000020ed1f02378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020ed1f59950_0 .net/s "a_1", 31 0, o0000020ed1f02378;  0 drivers
o0000020ed1f02528 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020ed1f58c30_0 .net/s "a_2", 31 0, o0000020ed1f02528;  0 drivers
o0000020ed1f026d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020ed1f59c70_0 .net/s "a_3", 31 0, o0000020ed1f026d8;  0 drivers
o0000020ed1f02d08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020ed1f599f0_0 .net/s "b", 31 0, o0000020ed1f02d08;  0 drivers
o0000020ed1f013b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020ed1f58b90_0 .net "clk", 0 0, o0000020ed1f013b8;  0 drivers
o0000020ed1f013e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020ed1f58af0_0 .net "en", 0 0, o0000020ed1f013e8;  0 drivers
v0000020ed1f587d0_0 .net/s "out", 31 0, v0000020ed1f53040_0;  1 drivers
v0000020ed1f59b30 .array "out_Reg", 3 0;
v0000020ed1f59b30_0 .net/s v0000020ed1f59b30 0, 31 0, v0000020ed1f569c0_0; 1 drivers
v0000020ed1f59b30_1 .net/s v0000020ed1f59b30 1, 31 0, v0000020ed1f55660_0; 1 drivers
v0000020ed1f59b30_2 .net/s v0000020ed1f59b30 2, 31 0, v0000020ed1f56c40_0; 1 drivers
v0000020ed1f59b30_3 .net/s v0000020ed1f59b30 3, 31 0, v0000020ed1f59270_0; 1 drivers
v0000020ed1f58e10 .array "out_mult", 2 0;
v0000020ed1f58e10_0 .net/s v0000020ed1f58e10 0, 31 0, L_0000020ed1f596d0; 1 drivers
v0000020ed1f58e10_1 .net/s v0000020ed1f58e10 1, 31 0, L_0000020ed1f59090; 1 drivers
v0000020ed1f58e10_2 .net/s v0000020ed1f58e10 2, 31 0, L_0000020ed1f59f90; 1 drivers
v0000020ed1f58d70_0 .net/s "pre_activation", 31 0, L_0000020ed1f59310;  1 drivers
o0000020ed1f01478 .functor BUFZ 1, C4<z>; HiZ drive
v0000020ed1f59bd0_0 .net "rst", 0 0, o0000020ed1f01478;  0 drivers
o0000020ed1f023a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020ed1f58cd0_0 .net/s "w_1", 31 0, o0000020ed1f023a8;  0 drivers
o0000020ed1f02558 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020ed1f59ef0_0 .net/s "w_2", 31 0, o0000020ed1f02558;  0 drivers
o0000020ed1f02708 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020ed1f598b0_0 .net/s "w_3", 31 0, o0000020ed1f02708;  0 drivers
v0000020ed1f58a50_0 .net/s "y", 31 0, L_0000020ed1edeb80;  1 drivers
L_0000020ed1f5a0d0 .arith/sum 32, v0000020ed1f569c0_0, v0000020ed1f55660_0;
L_0000020ed1f58230 .arith/sum 32, L_0000020ed1f5a0d0, v0000020ed1f56c40_0;
L_0000020ed1f59310 .arith/sum 32, L_0000020ed1f58230, o0000020ed1f02d08;
S_0000020ed1ec8950 .scope module, "activate_func" "tanh" 2 90, 3 7 0, S_0000020ed1ec87c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_0000020ed1e79cf0 .param/l "FL" 0 3 9, +C4<00000000000000000000000000011000>;
P_0000020ed1e79d28 .param/l "WIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
L_0000020ed1f80160 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ed1f52960_0 .net/s "ONE_NEG", 31 0, L_0000020ed1f80160;  1 drivers
L_0000020ed1f80118 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ed1f52a00_0 .net/s "ONE_POS", 31 0, L_0000020ed1f80118;  1 drivers
v0000020ed1f532c0_0 .net/s *"_ivl_10", 63 0, L_0000020ed1f59130;  1 drivers
v0000020ed1f53360_0 .net/s *"_ivl_12", 63 0, L_0000020ed1f591d0;  1 drivers
v0000020ed1f53c20_0 .net/s *"_ivl_18", 63 0, L_0000020ed1f59450;  1 drivers
v0000020ed1f534a0_0 .net/s *"_ivl_20", 63 0, L_0000020ed1f58910;  1 drivers
v0000020ed1f53a40_0 .net/s *"_ivl_26", 63 0, L_0000020ed1f59590;  1 drivers
v0000020ed1f54080_0 .net/s *"_ivl_28", 63 0, L_0000020ed1f59630;  1 drivers
v0000020ed1f535e0_0 .net *"_ivl_3", 0 0, L_0000020ed1f59770;  1 drivers
v0000020ed1f53d60_0 .net/s *"_ivl_34", 31 0, L_0000020ed1f6b940;  1 drivers
L_0000020ed1f800d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ed1f539a0_0 .net *"_ivl_38", 31 0, L_0000020ed1f800d0;  1 drivers
L_0000020ed1f80088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020ed1f52500_0 .net *"_ivl_4", 31 0, L_0000020ed1f80088;  1 drivers
v0000020ed1f52640_0 .net *"_ivl_41", 31 0, L_0000020ed1f6d060;  1 drivers
v0000020ed1f52aa0_0 .net *"_ivl_48", 0 0, L_0000020ed1f6c3e0;  1 drivers
v0000020ed1f54120_0 .net *"_ivl_50", 0 0, L_0000020ed1f6c840;  1 drivers
v0000020ed1f526e0_0 .net *"_ivl_52", 31 0, L_0000020ed1f6bee0;  1 drivers
v0000020ed1f53680_0 .net *"_ivl_7", 31 0, L_0000020ed1f59810;  1 drivers
v0000020ed1f53720_0 .net/s "a", 31 0, v0000020ed1f59270_0;  alias, 1 drivers
v0000020ed1f52780_0 .net/s "a_pos", 31 0, L_0000020ed1f58370;  1 drivers
v0000020ed1f53ae0_0 .net/s "a_pos_reg", 31 0, v0000020ed1ef7d20_0;  1 drivers
v0000020ed1f528c0_0 .net/s "a_pos_sq", 31 0, L_0000020ed1f593b0;  1 drivers
v0000020ed1f52be0_0 .net/s "a_pos_sq_full", 63 0, L_0000020ed1f594f0;  1 drivers
v0000020ed1f53b80_0 .net/s "a_pos_sq_reg", 31 0, v0000020ed1ef7fa0_0;  1 drivers
v0000020ed1f53e00_0 .net "clk", 0 0, o0000020ed1f013b8;  alias, 0 drivers
v0000020ed1f53ea0_0 .net "en", 0 0, o0000020ed1f013e8;  alias, 0 drivers
v0000020ed1f53f40_0 .var/s "p1", 31 0;
v0000020ed1f541c0_0 .net/s "p1_reg", 31 0, v0000020ed1f54300_0;  1 drivers
v0000020ed1f52820_0 .var/s "p2", 31 0;
v0000020ed1f567e0_0 .net/s "p2_reg", 31 0, v0000020ed1f53180_0;  1 drivers
v0000020ed1f55c00_0 .var/s "p3", 31 0;
v0000020ed1f56d80_0 .net/s "p3_reg", 31 0, v0000020ed1f53fe0_0;  1 drivers
v0000020ed1f56ce0_0 .net "rst", 0 0, o0000020ed1f01478;  alias, 0 drivers
v0000020ed1f56560_0 .net "sign", 0 0, L_0000020ed1f582d0;  1 drivers
v0000020ed1f562e0_0 .net/s "sign_reg", 0 0, v0000020ed1f53400_0;  1 drivers
v0000020ed1f55f20_0 .net/s "term1", 31 0, L_0000020ed1f58690;  1 drivers
v0000020ed1f57140_0 .net/s "term1_full", 63 0, L_0000020ed1f585f0;  1 drivers
v0000020ed1f566a0_0 .net/s "term2", 31 0, L_0000020ed1f589b0;  1 drivers
v0000020ed1f570a0_0 .net/s "term2_full", 63 0, L_0000020ed1f58730;  1 drivers
v0000020ed1f56100_0 .net/s "y", 31 0, v0000020ed1f53040_0;  alias, 1 drivers
v0000020ed1f56f60_0 .net/s "y_abs", 31 0, L_0000020ed1f6cd40;  1 drivers
v0000020ed1f561a0_0 .net/s "y_in", 31 0, L_0000020ed1f6b8a0;  1 drivers
v0000020ed1f564c0_0 .net/s "y_signed", 31 0, L_0000020ed1f6c2a0;  1 drivers
E_0000020ed1efecb0 .event anyedge, v0000020ed1ef7aa0_0;
L_0000020ed1f582d0 .part v0000020ed1f59270_0, 31, 1;
L_0000020ed1f59770 .part v0000020ed1f59270_0, 31, 1;
L_0000020ed1f59810 .arith/sub 32, L_0000020ed1f80088, v0000020ed1f59270_0;
L_0000020ed1f58370 .functor MUXZ 32, v0000020ed1f59270_0, L_0000020ed1f59810, L_0000020ed1f59770, C4<>;
L_0000020ed1f59130 .extend/s 64, L_0000020ed1f58370;
L_0000020ed1f591d0 .extend/s 64, L_0000020ed1f58370;
L_0000020ed1f594f0 .arith/mult 64, L_0000020ed1f59130, L_0000020ed1f591d0;
L_0000020ed1f593b0 .part L_0000020ed1f594f0, 24, 32;
L_0000020ed1f59450 .extend/s 64, v0000020ed1f54300_0;
L_0000020ed1f58910 .extend/s 64, v0000020ed1ef7fa0_0;
L_0000020ed1f585f0 .arith/mult 64, L_0000020ed1f59450, L_0000020ed1f58910;
L_0000020ed1f58690 .part L_0000020ed1f585f0, 24, 32;
L_0000020ed1f59590 .extend/s 64, v0000020ed1f53180_0;
L_0000020ed1f59630 .extend/s 64, v0000020ed1ef7d20_0;
L_0000020ed1f58730 .arith/mult 64, L_0000020ed1f59590, L_0000020ed1f59630;
L_0000020ed1f589b0 .part L_0000020ed1f58730, 24, 32;
L_0000020ed1f6b940 .arith/sum 32, L_0000020ed1f58690, L_0000020ed1f589b0;
L_0000020ed1f6cd40 .arith/sum 32, L_0000020ed1f6b940, v0000020ed1f53fe0_0;
L_0000020ed1f6d060 .arith/sub 32, L_0000020ed1f800d0, L_0000020ed1f6cd40;
L_0000020ed1f6c2a0 .functor MUXZ 32, L_0000020ed1f6cd40, L_0000020ed1f6d060, v0000020ed1f53400_0, C4<>;
L_0000020ed1f6c3e0 .cmp/gt.s 32, L_0000020ed1f6c2a0, L_0000020ed1f80118;
L_0000020ed1f6c840 .cmp/gt.s 32, L_0000020ed1f80160, L_0000020ed1f6c2a0;
L_0000020ed1f6bee0 .functor MUXZ 32, L_0000020ed1f6c2a0, L_0000020ed1f80160, L_0000020ed1f6c840, C4<>;
L_0000020ed1f6b8a0 .functor MUXZ 32, L_0000020ed1f6bee0, L_0000020ed1f80118, L_0000020ed1f6c3e0, C4<>;
S_0000020ed1ede1c0 .scope module, "reg_a_pos" "register" 3 72, 4 4 0, S_0000020ed1ec8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0000020ed1efefb0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0000020ed1ef7a00_0 .net "clk", 0 0, o0000020ed1f013b8;  alias, 0 drivers
v0000020ed1ef78c0_0 .net "en", 0 0, o0000020ed1f013e8;  alias, 0 drivers
v0000020ed1ef7aa0_0 .net/s "in", 31 0, L_0000020ed1f58370;  alias, 1 drivers
v0000020ed1ef7d20_0 .var/s "out", 31 0;
v0000020ed1ef7b40_0 .net "rst", 0 0, o0000020ed1f01478;  alias, 0 drivers
E_0000020ed1eff3f0 .event posedge, v0000020ed1ef7a00_0;
S_0000020ed1ede350 .scope module, "reg_a_pos_sq" "register" 3 67, 4 4 0, S_0000020ed1ec8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0000020ed1eff6f0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0000020ed1ef7be0_0 .net "clk", 0 0, o0000020ed1f013b8;  alias, 0 drivers
v0000020ed1ef7dc0_0 .net "en", 0 0, o0000020ed1f013e8;  alias, 0 drivers
v0000020ed1ef7f00_0 .net/s "in", 31 0, L_0000020ed1f593b0;  alias, 1 drivers
v0000020ed1ef7fa0_0 .var/s "out", 31 0;
v0000020ed1ef8180_0 .net "rst", 0 0, o0000020ed1f01478;  alias, 0 drivers
S_0000020ed1ed93a0 .scope module, "reg_out" "register" 3 117, 4 4 0, S_0000020ed1ec8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0000020ed1efe930 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0000020ed1ef8220_0 .net "clk", 0 0, o0000020ed1f013b8;  alias, 0 drivers
v0000020ed1ef8400_0 .net "en", 0 0, o0000020ed1f013e8;  alias, 0 drivers
v0000020ed1ef84a0_0 .net/s "in", 31 0, L_0000020ed1f6b8a0;  alias, 1 drivers
v0000020ed1f53040_0 .var/s "out", 31 0;
v0000020ed1f525a0_0 .net "rst", 0 0, o0000020ed1f01478;  alias, 0 drivers
S_0000020ed1ed9530 .scope module, "reg_p1" "register" 3 77, 4 4 0, S_0000020ed1ec8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0000020ed1eff330 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0000020ed1f53540_0 .net "clk", 0 0, o0000020ed1f013b8;  alias, 0 drivers
v0000020ed1f53860_0 .net "en", 0 0, o0000020ed1f013e8;  alias, 0 drivers
v0000020ed1f54260_0 .net/s "in", 31 0, v0000020ed1f53f40_0;  1 drivers
v0000020ed1f54300_0 .var/s "out", 31 0;
v0000020ed1f52d20_0 .net "rst", 0 0, o0000020ed1f01478;  alias, 0 drivers
S_0000020ed1e7af90 .scope module, "reg_p2" "register" 3 82, 4 4 0, S_0000020ed1ec8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0000020ed1efeb70 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0000020ed1f52b40_0 .net "clk", 0 0, o0000020ed1f013b8;  alias, 0 drivers
v0000020ed1f52dc0_0 .net "en", 0 0, o0000020ed1f013e8;  alias, 0 drivers
v0000020ed1f543a0_0 .net/s "in", 31 0, v0000020ed1f52820_0;  1 drivers
v0000020ed1f53180_0 .var/s "out", 31 0;
v0000020ed1f52f00_0 .net "rst", 0 0, o0000020ed1f01478;  alias, 0 drivers
S_0000020ed1e7b120 .scope module, "reg_p3" "register" 3 87, 4 4 0, S_0000020ed1ec8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0000020ed1eff2f0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0000020ed1f53cc0_0 .net "clk", 0 0, o0000020ed1f013b8;  alias, 0 drivers
v0000020ed1f53900_0 .net "en", 0 0, o0000020ed1f013e8;  alias, 0 drivers
v0000020ed1f52e60_0 .net/s "in", 31 0, v0000020ed1f55c00_0;  1 drivers
v0000020ed1f53fe0_0 .var/s "out", 31 0;
v0000020ed1f52c80_0 .net "rst", 0 0, o0000020ed1f01478;  alias, 0 drivers
S_0000020ed1e7b2b0 .scope module, "reg_sign" "register" 3 62, 4 4 0, S_0000020ed1ec8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0000020ed1efecf0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000000001>;
v0000020ed1f52fa0_0 .net "clk", 0 0, o0000020ed1f013b8;  alias, 0 drivers
v0000020ed1f530e0_0 .net "en", 0 0, o0000020ed1f013e8;  alias, 0 drivers
v0000020ed1f53220_0 .net/s "in", 0 0, L_0000020ed1f582d0;  alias, 1 drivers
v0000020ed1f53400_0 .var/s "out", 0 0;
v0000020ed1f537c0_0 .net "rst", 0 0, o0000020ed1f01478;  alias, 0 drivers
S_0000020ed1f576f0 .scope module, "mult_0" "mult_Q" 2 30, 5 4 0, S_0000020ed1ec87c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000020ed1e79c70 .param/l "FBITS" 0 5 6, +C4<00000000000000000000000000011000>;
P_0000020ed1e79ca8 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000020ed1f55840_0 .net/s *"_ivl_0", 63 0, L_0000020ed1f58f50;  1 drivers
v0000020ed1f558e0_0 .net/s *"_ivl_2", 63 0, L_0000020ed1f584b0;  1 drivers
v0000020ed1f55b60_0 .net/s "a", 31 0, o0000020ed1f02378;  alias, 0 drivers
v0000020ed1f56740_0 .net/s "b", 31 0, o0000020ed1f023a8;  alias, 0 drivers
v0000020ed1f56e20_0 .net/s "raw_y", 63 0, L_0000020ed1f59d10;  1 drivers
v0000020ed1f57000_0 .net/s "y", 31 0, L_0000020ed1f596d0;  alias, 1 drivers
L_0000020ed1f58f50 .extend/s 64, o0000020ed1f02378;
L_0000020ed1f584b0 .extend/s 64, o0000020ed1f023a8;
L_0000020ed1f59d10 .arith/mult 64, L_0000020ed1f58f50, L_0000020ed1f584b0;
L_0000020ed1f596d0 .part L_0000020ed1f59d10, 24, 32;
S_0000020ed1f57880 .scope module, "mult_1" "mult_Q" 2 37, 5 4 0, S_0000020ed1ec87c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000020ed1e794f0 .param/l "FBITS" 0 5 6, +C4<00000000000000000000000000011000>;
P_0000020ed1e79528 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000020ed1f56240_0 .net/s *"_ivl_0", 63 0, L_0000020ed1f58550;  1 drivers
v0000020ed1f571e0_0 .net/s *"_ivl_2", 63 0, L_0000020ed1f58ff0;  1 drivers
v0000020ed1f56380_0 .net/s "a", 31 0, o0000020ed1f02528;  alias, 0 drivers
v0000020ed1f56ec0_0 .net/s "b", 31 0, o0000020ed1f02558;  alias, 0 drivers
v0000020ed1f55fc0_0 .net/s "raw_y", 63 0, L_0000020ed1f58870;  1 drivers
v0000020ed1f55d40_0 .net/s "y", 31 0, L_0000020ed1f59090;  alias, 1 drivers
L_0000020ed1f58550 .extend/s 64, o0000020ed1f02528;
L_0000020ed1f58ff0 .extend/s 64, o0000020ed1f02558;
L_0000020ed1f58870 .arith/mult 64, L_0000020ed1f58550, L_0000020ed1f58ff0;
L_0000020ed1f59090 .part L_0000020ed1f58870, 24, 32;
S_0000020ed1f57a10 .scope module, "mult_2" "mult_Q" 2 44, 5 4 0, S_0000020ed1ec87c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000020ed1e79df0 .param/l "FBITS" 0 5 6, +C4<00000000000000000000000000011000>;
P_0000020ed1e79e28 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000020ed1f55980_0 .net/s *"_ivl_0", 63 0, L_0000020ed1f5a030;  1 drivers
v0000020ed1f56060_0 .net/s *"_ivl_2", 63 0, L_0000020ed1f59db0;  1 drivers
v0000020ed1f56600_0 .net/s "a", 31 0, o0000020ed1f026d8;  alias, 0 drivers
v0000020ed1f56420_0 .net/s "b", 31 0, o0000020ed1f02708;  alias, 0 drivers
v0000020ed1f56880_0 .net/s "raw_y", 63 0, L_0000020ed1f59e50;  1 drivers
v0000020ed1f573c0_0 .net/s "y", 31 0, L_0000020ed1f59f90;  alias, 1 drivers
L_0000020ed1f5a030 .extend/s 64, o0000020ed1f026d8;
L_0000020ed1f59db0 .extend/s 64, o0000020ed1f02708;
L_0000020ed1f59e50 .arith/mult 64, L_0000020ed1f5a030, L_0000020ed1f59db0;
L_0000020ed1f59f90 .part L_0000020ed1f59e50, 24, 32;
S_0000020ed1f57ba0 .scope module, "reg_1" "register" 2 51, 4 4 0, S_0000020ed1ec87c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0000020ed1eff1b0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0000020ed1f57280_0 .net "clk", 0 0, o0000020ed1f013b8;  alias, 0 drivers
v0000020ed1f57320_0 .net "en", 0 0, o0000020ed1f013e8;  alias, 0 drivers
v0000020ed1f56920_0 .net/s "in", 31 0, L_0000020ed1f596d0;  alias, 1 drivers
v0000020ed1f569c0_0 .var/s "out", 31 0;
v0000020ed1f55520_0 .net "rst", 0 0, o0000020ed1f01478;  alias, 0 drivers
S_0000020ed1f57d30 .scope module, "reg_2" "register" 2 60, 4 4 0, S_0000020ed1ec87c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0000020ed1eff570 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0000020ed1f56a60_0 .net "clk", 0 0, o0000020ed1f013b8;  alias, 0 drivers
v0000020ed1f56b00_0 .net "en", 0 0, o0000020ed1f013e8;  alias, 0 drivers
v0000020ed1f555c0_0 .net/s "in", 31 0, L_0000020ed1f59090;  alias, 1 drivers
v0000020ed1f55660_0 .var/s "out", 31 0;
v0000020ed1f55700_0 .net "rst", 0 0, o0000020ed1f01478;  alias, 0 drivers
S_0000020ed1f57ec0 .scope module, "reg_3" "register" 2 69, 4 4 0, S_0000020ed1ec87c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0000020ed1efe970 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0000020ed1f557a0_0 .net "clk", 0 0, o0000020ed1f013b8;  alias, 0 drivers
v0000020ed1f56ba0_0 .net "en", 0 0, o0000020ed1f013e8;  alias, 0 drivers
v0000020ed1f55ca0_0 .net/s "in", 31 0, L_0000020ed1f59f90;  alias, 1 drivers
v0000020ed1f56c40_0 .var/s "out", 31 0;
v0000020ed1f55a20_0 .net "rst", 0 0, o0000020ed1f01478;  alias, 0 drivers
S_0000020ed1f58050 .scope module, "reg_4" "register" 2 81, 4 4 0, S_0000020ed1ec87c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0000020ed1eff3b0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0000020ed1f55ac0_0 .net "clk", 0 0, o0000020ed1f013b8;  alias, 0 drivers
v0000020ed1f55de0_0 .net "en", 0 0, o0000020ed1f013e8;  alias, 0 drivers
v0000020ed1f55e80_0 .net/s "in", 31 0, L_0000020ed1f59310;  alias, 1 drivers
v0000020ed1f59270_0 .var/s "out", 31 0;
v0000020ed1f59a90_0 .net "rst", 0 0, o0000020ed1f01478;  alias, 0 drivers
    .scope S_0000020ed1f57ba0;
T_0 ;
    %wait E_0000020ed1eff3f0;
    %load/vec4 v0000020ed1f55520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020ed1f569c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020ed1f57320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000020ed1f56920_0;
    %assign/vec4 v0000020ed1f569c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020ed1f57d30;
T_1 ;
    %wait E_0000020ed1eff3f0;
    %load/vec4 v0000020ed1f55700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020ed1f55660_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020ed1f56b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000020ed1f555c0_0;
    %assign/vec4 v0000020ed1f55660_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020ed1f57ec0;
T_2 ;
    %wait E_0000020ed1eff3f0;
    %load/vec4 v0000020ed1f55a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020ed1f56c40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020ed1f56ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000020ed1f55ca0_0;
    %assign/vec4 v0000020ed1f56c40_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020ed1f58050;
T_3 ;
    %wait E_0000020ed1eff3f0;
    %load/vec4 v0000020ed1f59a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020ed1f59270_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020ed1f55de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000020ed1f55e80_0;
    %assign/vec4 v0000020ed1f59270_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020ed1e7b2b0;
T_4 ;
    %wait E_0000020ed1eff3f0;
    %load/vec4 v0000020ed1f537c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020ed1f53400_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020ed1f530e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000020ed1f53220_0;
    %assign/vec4 v0000020ed1f53400_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020ed1ede350;
T_5 ;
    %wait E_0000020ed1eff3f0;
    %load/vec4 v0000020ed1ef8180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020ed1ef7fa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020ed1ef7dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000020ed1ef7f00_0;
    %assign/vec4 v0000020ed1ef7fa0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020ed1ede1c0;
T_6 ;
    %wait E_0000020ed1eff3f0;
    %load/vec4 v0000020ed1ef7b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020ed1ef7d20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020ed1ef78c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000020ed1ef7aa0_0;
    %assign/vec4 v0000020ed1ef7d20_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020ed1ed9530;
T_7 ;
    %wait E_0000020ed1eff3f0;
    %load/vec4 v0000020ed1f52d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020ed1f54300_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020ed1f53860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020ed1f54260_0;
    %assign/vec4 v0000020ed1f54300_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020ed1e7af90;
T_8 ;
    %wait E_0000020ed1eff3f0;
    %load/vec4 v0000020ed1f52f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020ed1f53180_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020ed1f52dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000020ed1f543a0_0;
    %assign/vec4 v0000020ed1f53180_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020ed1e7b120;
T_9 ;
    %wait E_0000020ed1eff3f0;
    %load/vec4 v0000020ed1f52c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020ed1f53fe0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020ed1f53900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000020ed1f52e60_0;
    %assign/vec4 v0000020ed1f53fe0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020ed1ed93a0;
T_10 ;
    %wait E_0000020ed1eff3f0;
    %load/vec4 v0000020ed1f525a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020ed1f53040_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020ed1ef8400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000020ed1ef84a0_0;
    %assign/vec4 v0000020ed1f53040_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020ed1ec8950;
T_11 ;
    %wait E_0000020ed1efecb0;
    %load/vec4 v0000020ed1f52780_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ed1f53f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020ed1f52820_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0000020ed1f55c00_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000020ed1f52780_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v0000020ed1f53f40_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v0000020ed1f52820_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v0000020ed1f55c00_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000020ed1f52780_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.4, 5;
    %pushi/vec4 4292137820, 0, 32;
    %store/vec4 v0000020ed1f53f40_0, 0, 32;
    %pushi/vec4 11741152, 0, 32;
    %store/vec4 v0000020ed1f52820_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v0000020ed1f55c00_0, 0, 32;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 4289430731, 0, 32;
    %store/vec4 v0000020ed1f53f40_0, 0, 32;
    %pushi/vec4 18481378, 0, 32;
    %store/vec4 v0000020ed1f52820_0, 0, 32;
    %pushi/vec4 4294849923, 0, 32;
    %store/vec4 v0000020ed1f55c00_0, 0, 32;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "neuron_a.v";
    "./Util/tanh.v";
    "./Util/register.v";
    "./Util/mult_Q.v";
