Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Mon Apr 04 17:53:57 2016
| Host             : Study running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file zybo_dvi_output_wrapper_power_routed.rpt -pb zybo_dvi_output_wrapper_power_summary_routed.pb
| Design           : zybo_dvi_output_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.401  |
| Dynamic (W)              | 0.295  |
| Device Static (W)        | 0.106  |
| Total Off-Chip Power (W) | 0.008  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 80.5   |
| Junction Temperature (C) | 29.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |       11 |       --- |             --- |
| Slice Logic    |    <0.001 |      471 |       --- |             --- |
|   LUT as Logic |    <0.001 |      203 |     17600 |            1.15 |
|   Register     |    <0.001 |      174 |     35200 |            0.49 |
|   CARRY4       |    <0.001 |        8 |      4400 |            0.18 |
|   F7/F8 Muxes  |    <0.001 |        5 |     17600 |            0.03 |
|   Others       |     0.000 |       30 |       --- |             --- |
| Signals        |    <0.001 |      362 |       --- |             --- |
| MMCM           |     0.101 |        1 |         2 |           50.00 |
| I/O            |     0.182 |       11 |       100 |           11.00 |
| Static Power   |     0.106 |          |           |                 |
| Total          |     0.393 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.009 |       0.005 |      0.004 |
| Vccaux    |       1.800 |     0.067 |       0.056 |      0.011 |
| Vcco33    |       3.300 |     0.059 |       0.058 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                                  | Domain                                                                | Constraint (ns) |
+----------------------------------------+-----------------------------------------------------------------------+-----------------+
| clk                                    | clk                                                                   |             8.0 |
| clk_out1_zybo_dvi_output_clk_wiz_0_0   | zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0 |            16.7 |
| clk_out1_zybo_dvi_output_clk_wiz_0_0_1 | zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0 |            16.7 |
| clk_out2_zybo_dvi_output_clk_wiz_0_0   | zybo_dvi_output_i/clk_wiz_0/inst/clk_out2                             |             3.3 |
| clk_out2_zybo_dvi_output_clk_wiz_0_0   | zybo_dvi_output_i/clk_wiz_0/inst/clk_out2_zybo_dvi_output_clk_wiz_0_0 |             3.3 |
| clk_out2_zybo_dvi_output_clk_wiz_0_0_1 | zybo_dvi_output_i/clk_wiz_0/inst/clk_out2                             |             3.3 |
| clk_out2_zybo_dvi_output_clk_wiz_0_0_1 | zybo_dvi_output_i/clk_wiz_0/inst/clk_out2_zybo_dvi_output_clk_wiz_0_0 |             3.3 |
| clkfbout_zybo_dvi_output_clk_wiz_0_0   | zybo_dvi_output_i/clk_wiz_0/inst/clkfbout_zybo_dvi_output_clk_wiz_0_0 |            40.0 |
| clkfbout_zybo_dvi_output_clk_wiz_0_0_1 | zybo_dvi_output_i/clk_wiz_0/inst/clkfbout_zybo_dvi_output_clk_wiz_0_0 |            40.0 |
| sys_clk_pin                            | clk                                                                   |             8.0 |
+----------------------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| zybo_dvi_output_wrapper                |     0.287 |
|   zybo_dvi_output_i                    |     0.287 |
|     VDD                                |     0.000 |
|     clk_wiz_0                          |     0.101 |
|       inst                             |     0.101 |
|     rgb2dvi_0                          |     0.185 |
|       U0                               |     0.185 |
|         ClockSerializer                |     0.045 |
|         DataEncoders[0].DataEncoder    |    <0.001 |
|         DataEncoders[0].DataSerializer |     0.046 |
|         DataEncoders[1].DataEncoder    |    <0.001 |
|         DataEncoders[1].DataSerializer |     0.047 |
|         DataEncoders[2].DataEncoder    |    <0.001 |
|         DataEncoders[2].DataSerializer |     0.046 |
|         LockLostReset                  |    <0.001 |
|           SyncAsyncx                   |    <0.001 |
|     test_pattern_generator_0           |    <0.001 |
|       inst                             |    <0.001 |
|     xlconcat_0                         |     0.000 |
+----------------------------------------+-----------+


