<stg><name>write</name>


<trans_list>

<trans id="176" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="13" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="cmp_i_i577" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="34" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="cmp_i_i577" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="34" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="42" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="cmp_i_i577" val="0"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="43" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="cmp_i_i577" val="1"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="51" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %div = udiv i8 %p_read_2, i8 %p_read_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %div = udiv i8 %p_read_2, i8 %p_read_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %div = udiv i8 %p_read_2, i8 %p_read_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %div = udiv i8 %p_read_2, i8 %p_read_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %div = udiv i8 %p_read_2, i8 %p_read_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %div = udiv i8 %p_read_2, i8 %p_read_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="60" st_id="8" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %div = udiv i8 %p_read_2, i8 %p_read_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="61" st_id="9" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %div = udiv i8 %p_read_2, i8 %p_read_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="62" st_id="10" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %div = udiv i8 %p_read_2, i8 %p_read_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="63" st_id="11" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %div = udiv i8 %p_read_2, i8 %p_read_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="64" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %layer2_reg_2_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %layer2_reg_2

]]></Node>
<StgValue><ssdm name="layer2_reg_2_read"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %out2_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out2

]]></Node>
<StgValue><ssdm name="out2_read"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %out1_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out1

]]></Node>
<StgValue><ssdm name="out1_read"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %div = udiv i8 %p_read_2, i8 %p_read_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_reg_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 1024, void @empty_2, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %div = udiv i8 %p_read_2, i8 %p_read_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %icmp_ln1027 = icmp_eq  i8 %div, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:11 %br_ln270 = br i1 %icmp_ln1027, void %for.body.lr.ph, void %for.end55

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
for.body.lr.ph:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="8">
<![CDATA[
for.body.lr.ph:1 %actp_reg_3_cast = zext i8 %p_read_1

]]></Node>
<StgValue><ssdm name="actp_reg_3_cast"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="20" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="78" st_id="14" stage="19" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.lr.ph:13 %store_ln270 = store i8 0, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="80" st_id="15" stage="18" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="81" st_id="16" stage="17" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="82" st_id="17" stage="16" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="83" st_id="18" stage="15" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="84" st_id="19" stage="14" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="85" st_id="20" stage="13" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="86" st_id="21" stage="12" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="87" st_id="22" stage="11" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="88" st_id="23" stage="10" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="89" st_id="24" stage="9" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="90" st_id="25" stage="8" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="91" st_id="26" stage="7" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="92" st_id="27" stage="6" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="93" st_id="28" stage="5" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="94" st_id="29" stage="4" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="95" st_id="30" stage="3" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="96" st_id="31" stage="2" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="97" st_id="32" stage="1" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:2 %conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast

]]></Node>
<StgValue><ssdm name="conv3_i49"/></StgValue>
</operation>

<operation id="98" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.lr.ph:3 %cmp_i_i577 = icmp_eq  i16 %conv3_i49, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i_i577"/></StgValue>
</operation>

<operation id="99" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="16">
<![CDATA[
for.body.lr.ph:4 %zext_ln270 = zext i16 %conv3_i49

]]></Node>
<StgValue><ssdm name="zext_ln270"/></StgValue>
</operation>

<operation id="100" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.lr.ph:5 %add_ln270 = add i17 %zext_ln270, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln270"/></StgValue>
</operation>

<operation id="101" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.lr.ph:6 %trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln270, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="102" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="61" op_0_bw="14">
<![CDATA[
for.body.lr.ph:7 %sext_ln270 = sext i14 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln270"/></StgValue>
</operation>

<operation id="103" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="62" op_0_bw="61">
<![CDATA[
for.body.lr.ph:8 %zext_ln270_1 = zext i61 %sext_ln270

]]></Node>
<StgValue><ssdm name="zext_ln270_1"/></StgValue>
</operation>

<operation id="104" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="14">
<![CDATA[
for.body.lr.ph:9 %sext_ln270_1 = sext i14 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln270_1"/></StgValue>
</operation>

<operation id="105" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.body.lr.ph:10 %add_ln270_1 = add i62 %zext_ln270_1, i62 1

]]></Node>
<StgValue><ssdm name="add_ln270_1"/></StgValue>
</operation>

<operation id="106" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.lr.ph:11 %add_ln273_1 = add i15 %sext_ln270_1, i15 1

]]></Node>
<StgValue><ssdm name="add_ln273_1"/></StgValue>
</operation>

<operation id="107" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="15">
<![CDATA[
for.body.lr.ph:12 %sext_ln270_2 = sext i15 %add_ln273_1

]]></Node>
<StgValue><ssdm name="sext_ln270_2"/></StgValue>
</operation>

<operation id="108" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.body.lr.ph:14 %br_ln270 = br void %VITIS_LOOP_273_2

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="109" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_273_2:0 %y_2 = load i8 %y

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="110" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="8">
<![CDATA[
VITIS_LOOP_273_2:1 %trunc_ln1027 = trunc i8 %y_2

]]></Node>
<StgValue><ssdm name="trunc_ln1027"/></StgValue>
</operation>

<operation id="111" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_273_2:2 %icmp_ln1027_1 = icmp_eq  i8 %y_2, i8 %div

]]></Node>
<StgValue><ssdm name="icmp_ln1027_1"/></StgValue>
</operation>

<operation id="112" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_273_2:3 %add_ln270_2 = add i8 %y_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln270_2"/></StgValue>
</operation>

<operation id="113" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_273_2:4 %br_ln270 = br i1 %icmp_ln1027_1, void %VITIS_LOOP_273_2.split, void %for.body25.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="114" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
VITIS_LOOP_273_2.split:0 %tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln1027, i7 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="115" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_273_2.split:1 %speclooptripcount_ln272 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 14, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln272"/></StgValue>
</operation>

<operation id="116" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_273_2.split:2 %specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln266"/></StgValue>
</operation>

<operation id="117" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_273_2.split:3 %br_ln273 = br i1 %cmp_i_i577, void %for.body5.lr.ph, void %for.inc17

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="118" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="cmp_i_i577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.body5.lr.ph:0 %wr_ptr1_load = load i32 %wr_ptr1

]]></Node>
<StgValue><ssdm name="wr_ptr1_load"/></StgValue>
</operation>

<operation id="119" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="cmp_i_i577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
for.body5.lr.ph:1 %shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %wr_ptr1_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="120" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="cmp_i_i577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="36">
<![CDATA[
for.body5.lr.ph:2 %sext_ln273 = sext i36 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln273"/></StgValue>
</operation>

<operation id="121" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="cmp_i_i577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body5.lr.ph:3 %add_ln273 = add i64 %out1_read, i64 %sext_ln273

]]></Node>
<StgValue><ssdm name="add_ln273"/></StgValue>
</operation>

<operation id="122" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="cmp_i_i577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.lr.ph:4 %trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln273, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="123" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="cmp_i_i577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.lr.ph:10 %add_ln280 = add i32 %wr_ptr1_load, i32 %sext_ln270_2

]]></Node>
<StgValue><ssdm name="add_ln280"/></StgValue>
</operation>

<operation id="124" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="0"/>
<literal name="cmp_i_i577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body5.lr.ph:11 %store_ln280 = store i32 %add_ln280, i32 %wr_ptr1

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="125" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32">
<![CDATA[
for.body25.lr.ph:0 %y_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="126" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="29" op_0_bw="14">
<![CDATA[
for.body25.lr.ph:1 %sext_ln283 = sext i14 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln283"/></StgValue>
</operation>

<operation id="127" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="29">
<![CDATA[
for.body25.lr.ph:2 %zext_ln283 = zext i29 %sext_ln283

]]></Node>
<StgValue><ssdm name="zext_ln283"/></StgValue>
</operation>

<operation id="128" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.body25.lr.ph:3 %add_ln293 = add i30 %zext_ln283, i30 1

]]></Node>
<StgValue><ssdm name="add_ln293"/></StgValue>
</operation>

<operation id="129" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="30">
<![CDATA[
for.body25.lr.ph:4 %zext_ln293 = zext i30 %add_ln293

]]></Node>
<StgValue><ssdm name="zext_ln293"/></StgValue>
</operation>

<operation id="130" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body25.lr.ph:5 %store_ln283 = store i8 0, i8 %y_1

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="131" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
for.body25.lr.ph:6 %br_ln283 = br void %VITIS_LOOP_286_5

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="132" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="60">
<![CDATA[
for.body5.lr.ph:5 %sext_ln273_1 = sext i60 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln273_1"/></StgValue>
</operation>

<operation id="133" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
for.body5.lr.ph:6 %gmem_addr = getelementptr i128 %gmem, i64 %sext_ln273_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="134" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
for.body5.lr.ph:7 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln270_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="135" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="62" op_4_bw="13" op_5_bw="16" op_6_bw="16" op_7_bw="0">
<![CDATA[
for.body5.lr.ph:8 %call_ln273 = call void @write_Pipeline_VITIS_LOOP_273_2, i128 %gmem, i60 %trunc_ln1, i62 %add_ln270_1, i13 %tmp, i16 %buffer1_0, i16 %buffer1_1

]]></Node>
<StgValue><ssdm name="call_ln273"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="136" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="62" op_4_bw="13" op_5_bw="16" op_6_bw="16" op_7_bw="0">
<![CDATA[
for.body5.lr.ph:8 %call_ln273 = call void @write_Pipeline_VITIS_LOOP_273_2, i128 %gmem, i60 %trunc_ln1, i62 %add_ln270_1, i13 %tmp, i16 %buffer1_0, i16 %buffer1_1

]]></Node>
<StgValue><ssdm name="call_ln273"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="137" st_id="38" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.body5.lr.ph:9 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="138" st_id="39" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.body5.lr.ph:9 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="139" st_id="40" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.body5.lr.ph:9 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="140" st_id="41" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.body5.lr.ph:9 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="141" st_id="42" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.body5.lr.ph:9 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="142" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
for.body5.lr.ph:12 %br_ln270 = br void %for.inc17

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="143" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc17:0 %store_ln270 = store i8 %add_ln270_2, i8 %y

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="144" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
for.inc17:1 %br_ln270 = br void %VITIS_LOOP_273_2

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="145" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_286_5:0 %y_3 = load i8 %y_1

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="146" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="8">
<![CDATA[
VITIS_LOOP_286_5:1 %trunc_ln1027_1 = trunc i8 %y_3

]]></Node>
<StgValue><ssdm name="trunc_ln1027_1"/></StgValue>
</operation>

<operation id="147" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_286_5:2 %icmp_ln1027_2 = icmp_eq  i8 %y_3, i8 %div

]]></Node>
<StgValue><ssdm name="icmp_ln1027_2"/></StgValue>
</operation>

<operation id="148" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_286_5:3 %add_ln283 = add i8 %y_3, i8 1

]]></Node>
<StgValue><ssdm name="add_ln283"/></StgValue>
</operation>

<operation id="149" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_286_5:4 %br_ln283 = br i1 %icmp_ln1027_2, void %VITIS_LOOP_286_5.split, void %for.end55.loopexit

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="150" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
VITIS_LOOP_286_5.split:0 %tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln1027_1, i7 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="151" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_286_5.split:1 %speclooptripcount_ln285 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 14, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln285"/></StgValue>
</operation>

<operation id="152" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_286_5.split:2 %specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln266"/></StgValue>
</operation>

<operation id="153" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_286_5.split:3 %br_ln286 = br i1 %cmp_i_i577, void %for.body31.lr.ph, void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="154" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="cmp_i_i577" val="0"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
for.body31.lr.ph:0 %wr_ptr2_load = load i32 %wr_ptr2

]]></Node>
<StgValue><ssdm name="wr_ptr2_load"/></StgValue>
</operation>

<operation id="155" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="cmp_i_i577" val="0"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
for.body31.lr.ph:1 %shl_ln1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %wr_ptr2_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="156" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="cmp_i_i577" val="0"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="36">
<![CDATA[
for.body31.lr.ph:2 %sext_ln286 = sext i36 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln286"/></StgValue>
</operation>

<operation id="157" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="cmp_i_i577" val="0"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body31.lr.ph:3 %add_ln286 = add i64 %out2_read, i64 %sext_ln286

]]></Node>
<StgValue><ssdm name="add_ln286"/></StgValue>
</operation>

<operation id="158" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="cmp_i_i577" val="0"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body31.lr.ph:4 %trunc_ln2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln286, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="159" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="cmp_i_i577" val="0"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body31.lr.ph:10 %add_ln293_1 = add i32 %wr_ptr2_load, i32 %zext_ln293

]]></Node>
<StgValue><ssdm name="add_ln293_1"/></StgValue>
</operation>

<operation id="160" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="cmp_i_i577" val="0"/>
<literal name="icmp_ln1027_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body31.lr.ph:11 %store_ln293 = store i32 %add_ln293_1, i32 %wr_ptr2

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="161" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
for.end55.loopexit:0 %br_ln0 = br void %for.end55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="162" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0">
<![CDATA[
for.end55:0 %ret_ln297 = ret

]]></Node>
<StgValue><ssdm name="ret_ln297"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="163" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="60">
<![CDATA[
for.body31.lr.ph:5 %sext_ln286_1 = sext i60 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln286_1"/></StgValue>
</operation>

<operation id="164" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
for.body31.lr.ph:6 %gmem_addr_1 = getelementptr i128 %gmem, i64 %sext_ln286_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
for.body31.lr.ph:7 %empty_60 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln270_2

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="166" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="62" op_4_bw="13" op_5_bw="16" op_6_bw="16" op_7_bw="0">
<![CDATA[
for.body31.lr.ph:8 %call_ln286 = call void @write_Pipeline_VITIS_LOOP_286_5, i128 %gmem, i60 %trunc_ln2, i62 %add_ln270_1, i13 %tmp_1, i16 %buffer1_0, i16 %buffer1_1

]]></Node>
<StgValue><ssdm name="call_ln286"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="167" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="62" op_4_bw="13" op_5_bw="16" op_6_bw="16" op_7_bw="0">
<![CDATA[
for.body31.lr.ph:8 %call_ln286 = call void @write_Pipeline_VITIS_LOOP_286_5, i128 %gmem, i60 %trunc_ln2, i62 %add_ln270_1, i13 %tmp_1, i16 %buffer1_0, i16 %buffer1_1

]]></Node>
<StgValue><ssdm name="call_ln286"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="168" st_id="47" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.body31.lr.ph:9 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="169" st_id="48" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.body31.lr.ph:9 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="170" st_id="49" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.body31.lr.ph:9 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="171" st_id="50" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.body31.lr.ph:9 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="172" st_id="51" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.body31.lr.ph:9 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="173" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
for.body31.lr.ph:12 %br_ln283 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="174" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53:0 %store_ln283 = store i8 %add_ln283, i8 %y_1

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="175" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.inc53:1 %br_ln283 = br void %VITIS_LOOP_286_5

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
