# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../randomGaussianGenerator.srcs/sources_1/new/rndGaussGen.vhd" \
"../../../../randomGaussianGenerator.srcs/sim_1/new/rndGaussGen_TB.vhd" \

# Do not sort compile order
nosort
