###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       103868   # Number of WRITE/WRITEP commands
num_reads_done                 =       404416   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       334950   # Number of read row buffer hits
num_read_cmds                  =       404418   # Number of READ/READP commands
num_writes_done                =       103869   # Number of read requests issued
num_write_row_hits             =        72198   # Number of write row buffer hits
num_act_cmds                   =       101376   # Number of ACT commands
num_pre_cmds                   =       101351   # Number of PRE commands
num_ondemand_pres              =        80067   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9395090   # Cyles of rank active rank.0
rank_active_cycles.1           =      9095007   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       604910   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       904993   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       464870   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4866   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1466   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2463   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1110   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          387   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          507   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          893   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1578   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1353   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28796   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          391   # Write cmd latency (cycles)
write_latency[40-59]           =          821   # Write cmd latency (cycles)
write_latency[60-79]           =         1989   # Write cmd latency (cycles)
write_latency[80-99]           =         3559   # Write cmd latency (cycles)
write_latency[100-119]         =         4679   # Write cmd latency (cycles)
write_latency[120-139]         =         6993   # Write cmd latency (cycles)
write_latency[140-159]         =         7455   # Write cmd latency (cycles)
write_latency[160-179]         =         7471   # Write cmd latency (cycles)
write_latency[180-199]         =         7062   # Write cmd latency (cycles)
write_latency[200-]            =        63438   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       210125   # Read request latency (cycles)
read_latency[40-59]            =        63788   # Read request latency (cycles)
read_latency[60-79]            =        51185   # Read request latency (cycles)
read_latency[80-99]            =        14849   # Read request latency (cycles)
read_latency[100-119]          =        10282   # Read request latency (cycles)
read_latency[120-139]          =         8597   # Read request latency (cycles)
read_latency[140-159]          =         5140   # Read request latency (cycles)
read_latency[160-179]          =         4042   # Read request latency (cycles)
read_latency[180-199]          =         3248   # Read request latency (cycles)
read_latency[200-]             =        33160   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.18509e+08   # Write energy
read_energy                    =  1.63061e+09   # Read energy
act_energy                     =  2.77365e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.90357e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.34397e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86254e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67528e+09   # Active standby energy rank.1
average_read_latency           =      78.0178   # Average read request latency (cycles)
average_interarrival           =      19.6737   # Average request interarrival latency (cycles)
total_energy                   =  1.53937e+10   # Total energy (pJ)
average_power                  =      1539.37   # Average power (mW)
average_bandwidth              =      4.33737   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       140441   # Number of WRITE/WRITEP commands
num_reads_done                 =       449950   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       359714   # Number of read row buffer hits
num_read_cmds                  =       449949   # Number of READ/READP commands
num_writes_done                =       140443   # Number of read requests issued
num_write_row_hits             =        99802   # Number of write row buffer hits
num_act_cmds                   =       131289   # Number of ACT commands
num_pre_cmds                   =       131257   # Number of PRE commands
num_ondemand_pres              =       109321   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9214109   # Cyles of rank active rank.0
rank_active_cycles.1           =      9183288   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       785891   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       816712   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       549246   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2726   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1479   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2437   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1054   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          394   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          541   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          894   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1574   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1429   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28619   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          436   # Write cmd latency (cycles)
write_latency[40-59]           =          655   # Write cmd latency (cycles)
write_latency[60-79]           =         1764   # Write cmd latency (cycles)
write_latency[80-99]           =         4029   # Write cmd latency (cycles)
write_latency[100-119]         =         5700   # Write cmd latency (cycles)
write_latency[120-139]         =         8958   # Write cmd latency (cycles)
write_latency[140-159]         =         9884   # Write cmd latency (cycles)
write_latency[160-179]         =         9815   # Write cmd latency (cycles)
write_latency[180-199]         =         9816   # Write cmd latency (cycles)
write_latency[200-]            =        89379   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       205572   # Read request latency (cycles)
read_latency[40-59]            =        67246   # Read request latency (cycles)
read_latency[60-79]            =        65973   # Read request latency (cycles)
read_latency[80-99]            =        21097   # Read request latency (cycles)
read_latency[100-119]          =        15076   # Read request latency (cycles)
read_latency[120-139]          =        11893   # Read request latency (cycles)
read_latency[140-159]          =         6823   # Read request latency (cycles)
read_latency[160-179]          =         5462   # Read request latency (cycles)
read_latency[180-199]          =         4381   # Read request latency (cycles)
read_latency[200-]             =        46426   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.01081e+08   # Write energy
read_energy                    =  1.81419e+09   # Read energy
act_energy                     =  3.59207e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.77228e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.92022e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.7496e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73037e+09   # Active standby energy rank.1
average_read_latency           =      94.6274   # Average read request latency (cycles)
average_interarrival           =      16.9377   # Average request interarrival latency (cycles)
total_energy                   =  1.58284e+10   # Total energy (pJ)
average_power                  =      1582.84   # Average power (mW)
average_bandwidth              =      5.03802   # Average bandwidth
