#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 17 16:53:05 2019
# Process ID: 12220
# Current directory: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7964 C:\Users\lenovo\Desktop\7.17\AD_TX\ad_tx\ad_tx.xpr
# Log file: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/vivado.log
# Journal file: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.xprupdate_compile_order -fileset sources_1
open_bd_design {C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_ad_0_0
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_ad_tx_0_0_synth_1 design_1_ad_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd] -top
wait_on_run design_1_ad_tx_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_in1_0]]
set_property package_pin "" [get_ports [list  clk_in1_0]]
set_property package_pin "" [get_ports [list  clk_in1_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {adc_data_0[7]} {adc_data_0[6]} {adc_data_0[5]} {adc_data_0[4]} {adc_data_0[3]} {adc_data_0[2]} {adc_data_0[1]} {adc_data_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list adc_oe_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oe_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list txd_0]]
place_ports clk_in1_0 H4
place_ports {adc_data_0[7]} H12
place_ports {adc_data_0[6]} H11
place_ports {adc_data_0[5]} C11
place_ports {adc_data_0[4]} F12
place_ports {adc_data_0[3]} E12
place_ports {adc_data_0[2]} D12
place_ports {adc_data_0[1]} J2
place_ports {adc_data_0[0]} J3
place_ports adc_oe_0 J4
place_ports oe_0 N4
place_ports txd_0 C12
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
