#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue May 31 21:47:49 2022
# Process ID: 21356
# Current directory: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15840 D:\CPU_with_TWO_ip_cores_with_button_v4\CPU_with_ip_core_with_button_v1\CPU.xpr
# Log file: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/vivado.log
# Journal file: D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.xprScanning sources...
Finished scanning sources
IINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2020/Vivado/2020.1/data/ip'.oopen_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1036.750 ; gain = 0.00upupdate_compile_order -fileset sources_syexit
INFO: [Common 17-206] Exiting Vivado at Tue May 31 23:11:18 2022...
ng synth_design
Using part: xc7a100tcsg324-1
Top: TOP_sim
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1467.996 ; gain = 238.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_sim' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:3]
	Parameter counter bound to: 5'b00110 
INFO: [Synth 8-6157] synthesizing module 'ACC' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ACC.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg7' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v:23]
INFO: [Synth 8-226] default block is never used [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v:89]
INFO: [Synth 8-226] default block is never used [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v:100]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (1#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ACC' (2#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ACC.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:32]
	Parameter ADD bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter AND bound to: 4'b0011 
	Parameter OR bound to: 4'b0100 
	Parameter NOT bound to: 4'b0101 
	Parameter SRL bound to: 4'b0110 
	Parameter SRR bound to: 4'b0111 
	Parameter MPY bound to: 4'b1000 
WARNING: [Synth 8-6090] variable 'flags' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:88]
WARNING: [Synth 8-6090] variable 'flags' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:93]
WARNING: [Synth 8-6090] variable 'flags' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:94]
WARNING: [Synth 8-6090] variable 'flags' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:100]
WARNING: [Synth 8-6090] variable 'flags' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:105]
WARNING: [Synth 8-6090] variable 'flags' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:106]
WARNING: [Synth 8-6090] variable 'flags' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:133]
WARNING: [Synth 8-6090] variable 'flags' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:137]
WARNING: [Synth 8-6090] variable 'flags' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:138]
WARNING: [Synth 8-6090] variable 'flags' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:144]
WARNING: [Synth 8-6090] variable 'flags' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:148]
WARNING: [Synth 8-6090] variable 'flags' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:149]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-7071] port 'btn' of module 'ALU' is unconnected for instance 'alu' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
WARNING: [Synth 8-7071] port 'sw' of module 'ALU' is unconnected for instance 'alu' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
WARNING: [Synth 8-7071] port 'seg' of module 'ALU' is unconnected for instance 'alu' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
WARNING: [Synth 8-7071] port 'an' of module 'ALU' is unconnected for instance 'alu' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
WARNING: [Synth 8-7071] port 'dp' of module 'ALU' is unconnected for instance 'alu' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
WARNING: [Synth 8-7071] port 'led' of module 'ALU' is unconnected for instance 'alu' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
WARNING: [Synth 8-7023] instance 'alu' of module 'ALU' has 15 connections declared, but only 9 given [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:37]
INFO: [Synth 8-6157] synthesizing module 'BR' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/BR.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BR' (4#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/BR.v:3]
INFO: [Synth 8-6157] synthesizing module 'CU' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v:4]
	Parameter STOREX bound to: 8'b00000001 
	Parameter LOADX bound to: 8'b00000010 
	Parameter ADDX bound to: 8'b00000011 
	Parameter SUBX bound to: 8'b00000100 
	Parameter JMPGEZX bound to: 8'b00000101 
	Parameter JMPX bound to: 8'b00000110 
	Parameter HALT bound to: 8'b00000111 
	Parameter MPYX bound to: 8'b00001000 
	Parameter STOREMR bound to: 8'b00001001 
	Parameter ANDX bound to: 8'b00001010 
	Parameter ORX bound to: 8'b00001011 
	Parameter NOTX bound to: 8'b00001100 
	Parameter SHIFTR bound to: 8'b00001101 
	Parameter SHIFTL bound to: 8'b00001110 
	Parameter ADD bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter AND bound to: 4'b0011 
	Parameter OR bound to: 4'b0100 
	Parameter NOT bound to: 4'b0101 
	Parameter SRL bound to: 4'b0110 
	Parameter SRR bound to: 4'b0111 
	Parameter MPY bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'MEMORY' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/.Xil/Vivado-7292-LAPTOP-LCB9IGVA/realtime/MEMORY_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEMORY' (5#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/.Xil/Vivado-7292-LAPTOP-LCB9IGVA/realtime/MEMORY_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v:86]
INFO: [Synth 8-6155] done synthesizing module 'CU' (6#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/CU.v:4]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/IR.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IR' (7#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/IR.v:3]
INFO: [Synth 8-6157] synthesizing module 'MAR' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MAR.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (8#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MAR.v:3]
INFO: [Synth 8-6157] synthesizing module 'MBR' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MBR.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MBR' (9#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MBR.v:3]
INFO: [Synth 8-6157] synthesizing module 'MR' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MR.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MR' (10#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/MR.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (11#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM_mod' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/RAM_mod.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/.Xil/Vivado-7292-LAPTOP-LCB9IGVA/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (12#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/.Xil/Vivado-7292-LAPTOP-LCB9IGVA/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_mod' (13#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/RAM_mod.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'control_signals' does not match port width (16) of module 'RAM_mod' [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:53]
INFO: [Synth 8-6155] done synthesizing module 'TOP_sim' (14#1) [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/new/TOP.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1526.664 ; gain = 297.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1526.664 ; gain = 297.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1526.664 ; gain = 297.066
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/MEMORY/MEMORY.dcp' for cell 'cu/memory'
INFO: [Project 1-454] Reading design checkpoint 'd:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/CPU.srcs/sources_1/ip/RAM/RAM.dcp' for cell 'ram_mod/my_RAM'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1526.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_in'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LED[16]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED[17]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LED[18]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED[19]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LED[20]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED[21]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'BTN[4]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'JA[8]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'JA[9]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'JA[10]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'JB[8]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'JB[9]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'JB[10]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'JC[8]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'JC[9]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'JC[10]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'JD[1]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'JD[2]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'JD[3]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'JD[4]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'JD[7]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'JD[8]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'JD[9]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'JD[10]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'XA_N[1]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'XA_P[1]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'XA_N[2]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'XA_P[2]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'XA_N[3]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'XA_P[3]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'XA_N[4]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'XA_P[4]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[0]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[1]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[2]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[3]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[0]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[1]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[2]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[3]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[0]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[1]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[2]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[3]'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'SD_RESET'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'SD_CD'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'SD_SCK'. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:179]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc:179]
Finished Parsing XDC File [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/CPU_with_TWO_ip_cores_with_button_v4/CPU_with_ip_core_with_button_v1/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_sim_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1646.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1668.535 ; gain = 438.938
42 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1668.535 ; gain = 673.504
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 31 23:11:23 2022...
