Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date              : Wed Sep 30 15:24:52 2015
| Host              : rcswrka27 running 64-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Test_AXI_Master_simple_v1_0_hw_1_wrapper_timing_summary_routed.rpt -rpx Test_AXI_Master_simple_v1_0_hw_1_wrapper_timing_summary_routed.rpx
| Design            : Test_AXI_Master_simple_v1_0_hw_1_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 5 unexpandable clock pairs. (HIGH)


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.465     -121.675                     32                12466        0.051        0.000                      0                12450        3.750        0.000                       0                  5094  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                      ------------         ----------      --------------
Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1    {0.000 5.000}        10.000          100.000         
  clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0      {0.000 67.814}       135.627         7.373           
  clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0      {0.000 20.836}       41.672          23.997          
  clkfbout_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0      {0.000 30.000}       60.000          16.667          
clk_fpga_0                                                 {0.000 5.000}        10.000          100.000         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1                                                                                                                                                      8.751        0.000                       0                     1  
  clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0          130.581        0.000                      0                  403        0.125        0.000                      0                  403       66.563        0.000                       0                   225  
  clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0           34.799        0.000                      0                  625        0.200        0.000                      0                  625       20.336        0.000                       0                   303  
  clkfbout_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0                                                                                                                                                       40.000        0.000                       0                     3  
clk_fpga_0                                                       0.098        0.000                      0                 9804        0.051        0.000                      0                 9804        3.750        0.000                       0                  4102  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           23.078        0.000                      0                  913        0.072        0.000                      0                  913       13.750        0.000                       0                   458  
  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.373        0.000                      0                    1        0.457        0.000                      0                    1       29.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                                               clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0            8.507        0.000                      0                    8                                                                        
clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0      clk_fpga_0                                                   134.278        0.000                      0                    8                                                                        
clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0      clk_fpga_0                                                    -4.465     -121.675                     32                   32        0.070        0.000                      0                   32  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.199        0.000                      0                   18       30.172        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      clk_fpga_0                                             clk_fpga_0                                                   3.446        0.000                      0                  587        0.329        0.000                      0                  587  
**async_default**                                      clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0    clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0        133.936        0.000                      0                    1        0.381        0.000                      0                    1  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       23.205        0.000                      0                   98        0.395        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
  To Clock:  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                                   
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y1  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y1  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  To Clock:  clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      130.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       66.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             130.581ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@135.627ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.056ns (23.472%)  route 3.443ns (76.528%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 137.129 - 135.627 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.677     1.680    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X29Y44                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          0.977     3.113    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O2
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.150     3.263 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gpr1.dout_i[7]_i_3/O
                         net (fo=8, routed)           0.651     3.914    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O3
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.326     4.240 f  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2/O
                         net (fo=2, routed)           0.723     4.963    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/I4
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1/O
                         net (fo=12, routed)          1.092     6.179    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X31Y38         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                    135.627   135.627 r  
    BUFGCTRL_X0Y15       BUFG                         0.000   135.627 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477   137.104    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.967   134.137 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402   135.539    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091   135.630 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.499   137.129    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ext_spi_clk
    SLICE_X31Y38                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/C
                         clock pessimism              0.150   137.279    
                         clock uncertainty           -0.314   136.965    
    SLICE_X31Y38         FDCE (Setup_fdce_C_CE)      -0.205   136.760    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                        136.760    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                130.581    

Slack (MET) :             130.581ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@135.627ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.056ns (23.472%)  route 3.443ns (76.528%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 137.129 - 135.627 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.677     1.680    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X29Y44                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          0.977     3.113    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O2
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.150     3.263 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gpr1.dout_i[7]_i_3/O
                         net (fo=8, routed)           0.651     3.914    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O3
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.326     4.240 f  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2/O
                         net (fo=2, routed)           0.723     4.963    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/I4
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1/O
                         net (fo=12, routed)          1.092     6.179    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X31Y38         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                    135.627   135.627 r  
    BUFGCTRL_X0Y15       BUFG                         0.000   135.627 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477   137.104    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.967   134.137 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402   135.539    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091   135.630 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.499   137.129    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ext_spi_clk
    SLICE_X31Y38                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/C
                         clock pessimism              0.150   137.279    
                         clock uncertainty           -0.314   136.965    
    SLICE_X31Y38         FDCE (Setup_fdce_C_CE)      -0.205   136.760    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                        136.760    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                130.581    

Slack (MET) :             130.581ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@135.627ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.056ns (23.472%)  route 3.443ns (76.528%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 137.129 - 135.627 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.677     1.680    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X29Y44                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          0.977     3.113    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O2
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.150     3.263 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gpr1.dout_i[7]_i_3/O
                         net (fo=8, routed)           0.651     3.914    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O3
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.326     4.240 f  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2/O
                         net (fo=2, routed)           0.723     4.963    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/I4
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1/O
                         net (fo=12, routed)          1.092     6.179    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X31Y38         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                    135.627   135.627 r  
    BUFGCTRL_X0Y15       BUFG                         0.000   135.627 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477   137.104    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.967   134.137 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402   135.539    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091   135.630 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.499   137.129    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ext_spi_clk
    SLICE_X31Y38                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]/C
                         clock pessimism              0.150   137.279    
                         clock uncertainty           -0.314   136.965    
    SLICE_X31Y38         FDCE (Setup_fdce_C_CE)      -0.205   136.760    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                        136.760    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                130.581    

Slack (MET) :             130.860ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@135.627ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.056ns (25.221%)  route 3.131ns (74.779%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 137.131 - 135.627 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.677     1.680    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X29Y44                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          0.977     3.113    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O2
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.150     3.263 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gpr1.dout_i[7]_i_3/O
                         net (fo=8, routed)           0.651     3.914    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O3
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.326     4.240 f  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2/O
                         net (fo=2, routed)           0.723     4.963    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/I4
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1/O
                         net (fo=12, routed)          0.780     5.867    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X33Y40         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                    135.627   135.627 r  
    BUFGCTRL_X0Y15       BUFG                         0.000   135.627 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477   137.104    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.967   134.137 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402   135.539    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091   135.630 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.501   137.131    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ext_spi_clk
    SLICE_X33Y40                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
                         clock pessimism              0.115   137.246    
                         clock uncertainty           -0.314   136.932    
    SLICE_X33Y40         FDCE (Setup_fdce_C_CE)      -0.205   136.727    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                        136.727    
                         arrival time                          -5.867    
  -------------------------------------------------------------------
                         slack                                130.860    

Slack (MET) :             130.950ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@135.627ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.154ns (28.640%)  route 2.875ns (71.360%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 137.133 - 135.627 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.676     1.679    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X26Y43                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.419     2.098 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=23, routed)          1.117     3.215    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPICR_2_MST_N_SLV_to_spi_clk
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.288     3.503 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_i_5/O
                         net (fo=1, routed)           0.808     4.311    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/n_0_RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_i_5
    SLICE_X33Y45         LUT4 (Prop_lut4_I3_O)        0.328     4.639 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_i_2/O
                         net (fo=1, routed)           0.473     5.113    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/n_0_RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_i_2
    SLICE_X33Y45         LUT5 (Prop_lut5_I0_O)        0.119     5.232 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_i_1/O
                         net (fo=1, routed)           0.477     5.708    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/n_0_RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_i_1
    SLICE_X33Y44         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                    135.627   135.627 r  
    BUFGCTRL_X0Y15       BUFG                         0.000   135.627 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477   137.104    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.967   134.137 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402   135.539    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091   135.630 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.503   137.133    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X33Y44                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_reg/C
                         clock pessimism              0.115   137.248    
                         clock uncertainty           -0.314   136.934    
    SLICE_X33Y44         FDRE (Setup_fdre_C_D)       -0.275   136.659    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_reg
  -------------------------------------------------------------------
                         required time                        136.659    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                130.950    

Slack (MET) :             131.010ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@135.627ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.056ns (26.157%)  route 2.981ns (73.843%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 137.132 - 135.627 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.677     1.680    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X29Y44                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          0.977     3.113    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O2
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.150     3.263 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gpr1.dout_i[7]_i_3/O
                         net (fo=8, routed)           0.651     3.914    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O3
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.326     4.240 f  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2/O
                         net (fo=2, routed)           0.723     4.963    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/I4
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1/O
                         net (fo=12, routed)          0.630     5.717    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X33Y41         FDPE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                    135.627   135.627 r  
    BUFGCTRL_X0Y15       BUFG                         0.000   135.627 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477   137.104    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.967   134.137 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402   135.539    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091   135.630 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.502   137.132    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ext_spi_clk
    SLICE_X33Y41                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
                         clock pessimism              0.115   137.247    
                         clock uncertainty           -0.314   136.933    
    SLICE_X33Y41         FDPE (Setup_fdpe_C_CE)      -0.205   136.728    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                        136.728    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                131.010    

Slack (MET) :             131.010ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@135.627ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.056ns (26.157%)  route 2.981ns (73.843%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 137.132 - 135.627 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.677     1.680    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X29Y44                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          0.977     3.113    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O2
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.150     3.263 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gpr1.dout_i[7]_i_3/O
                         net (fo=8, routed)           0.651     3.914    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O3
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.326     4.240 f  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2/O
                         net (fo=2, routed)           0.723     4.963    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/I4
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1/O
                         net (fo=12, routed)          0.630     5.717    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X33Y41         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                    135.627   135.627 r  
    BUFGCTRL_X0Y15       BUFG                         0.000   135.627 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477   137.104    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.967   134.137 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402   135.539    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091   135.630 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.502   137.132    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ext_spi_clk
    SLICE_X33Y41                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
                         clock pessimism              0.115   137.247    
                         clock uncertainty           -0.314   136.933    
    SLICE_X33Y41         FDCE (Setup_fdce_C_CE)      -0.205   136.728    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                        136.728    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                131.010    

Slack (MET) :             131.010ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@135.627ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.056ns (26.157%)  route 2.981ns (73.843%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 137.132 - 135.627 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.677     1.680    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X29Y44                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          0.977     3.113    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O2
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.150     3.263 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gpr1.dout_i[7]_i_3/O
                         net (fo=8, routed)           0.651     3.914    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O3
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.326     4.240 f  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2/O
                         net (fo=2, routed)           0.723     4.963    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/I4
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1/O
                         net (fo=12, routed)          0.630     5.717    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X33Y41         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                    135.627   135.627 r  
    BUFGCTRL_X0Y15       BUFG                         0.000   135.627 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477   137.104    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.967   134.137 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402   135.539    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091   135.630 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.502   137.132    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ext_spi_clk
    SLICE_X33Y41                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/C
                         clock pessimism              0.115   137.247    
                         clock uncertainty           -0.314   136.933    
    SLICE_X33Y41         FDCE (Setup_fdce_C_CE)      -0.205   136.728    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                        136.728    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                131.010    

Slack (MET) :             131.010ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@135.627ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.056ns (26.157%)  route 2.981ns (73.843%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 137.132 - 135.627 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.677     1.680    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X29Y44                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          0.977     3.113    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O2
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.150     3.263 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gpr1.dout_i[7]_i_3/O
                         net (fo=8, routed)           0.651     3.914    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O3
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.326     4.240 f  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2/O
                         net (fo=2, routed)           0.723     4.963    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/I4
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1/O
                         net (fo=12, routed)          0.630     5.717    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X33Y41         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                    135.627   135.627 r  
    BUFGCTRL_X0Y15       BUFG                         0.000   135.627 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477   137.104    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.967   134.137 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402   135.539    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091   135.630 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.502   137.132    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ext_spi_clk
    SLICE_X33Y41                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
                         clock pessimism              0.115   137.247    
                         clock uncertainty           -0.314   136.933    
    SLICE_X33Y41         FDCE (Setup_fdce_C_CE)      -0.205   136.728    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                        136.728    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                131.010    

Slack (MET) :             131.010ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@135.627ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.056ns (26.157%)  route 2.981ns (73.843%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 137.132 - 135.627 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.677     1.680    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X29Y44                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     2.136 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          0.977     3.113    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O2
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.150     3.263 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gpr1.dout_i[7]_i_3/O
                         net (fo=8, routed)           0.651     3.914    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O3
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.326     4.240 f  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gc1.count_d1[3]_i_2/O
                         net (fo=2, routed)           0.723     4.963    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/I4
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[3]_i_1/O
                         net (fo=12, routed)          0.630     5.717    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[0]
    SLICE_X33Y41         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                    135.627   135.627 r  
    BUFGCTRL_X0Y15       BUFG                         0.000   135.627 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477   137.104    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.967   134.137 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402   135.539    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091   135.630 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.502   137.132    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ext_spi_clk
    SLICE_X33Y41                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/C
                         clock pessimism              0.115   137.247    
                         clock uncertainty           -0.314   136.933    
    SLICE_X33Y41         FDCE (Setup_fdce_C_CE)      -0.205   136.728    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                        136.728    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                131.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.565     0.567    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X26Y44                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/Q
                         net (fo=1, routed)           0.062     0.769    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Soft_Reset_frm_axi_d1
    SLICE_X26Y44         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.833     0.835    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X26Y44                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                         clock pessimism             -0.268     0.567    
    SLICE_X26Y44         FDRE (Hold_fdre_C_D)         0.078     0.645    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.564     0.566    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ext_spi_clk
    SLICE_X33Y41                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDPE (Prop_fdpe_C_Q)         0.141     0.707 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/Q
                         net (fo=4, routed)           0.067     0.774    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus2[1]
    SLICE_X33Y41         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.832     0.834    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ext_spi_clk
    SLICE_X33Y41                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
                         clock pessimism             -0.268     0.566    
    SLICE_X33Y41         FDCE (Hold_fdce_C_D)         0.076     0.642    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.566     0.568    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X27Y48                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.141     0.709 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.068     0.777    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[3]
    SLICE_X27Y48         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.834     0.836    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X27Y48                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.268     0.568    
    SLICE_X27Y48         FDCE (Hold_fdce_C_D)         0.075     0.643    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.Slave_MODF_strobe_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.Slave_MODF_strobe_cdc_from_spi_int_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.561     0.563    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X25Y40                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.Slave_MODF_strobe_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.Slave_MODF_strobe_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.068     0.772    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/p_3_out
    SLICE_X25Y40         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.Slave_MODF_strobe_cdc_from_spi_int_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.831    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X25Y40                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.Slave_MODF_strobe_cdc_from_spi_int_2_reg/C
                         clock pessimism             -0.268     0.563    
    SLICE_X25Y40         FDRE (Hold_fdre_C_D)         0.070     0.633    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.Slave_MODF_strobe_cdc_from_spi_int_2_reg
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.943%)  route 0.192ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.560     0.562    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X27Y50                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.192     0.882    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X27Y49         FDPE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.834     0.836    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X27Y49                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.000     0.836    
    SLICE_X27Y49         FDPE (Hold_fdpe_C_CE)       -0.093     0.743    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.561     0.563    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X25Y40                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.068     0.772    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/modf_strobe_cdc_from_spi_int_2
    SLICE_X25Y40         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.829     0.831    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X25Y40                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg/C
                         clock pessimism             -0.268     0.563    
    SLICE_X25Y40         FDRE (Hold_fdre_C_D)         0.066     0.629    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.565     0.567    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X29Y43                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/Q
                         net (fo=1, routed)           0.091     0.799    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/n_0_OTHER_RATIO_GENERATE.Shift_Reg_reg[3]
    SLICE_X28Y43         LUT5 (Prop_lut5_I0_O)        0.045     0.844 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.844    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/n_0_OTHER_RATIO_GENERATE.Shift_Reg[2]_i_1
    SLICE_X28Y43         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.833     0.835    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X28Y43                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/C
                         clock pessimism             -0.255     0.580    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.121     0.701    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.966%)  route 0.330ns (70.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.563     0.565    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X25Y49                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=17, routed)          0.330     1.035    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X24Y46         RAMD32                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.830     0.832    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X24Y46                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.252     0.580    
    SLICE_X24Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.966%)  route 0.330ns (70.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.563     0.565    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X25Y49                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=17, routed)          0.330     1.035    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X24Y46         RAMD32                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.830     0.832    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X24Y46                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.252     0.580    
    SLICE_X24Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.966%)  route 0.330ns (70.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.563     0.565    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X25Y49                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=17, routed)          0.330     1.035    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X24Y46         RAMD32                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.830     0.832    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X24Y46                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.252     0.580    
    SLICE_X24Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
Waveform:           { 0 67.8135 }
Period:             135.627
Sources:            { Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                                                                                                                                                                                                                                                              
Min Period        n/a     BUFG/I              n/a            2.155     135.627  133.472  BUFGCTRL_X0Y30   Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/I                                                                                                                                                                                                    
Min Period        n/a     FDRE/C              n/a            1.474     135.627  134.153  OLOGIC_X0Y48     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C                                                       
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     135.627  134.378  MMCME2_ADV_X0Y1  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                            
Min Period        n/a     FDRE/C              n/a            1.000     135.627  134.627  SLICE_X27Y44     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C                              
Min Period        n/a     FDRE/C              n/a            1.000     135.627  134.627  SLICE_X27Y44     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C                         
Min Period        n/a     FDRE/C              n/a            1.000     135.627  134.627  SLICE_X27Y44     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C                         
Min Period        n/a     FDRE/C              n/a            1.000     135.627  134.627  SLICE_X27Y44     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C                         
Min Period        n/a     FDRE/C              n/a            1.000     135.627  134.627  SLICE_X24Y44     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C                               
Min Period        n/a     FDRE/C              n/a            1.000     135.627  134.627  SLICE_X26Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1/C                                                                                            
Min Period        n/a     FDRE/C              n/a            1.000     135.627  134.627  SLICE_X26Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_2/C                                                                                                  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   135.627  77.733   MMCME2_ADV_X0Y1  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                            
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK     
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK  
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK     
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK  
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK     
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK  
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK     
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK  
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y46     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK     
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y46     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK  
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK     
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK  
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK     
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK  
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK     
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK  
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK     
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y45     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK  
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y46     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK     
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     67.813   66.563   SLICE_X24Y46     Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  To Clock:  clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.799ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.672ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@41.672ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 0.952ns (15.443%)  route 5.212ns (84.557%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 43.162 - 41.672 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.657     1.660    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/Q
                         net (fo=10, routed)          1.288     3.404    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[27]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.528 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_10/O
                         net (fo=1, routed)           0.670     4.198    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_10
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.322 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_4/O
                         net (fo=2, routed)           1.101     5.423    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.124     5.547 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_2/O
                         net (fo=33, routed)          0.916     6.463    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_2
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.587 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_1/O
                         net (fo=31, routed)          1.237     7.824    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_1
    SLICE_X14Y57         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                     41.672    41.672 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    41.672 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477    43.149    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.967    40.182 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    41.584    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    41.675 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.487    43.162    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y57                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[1]/C
                         clock pessimism              0.149    43.311    
                         clock uncertainty           -0.258    43.053    
    SLICE_X14Y57         FDRE (Setup_fdre_C_R)       -0.429    42.624    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         42.624    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                 34.799    

Slack (MET) :             34.799ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.672ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@41.672ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 0.952ns (15.443%)  route 5.212ns (84.557%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 43.162 - 41.672 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.657     1.660    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/Q
                         net (fo=10, routed)          1.288     3.404    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[27]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.528 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_10/O
                         net (fo=1, routed)           0.670     4.198    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_10
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.322 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_4/O
                         net (fo=2, routed)           1.101     5.423    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.124     5.547 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_2/O
                         net (fo=33, routed)          0.916     6.463    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_2
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.587 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_1/O
                         net (fo=31, routed)          1.237     7.824    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_1
    SLICE_X14Y57         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                     41.672    41.672 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    41.672 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477    43.149    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.967    40.182 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    41.584    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    41.675 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.487    43.162    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y57                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[2]/C
                         clock pessimism              0.149    43.311    
                         clock uncertainty           -0.258    43.053    
    SLICE_X14Y57         FDRE (Setup_fdre_C_R)       -0.429    42.624    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         42.624    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                 34.799    

Slack (MET) :             34.799ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.672ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@41.672ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 0.952ns (15.443%)  route 5.212ns (84.557%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 43.162 - 41.672 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.657     1.660    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/Q
                         net (fo=10, routed)          1.288     3.404    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[27]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.528 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_10/O
                         net (fo=1, routed)           0.670     4.198    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_10
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.322 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_4/O
                         net (fo=2, routed)           1.101     5.423    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.124     5.547 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_2/O
                         net (fo=33, routed)          0.916     6.463    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_2
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.587 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_1/O
                         net (fo=31, routed)          1.237     7.824    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_1
    SLICE_X14Y57         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                     41.672    41.672 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    41.672 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477    43.149    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.967    40.182 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    41.584    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    41.675 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.487    43.162    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y57                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[3]/C
                         clock pessimism              0.149    43.311    
                         clock uncertainty           -0.258    43.053    
    SLICE_X14Y57         FDRE (Setup_fdre_C_R)       -0.429    42.624    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         42.624    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                 34.799    

Slack (MET) :             34.940ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.672ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@41.672ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.952ns (15.804%)  route 5.072ns (84.196%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 43.162 - 41.672 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.657     1.660    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/Q
                         net (fo=10, routed)          1.288     3.404    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[27]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.528 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_10/O
                         net (fo=1, routed)           0.670     4.198    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_10
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.322 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_4/O
                         net (fo=2, routed)           1.101     5.423    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.124     5.547 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_2/O
                         net (fo=33, routed)          0.916     6.463    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_2
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.587 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_1/O
                         net (fo=31, routed)          1.097     7.684    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_1
    SLICE_X14Y58         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                     41.672    41.672 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    41.672 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477    43.149    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.967    40.182 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    41.584    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    41.675 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.487    43.162    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y58                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[4]/C
                         clock pessimism              0.149    43.311    
                         clock uncertainty           -0.258    43.053    
    SLICE_X14Y58         FDRE (Setup_fdre_C_R)       -0.429    42.624    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         42.624    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 34.940    

Slack (MET) :             34.940ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.672ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@41.672ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.952ns (15.804%)  route 5.072ns (84.196%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 43.162 - 41.672 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.657     1.660    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/Q
                         net (fo=10, routed)          1.288     3.404    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[27]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.528 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_10/O
                         net (fo=1, routed)           0.670     4.198    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_10
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.322 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_4/O
                         net (fo=2, routed)           1.101     5.423    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.124     5.547 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_2/O
                         net (fo=33, routed)          0.916     6.463    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_2
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.587 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_1/O
                         net (fo=31, routed)          1.097     7.684    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_1
    SLICE_X14Y58         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                     41.672    41.672 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    41.672 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477    43.149    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.967    40.182 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    41.584    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    41.675 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.487    43.162    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y58                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[5]/C
                         clock pessimism              0.149    43.311    
                         clock uncertainty           -0.258    43.053    
    SLICE_X14Y58         FDRE (Setup_fdre_C_R)       -0.429    42.624    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         42.624    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 34.940    

Slack (MET) :             34.940ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.672ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@41.672ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.952ns (15.804%)  route 5.072ns (84.196%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 43.162 - 41.672 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.657     1.660    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/Q
                         net (fo=10, routed)          1.288     3.404    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[27]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.528 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_10/O
                         net (fo=1, routed)           0.670     4.198    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_10
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.322 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_4/O
                         net (fo=2, routed)           1.101     5.423    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.124     5.547 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_2/O
                         net (fo=33, routed)          0.916     6.463    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_2
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.587 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_1/O
                         net (fo=31, routed)          1.097     7.684    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_1
    SLICE_X14Y58         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                     41.672    41.672 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    41.672 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477    43.149    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.967    40.182 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    41.584    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    41.675 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.487    43.162    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y58                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[6]/C
                         clock pessimism              0.149    43.311    
                         clock uncertainty           -0.258    43.053    
    SLICE_X14Y58         FDRE (Setup_fdre_C_R)       -0.429    42.624    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         42.624    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 34.940    

Slack (MET) :             34.940ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.672ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@41.672ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.952ns (15.804%)  route 5.072ns (84.196%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 43.162 - 41.672 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.657     1.660    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/Q
                         net (fo=10, routed)          1.288     3.404    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[27]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.528 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_10/O
                         net (fo=1, routed)           0.670     4.198    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_10
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.322 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_4/O
                         net (fo=2, routed)           1.101     5.423    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.124     5.547 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_2/O
                         net (fo=33, routed)          0.916     6.463    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_2
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.587 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_1/O
                         net (fo=31, routed)          1.097     7.684    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_1
    SLICE_X14Y58         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                     41.672    41.672 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    41.672 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477    43.149    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.967    40.182 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    41.584    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    41.675 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.487    43.162    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y58                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[7]/C
                         clock pessimism              0.149    43.311    
                         clock uncertainty           -0.258    43.053    
    SLICE_X14Y58         FDRE (Setup_fdre_C_R)       -0.429    42.624    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         42.624    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 34.940    

Slack (MET) :             35.090ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.672ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@41.672ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 0.952ns (16.210%)  route 4.921ns (83.790%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 43.161 - 41.672 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.657     1.660    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/Q
                         net (fo=10, routed)          1.288     3.404    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[27]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.528 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_10/O
                         net (fo=1, routed)           0.670     4.198    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_10
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.322 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_4/O
                         net (fo=2, routed)           1.101     5.423    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.124     5.547 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_2/O
                         net (fo=33, routed)          0.916     6.463    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_2
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.587 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_1/O
                         net (fo=31, routed)          0.946     7.533    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_1
    SLICE_X14Y59         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                     41.672    41.672 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    41.672 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477    43.149    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.967    40.182 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    41.584    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    41.675 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.486    43.161    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y59                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[10]/C
                         clock pessimism              0.149    43.310    
                         clock uncertainty           -0.258    43.052    
    SLICE_X14Y59         FDRE (Setup_fdre_C_R)       -0.429    42.623    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         42.623    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                 35.090    

Slack (MET) :             35.090ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.672ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@41.672ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 0.952ns (16.210%)  route 4.921ns (83.790%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 43.161 - 41.672 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.657     1.660    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/Q
                         net (fo=10, routed)          1.288     3.404    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[27]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.528 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_10/O
                         net (fo=1, routed)           0.670     4.198    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_10
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.322 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_4/O
                         net (fo=2, routed)           1.101     5.423    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.124     5.547 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_2/O
                         net (fo=33, routed)          0.916     6.463    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_2
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.587 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_1/O
                         net (fo=31, routed)          0.946     7.533    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_1
    SLICE_X14Y59         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                     41.672    41.672 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    41.672 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477    43.149    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.967    40.182 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    41.584    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    41.675 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.486    43.161    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y59                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[11]/C
                         clock pessimism              0.149    43.310    
                         clock uncertainty           -0.258    43.052    
    SLICE_X14Y59         FDRE (Setup_fdre_C_R)       -0.429    42.623    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         42.623    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                 35.090    

Slack (MET) :             35.090ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.672ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@41.672ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 0.952ns (16.210%)  route 4.921ns (83.790%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 43.161 - 41.672 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.657     1.660    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     2.116 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[27]/Q
                         net (fo=10, routed)          1.288     3.404    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[27]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.528 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_10/O
                         net (fo=1, routed)           0.670     4.198    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_10
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.322 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_4/O
                         net (fo=2, routed)           1.101     5.423    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_4
    SLICE_X15Y60         LUT5 (Prop_lut5_I0_O)        0.124     5.547 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_2/O
                         net (fo=33, routed)          0.916     6.463    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_2
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.587 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[31]_i_1/O
                         net (fo=31, routed)          0.946     7.533    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_1
    SLICE_X14Y59         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                     41.672    41.672 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    41.672 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477    43.149    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.967    40.182 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    41.584    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    41.675 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.486    43.161    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y59                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[8]/C
                         clock pessimism              0.149    43.310    
                         clock uncertainty           -0.258    43.052    
    SLICE_X14Y59         FDRE (Setup_fdre_C_R)       -0.429    42.623    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         42.623    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                 35.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_7_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.172%)  route 0.164ns (53.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.557     0.559    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y60                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[12]/Q
                         net (fo=10, routed)          0.164     0.864    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[12]
    SLICE_X17Y61         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_7_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.826     0.828    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X17Y61                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_7_reg[12]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X17Y61         FDRE (Hold_fdre_C_D)         0.070     0.664    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_7_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.309%)  route 0.163ns (53.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.558     0.560    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y58                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[6]/Q
                         net (fo=10, routed)          0.163     0.864    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[6]
    SLICE_X17Y59         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.827     0.829    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X17Y59                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[6]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X17Y59         FDRE (Hold_fdre_C_D)         0.066     0.661    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.217%)  route 0.158ns (52.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.558     0.560    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y59                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[10]/Q
                         net (fo=10, routed)          0.158     0.858    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[10]
    SLICE_X16Y59         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.827     0.829    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X16Y59                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_1_reg[10]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X16Y59         FDRE (Hold_fdre_C_D)         0.059     0.654    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.556     0.558    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y62                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[21]/Q
                         net (fo=10, routed)          0.173     0.872    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[21]
    SLICE_X12Y63         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.826     0.828    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X12Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_1_reg[21]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X12Y63         FDRE (Hold_fdre_C_D)         0.059     0.653    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_sample_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.627%)  route 0.148ns (44.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.558     0.560    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X15Y59                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_sample_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_sample_reg[1]/Q
                         net (fo=5, routed)           0.148     0.849    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_sample[1]
    SLICE_X15Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.894 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.894    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[0]_i_1
    SLICE_X15Y58         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.827     0.829    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X15Y58                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[0]/C
                         clock pessimism             -0.253     0.576    
    SLICE_X15Y58         FDRE (Hold_fdre_C_D)         0.091     0.667    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.409%)  route 0.191ns (57.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.557     0.559    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y61                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[17]/Q
                         net (fo=11, routed)          0.191     0.891    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[17]
    SLICE_X19Y60         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.826     0.828    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X19Y60                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[17]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X19Y60         FDRE (Hold_fdre_C_D)         0.070     0.664    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.514%)  route 0.176ns (55.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.558     0.560    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y57                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[1]/Q
                         net (fo=10, routed)          0.176     0.876    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[1]
    SLICE_X16Y58         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.827     0.829    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X16Y58                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[1]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X16Y58         FDRE (Hold_fdre_C_D)         0.052     0.647    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_8_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.719%)  route 0.197ns (58.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.555     0.557    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[26]/Q
                         net (fo=10, routed)          0.197     0.895    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[26]
    SLICE_X13Y65         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_8_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.825     0.827    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X13Y65                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_8_reg[26]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.066     0.659    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_8_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.754%)  route 0.205ns (59.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.555     0.557    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[26]/Q
                         net (fo=10, routed)          0.205     0.903    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[26]
    SLICE_X13Y63         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.826     0.828    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X13Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[26]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X13Y63         FDRE (Hold_fdre_C_D)         0.066     0.660    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Path Group:             clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.557     0.559    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X14Y60                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[12]/Q
                         net (fo=10, routed)          0.208     0.908    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter[12]
    SLICE_X18Y60         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.826     0.828    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X18Y60                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[12]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X18Y60         FDRE (Hold_fdre_C_D)         0.070     0.664    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
Waveform:           { 0 20.836 }
Period:             41.672
Sources:            { Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                 
Min Period        n/a     BUFG/I              n/a            2.155     41.672  39.517   BUFGCTRL_X0Y29   Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/I                                                       
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     41.672  40.423   MMCME2_ADV_X0Y1  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1                                               
Min Period        n/a     FDRE/C              n/a            1.000     41.672  40.672   SLICE_X15Y58     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[0]/C     
Min Period        n/a     FDRE/C              n/a            1.000     41.672  40.672   SLICE_X14Y59     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[10]/C    
Min Period        n/a     FDRE/C              n/a            1.000     41.672  40.672   SLICE_X14Y59     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[11]/C    
Min Period        n/a     FDRE/C              n/a            1.000     41.672  40.672   SLICE_X14Y60     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[12]/C    
Min Period        n/a     FDRE/C              n/a            1.000     41.672  40.672   SLICE_X14Y60     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[13]/C    
Min Period        n/a     FDRE/C              n/a            1.000     41.672  40.672   SLICE_X14Y60     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[14]/C    
Min Period        n/a     FDRE/C              n/a            1.000     41.672  40.672   SLICE_X14Y60     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[15]/C    
Min Period        n/a     FDRE/C              n/a            1.000     41.672  40.672   SLICE_X14Y61     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[16]/C    
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   41.672  171.688  MMCME2_ADV_X0Y1  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1                                               
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X2Y60      Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_1_reg[29]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X5Y60      Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[25]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X2Y61      Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[29]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X4Y61      Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[22]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X3Y61      Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[29]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X5Y61      Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[24]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X5Y61      Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[25]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X5Y61      Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[30]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X4Y60      Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_6_reg[29]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X14Y60     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[12]/C    
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X15Y58     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[0]/C     
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X15Y58     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[0]/C     
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X14Y59     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[10]/C    
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X14Y59     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[10]/C    
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X14Y59     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[11]/C    
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X14Y59     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[11]/C    
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X14Y60     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[12]/C    
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X14Y60     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[12]/C    
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X14Y60     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[13]/C    
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.836  20.336   SLICE_X14Y60     Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/counter_reg[13]/C    



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  To Clock:  clkfbout_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
Waveform:           { 0 30 }
Period:             60.000
Sources:            { Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                     
Min Period  n/a     BUFG/I               n/a            2.155     60.000  57.845   BUFGCTRL_X0Y31   Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     60.000  58.751   MMCME2_ADV_X0Y1  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     60.000  58.751   MMCME2_ADV_X0Y1  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   60.000  40.000   MMCME2_ADV_X0Y1  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   60.000  153.360  MMCME2_ADV_X0Y1  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 2.431ns (26.530%)  route 6.732ns (73.470%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.663     2.971    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X32Y55                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/Q
                         net (fo=115, routed)         1.211     4.700    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx_reg[2]
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.152     4.852 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_14/O
                         net (fo=2, routed)           0.684     5.536    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_14
    SLICE_X32Y56         LUT4 (Prop_lut4_I3_O)        0.374     5.910 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_13/O
                         net (fo=9, routed)           0.770     6.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_13
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.323     7.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[15]_i_36/O
                         net (fo=3, routed)           0.962     7.965    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[15]_i_36
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.332     8.297 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_11/O
                         net (fo=1, routed)           0.591     8.888    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_11
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_2/O
                         net (fo=5, routed)           0.870     9.882    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_2
    SLICE_X29Y59         LUT3 (Prop_lut3_I0_O)        0.152    10.034 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_7/O
                         net (fo=1, routed)           0.266    10.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_7
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.631 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_4/O
                         net (fo=4, routed)           0.667    11.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_4
    SLICE_X29Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.423 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[20]_i_1/O
                         net (fo=21, routed)          0.712    12.134    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[20]_i_1
    SLICE_X28Y57         FDSE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.488    12.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X28Y57                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[0]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X28Y57         FDSE (Setup_fdse_C_S)       -0.524    12.232    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[0]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 2.431ns (26.530%)  route 6.732ns (73.470%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.663     2.971    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X32Y55                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/Q
                         net (fo=115, routed)         1.211     4.700    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx_reg[2]
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.152     4.852 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_14/O
                         net (fo=2, routed)           0.684     5.536    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_14
    SLICE_X32Y56         LUT4 (Prop_lut4_I3_O)        0.374     5.910 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_13/O
                         net (fo=9, routed)           0.770     6.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_13
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.323     7.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[15]_i_36/O
                         net (fo=3, routed)           0.962     7.965    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[15]_i_36
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.332     8.297 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_11/O
                         net (fo=1, routed)           0.591     8.888    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_11
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_2/O
                         net (fo=5, routed)           0.870     9.882    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_2
    SLICE_X29Y59         LUT3 (Prop_lut3_I0_O)        0.152    10.034 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_7/O
                         net (fo=1, routed)           0.266    10.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_7
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.631 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_4/O
                         net (fo=4, routed)           0.667    11.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_4
    SLICE_X29Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.423 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[20]_i_1/O
                         net (fo=21, routed)          0.712    12.134    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[20]_i_1
    SLICE_X28Y57         FDSE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.488    12.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X28Y57                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[1]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X28Y57         FDSE (Setup_fdse_C_S)       -0.524    12.232    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[1]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 2.431ns (26.530%)  route 6.732ns (73.470%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.663     2.971    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X32Y55                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/Q
                         net (fo=115, routed)         1.211     4.700    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx_reg[2]
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.152     4.852 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_14/O
                         net (fo=2, routed)           0.684     5.536    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_14
    SLICE_X32Y56         LUT4 (Prop_lut4_I3_O)        0.374     5.910 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_13/O
                         net (fo=9, routed)           0.770     6.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_13
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.323     7.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[15]_i_36/O
                         net (fo=3, routed)           0.962     7.965    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[15]_i_36
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.332     8.297 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_11/O
                         net (fo=1, routed)           0.591     8.888    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_11
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_2/O
                         net (fo=5, routed)           0.870     9.882    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_2
    SLICE_X29Y59         LUT3 (Prop_lut3_I0_O)        0.152    10.034 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_7/O
                         net (fo=1, routed)           0.266    10.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_7
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.631 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_4/O
                         net (fo=4, routed)           0.667    11.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_4
    SLICE_X29Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.423 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[20]_i_1/O
                         net (fo=21, routed)          0.712    12.134    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[20]_i_1
    SLICE_X28Y57         FDSE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.488    12.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X28Y57                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[2]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X28Y57         FDSE (Setup_fdse_C_S)       -0.524    12.232    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[2]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 2.431ns (26.530%)  route 6.732ns (73.470%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.663     2.971    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X32Y55                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/Q
                         net (fo=115, routed)         1.211     4.700    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx_reg[2]
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.152     4.852 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_14/O
                         net (fo=2, routed)           0.684     5.536    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_14
    SLICE_X32Y56         LUT4 (Prop_lut4_I3_O)        0.374     5.910 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_13/O
                         net (fo=9, routed)           0.770     6.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_13
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.323     7.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[15]_i_36/O
                         net (fo=3, routed)           0.962     7.965    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[15]_i_36
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.332     8.297 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_11/O
                         net (fo=1, routed)           0.591     8.888    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_11
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_2/O
                         net (fo=5, routed)           0.870     9.882    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_2
    SLICE_X29Y59         LUT3 (Prop_lut3_I0_O)        0.152    10.034 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_7/O
                         net (fo=1, routed)           0.266    10.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_7
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.631 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_4/O
                         net (fo=4, routed)           0.667    11.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_4
    SLICE_X29Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.423 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[20]_i_1/O
                         net (fo=21, routed)          0.712    12.134    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[20]_i_1
    SLICE_X28Y57         FDSE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.488    12.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X28Y57                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[3]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X28Y57         FDSE (Setup_fdse_C_S)       -0.524    12.232    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[3]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 2.431ns (26.678%)  route 6.681ns (73.322%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.663     2.971    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X32Y55                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/Q
                         net (fo=115, routed)         1.211     4.700    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx_reg[2]
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.152     4.852 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_14/O
                         net (fo=2, routed)           0.684     5.536    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_14
    SLICE_X32Y56         LUT4 (Prop_lut4_I3_O)        0.374     5.910 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_13/O
                         net (fo=9, routed)           0.770     6.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_13
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.323     7.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[15]_i_36/O
                         net (fo=3, routed)           0.962     7.965    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[15]_i_36
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.332     8.297 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_11/O
                         net (fo=1, routed)           0.591     8.888    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_11
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_2/O
                         net (fo=5, routed)           0.870     9.882    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_2
    SLICE_X29Y59         LUT3 (Prop_lut3_I0_O)        0.152    10.034 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_7/O
                         net (fo=1, routed)           0.266    10.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_7
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.631 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_4/O
                         net (fo=4, routed)           0.667    11.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_4
    SLICE_X29Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.423 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[20]_i_1/O
                         net (fo=21, routed)          0.661    12.083    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[20]_i_1
    SLICE_X28Y61         FDSE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.486    12.678    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X28Y61                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[16]/C
                         clock pessimism              0.230    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X28Y61         FDSE (Setup_fdse_C_S)       -0.524    12.230    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[16]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 2.431ns (26.678%)  route 6.681ns (73.322%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.663     2.971    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X32Y55                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/Q
                         net (fo=115, routed)         1.211     4.700    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx_reg[2]
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.152     4.852 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_14/O
                         net (fo=2, routed)           0.684     5.536    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_14
    SLICE_X32Y56         LUT4 (Prop_lut4_I3_O)        0.374     5.910 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_13/O
                         net (fo=9, routed)           0.770     6.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_13
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.323     7.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[15]_i_36/O
                         net (fo=3, routed)           0.962     7.965    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[15]_i_36
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.332     8.297 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_11/O
                         net (fo=1, routed)           0.591     8.888    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_11
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_2/O
                         net (fo=5, routed)           0.870     9.882    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_2
    SLICE_X29Y59         LUT3 (Prop_lut3_I0_O)        0.152    10.034 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_7/O
                         net (fo=1, routed)           0.266    10.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_7
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.631 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_4/O
                         net (fo=4, routed)           0.667    11.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_4
    SLICE_X29Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.423 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[20]_i_1/O
                         net (fo=21, routed)          0.661    12.083    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[20]_i_1
    SLICE_X28Y61         FDSE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.486    12.678    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X28Y61                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[17]/C
                         clock pessimism              0.230    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X28Y61         FDSE (Setup_fdse_C_S)       -0.524    12.230    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[17]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 2.431ns (26.678%)  route 6.681ns (73.322%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.663     2.971    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X32Y55                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/Q
                         net (fo=115, routed)         1.211     4.700    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx_reg[2]
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.152     4.852 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_14/O
                         net (fo=2, routed)           0.684     5.536    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_14
    SLICE_X32Y56         LUT4 (Prop_lut4_I3_O)        0.374     5.910 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_13/O
                         net (fo=9, routed)           0.770     6.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_13
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.323     7.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[15]_i_36/O
                         net (fo=3, routed)           0.962     7.965    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[15]_i_36
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.332     8.297 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_11/O
                         net (fo=1, routed)           0.591     8.888    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_11
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_2/O
                         net (fo=5, routed)           0.870     9.882    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_2
    SLICE_X29Y59         LUT3 (Prop_lut3_I0_O)        0.152    10.034 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_7/O
                         net (fo=1, routed)           0.266    10.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_7
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.631 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_4/O
                         net (fo=4, routed)           0.667    11.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_4
    SLICE_X29Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.423 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[20]_i_1/O
                         net (fo=21, routed)          0.661    12.083    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[20]_i_1
    SLICE_X28Y61         FDSE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.486    12.678    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X28Y61                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[18]/C
                         clock pessimism              0.230    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X28Y61         FDSE (Setup_fdse_C_S)       -0.524    12.230    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[18]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 2.431ns (26.678%)  route 6.681ns (73.322%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.663     2.971    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X32Y55                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/Q
                         net (fo=115, routed)         1.211     4.700    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx_reg[2]
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.152     4.852 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_14/O
                         net (fo=2, routed)           0.684     5.536    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_14
    SLICE_X32Y56         LUT4 (Prop_lut4_I3_O)        0.374     5.910 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_13/O
                         net (fo=9, routed)           0.770     6.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_13
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.323     7.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[15]_i_36/O
                         net (fo=3, routed)           0.962     7.965    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[15]_i_36
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.332     8.297 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_11/O
                         net (fo=1, routed)           0.591     8.888    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_11
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_2/O
                         net (fo=5, routed)           0.870     9.882    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_2
    SLICE_X29Y59         LUT3 (Prop_lut3_I0_O)        0.152    10.034 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_7/O
                         net (fo=1, routed)           0.266    10.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_7
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.631 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_4/O
                         net (fo=4, routed)           0.667    11.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_4
    SLICE_X29Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.423 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[20]_i_1/O
                         net (fo=21, routed)          0.661    12.083    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[20]_i_1
    SLICE_X28Y61         FDSE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.486    12.678    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X28Y61                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[19]/C
                         clock pessimism              0.230    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X28Y61         FDSE (Setup_fdse_C_S)       -0.524    12.230    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[19]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 2.431ns (26.673%)  route 6.683ns (73.327%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.663     2.971    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X32Y55                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/Q
                         net (fo=115, routed)         1.211     4.700    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx_reg[2]
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.152     4.852 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_14/O
                         net (fo=2, routed)           0.684     5.536    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_14
    SLICE_X32Y56         LUT4 (Prop_lut4_I3_O)        0.374     5.910 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_13/O
                         net (fo=9, routed)           0.770     6.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_13
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.323     7.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[15]_i_36/O
                         net (fo=3, routed)           0.962     7.965    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[15]_i_36
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.332     8.297 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_11/O
                         net (fo=1, routed)           0.591     8.888    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_11
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_2/O
                         net (fo=5, routed)           0.870     9.882    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_2
    SLICE_X29Y59         LUT3 (Prop_lut3_I0_O)        0.152    10.034 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_7/O
                         net (fo=1, routed)           0.266    10.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_7
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.631 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_4/O
                         net (fo=4, routed)           0.667    11.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_4
    SLICE_X29Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.423 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[20]_i_1/O
                         net (fo=21, routed)          0.663    12.085    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[20]_i_1
    SLICE_X28Y58         FDSE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.488    12.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X28Y58                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[4]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X28Y58         FDSE (Setup_fdse_C_S)       -0.524    12.232    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[4]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 2.431ns (26.673%)  route 6.683ns (73.327%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.663     2.971    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X32Y55                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx_reg[2]/Q
                         net (fo=115, routed)         1.211     4.700    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx_reg[2]
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.152     4.852 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_14/O
                         net (fo=2, routed)           0.684     5.536    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_14
    SLICE_X32Y56         LUT4 (Prop_lut4_I3_O)        0.374     5.910 f  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/delay_idx[7]_i_13/O
                         net (fo=9, routed)           0.770     6.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_13
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.323     7.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[15]_i_36/O
                         net (fo=3, routed)           0.962     7.965    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[15]_i_36
    SLICE_X31Y59         LUT6 (Prop_lut6_I3_O)        0.332     8.297 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_11/O
                         net (fo=1, routed)           0.591     8.888    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_11
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.012 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[3]_i_2/O
                         net (fo=5, routed)           0.870     9.882    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[3]_i_2
    SLICE_X29Y59         LUT3 (Prop_lut3_I0_O)        0.152    10.034 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_7/O
                         net (fo=1, routed)           0.266    10.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_7
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.332    10.631 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[23]_i_4/O
                         net (fo=4, routed)           0.667    11.299    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[23]_i_4
    SLICE_X29Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.423 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val[20]_i_1/O
                         net (fo=21, routed)          0.663    12.085    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[20]_i_1
    SLICE_X28Y58         FDSE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.488    12.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X28Y58                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[5]/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X28Y58         FDSE (Setup_fdse_C_S)       -0.524    12.232    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/cnt_val_reg[5]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  0.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.140%)  route 0.239ns (62.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.550     0.890    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X21Y28                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff3_reg[3]/Q
                         net (fo=1, routed)           0.239     1.270    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff3[3]
    SLICE_X23Y26         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.813     1.183    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X23Y26                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[3]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X23Y26         FDRE (Hold_fdre_C_D)         0.070     1.219    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.226ns (55.424%)  route 0.182ns (44.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.556     0.896    Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y36                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/Q
                         net (fo=1, routed)           0.182     1.206    Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/n_0_skid_buffer_reg[14]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.098     1.304 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_1/O
                         net (fo=1, routed)           0.000     1.304    Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[14]
    SLICE_X21Y36         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.825     1.195    Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y36                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.091     1.252    Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/axi_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/axi_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.677%)  route 0.254ns (64.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.559     0.900    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/m01_axi_aclk
    SLICE_X21Y51                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/axi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/axi_data_reg[2]/Q
                         net (fo=1, routed)           0.254     1.295    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/Q[2]
    SLICE_X20Y43         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/axi_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.830     1.200    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/m01_axi_aclk
    SLICE_X20Y43                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/axi_wdata_reg[2]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.063     1.234    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.548%)  route 0.251ns (60.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.558     0.898    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_clk
    SLICE_X6Y19                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.062 r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[6]/Q
                         net (fo=1, routed)           0.251     1.313    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]
    RAMB18_X0Y8          RAMB18E1                                     r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.864     1.234    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/xsdb_clk
    RAMB18_X0Y8                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.953    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.296     1.249    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.572%)  route 0.245ns (63.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.575     0.915    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/xsdb_clk
    SLICE_X3Y22                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.056 r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=58, routed)          0.245     1.301    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X4Y23          RAMD32                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.838     1.208    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X4Y23                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.281     0.927    
    SLICE_X4Y23          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.236    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.572%)  route 0.245ns (63.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.575     0.915    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/xsdb_clk
    SLICE_X3Y22                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.056 r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=58, routed)          0.245     1.301    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X4Y23          RAMD32                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.838     1.208    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X4Y23                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.281     0.927    
    SLICE_X4Y23          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.236    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.572%)  route 0.245ns (63.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.575     0.915    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/xsdb_clk
    SLICE_X3Y22                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.056 r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=58, routed)          0.245     1.301    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X4Y23          RAMD32                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.838     1.208    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X4Y23                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.281     0.927    
    SLICE_X4Y23          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.236    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.572%)  route 0.245ns (63.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.575     0.915    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/xsdb_clk
    SLICE_X3Y22                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.056 r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=58, routed)          0.245     1.301    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X4Y23          RAMD32                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.838     1.208    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X4Y23                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.281     0.927    
    SLICE_X4Y23          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.236    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.572%)  route 0.245ns (63.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.575     0.915    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/xsdb_clk
    SLICE_X3Y22                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.056 r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=58, routed)          0.245     1.301    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X4Y23          RAMD32                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.838     1.208    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X4Y23                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.281     0.927    
    SLICE_X4Y23          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.236    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.572%)  route 0.245ns (63.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.575     0.915    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/xsdb_clk
    SLICE_X3Y22                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.056 r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=58, routed)          0.245     1.301    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X4Y23          RAMD32                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.838     1.208    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X4Y23                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism             -0.281     0.927    
    SLICE_X4Y23          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.236    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin                                                                                                                                                                                                                                                                                                                  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB18_X0Y8     Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB18_X0Y8     Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845  BUFGCTRL_X0Y15  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I                                                                                                                                                                                                                     
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X10Y39    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/axi_arvalid_reg/C                                                                                                                                                                                                                   
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X16Y38    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/axi_awaddr_reg[3]/C                                                                                                                                                                                                                 
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X16Y38    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/axi_awaddr_reg[4]/C                                                                                                                                                                                                                 
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X16Y38    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/axi_awaddr_reg[5]/C                                                                                                                                                                                                                 
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X16Y38    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/axi_awaddr_reg[6]/C                                                                                                                                                                                                                 
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X10Y39    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/axi_awvalid_reg/C                                                                                                                                                                                                                   
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X13Y40    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/axi_bready_reg/C                                                                                                                                                                                                                    
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X28Y41    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK                                                         
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X28Y41    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X28Y41    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK                                                         
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X28Y41    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X28Y41    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK                                                         
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X28Y41    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK                                                      
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X28Y41    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK                                                         
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X28Y41    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y41    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK                                                         
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y41    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y20    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y20    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y20    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK                                                                                                                                     
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y20    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK                                                                                                                                     
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y20    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y20    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y20    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK                                                                                                                                     
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y20    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK                                                                                                                                     
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y20    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y20    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC/CLK                                                                                                                                        



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.076ns (15.766%)  route 5.749ns (84.234%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 33.256 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.876     6.270    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.394 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.417     7.811    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.935 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.957     8.892    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.016 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.386    10.403    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X12Y15         LUT3 (Prop_lut3_I1_O)        0.124    10.527 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=1, routed)           0.000    10.527    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I1
    SLICE_X12Y15         FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.504    33.256    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/idrck
    SLICE_X12Y15                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.307    33.563    
                         clock uncertainty           -0.035    33.528    
    SLICE_X12Y15         FDCE (Setup_fdce_C_D)        0.077    33.605    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         33.605    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                 23.078    

Slack (MET) :             23.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.952ns (15.309%)  route 5.267ns (84.691%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 33.250 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.876     6.270    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.394 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.417     7.811    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.935 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.280     9.215    dbg_hub/inst/U_ICON/U_CMD/E[0]
    SLICE_X18Y14         LUT1 (Prop_lut1_I0_O)        0.124     9.339 r  dbg_hub/inst/U_ICON/U_CMD/shift_bit_count[3]_i_1/O
                         net (fo=4, routed)           0.581     9.920    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/I19[0]
    SLICE_X18Y14         FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.498    33.250    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X18Y14                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/C
                         clock pessimism              0.307    33.557    
                         clock uncertainty           -0.035    33.522    
    SLICE_X18Y14         FDRE (Setup_fdre_C_R)       -0.429    33.093    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         33.093    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 23.172    

Slack (MET) :             23.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.952ns (15.309%)  route 5.267ns (84.691%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 33.250 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.876     6.270    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.394 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.417     7.811    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.935 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.280     9.215    dbg_hub/inst/U_ICON/U_CMD/E[0]
    SLICE_X18Y14         LUT1 (Prop_lut1_I0_O)        0.124     9.339 r  dbg_hub/inst/U_ICON/U_CMD/shift_bit_count[3]_i_1/O
                         net (fo=4, routed)           0.581     9.920    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/I19[0]
    SLICE_X18Y14         FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.498    33.250    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X18Y14                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/C
                         clock pessimism              0.307    33.557    
                         clock uncertainty           -0.035    33.522    
    SLICE_X18Y14         FDRE (Setup_fdre_C_R)       -0.429    33.093    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         33.093    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 23.172    

Slack (MET) :             23.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.952ns (15.309%)  route 5.267ns (84.691%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 33.250 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.876     6.270    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.394 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.417     7.811    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.935 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.280     9.215    dbg_hub/inst/U_ICON/U_CMD/E[0]
    SLICE_X18Y14         LUT1 (Prop_lut1_I0_O)        0.124     9.339 r  dbg_hub/inst/U_ICON/U_CMD/shift_bit_count[3]_i_1/O
                         net (fo=4, routed)           0.581     9.920    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/I19[0]
    SLICE_X18Y14         FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.498    33.250    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X18Y14                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]/C
                         clock pessimism              0.307    33.557    
                         clock uncertainty           -0.035    33.522    
    SLICE_X18Y14         FDRE (Setup_fdre_C_R)       -0.429    33.093    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         33.093    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 23.172    

Slack (MET) :             23.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.952ns (15.309%)  route 5.267ns (84.691%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 33.250 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.876     6.270    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.394 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.417     7.811    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.935 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.280     9.215    dbg_hub/inst/U_ICON/U_CMD/E[0]
    SLICE_X18Y14         LUT1 (Prop_lut1_I0_O)        0.124     9.339 r  dbg_hub/inst/U_ICON/U_CMD/shift_bit_count[3]_i_1/O
                         net (fo=4, routed)           0.581     9.920    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/I19[0]
    SLICE_X18Y14         FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.498    33.250    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X18Y14                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[3]/C
                         clock pessimism              0.307    33.557    
                         clock uncertainty           -0.035    33.522    
    SLICE_X18Y14         FDRE (Setup_fdre_C_R)       -0.429    33.093    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         33.093    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 23.172    

Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 0.952ns (16.330%)  route 4.878ns (83.670%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 33.247 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.876     6.270    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.394 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.417     7.811    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.935 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.957     8.892    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.016 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.515     9.531    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X16Y17         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.495    33.247    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X16Y17                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.307    33.554    
                         clock uncertainty           -0.035    33.519    
    SLICE_X16Y17         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    32.986    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         32.986    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 23.454    

Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 0.952ns (16.330%)  route 4.878ns (83.670%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 33.247 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.876     6.270    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.394 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.417     7.811    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.935 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.957     8.892    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.016 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.515     9.531    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X16Y17         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.495    33.247    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X16Y17                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.307    33.554    
                         clock uncertainty           -0.035    33.519    
    SLICE_X16Y17         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    32.986    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.986    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 23.454    

Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 0.952ns (16.330%)  route 4.878ns (83.670%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 33.247 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.876     6.270    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.394 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.417     7.811    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.935 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.957     8.892    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.016 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.515     9.531    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X16Y17         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.495    33.247    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X16Y17                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.307    33.554    
                         clock uncertainty           -0.035    33.519    
    SLICE_X16Y17         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    32.986    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         32.986    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 23.454    

Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 0.952ns (16.330%)  route 4.878ns (83.670%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 33.247 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.876     6.270    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.394 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.417     7.811    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.935 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.957     8.892    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.016 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.515     9.531    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X16Y17         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.495    33.247    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X16Y17                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism              0.307    33.554    
                         clock uncertainty           -0.035    33.519    
    SLICE_X16Y17         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    32.986    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.986    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 23.454    

Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 0.952ns (16.330%)  route 4.878ns (83.670%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 33.247 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.876     6.270    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.394 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.417     7.811    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.935 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.957     8.892    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.016 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.515     9.531    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X16Y17         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.495    33.247    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X16Y17                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism              0.307    33.554    
                         clock uncertainty           -0.035    33.519    
    SLICE_X16Y17         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    32.986    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         32.986    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 23.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.970%)  route 0.274ns (66.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.560     1.360    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X14Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     1.775    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X16Y15         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.827     1.752    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y15                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.357     1.394    
    SLICE_X16Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.970%)  route 0.274ns (66.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.560     1.360    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X14Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     1.775    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X16Y15         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.827     1.752    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y15                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.357     1.394    
    SLICE_X16Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.970%)  route 0.274ns (66.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.560     1.360    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X14Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     1.775    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X16Y15         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.827     1.752    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y15                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.357     1.394    
    SLICE_X16Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.970%)  route 0.274ns (66.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.560     1.360    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X14Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     1.775    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X16Y15         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.827     1.752    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y15                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.357     1.394    
    SLICE_X16Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.970%)  route 0.274ns (66.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.560     1.360    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X14Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     1.775    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X16Y15         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.827     1.752    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y15                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.357     1.394    
    SLICE_X16Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.970%)  route 0.274ns (66.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.560     1.360    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X14Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     1.775    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X16Y15         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.827     1.752    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y15                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.357     1.394    
    SLICE_X16Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.970%)  route 0.274ns (66.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.560     1.360    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X14Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     1.775    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X16Y15         RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.827     1.752    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y15                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.357     1.394    
    SLICE_X16Y15         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.970%)  route 0.274ns (66.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.560     1.360    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X14Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     1.775    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X16Y15         RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.827     1.752    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y15                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.357     1.394    
    SLICE_X16Y15         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.703    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.905%)  route 0.221ns (61.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.560     1.360    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X14Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.221     1.723    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X16Y17         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.825     1.750    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X16Y17                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.357     1.392    
    SLICE_X16Y17         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.646    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.905%)  route 0.221ns (61.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.560     1.360    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X14Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.221     1.723    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X16Y17         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.825     1.750    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X16Y17                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.357     1.392    
    SLICE_X16Y17         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.646    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin                                                                                                                                                                                             
Min Period        n/a     BUFG/I      n/a            2.155     30.000  27.845  BUFGCTRL_X0Y20  dbg_hub/inst/u_bufg_icon/I                                                                                                                                                                      
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X32Y24    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X32Y24    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X33Y18    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C                                                                                                                                  
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X34Y18    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X34Y18    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X34Y18    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X34Y18    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X33Y22    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C                                                                                                                                  
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X33Y21    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C                                                                                                                           
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y15    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y15    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y15    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y15    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK    
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y15    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y15    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK    
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y15    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK       
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y15    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK    
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y17    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK     
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y17    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y17    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK     
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y17    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y17    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK     
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y17    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y17    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK     
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y17    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK  
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y17    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK     
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y17    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y15    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X16Y15    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.580ns (38.054%)  route 0.944ns (61.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 63.237 - 60.000 ) 
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.943     1.943    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     2.044 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.657     3.701    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456     4.157 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.509     4.666    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.790 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.435     5.225    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X35Y25         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.660    61.660    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    61.751 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.486    63.237    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.464    63.701    
                         clock uncertainty           -0.035    63.666    
    SLICE_X35Y25         FDCE (Setup_fdce_C_D)       -0.067    63.599    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         63.599    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                 58.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.284%)  route 0.341ns (64.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.774     0.774    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.800 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.552     1.351    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141     1.492 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.169     1.662    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.707 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.172     1.879    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X35Y25         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.895     0.895    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.924 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.818     1.742    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.390     1.351    
    SLICE_X35Y25         FDCE (Hold_fdce_C_D)         0.070     1.421    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.457    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location        Pin                                  
Min Period        n/a     BUFG/I   n/a            2.155     60.000  57.845  BUFGCTRL_X0Y21  dbg_hub/inst/u_bufg_icon_update/I    
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X35Y25    dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
Low Pulse Width   Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X35Y25    dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
Low Pulse Width   Fast    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X35Y25    dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X35Y25    dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
High Pulse Width  Fast    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X35Y25    dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.507ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.303ns  (logic 0.478ns (36.694%)  route 0.825ns (63.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.825     1.303    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[1]
    SLICE_X24Y49         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y49         FDCE (Setup_fdce_C_D)       -0.190     9.810    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.810    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.293ns  (logic 0.518ns (40.061%)  route 0.775ns (59.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.775     1.293    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[0]
    SLICE_X31Y40         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y40         FDCE (Setup_fdce_C_D)       -0.047     9.953    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.676ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.042%)  route 0.744ns (58.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.744     1.262    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[1]
    SLICE_X31Y40         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y40         FDCE (Setup_fdce_C_D)       -0.062     9.938    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  8.676    

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.239ns  (logic 0.456ns (36.813%)  route 0.783ns (63.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X26Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.783     1.239    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[2]
    SLICE_X26Y49         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y49         FDCE (Setup_fdce_C_D)       -0.062     9.938    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -1.239    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.697%)  route 0.637ns (60.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X26Y48         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.637     1.056    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[3]
    SLICE_X26Y47         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y47         FDCE (Setup_fdce_C_D)       -0.220     9.780    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.228ns  (logic 0.518ns (42.190%)  route 0.710ns (57.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.710     1.228    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[2]
    SLICE_X31Y39         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y39         FDCE (Setup_fdce_C_D)       -0.047     9.953    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.736ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.217ns  (logic 0.518ns (42.571%)  route 0.699ns (57.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.699     1.217    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[0]
    SLICE_X26Y49         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y49         FDCE (Setup_fdce_C_D)       -0.047     9.953    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  8.736    

Slack (MET) :             8.813ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Path Group:             clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.953ns  (logic 0.478ns (50.178%)  route 0.475ns (49.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.475     0.953    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[3]
    SLICE_X31Y39         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y39         FDCE (Setup_fdce_C_D)       -0.234     9.766    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  8.813    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      134.278ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.278ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (MaxDelay Path 135.627ns)
  Data Path Delay:        1.333ns  (logic 0.518ns (38.855%)  route 0.815ns (61.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 135.627ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X24Y49         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.815     1.333    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[0]
    SLICE_X24Y50         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  135.627   135.627    
    SLICE_X24Y50         FDCE (Setup_fdce_C_D)       -0.016   135.611    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        135.611    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                134.278    

Slack (MET) :             134.375ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (MaxDelay Path 135.627ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.319%)  route 0.766ns (62.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 135.627ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.766     1.222    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[2]
    SLICE_X30Y39         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  135.627   135.627    
    SLICE_X30Y39         FDCE (Setup_fdce_C_D)       -0.030   135.597    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        135.597    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                134.375    

Slack (MET) :             134.407ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (MaxDelay Path 135.627ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.733%)  route 0.610ns (59.267%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 135.627ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X29Y39         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.610     1.029    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[1]
    SLICE_X30Y38         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  135.627   135.627    
    SLICE_X30Y38         FDCE (Setup_fdce_C_D)       -0.191   135.436    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        135.436    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                134.407    

Slack (MET) :             134.500ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (MaxDelay Path 135.627ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.225%)  route 0.624ns (57.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 135.627ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X26Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.624     1.080    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[1]
    SLICE_X26Y48         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  135.627   135.627    
    SLICE_X26Y48         FDCE (Setup_fdce_C_D)       -0.047   135.580    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        135.580    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                134.500    

Slack (MET) :             134.538ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (MaxDelay Path 135.627ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.479%)  route 0.617ns (57.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 135.627ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X25Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.617     1.073    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[3]
    SLICE_X24Y48         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  135.627   135.627    
    SLICE_X24Y48         FDCE (Setup_fdce_C_D)       -0.016   135.611    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        135.611    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                134.538    

Slack (MET) :             134.632ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (MaxDelay Path 135.627ns)
  Data Path Delay:        0.933ns  (logic 0.456ns (48.875%)  route 0.477ns (51.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 135.627ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X26Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.477     0.933    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[2]
    SLICE_X26Y48         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  135.627   135.627    
    SLICE_X26Y48         FDCE (Setup_fdce_C_D)       -0.062   135.565    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        135.565    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                134.632    

Slack (MET) :             134.642ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (MaxDelay Path 135.627ns)
  Data Path Delay:        0.969ns  (logic 0.456ns (47.043%)  route 0.513ns (52.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 135.627ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X29Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.513     0.969    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[0]
    SLICE_X30Y39         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  135.627   135.627    
    SLICE_X30Y39         FDCE (Setup_fdce_C_D)       -0.016   135.611    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        135.611    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                134.642    

Slack (MET) :             134.684ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0)
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.627ns  (MaxDelay Path 135.627ns)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.184%)  route 0.471ns (50.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 135.627ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40                                      0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.471     0.927    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[3]
    SLICE_X30Y40         FDCE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  135.627   135.627    
    SLICE_X30Y40         FDCE (Setup_fdce_C_D)       -0.016   135.611    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        135.611    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                134.684    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :           32  Failing Endpoints,  Worst Slack       -4.465ns,  Total Violation     -121.675ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.465ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.387ns  (clk_fpga_0 rise@9960.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@9959.613ns)
  Data Path Delay:        5.285ns  (logic 0.818ns (15.478%)  route 4.467ns (84.522%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 9962.675 - 9960.000 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 9961.270 - 9959.613 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                   9959.613  9959.613 r  
    BUFGCTRL_X0Y15       BUFG                         0.000  9959.613 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666  9961.279    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308  9957.972 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544  9959.516    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101  9959.616 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.653  9961.270    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X19Y65                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y65         FDRE (Prop_fdre_C_Q)         0.456  9961.726 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[20]/Q
                         net (fo=1, routed)           4.467  9966.192    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2[20]
    SLICE_X17Y66         LUT6 (Prop_lut6_I3_O)        0.124  9966.316 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[20]_i_2/O
                         net (fo=1, routed)           0.000  9966.316    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[20]_i_2
    SLICE_X17Y66         MUXF7 (Prop_muxf7_I0_O)      0.238  9966.555 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.000  9966.555    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[20]
    SLICE_X17Y66         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   9960.000  9960.000 r  
    PS7_X0Y0             PS7                          0.000  9960.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  9961.102    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091  9961.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.483  9962.675    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X17Y66                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000  9962.675    
                         clock uncertainty           -0.649  9962.025    
    SLICE_X17Y66         FDRE (Setup_fdre_C_D)        0.064  9962.090    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                       9962.089    
                         arrival time                       -9966.555    
  -------------------------------------------------------------------
                         slack                                 -4.465    

Slack (VIOLATED) :        -4.340ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.387ns  (clk_fpga_0 rise@9960.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@9959.613ns)
  Data Path Delay:        5.161ns  (logic 0.825ns (15.984%)  route 4.336ns (84.016%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 9962.678 - 9960.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 9961.271 - 9959.613 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                   9959.613  9959.613 r  
    BUFGCTRL_X0Y15       BUFG                         0.000  9959.613 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666  9961.279    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308  9957.972 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544  9959.516    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101  9959.616 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.655  9961.271    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X17Y64                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y64         FDRE (Prop_fdre_C_Q)         0.456  9961.728 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[16]/Q
                         net (fo=1, routed)           4.336  9966.063    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5[16]
    SLICE_X18Y62         LUT6 (Prop_lut6_I5_O)        0.124  9966.188 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[16]_i_3/O
                         net (fo=1, routed)           0.000  9966.188    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[16]_i_3
    SLICE_X18Y62         MUXF7 (Prop_muxf7_I1_O)      0.245  9966.433 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.000  9966.433    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[16]
    SLICE_X18Y62         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   9960.000  9960.000 r  
    PS7_X0Y0             PS7                          0.000  9960.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  9961.102    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091  9961.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.486  9962.678    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X18Y62                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000  9962.678    
                         clock uncertainty           -0.649  9962.028    
    SLICE_X18Y62         FDRE (Setup_fdre_C_D)        0.064  9962.093    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                       9962.093    
                         arrival time                       -9966.433    
  -------------------------------------------------------------------
                         slack                                 -4.340    

Slack (VIOLATED) :        -4.299ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_7_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.387ns  (clk_fpga_0 rise@9960.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@9959.613ns)
  Data Path Delay:        5.118ns  (logic 0.825ns (16.119%)  route 4.293ns (83.881%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 9962.678 - 9960.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 9961.273 - 9959.613 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                   9959.613  9959.613 r  
    BUFGCTRL_X0Y15       BUFG                         0.000  9959.613 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666  9961.279    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308  9957.972 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544  9959.516    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101  9959.616 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.657  9961.273    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X15Y64                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456  9961.729 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_7_reg[2]/Q
                         net (fo=1, routed)           4.293  9966.022    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_7[2]
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.124  9966.146 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           0.000  9966.146    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[2]_i_3
    SLICE_X15Y63         MUXF7 (Prop_muxf7_I1_O)      0.245  9966.392 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000  9966.392    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[2]
    SLICE_X15Y63         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   9960.000  9960.000 r  
    PS7_X0Y0             PS7                          0.000  9960.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  9961.102    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091  9961.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.486  9962.678    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X15Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000  9962.678    
                         clock uncertainty           -0.649  9962.028    
    SLICE_X15Y63         FDRE (Setup_fdre_C_D)        0.064  9962.093    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                       9962.093    
                         arrival time                       -9966.393    
  -------------------------------------------------------------------
                         slack                                 -4.299    

Slack (VIOLATED) :        -4.256ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.387ns  (clk_fpga_0 rise@9960.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@9959.613ns)
  Data Path Delay:        5.126ns  (logic 0.851ns (16.603%)  route 4.275ns (83.397%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 9962.685 - 9960.000 ) 
    Source Clock Delay      (SCD):    1.665ns = ( 9961.278 - 9959.613 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                   9959.613  9959.613 r  
    BUFGCTRL_X0Y15       BUFG                         0.000  9959.613 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666  9961.279    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308  9957.972 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544  9959.516    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101  9959.616 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.662  9961.278    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X10Y64                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518  9961.796 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[0]/Q
                         net (fo=1, routed)           4.275  9966.070    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4[0]
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124  9966.194 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.000  9966.194    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[0]_i_2
    SLICE_X12Y62         MUXF7 (Prop_muxf7_I0_O)      0.209  9966.403 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000  9966.403    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[0]
    SLICE_X12Y62         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   9960.000  9960.000 r  
    PS7_X0Y0             PS7                          0.000  9960.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  9961.102    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091  9961.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.493  9962.686    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X12Y62                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000  9962.686    
                         clock uncertainty           -0.649  9962.036    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.113  9962.149    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                       9962.148    
                         arrival time                       -9966.404    
  -------------------------------------------------------------------
                         slack                                 -4.256    

Slack (VIOLATED) :        -4.202ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_6_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.387ns  (clk_fpga_0 rise@9960.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@9959.613ns)
  Data Path Delay:        5.023ns  (logic 0.825ns (16.425%)  route 4.198ns (83.575%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 9962.679 - 9960.000 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 9961.272 - 9959.613 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                   9959.613  9959.613 r  
    BUFGCTRL_X0Y15       BUFG                         0.000  9959.613 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666  9961.279    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308  9957.972 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544  9959.516    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101  9959.616 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.656  9961.272    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X17Y62                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_6_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.456  9961.729 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_6_reg[12]/Q
                         net (fo=1, routed)           4.198  9965.927    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_6[12]
    SLICE_X18Y61         LUT6 (Prop_lut6_I3_O)        0.124  9966.051 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[12]_i_3/O
                         net (fo=1, routed)           0.000  9966.051    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[12]_i_3
    SLICE_X18Y61         MUXF7 (Prop_muxf7_I1_O)      0.245  9966.296 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000  9966.296    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[12]
    SLICE_X18Y61         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   9960.000  9960.000 r  
    PS7_X0Y0             PS7                          0.000  9960.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  9961.102    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091  9961.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.487  9962.679    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X18Y61                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000  9962.679    
                         clock uncertainty           -0.649  9962.029    
    SLICE_X18Y61         FDRE (Setup_fdre_C_D)        0.064  9962.094    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                       9962.094    
                         arrival time                       -9966.296    
  -------------------------------------------------------------------
                         slack                                 -4.202    

Slack (VIOLATED) :        -4.128ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.387ns  (clk_fpga_0 rise@9960.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@9959.613ns)
  Data Path Delay:        4.947ns  (logic 0.859ns (17.364%)  route 4.088ns (82.636%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 9962.676 - 9960.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 9961.271 - 9959.613 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                   9959.613  9959.613 r  
    BUFGCTRL_X0Y15       BUFG                         0.000  9959.613 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666  9961.279    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308  9957.972 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544  9959.516    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101  9959.616 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.655  9961.271    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X16Y64                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y64         FDRE (Prop_fdre_C_Q)         0.518  9961.789 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_6_reg[3]/Q
                         net (fo=1, routed)           4.088  9965.877    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_6[3]
    SLICE_X14Y66         LUT6 (Prop_lut6_I3_O)        0.124  9966.001 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.000  9966.001    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[3]_i_3
    SLICE_X14Y66         MUXF7 (Prop_muxf7_I1_O)      0.217  9966.218 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000  9966.218    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[3]
    SLICE_X14Y66         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   9960.000  9960.000 r  
    PS7_X0Y0             PS7                          0.000  9960.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  9961.102    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091  9961.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.484  9962.676    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X14Y66                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000  9962.676    
                         clock uncertainty           -0.649  9962.026    
    SLICE_X14Y66         FDRE (Setup_fdre_C_D)        0.064  9962.091    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                       9962.090    
                         arrival time                       -9966.219    
  -------------------------------------------------------------------
                         slack                                 -4.128    

Slack (VIOLATED) :        -4.094ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.387ns  (clk_fpga_0 rise@9960.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@9959.613ns)
  Data Path Delay:        4.913ns  (logic 0.854ns (17.381%)  route 4.059ns (82.619%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 9962.680 - 9960.000 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 9961.275 - 9959.613 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                   9959.613  9959.613 r  
    BUFGCTRL_X0Y15       BUFG                         0.000  9959.613 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666  9961.279    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308  9957.972 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544  9959.516    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101  9959.616 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.659  9961.275    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X16Y58                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.518  9961.793 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[1]/Q
                         net (fo=1, routed)           4.059  9965.853    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3[1]
    SLICE_X17Y60         LUT6 (Prop_lut6_I1_O)        0.124  9965.977 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.000  9965.977    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[1]_i_2
    SLICE_X17Y60         MUXF7 (Prop_muxf7_I0_O)      0.212  9966.188 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000  9966.188    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[1]
    SLICE_X17Y60         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   9960.000  9960.000 r  
    PS7_X0Y0             PS7                          0.000  9960.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  9961.102    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091  9961.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.488  9962.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X17Y60                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000  9962.680    
                         clock uncertainty           -0.649  9962.030    
    SLICE_X17Y60         FDRE (Setup_fdre_C_D)        0.064  9962.095    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                       9962.095    
                         arrival time                       -9966.189    
  -------------------------------------------------------------------
                         slack                                 -4.094    

Slack (VIOLATED) :        -4.068ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.387ns  (clk_fpga_0 rise@9960.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@9959.613ns)
  Data Path Delay:        4.891ns  (logic 0.818ns (16.726%)  route 4.073ns (83.274%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 9962.674 - 9960.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 9961.266 - 9959.613 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                   9959.613  9959.613 r  
    BUFGCTRL_X0Y15       BUFG                         0.000  9959.613 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666  9961.279    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308  9957.972 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544  9959.516    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101  9959.616 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.649  9961.266    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X19Y68                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y68         FDRE (Prop_fdre_C_Q)         0.456  9961.722 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[7]/Q
                         net (fo=1, routed)           4.073  9965.794    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3[7]
    SLICE_X17Y67         LUT6 (Prop_lut6_I1_O)        0.124  9965.918 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.000  9965.918    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[7]_i_2
    SLICE_X17Y67         MUXF7 (Prop_muxf7_I0_O)      0.238  9966.156 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000  9966.156    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[7]
    SLICE_X17Y67         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   9960.000  9960.000 r  
    PS7_X0Y0             PS7                          0.000  9960.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  9961.102    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091  9961.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.482  9962.674    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X17Y67                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000  9962.674    
                         clock uncertainty           -0.649  9962.024    
    SLICE_X17Y67         FDRE (Setup_fdre_C_D)        0.064  9962.089    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                       9962.088    
                         arrival time                       -9966.156    
  -------------------------------------------------------------------
                         slack                                 -4.068    

Slack (VIOLATED) :        -4.063ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.387ns  (clk_fpga_0 rise@9960.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@9959.613ns)
  Data Path Delay:        4.939ns  (logic 0.789ns (15.976%)  route 4.150ns (84.024%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 9962.683 - 9960.000 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 9961.271 - 9959.613 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                   9959.613  9959.613 r  
    BUFGCTRL_X0Y15       BUFG                         0.000  9959.613 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666  9961.279    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308  9957.972 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544  9959.516    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101  9959.616 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.654  9961.271    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X15Y66                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456  9961.727 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[21]/Q
                         net (fo=1, routed)           4.150  9965.876    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4[21]
    SLICE_X12Y65         LUT6 (Prop_lut6_I0_O)        0.124  9966.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.000  9966.000    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[21]_i_2
    SLICE_X12Y65         MUXF7 (Prop_muxf7_I0_O)      0.209  9966.209 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000  9966.209    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[21]
    SLICE_X12Y65         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   9960.000  9960.000 r  
    PS7_X0Y0             PS7                          0.000  9960.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  9961.102    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091  9961.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.491  9962.683    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X12Y65                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000  9962.683    
                         clock uncertainty           -0.649  9962.033    
    SLICE_X12Y65         FDRE (Setup_fdre_C_D)        0.113  9962.146    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                       9962.146    
                         arrival time                       -9966.209    
  -------------------------------------------------------------------
                         slack                                 -4.063    

Slack (VIOLATED) :        -4.040ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.387ns  (clk_fpga_0 rise@9960.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@9959.613ns)
  Data Path Delay:        4.859ns  (logic 0.880ns (18.112%)  route 3.979ns (81.888%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 9962.680 - 9960.000 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 9961.275 - 9959.613 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                   9959.613  9959.613 r  
    BUFGCTRL_X0Y15       BUFG                         0.000  9959.613 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666  9961.279    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.308  9957.972 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544  9959.516    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101  9959.616 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         1.659  9961.275    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X16Y58                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.518  9961.793 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3_reg[6]/Q
                         net (fo=1, routed)           3.979  9965.771    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_3[6]
    SLICE_X17Y60         LUT6 (Prop_lut6_I1_O)        0.124  9965.896 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.000  9965.896    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[6]_i_2
    SLICE_X17Y60         MUXF7 (Prop_muxf7_I0_O)      0.238  9966.134 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000  9966.134    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[6]
    SLICE_X17Y60         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   9960.000  9960.000 r  
    PS7_X0Y0             PS7                          0.000  9960.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  9961.102    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091  9961.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.488  9962.680    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X17Y60                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000  9962.680    
                         clock uncertainty           -0.649  9962.030    
    SLICE_X17Y60         FDRE (Setup_fdre_C_D)        0.064  9962.095    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                       9962.095    
                         arrival time                       -9966.135    
  -------------------------------------------------------------------
                         slack                                 -4.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.248ns (16.610%)  route 1.245ns (83.390%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.560     0.562    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X13Y61                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[9]/Q
                         net (fo=1, routed)           1.245     1.948    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2[9]
    SLICE_X10Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.993 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.000     1.993    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[9]_i_2
    SLICE_X10Y61         MUXF7 (Prop_muxf7_I0_O)      0.062     2.055 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.055    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[9]
    SLICE_X10Y61         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.831     1.201    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X10Y61                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.649     1.850    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.134     1.984    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.248ns (16.850%)  route 1.224ns (83.150%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.555     0.557    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X17Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[13]/Q
                         net (fo=1, routed)           1.224     1.922    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4[13]
    SLICE_X18Y64         LUT6 (Prop_lut6_I0_O)        0.045     1.967 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[13]_i_2/O
                         net (fo=1, routed)           0.000     1.967    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[13]_i_2
    SLICE_X18Y64         MUXF7 (Prop_muxf7_I0_O)      0.062     2.029 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.029    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[13]
    SLICE_X18Y64         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.825     1.195    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X18Y64                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.649     1.844    
    SLICE_X18Y64         FDRE (Hold_fdre_C_D)         0.105     1.949    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.257ns (17.301%)  route 1.228ns (82.699%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.555     0.557    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X19Y65                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y65         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[2]/Q
                         net (fo=1, routed)           1.228     1.926    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2[2]
    SLICE_X15Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.971 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.000     1.971    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[2]_i_2
    SLICE_X15Y63         MUXF7 (Prop_muxf7_I0_O)      0.071     2.042 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.042    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[2]
    SLICE_X15Y63         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.825     1.195    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X15Y63                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.649     1.844    
    SLICE_X15Y63         FDRE (Hold_fdre_C_D)         0.105     1.949    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.248ns (16.691%)  route 1.238ns (83.309%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.554     0.556    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X15Y66                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[3]/Q
                         net (fo=1, routed)           1.238     1.935    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4[3]
    SLICE_X14Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.980 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.000     1.980    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[3]_i_2
    SLICE_X14Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     2.042 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.042    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[3]
    SLICE_X14Y66         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.823     1.193    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X14Y66                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.649     1.842    
    SLICE_X14Y66         FDRE (Hold_fdre_C_D)         0.105     1.947    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.260ns (17.457%)  route 1.229ns (82.543%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.559     0.561    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X9Y62                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[28]/Q
                         net (fo=1, routed)           1.229     1.931    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5[28]
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.045     1.976 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[28]_i_3/O
                         net (fo=1, routed)           0.000     1.976    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[28]_i_3
    SLICE_X7Y61          MUXF7 (Prop_muxf7_I1_O)      0.074     2.050 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     2.050    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[28]
    SLICE_X7Y61          FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.831     1.201    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X7Y61                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.649     1.850    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.105     1.955    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.257ns (17.245%)  route 1.233ns (82.755%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.554     0.556    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X15Y66                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4_reg[18]/Q
                         net (fo=1, routed)           1.233     1.930    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_4[18]
    SLICE_X14Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.975 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.000     1.975    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[18]_i_2
    SLICE_X14Y66         MUXF7 (Prop_muxf7_I0_O)      0.071     2.046 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.046    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[18]
    SLICE_X14Y66         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.823     1.193    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X14Y66                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.649     1.842    
    SLICE_X14Y66         FDRE (Hold_fdre_C_D)         0.105     1.947    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_8_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.260ns (17.453%)  route 1.230ns (82.547%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.555     0.557    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X18Y65                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_8_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y65         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_8_reg[20]/Q
                         net (fo=1, routed)           1.230     1.927    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_8[20]
    SLICE_X17Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.972 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[20]_i_3/O
                         net (fo=1, routed)           0.000     1.972    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[20]_i_3
    SLICE_X17Y66         MUXF7 (Prop_muxf7_I1_O)      0.074     2.046 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     2.046    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[20]
    SLICE_X17Y66         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.823     1.193    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X17Y66                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.649     1.842    
    SLICE_X17Y66         FDRE (Hold_fdre_C_D)         0.105     1.947    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_6_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.274ns (18.292%)  route 1.224ns (81.708%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.558     0.560    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X6Y63                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_6_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164     0.724 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_6_reg[14]/Q
                         net (fo=1, routed)           1.224     1.948    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_6[14]
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.993 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[14]_i_3/O
                         net (fo=1, routed)           0.000     1.993    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[14]_i_3
    SLICE_X7Y61          MUXF7 (Prop_muxf7_I1_O)      0.065     2.058 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.058    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[14]
    SLICE_X7Y61          FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.831     1.201    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X7Y61                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.649     1.850    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.105     1.955    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.257ns (17.191%)  route 1.238ns (82.809%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.558     0.560    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X18Y59                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y59         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2_reg[6]/Q
                         net (fo=1, routed)           1.238     1.939    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_2[6]
    SLICE_X17Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.984 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.000     1.984    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[6]_i_2
    SLICE_X17Y60         MUXF7 (Prop_muxf7_I0_O)      0.071     2.055 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.055    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[6]
    SLICE_X17Y60         FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.828     1.198    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X17Y60                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.649     1.847    
    SLICE_X17Y60         FDRE (Hold_fdre_C_D)         0.105     1.952    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@20.836ns period=41.672ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.261ns (17.291%)  route 1.248ns (82.709%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.649ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.511ns
    Phase Error              (PE):    0.391ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=301, routed)         0.579     0.581    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/sample_clk
    SLICE_X5Y61                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5_reg[30]/Q
                         net (fo=1, routed)           1.248     1.970    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_5[30]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.045     2.015 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata[30]_i_3/O
                         net (fo=1, routed)           0.000     2.015    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_axi_rdata[30]_i_3
    SLICE_X6Y58          MUXF7 (Prop_muxf7_I1_O)      0.075     2.090 r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/axi_rdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     2.090    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/reg_data_out[30]
    SLICE_X6Y58          FDRE                                         r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.832     1.202    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/s01_axi_aclk
    SLICE_X6Y58                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.649     1.851    
    SLICE_X6Y58          FDRE (Hold_fdre_C_D)         0.134     1.985    Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.580ns (32.611%)  route 1.199ns (67.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 33.238 - 30.000 ) 
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.943     1.943    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     2.044 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.657     3.701    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456     4.157 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.509     4.666    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.790 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.689     5.479    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y25         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    61.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    61.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.486    63.238    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y25                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    63.238    
                         clock uncertainty           -0.035    63.203    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    62.679    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         62.679    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 57.199    

Slack (MET) :             57.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.580ns (32.611%)  route 1.199ns (67.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 33.238 - 30.000 ) 
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.943     1.943    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     2.044 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.657     3.701    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456     4.157 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.509     4.666    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.790 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.689     5.479    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y25         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    61.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    61.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.486    63.238    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y25                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    63.238    
                         clock uncertainty           -0.035    63.203    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    62.679    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         62.679    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 57.199    

Slack (MET) :             57.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.580ns (32.611%)  route 1.199ns (67.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 33.238 - 30.000 ) 
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.943     1.943    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     2.044 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.657     3.701    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456     4.157 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.509     4.666    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.790 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.689     5.479    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y25         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    61.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    61.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.486    63.238    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y25                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    63.238    
                         clock uncertainty           -0.035    63.203    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    62.679    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         62.679    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 57.199    

Slack (MET) :             57.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.580ns (32.611%)  route 1.199ns (67.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 33.238 - 30.000 ) 
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.943     1.943    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     2.044 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.657     3.701    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456     4.157 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.509     4.666    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.790 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.689     5.479    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y25         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    61.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    61.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.486    63.238    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y25                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    63.238    
                         clock uncertainty           -0.035    63.203    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    62.679    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         62.679    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 57.199    

Slack (MET) :             57.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.580ns (32.611%)  route 1.199ns (67.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 33.238 - 30.000 ) 
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.943     1.943    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     2.044 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.657     3.701    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456     4.157 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.509     4.666    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.790 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.689     5.479    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y25         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    61.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    61.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.486    63.238    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y25                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    63.238    
                         clock uncertainty           -0.035    63.203    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    62.679    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         62.679    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 57.199    

Slack (MET) :             57.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.580ns (32.611%)  route 1.199ns (67.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 33.238 - 30.000 ) 
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.943     1.943    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     2.044 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.657     3.701    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456     4.157 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.509     4.666    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.790 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.689     5.479    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y25         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    61.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    61.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.486    63.238    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y25                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    63.238    
                         clock uncertainty           -0.035    63.203    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    62.679    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         62.679    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 57.199    

Slack (MET) :             57.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.580ns (32.611%)  route 1.199ns (67.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 33.238 - 30.000 ) 
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.943     1.943    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     2.044 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.657     3.701    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456     4.157 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.509     4.666    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.790 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.689     5.479    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y25         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    61.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    61.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.486    63.238    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y25                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    63.238    
                         clock uncertainty           -0.035    63.203    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    62.679    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         62.679    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 57.199    

Slack (MET) :             57.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.580ns (32.611%)  route 1.199ns (67.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 33.238 - 30.000 ) 
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.943     1.943    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     2.044 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.657     3.701    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456     4.157 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.509     4.666    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.790 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.689     5.479    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y25         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    61.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    61.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.486    63.238    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y25                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    63.238    
                         clock uncertainty           -0.035    63.203    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    62.679    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         62.679    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 57.199    

Slack (MET) :             57.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.580ns (28.379%)  route 1.464ns (71.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 33.240 - 30.000 ) 
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.943     1.943    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     2.044 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.657     3.701    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456     4.157 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.504     4.661    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.785 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.960     5.745    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X34Y23         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    61.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    61.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.488    63.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X34Y23                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    63.240    
                         clock uncertainty           -0.035    63.205    
    SLICE_X34Y23         FDCE (Setup_fdce_C_CE)      -0.169    63.036    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         63.036    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                 57.291    

Slack (MET) :             57.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.580ns (28.379%)  route 1.464ns (71.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 33.240 - 30.000 ) 
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.943     1.943    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     2.044 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.657     3.701    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456     4.157 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.504     4.661    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.785 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.960     5.745    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X34Y23         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    61.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    61.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.488    63.240    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X34Y23                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    63.240    
                         clock uncertainty           -0.035    63.205    
    SLICE_X34Y23         FDCE (Setup_fdce_C_CE)      -0.169    63.036    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         63.036    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                 57.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.950%)  route 0.396ns (68.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.774    60.774    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    60.800 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.552    61.351    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    61.492 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.167    61.660    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.045    61.705 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.229    61.934    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X34Y24         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896    30.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.818    31.743    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X34Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    31.743    
                         clock uncertainty            0.035    31.778    
    SLICE_X34Y24         FDCE (Hold_fdce_C_CE)       -0.016    31.762    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                        -31.762    
                         arrival time                          61.934    
  -------------------------------------------------------------------
                         slack                                 30.172    

Slack (MET) :             30.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.950%)  route 0.396ns (68.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.774    60.774    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    60.800 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.552    61.351    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    61.492 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.167    61.660    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.045    61.705 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.229    61.934    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X34Y24         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896    30.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.818    31.743    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X34Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    31.743    
                         clock uncertainty            0.035    31.778    
    SLICE_X34Y24         FDCE (Hold_fdce_C_CE)       -0.016    31.762    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                        -31.762    
                         arrival time                          61.934    
  -------------------------------------------------------------------
                         slack                                 30.172    

Slack (MET) :             30.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.950%)  route 0.396ns (68.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.774    60.774    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    60.800 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.552    61.351    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    61.492 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.167    61.660    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.045    61.705 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.229    61.934    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X34Y24         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896    30.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.818    31.743    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X34Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    31.743    
                         clock uncertainty            0.035    31.778    
    SLICE_X34Y24         FDCE (Hold_fdce_C_CE)       -0.016    31.762    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                        -31.762    
                         arrival time                          61.934    
  -------------------------------------------------------------------
                         slack                                 30.172    

Slack (MET) :             30.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.950%)  route 0.396ns (68.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.774    60.774    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    60.800 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.552    61.351    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    61.492 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.167    61.660    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.045    61.705 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.229    61.934    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X34Y24         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896    30.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.818    31.743    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X34Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    31.743    
                         clock uncertainty            0.035    31.778    
    SLICE_X34Y24         FDCE (Hold_fdce_C_CE)       -0.016    31.762    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                        -31.762    
                         arrival time                          61.934    
  -------------------------------------------------------------------
                         slack                                 30.172    

Slack (MET) :             30.177ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (33.005%)  route 0.378ns (66.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.774    60.774    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    60.800 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.552    61.351    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    61.492 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.167    61.660    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.045    61.705 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.210    61.915    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X33Y24         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896    30.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.817    31.742    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    31.742    
                         clock uncertainty            0.035    31.777    
    SLICE_X33Y24         FDCE (Hold_fdce_C_CE)       -0.039    31.738    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                        -31.738    
                         arrival time                          61.915    
  -------------------------------------------------------------------
                         slack                                 30.177    

Slack (MET) :             30.177ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (33.005%)  route 0.378ns (66.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.774    60.774    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    60.800 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.552    61.351    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    61.492 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.167    61.660    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.045    61.705 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.210    61.915    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X33Y24         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896    30.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.817    31.742    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    31.742    
                         clock uncertainty            0.035    31.777    
    SLICE_X33Y24         FDCE (Hold_fdce_C_CE)       -0.039    31.738    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                        -31.738    
                         arrival time                          61.915    
  -------------------------------------------------------------------
                         slack                                 30.177    

Slack (MET) :             30.177ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (33.005%)  route 0.378ns (66.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.774    60.774    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    60.800 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.552    61.351    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    61.492 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.167    61.660    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.045    61.705 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.210    61.915    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X33Y24         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896    30.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.817    31.742    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    31.742    
                         clock uncertainty            0.035    31.777    
    SLICE_X33Y24         FDCE (Hold_fdce_C_CE)       -0.039    31.738    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                        -31.738    
                         arrival time                          61.915    
  -------------------------------------------------------------------
                         slack                                 30.177    

Slack (MET) :             30.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.686%)  route 0.441ns (70.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.774    60.774    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    60.800 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.552    61.351    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    61.492 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.169    61.662    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.045    61.707 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.271    61.978    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y25         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896    30.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.818    31.743    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y25                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    31.743    
                         clock uncertainty            0.035    31.778    
    SLICE_X34Y25         FDRE (Hold_fdre_C_R)         0.009    31.787    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -31.787    
                         arrival time                          61.978    
  -------------------------------------------------------------------
                         slack                                 30.191    

Slack (MET) :             30.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.686%)  route 0.441ns (70.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.774    60.774    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    60.800 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.552    61.351    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    61.492 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.169    61.662    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.045    61.707 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.271    61.978    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y25         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896    30.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.818    31.743    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y25                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    31.743    
                         clock uncertainty            0.035    31.778    
    SLICE_X34Y25         FDRE (Hold_fdre_C_R)         0.009    31.787    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                        -31.787    
                         arrival time                          61.978    
  -------------------------------------------------------------------
                         slack                                 30.191    

Slack (MET) :             30.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.686%)  route 0.441ns (70.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.774    60.774    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    60.800 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.552    61.351    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y25                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    61.492 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.169    61.662    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.045    61.707 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.271    61.978    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y25         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896    30.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.818    31.743    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y25                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    31.743    
                         clock uncertainty            0.035    31.778    
    SLICE_X34Y25         FDRE (Hold_fdre_C_R)         0.009    31.787    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.787    
                         arrival time                          61.978    
  -------------------------------------------------------------------
                         slack                                 30.191    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.642ns (10.900%)  route 5.248ns (89.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.662     2.970    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y19                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.518     3.488 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/Q
                         net (fo=58, routed)          1.463     4.951    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_rst_i
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.075 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_1__0/O
                         net (fo=267, routed)         3.785     8.860    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/fifo_rst
    SLICE_X3Y17          FDCE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.543    12.735    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X3Y17                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.130    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X3Y17          FDCE (Recov_fdce_C_CLR)     -0.405    12.306    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.642ns (10.824%)  route 5.289ns (89.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.662     2.970    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y19                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.518     3.488 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/Q
                         net (fo=58, routed)          1.463     4.951    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_rst_i
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.075 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_1__0/O
                         net (fo=267, routed)         3.826     8.901    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/fifo_rst
    SLICE_X0Y25          FDPE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.530    12.722    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X0Y25                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.130    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X0Y25          FDPE (Recov_fdpe_C_PRE)     -0.319    12.379    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 0.642ns (10.892%)  route 5.252ns (89.108%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.662     2.970    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y19                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.518     3.488 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/Q
                         net (fo=58, routed)          1.463     4.951    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_rst_i
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.075 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_1__0/O
                         net (fo=267, routed)         3.789     8.864    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/fifo_rst
    SLICE_X2Y17          FDPE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.543    12.735    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X2Y17                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.130    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X2Y17          FDPE (Recov_fdpe_C_PRE)     -0.359    12.352    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.642ns (10.900%)  route 5.248ns (89.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.662     2.970    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y19                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.518     3.488 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/Q
                         net (fo=58, routed)          1.463     4.951    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_rst_i
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.075 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_1__0/O
                         net (fo=267, routed)         3.785     8.860    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/fifo_rst
    SLICE_X3Y17          FDPE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.543    12.735    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X3Y17                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.130    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X3Y17          FDPE (Recov_fdpe_C_PRE)     -0.359    12.352    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.642ns (10.900%)  route 5.248ns (89.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.662     2.970    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y19                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.518     3.488 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/Q
                         net (fo=58, routed)          1.463     4.951    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_rst_i
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.075 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_1__0/O
                         net (fo=267, routed)         3.785     8.860    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/fifo_rst
    SLICE_X3Y17          FDPE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.543    12.735    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X3Y17                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.130    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X3Y17          FDPE (Recov_fdpe_C_PRE)     -0.359    12.352    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.642ns (10.900%)  route 5.248ns (89.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.662     2.970    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y19                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.518     3.488 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/Q
                         net (fo=58, routed)          1.463     4.951    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_rst_i
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.075 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_1__0/O
                         net (fo=267, routed)         3.785     8.860    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/fifo_rst
    SLICE_X3Y17          FDPE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.543    12.735    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X3Y17                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.130    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X3Y17          FDPE (Recov_fdpe_C_PRE)     -0.359    12.352    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 0.642ns (11.720%)  route 4.836ns (88.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.662     2.970    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y19                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.518     3.488 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/Q
                         net (fo=58, routed)          1.463     4.951    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_rst_i
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.075 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_1__0/O
                         net (fo=267, routed)         3.373     8.448    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/fifo_rst
    SLICE_X9Y24          FDPE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.490    12.682    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/I1
    SLICE_X9Y24                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X9Y24          FDPE (Recov_fdpe_C_PRE)     -0.359    12.299    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 0.642ns (12.649%)  route 4.433ns (87.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.662     2.970    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y19                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.518     3.488 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/Q
                         net (fo=58, routed)          1.463     4.951    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_rst_i
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.075 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_1__0/O
                         net (fo=267, routed)         2.971     8.045    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/fifo_rst
    SLICE_X8Y18          FDPE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.497    12.689    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/I1
    SLICE_X8Y18                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.130    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X8Y18          FDPE (Recov_fdpe_C_PRE)     -0.319    12.346    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.642ns (13.866%)  route 3.988ns (86.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.656     2.964    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y23                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         2.297     5.779    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.124     5.903 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.691     7.594    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X15Y13         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.496    12.688    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X15Y13         FDPE (Recov_fdpe_C_PRE)     -0.359    12.305    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.642ns (14.120%)  route 3.905ns (85.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.662     2.970    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y19                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.518     3.488 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/Q
                         net (fo=58, routed)          1.463     4.951    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_rst_i
    SLICE_X26Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.075 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_1__0/O
                         net (fo=267, routed)         2.442     7.517    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/fifo_rst
    SLICE_X12Y19         FDPE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.496    12.688    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/I1
    SLICE_X12Y19                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X12Y19         FDPE (Recov_fdpe_C_PRE)     -0.319    12.345    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  4.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.579     0.919    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X5Y17                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.061 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.136     1.197    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X4Y16          FDCE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.846     1.216    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/xsdb_clk
    SLICE_X4Y16                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.281     0.935    
    SLICE_X4Y16          FDCE (Remov_fdce_C_CLR)     -0.067     0.868    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.579     0.919    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X5Y17                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.061 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.136     1.197    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X4Y16          FDCE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.846     1.216    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/xsdb_clk
    SLICE_X4Y16                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.281     0.935    
    SLICE_X4Y16          FDCE (Remov_fdce_C_CLR)     -0.067     0.868    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.579     0.919    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X5Y17                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.061 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.136     1.197    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X4Y16          FDCE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.846     1.216    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/xsdb_clk
    SLICE_X4Y16                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.281     0.935    
    SLICE_X4Y16          FDCE (Remov_fdce_C_CLR)     -0.067     0.868    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.579     0.919    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X5Y17                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.061 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.136     1.197    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X4Y16          FDPE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.846     1.216    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/xsdb_clk
    SLICE_X4Y16                                                       r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.935    
    SLICE_X4Y16          FDPE (Remov_fdpe_C_PRE)     -0.071     0.864    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.690%)  route 0.143ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.553     0.893    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X35Y27                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=19, routed)          0.143     1.177    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X34Y28         FDCE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.820     1.190    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xsdb_clk
    SLICE_X34Y28                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.283     0.908    
    SLICE_X34Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.690%)  route 0.143ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.553     0.893    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X35Y27                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=19, routed)          0.143     1.177    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X34Y28         FDCE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.820     1.190    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xsdb_clk
    SLICE_X34Y28                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.283     0.908    
    SLICE_X34Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.690%)  route 0.143ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.553     0.893    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X35Y27                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=19, routed)          0.143     1.177    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X34Y28         FDCE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.820     1.190    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xsdb_clk
    SLICE_X34Y28                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.283     0.908    
    SLICE_X34Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.690%)  route 0.143ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.553     0.893    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X35Y27                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=19, routed)          0.143     1.177    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X34Y28         FDCE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.820     1.190    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xsdb_clk
    SLICE_X34Y28                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.283     0.908    
    SLICE_X34Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.690%)  route 0.143ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.553     0.893    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X35Y27                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=19, routed)          0.143     1.177    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X34Y28         FDCE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.820     1.190    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xsdb_clk
    SLICE_X34Y28                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.283     0.908    
    SLICE_X34Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.690%)  route 0.143ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.553     0.893    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/xsdb_clk
    SLICE_X35Y27                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=19, routed)          0.143     1.177    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X34Y28         FDCE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.820     1.190    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/xsdb_clk
    SLICE_X34Y28                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.283     0.908    
    SLICE_X34Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
  To Clock:  clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      133.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             133.936ns  (required time - arrival time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            135.627ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@135.627ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.456ns (45.908%)  route 0.537ns (54.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 137.133 - 135.627 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.666     1.666    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.308    -1.642 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -0.098    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.678     1.681    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X29Y49                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_fdpe_C_Q)         0.456     2.137 f  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.537     2.674    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X28Y49         FDPE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                    135.627   135.627 r  
    BUFGCTRL_X0Y15       BUFG                         0.000   135.627 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        1.477   137.104    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.967   134.137 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402   135.539    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091   135.630 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         1.503   137.133    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X28Y49                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.153   137.286    
                         clock uncertainty           -0.314   136.972    
    SLICE_X28Y49         FDPE (Recov_fdpe_C_PRE)     -0.361   136.611    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        136.611    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                133.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Destination:            Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0  {rise@0.000ns fall@67.813ns period=135.627ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns - clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.614%)  route 0.182ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.544     0.544    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.981    -0.437 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -0.024    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.566     0.568    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X29Y49                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_fdpe_C_Q)         0.141     0.709 f  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.182     0.891    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X28Y49         FDPE                                         f  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4103, routed)        0.811     0.811    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.285    -0.474 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -0.027    Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1_Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=223, routed)         0.834     0.836    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X28Y49                                                      r  Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.255     0.581    
    SLICE_X28Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     0.510    Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.205ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.828ns (13.233%)  route 5.429ns (86.767%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 33.251 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.904     6.298    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.422 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.717     8.139    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.263 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.695     9.958    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X14Y13         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.499    33.251    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X14Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.307    33.558    
                         clock uncertainty           -0.035    33.523    
    SLICE_X14Y13         FDPE (Recov_fdpe_C_PRE)     -0.359    33.164    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         33.164    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 23.205    

Slack (MET) :             23.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.828ns (14.271%)  route 4.974ns (85.729%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 33.248 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.904     6.298    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.422 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.717     8.139    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.263 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.240     9.504    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X18Y16         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.496    33.248    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X18Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.307    33.555    
                         clock uncertainty           -0.035    33.520    
    SLICE_X18Y16         FDCE (Recov_fdce_C_CLR)     -0.405    33.115    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         33.115    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                 23.611    

Slack (MET) :             23.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.828ns (14.271%)  route 4.974ns (85.729%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 33.248 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.904     6.298    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.422 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.717     8.139    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.263 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.240     9.504    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X18Y16         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.496    33.248    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X18Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.307    33.555    
                         clock uncertainty           -0.035    33.520    
    SLICE_X18Y16         FDCE (Recov_fdce_C_CLR)     -0.405    33.115    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         33.115    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                 23.611    

Slack (MET) :             23.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.828ns (14.271%)  route 4.974ns (85.729%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 33.248 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.904     6.298    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.422 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.717     8.139    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.263 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.240     9.504    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X18Y16         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.496    33.248    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X18Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.307    33.555    
                         clock uncertainty           -0.035    33.520    
    SLICE_X18Y16         FDCE (Recov_fdce_C_CLR)     -0.405    33.115    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         33.115    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                 23.611    

Slack (MET) :             23.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.828ns (14.271%)  route 4.974ns (85.729%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 33.248 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.904     6.298    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.422 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.717     8.139    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.263 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.240     9.504    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X18Y16         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.496    33.248    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X18Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              0.307    33.555    
                         clock uncertainty           -0.035    33.520    
    SLICE_X18Y16         FDCE (Recov_fdce_C_CLR)     -0.405    33.115    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         33.115    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                 23.611    

Slack (MET) :             23.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.828ns (14.271%)  route 4.974ns (85.729%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 33.248 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.904     6.298    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.422 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.717     8.139    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.263 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.240     9.504    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X18Y16         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.496    33.248    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X18Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism              0.307    33.555    
                         clock uncertainty           -0.035    33.520    
    SLICE_X18Y16         FDCE (Recov_fdce_C_CLR)     -0.405    33.115    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         33.115    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                 23.611    

Slack (MET) :             23.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 0.828ns (14.037%)  route 5.071ns (85.963%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 33.245 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.904     6.298    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.422 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.717     8.139    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.263 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.337     9.600    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X25Y13         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.493    33.245    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X25Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.408    33.653    
                         clock uncertainty           -0.035    33.617    
    SLICE_X25Y13         FDCE (Recov_fdce_C_CLR)     -0.405    33.212    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         33.212    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 23.612    

Slack (MET) :             23.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 0.828ns (14.037%)  route 5.071ns (85.963%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 33.245 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.904     6.298    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.422 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.717     8.139    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.263 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.337     9.600    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X25Y13         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.493    33.245    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X25Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism              0.408    33.653    
                         clock uncertainty           -0.035    33.617    
    SLICE_X25Y13         FDCE (Recov_fdce_C_CLR)     -0.405    33.212    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         33.212    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 23.612    

Slack (MET) :             23.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 0.828ns (14.037%)  route 5.071ns (85.963%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 33.245 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.904     6.298    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.422 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.717     8.139    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.263 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.337     9.600    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X25Y13         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.493    33.245    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X25Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.408    33.653    
                         clock uncertainty           -0.035    33.617    
    SLICE_X25Y13         FDCE (Recov_fdce_C_CLR)     -0.405    33.212    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         33.212    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 23.612    

Slack (MET) :             23.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 0.828ns (14.037%)  route 5.071ns (85.963%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 33.245 - 30.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.944     1.944    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     2.045 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.657     3.702    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X33Y24                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     4.158 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           1.113     5.270    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.394 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.904     6.298    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.422 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.717     8.139    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.263 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.337     9.600    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X25Y13         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.661    31.661    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    31.752 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.493    33.245    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X25Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.408    33.653    
                         clock uncertainty           -0.035    33.617    
    SLICE_X25Y13         FDCE (Recov_fdce_C_CLR)     -0.405    33.212    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         33.212    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 23.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.783%)  route 0.179ns (52.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.561     1.361    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X30Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.525 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.179     1.704    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X28Y13         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.828     1.753    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X28Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.376     1.376    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.309    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.783%)  route 0.179ns (52.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.561     1.361    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X30Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.525 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.179     1.704    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X28Y13         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.828     1.753    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X28Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.376     1.376    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.309    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.783%)  route 0.179ns (52.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.561     1.361    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X30Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.525 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.179     1.704    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X28Y13         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.828     1.753    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X28Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.376     1.376    
    SLICE_X28Y13         FDPE (Remov_fdpe_C_PRE)     -0.071     1.305    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.783%)  route 0.179ns (52.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.561     1.361    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X30Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.525 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.179     1.704    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X28Y13         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.828     1.753    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/idrck
    SLICE_X28Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.376     1.376    
    SLICE_X28Y13         FDPE (Remov_fdpe_C_PRE)     -0.071     1.305    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.541%)  route 0.188ns (53.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.561     1.361    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X30Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.525 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.714    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I4[0]
    SLICE_X26Y14         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.828     1.753    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X26Y14                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.357     1.395    
    SLICE_X26Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.303    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.541%)  route 0.188ns (53.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.561     1.361    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X30Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.525 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.714    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I4[0]
    SLICE_X26Y14         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.828     1.753    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X26Y14                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.357     1.395    
    SLICE_X26Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.303    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.783%)  route 0.179ns (52.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.561     1.361    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X30Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.525 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.179     1.704    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X29Y13         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.828     1.753    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X29Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.376     1.376    
    SLICE_X29Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.284    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.783%)  route 0.179ns (52.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.561     1.361    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X30Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.525 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.179     1.704    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X29Y13         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.828     1.753    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X29Y13                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.376     1.376    
    SLICE_X29Y13         FDPE (Remov_fdpe_C_PRE)     -0.095     1.281    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.780%)  route 0.205ns (59.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.561     1.361    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X14Y15                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.502 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.205     1.707    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X14Y16         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.826     1.751    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X14Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.376     1.374    
    SLICE_X14Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.282    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.780%)  route 0.205ns (59.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.775     0.775    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.801 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.561     1.361    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X14Y15                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.502 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.205     1.707    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X14Y16         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.826     1.751    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X14Y16                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.376     1.374    
    SLICE_X14Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.282    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.425    





