#           time             counts unit events
     0.050069387         81,717,225      mem_inst_retired.any                                          (35.48%)
     0.050069387         54,654,911      branch-instructions                                           (35.46%)
     0.050069387            161,174      branch-misses             #    0.29% of all branches          (35.36%)
     0.050069387        222,538,318      instructions              #    1.76  insn per cycle           (42.76%)
     0.050069387        126,088,587      cycles                                                        (42.68%)
     0.050069387            213,040      L1-icache-load-misses                                         (39.95%)
     0.050069387         70,441,195      L1-dcache-loads                                               (39.97%)
     0.050069387            106,111      L1-dcache-load-misses     #    0.15% of all L1-dcache accesses  (40.07%)
     0.050069387             25,023      L2-loads                                                      (32.75%)
     0.050069387              7,757      L2-load-misses            #   35.72% of all LL-cache accesses  (32.74%)
     0.050069387             18,410      LLC-loads                                                     (32.75%)
     0.050069387              5,896      LLC-load-misses           #   27.15% of all LL-cache accesses  (32.75%)
     0.100573641         83,779,302      mem_inst_retired.any                                          (35.57%)
     0.100573641         59,199,159      branch-instructions                                           (36.63%)
     0.100573641            159,721      branch-misses             #    0.27% of all branches          (36.63%)
     0.100573641        235,357,761      instructions              #    1.80  insn per cycle           (44.55%)
     0.100573641        130,566,921      cycles                                                        (44.55%)
     0.100573641            159,850      L1-icache-load-misses                                         (40.68%)
     0.100573641         52,762,761      L1-dcache-loads                                               (39.60%)
     0.100573641            105,601      L1-dcache-load-misses     #    0.20% of all L1-dcache accesses  (39.60%)
     0.100573641             22,130      L2-loads                                                      (31.68%)
     0.100573641              6,210      L2-load-misses            #   21.06% of all LL-cache accesses  (31.69%)
     0.100573641             36,835      LLC-loads                                                     (31.69%)
     0.100573641              8,156      LLC-load-misses           #   27.66% of all LL-cache accesses  (31.68%)
     0.151023713         86,111,478      mem_inst_retired.any                                          (31.71%)
     0.151023713         61,835,134      branch-instructions                                           (36.57%)
     0.151023713            196,769      branch-misses             #    0.32% of all branches          (36.57%)
     0.151023713        250,320,243      instructions              #    1.92  insn per cycle           (44.50%)
     0.151023713        130,531,293      cycles                                                        (44.50%)
     0.151023713            241,884      L1-icache-load-misses                                         (44.50%)
     0.151023713         53,116,676      L1-dcache-loads                                               (39.64%)
     0.151023713            165,285      L1-dcache-load-misses     #    0.31% of all L1-dcache accesses  (39.65%)
     0.151023713             42,154      L2-loads                                                      (31.71%)
     0.151023713             11,162      L2-load-misses            #   24.41% of all LL-cache accesses  (31.71%)
     0.151023713             49,318      LLC-loads                                                     (31.71%)
     0.151023713             10,418      LLC-load-misses           #   22.78% of all LL-cache accesses  (31.71%)
     0.201455927        115,604,125      mem_inst_retired.any                                          (31.73%)
     0.201455927         79,232,432      branch-instructions                                           (33.73%)
     0.201455927            284,197      branch-misses             #    0.36% of all branches          (36.54%)
     0.201455927        333,656,728      instructions              #    2.56  insn per cycle           (44.48%)
     0.201455927        130,570,425      cycles                                                        (44.47%)
     0.201455927            168,527      L1-icache-load-misses                                         (44.47%)
     0.201455927         73,965,074      L1-dcache-loads                                               (42.49%)
     0.201455927            204,063      L1-dcache-load-misses     #    0.28% of all L1-dcache accesses  (39.66%)
     0.201455927             39,727      L2-loads                                                      (31.73%)
     0.201455927             12,915      L2-load-misses            #   33.01% of all LL-cache accesses  (31.73%)
     0.201455927             38,514      LLC-loads                                                     (31.73%)
     0.201455927             12,654      LLC-load-misses           #   32.35% of all LL-cache accesses  (31.73%)
     0.251896905        115,935,355      mem_inst_retired.any                                          (31.72%)
     0.251896905         79,346,679      branch-instructions                                           (31.72%)
     0.251896905            277,625      branch-misses             #    0.35% of all branches          (36.56%)
     0.251896905        336,488,120      instructions              #    2.58  insn per cycle           (44.49%)
     0.251896905        130,662,218      cycles                                                        (44.49%)
     0.251896905            134,631      L1-icache-load-misses                                         (44.49%)
     0.251896905         74,251,179      L1-dcache-loads                                               (44.49%)
     0.251896905            201,537      L1-dcache-load-misses     #    0.27% of all L1-dcache accesses  (39.65%)
     0.251896905             38,514      L2-loads                                                      (31.72%)
     0.251896905             12,775      L2-load-misses            #   33.26% of all LL-cache accesses  (31.72%)
     0.251896905             38,308      LLC-loads                                                     (31.72%)
     0.251896905             13,023      LLC-load-misses           #   33.90% of all LL-cache accesses  (31.72%)
     0.302335251         93,692,375      mem_inst_retired.any                                          (31.72%)
     0.302335251         11,515,779      branch-instructions                                           (31.72%)
     0.302335251            356,785      branch-misses             #    3.10% of all branches          (31.99%)
     0.302335251        254,651,357      instructions              #    1.95  insn per cycle           (44.49%)
     0.302335251        130,544,385      cycles                                                        (44.49%)
     0.302335251            213,699      L1-icache-load-misses                                         (44.50%)
     0.302335251         67,719,685      L1-dcache-loads                                               (44.50%)
     0.302335251          1,825,815      L1-dcache-load-misses     #    2.70% of all L1-dcache accesses  (44.25%)
     0.302335251             47,771      L2-loads                                                      (31.72%)
     0.302335251              9,510      L2-load-misses            #   15.67% of all LL-cache accesses  (31.71%)
     0.302335251             73,573      LLC-loads                                                     (31.71%)
     0.302335251              5,057      LLC-load-misses           #    8.33% of all LL-cache accesses  (31.71%)
     0.352778657        123,728,500      mem_inst_retired.any                                          (31.72%)
     0.352778657         14,491,180      branch-instructions                                           (31.72%)
     0.352778657            436,591      branch-misses             #    3.01% of all branches          (31.72%)
     0.352778657        253,577,659      instructions              #    1.94  insn per cycle           (43.01%)
     0.352778657        130,450,081      cycles                                                        (44.48%)
     0.352778657            202,564      L1-icache-load-misses                                         (44.48%)
     0.352778657         81,801,032      L1-dcache-loads                                               (44.48%)
     0.352778657          4,898,835      L1-dcache-load-misses     #    5.99% of all L1-dcache accesses  (44.48%)
     0.352778657            114,419      L2-loads                                                      (31.72%)
     0.352778657              3,545      L2-load-misses            #    2.85% of all LL-cache accesses  (31.73%)
     0.352778657            134,630      LLC-loads                                                     (31.73%)
     0.352778657              6,155      LLC-load-misses           #    4.94% of all LL-cache accesses  (31.73%)
     0.403277697        102,457,132      mem_inst_retired.any                                          (31.69%)
     0.403277697         11,276,357      branch-instructions                                           (31.69%)
     0.403277697            362,776      branch-misses             #    3.22% of all branches          (31.69%)
     0.403277697        228,969,819      instructions              #    1.75  insn per cycle           (39.61%)
     0.403277697        130,644,097      cycles                                                        (44.55%)
     0.403277697            286,959      L1-icache-load-misses                                         (44.55%)
     0.403277697         87,551,640      L1-dcache-loads                                               (44.55%)
     0.403277697          5,312,757      L1-dcache-load-misses     #    6.07% of all L1-dcache accesses  (44.55%)
     0.403277697            114,354      L2-loads                                                      (31.69%)
     0.403277697              8,284      L2-load-misses            #    7.55% of all LL-cache accesses  (31.68%)
     0.403277697            105,197      LLC-loads                                                     (31.68%)
     0.403277697              6,350      LLC-load-misses           #    5.78% of all LL-cache accesses  (31.68%)
     0.453599437        117,310,229      mem_inst_retired.any                                          (31.79%)
     0.453599437         15,271,974      branch-instructions                                           (31.79%)
     0.453599437            502,805      branch-misses             #    3.29% of all branches          (31.79%)
     0.453599437        326,622,227      instructions              #    2.51  insn per cycle           (39.75%)
     0.453599437        130,188,020      cycles                                                        (41.24%)
     0.453599437             74,089      L1-icache-load-misses                                         (44.36%)
     0.453599437        104,545,726      L1-dcache-loads                                               (44.36%)
     0.453599437          5,285,406      L1-dcache-load-misses     #    5.06% of all L1-dcache accesses  (44.36%)
     0.453599437             87,903      L2-loads                                                      (34.93%)
     0.453599437              4,031      L2-load-misses            #    4.08% of all LL-cache accesses  (31.80%)
     0.453599437            109,531      LLC-loads                                                     (31.80%)
     0.453599437              5,437      LLC-load-misses           #    5.51% of all LL-cache accesses  (31.80%)
     0.503923036        138,196,603      mem_inst_retired.any                                          (31.79%)
     0.503923036         16,341,890      branch-instructions                                           (31.79%)
     0.503923036            528,872      branch-misses             #    3.24% of all branches          (31.79%)
     0.503923036        326,089,851      instructions              #    2.50  insn per cycle           (39.74%)
     0.503923036        130,186,732      cycles                                                        (39.74%)
     0.503923036             79,458      L1-icache-load-misses                                         (44.36%)
     0.503923036        118,188,331      L1-dcache-loads                                               (44.36%)
     0.503923036          6,112,808      L1-dcache-load-misses     #    5.17% of all L1-dcache accesses  (44.37%)
     0.503923036             83,840      L2-loads                                                      (36.42%)
     0.503923036              5,619      L2-load-misses            #    6.34% of all LL-cache accesses  (31.80%)
     0.503923036             93,326      LLC-loads                                                     (31.80%)
     0.503923036              8,913      LLC-load-misses           #   10.06% of all LL-cache accesses  (31.80%)
     0.554262728        145,275,190      mem_inst_retired.any                                          (31.78%)
     0.554262728         17,305,991      branch-instructions                                           (31.78%)
     0.554262728            530,525      branch-misses             #    3.07% of all branches          (31.78%)
     0.554262728        335,886,162      instructions              #    2.58  insn per cycle           (39.73%)
     0.554262728        130,268,751      cycles                                                        (39.73%)
     0.554262728             74,627      L1-icache-load-misses                                         (39.95%)
     0.554262728        119,262,477      L1-dcache-loads                                               (44.37%)
     0.554262728          6,118,716      L1-dcache-load-misses     #    5.13% of all L1-dcache accesses  (44.38%)
     0.554262728             67,276      L2-loads                                                      (36.43%)
     0.554262728              5,450      L2-load-misses            #    7.97% of all LL-cache accesses  (36.24%)
     0.554262728             69,408      LLC-loads                                                     (31.79%)
     0.554262728              5,606      LLC-load-misses           #    8.20% of all LL-cache accesses  (31.79%)
     0.604589984        148,155,880      mem_inst_retired.any                                          (31.78%)
     0.604589984         17,403,307      branch-instructions                                           (31.81%)
     0.604589984            552,442      branch-misses             #    3.17% of all branches          (31.81%)
     0.604589984        337,508,011      instructions              #    2.59  insn per cycle           (39.76%)
     0.604589984        130,250,473      cycles                                                        (39.76%)
     0.604589984             44,715      L1-icache-load-misses                                         (39.76%)
     0.604589984        119,485,154      L1-dcache-loads                                               (43.28%)
     0.604589984          6,149,288      L1-dcache-load-misses     #    5.15% of all L1-dcache accesses  (44.39%)
     0.604589984             72,748      L2-loads                                                      (36.41%)
     0.604589984              5,828      L2-load-misses            #    7.91% of all LL-cache accesses  (36.38%)
     0.604589984             74,596      LLC-loads                                                     (32.88%)
     0.604589984              5,725      LLC-load-misses           #    7.77% of all LL-cache accesses  (31.75%)
     0.654909673        150,605,309      mem_inst_retired.any                                          (31.80%)
     0.654909673         16,972,668      branch-instructions                                           (31.80%)
     0.654909673            532,252      branch-misses             #    3.14% of all branches          (31.80%)
     0.654909673        325,968,986      instructions              #    2.50  insn per cycle           (39.74%)
     0.654909673        130,316,639      cycles                                                        (39.74%)
     0.654909673             53,632      L1-icache-load-misses                                         (39.74%)
     0.654909673        117,090,122      L1-dcache-loads                                               (39.75%)
     0.654909673          6,113,835      L1-dcache-load-misses     #    5.22% of all L1-dcache accesses  (44.36%)
     0.654909673             65,660      L2-loads                                                      (36.41%)
     0.654909673              3,513      L2-load-misses            #    5.28% of all LL-cache accesses  (36.41%)
     0.654909673             67,368      LLC-loads                                                     (36.41%)
     0.654909673              4,289      LLC-load-misses           #    6.45% of all LL-cache accesses  (31.80%)
     0.705247309        149,183,026      mem_inst_retired.any                                          (31.79%)
     0.705247309         17,282,215      branch-instructions                                           (31.79%)
     0.705247309            559,585      branch-misses             #    3.24% of all branches          (31.79%)
     0.705247309        321,695,450      instructions              #    2.47  insn per cycle           (39.73%)
     0.705247309        130,333,084      cycles                                                        (39.73%)
     0.705247309             65,382      L1-icache-load-misses                                         (39.73%)
     0.705247309         98,277,196      L1-dcache-loads                                               (39.73%)
     0.705247309          4,208,242      L1-dcache-load-misses     #    4.28% of all L1-dcache accesses  (41.96%)
     0.705247309             81,960      L2-loads                                                      (36.43%)
     0.705247309              4,449      L2-load-misses            #    5.47% of all LL-cache accesses  (36.43%)
     0.705247309             80,685      LLC-loads                                                     (36.43%)
     0.705247309              3,804      LLC-load-misses           #    4.68% of all LL-cache accesses  (34.22%)
     0.755582987        124,329,128      mem_inst_retired.any                                          (31.78%)
     0.755582987         15,064,502      branch-instructions                                           (31.78%)
     0.755582987            822,230      branch-misses             #    5.46% of all branches          (31.78%)
     0.755582987        339,363,347      instructions              #    2.60  insn per cycle           (39.73%)
     0.755582987        130,352,708      cycles                                                        (39.73%)
     0.755582987             59,451      L1-icache-load-misses                                         (39.73%)
     0.755582987         97,984,745      L1-dcache-loads                                               (39.73%)
     0.755582987          3,950,185      L1-dcache-load-misses     #    4.03% of all L1-dcache accesses  (39.73%)
     0.755582987             86,694      L2-loads                                                      (36.43%)
     0.755582987              6,104      L2-load-misses            #    6.69% of all LL-cache accesses  (36.43%)
     0.755582987             95,685      LLC-loads                                                     (36.43%)
     0.755582987              9,338      LLC-load-misses           #   10.24% of all LL-cache accesses  (36.43%)
     0.805953506        127,066,777      mem_inst_retired.any                                          (35.57%)
     0.805953506         15,056,214      branch-instructions                                           (31.76%)
     0.805953506            795,150      branch-misses             #    5.28% of all branches          (31.76%)
     0.805953506        342,517,176      instructions              #    2.63  insn per cycle           (39.70%)
     0.805953506        130,462,675      cycles                                                        (39.70%)
     0.805953506             60,410      L1-icache-load-misses                                         (39.70%)
     0.805953506         98,292,102      L1-dcache-loads                                               (39.70%)
     0.805953506          3,921,190      L1-dcache-load-misses     #    3.99% of all L1-dcache accesses  (39.70%)
     0.805953506             81,316      L2-loads                                                      (32.65%)
     0.805953506              5,058      L2-load-misses            #    6.11% of all LL-cache accesses  (36.47%)
     0.805953506             84,342      LLC-loads                                                     (36.47%)
     0.805953506              4,496      LLC-load-misses           #    5.43% of all LL-cache accesses  (36.47%)
     0.856291758        124,805,944      mem_inst_retired.any                                          (36.42%)
     0.856291758         15,232,123      branch-instructions                                           (32.30%)
     0.856291758            785,795      branch-misses             #    5.16% of all branches          (31.79%)
     0.856291758        346,790,904      instructions              #    2.66  insn per cycle           (39.74%)
     0.856291758        130,343,354      cycles                                                        (39.74%)
     0.856291758             71,307      L1-icache-load-misses                                         (39.74%)
     0.856291758         97,932,417      L1-dcache-loads                                               (39.74%)
     0.856291758          4,089,914      L1-dcache-load-misses     #    4.18% of all L1-dcache accesses  (39.74%)
     0.856291758             77,758      L2-loads                                                      (31.79%)
     0.856291758              5,792      L2-load-misses            #    6.76% of all LL-cache accesses  (35.89%)
     0.856291758             93,610      LLC-loads                                                     (36.42%)
     0.856291758              8,322      LLC-load-misses           #    9.71% of all LL-cache accesses  (36.42%)
     0.906613971        127,216,655      mem_inst_retired.any                                          (36.41%)
     0.906613971         15,304,702      branch-instructions                                           (36.41%)
     0.906613971            788,243      branch-misses             #    5.15% of all branches          (31.80%)
     0.906613971        346,524,606      instructions              #    2.66  insn per cycle           (39.74%)
     0.906613971        130,325,088      cycles                                                        (39.74%)
     0.906613971             86,165      L1-icache-load-misses                                         (39.75%)
     0.906613971         96,756,326      L1-dcache-loads                                               (39.74%)
     0.906613971          4,070,975      L1-dcache-load-misses     #    4.21% of all L1-dcache accesses  (39.74%)
     0.906613971             93,182      L2-loads                                                      (31.79%)
     0.906613971              9,760      L2-load-misses            #   11.17% of all LL-cache accesses  (31.79%)
     0.906613971             81,591      LLC-loads                                                     (36.41%)
     0.906613971              8,074      LLC-load-misses           #    9.24% of all LL-cache accesses  (36.41%)
     0.956934790        128,350,192      mem_inst_retired.any                                          (36.41%)
     0.956934790         15,038,457      branch-instructions                                           (36.41%)
     0.956934790            809,560      branch-misses             #    5.38% of all branches          (33.59%)
     0.956934790        339,650,682      instructions              #    2.61  insn per cycle           (41.54%)
     0.956934790        130,331,999      cycles                                                        (39.74%)
     0.956934790             55,429      L1-icache-load-misses                                         (39.74%)
     0.956934790         95,084,696      L1-dcache-loads                                               (39.75%)
     0.956934790          4,074,516      L1-dcache-load-misses     #    4.29% of all L1-dcache accesses  (39.75%)
     0.956934790             95,725      L2-loads                                                      (31.80%)
     0.956934790              8,686      L2-load-misses            #    9.92% of all LL-cache accesses  (31.80%)
     0.956934790             79,482      LLC-loads                                                     (34.60%)
     0.956934790              5,762      LLC-load-misses           #    6.58% of all LL-cache accesses  (36.41%)
     1.007251129        127,579,414      mem_inst_retired.any                                          (36.40%)
     1.007251129         15,222,289      branch-instructions                                           (36.40%)
     1.007251129            781,003      branch-misses             #    5.13% of all branches          (36.40%)
     1.007251129        345,429,224      instructions              #    2.65  insn per cycle           (44.35%)
     1.007251129        130,322,926      cycles                                                        (39.75%)
     1.007251129             53,552      L1-icache-load-misses                                         (39.75%)
     1.007251129         98,637,111      L1-dcache-loads                                               (39.75%)
     1.007251129          3,781,767      L1-dcache-load-misses     #    3.83% of all L1-dcache accesses  (39.75%)
     1.007251129             70,195      L2-loads                                                      (31.80%)
     1.007251129              3,896      L2-load-misses            #    5.03% of all LL-cache accesses  (31.80%)
     1.007251129             84,754      LLC-loads                                                     (31.80%)
     1.007251129              4,186      LLC-load-misses           #    5.40% of all LL-cache accesses  (36.40%)
     1.057563049        127,585,959      mem_inst_retired.any                                          (36.40%)
     1.057563049         15,062,366      branch-instructions                                           (36.40%)
     1.057563049            758,413      branch-misses             #    5.04% of all branches          (36.40%)
     1.057563049        346,838,479      instructions              #    2.66  insn per cycle           (44.35%)
     1.057563049        130,291,353      cycles                                                        (42.80%)
     1.057563049             56,590      L1-icache-load-misses                                         (39.75%)
     1.057563049         99,797,131      L1-dcache-loads                                               (39.75%)
     1.057563049          3,683,799      L1-dcache-load-misses     #    3.69% of all L1-dcache accesses  (39.75%)
     1.057563049             70,122      L2-loads                                                      (31.80%)
     1.057563049              3,565      L2-load-misses            #    4.87% of all LL-cache accesses  (31.80%)
     1.057563049             76,156      LLC-loads                                                     (31.80%)
     1.057563049              3,239      LLC-load-misses           #    4.43% of all LL-cache accesses  (33.34%)
     1.107859444        126,862,142      mem_inst_retired.any                                          (36.38%)
     1.107859444         15,187,014      branch-instructions                                           (36.37%)
     1.107859444            773,352      branch-misses             #    5.09% of all branches          (36.36%)
     1.107859444        347,428,855      instructions              #    2.67  insn per cycle           (44.32%)
     1.107859444        130,231,045      cycles                                                        (44.32%)
     1.107859444             56,422      L1-icache-load-misses                                         (39.75%)
     1.107859444        101,585,359      L1-dcache-loads                                               (39.77%)
     1.107859444          3,713,954      L1-dcache-load-misses     #    3.66% of all L1-dcache accesses  (39.77%)
     1.107859444             77,445      L2-loads                                                      (31.82%)
     1.107859444              4,107      L2-load-misses            #    4.94% of all LL-cache accesses  (31.82%)
     1.107859444             88,780      LLC-loads                                                     (31.82%)
     1.107859444              4,717      LLC-load-misses           #    5.68% of all LL-cache accesses  (31.82%)
     1.158182818        127,597,481      mem_inst_retired.any                                          (32.15%)
     1.158182818         15,108,378      branch-instructions                                           (36.41%)
     1.158182818            765,450      branch-misses             #    5.07% of all branches          (36.41%)
     1.158182818        347,605,347      instructions              #    2.67  insn per cycle           (44.36%)
     1.158182818        130,316,948      cycles                                                        (44.36%)
     1.158182818             50,309      L1-icache-load-misses                                         (44.02%)
     1.158182818         99,044,323      L1-dcache-loads                                               (39.74%)
     1.158182818          3,707,433      L1-dcache-load-misses     #    3.74% of all L1-dcache accesses  (39.74%)
     1.158182818             87,807      L2-loads                                                      (31.79%)
     1.158182818              3,890      L2-load-misses            #    4.42% of all LL-cache accesses  (31.80%)
     1.158182818             88,264      LLC-loads                                                     (31.80%)
     1.158182818              4,771      LLC-load-misses           #    5.42% of all LL-cache accesses  (31.80%)
     1.208508548        129,073,211      mem_inst_retired.any                                          (31.79%)
     1.208508548         15,426,207      branch-instructions                                           (35.48%)
     1.208508548            781,181      branch-misses             #    5.06% of all branches          (36.41%)
     1.208508548        348,643,000      instructions              #    2.67  insn per cycle           (44.36%)
     1.208508548        130,335,777      cycles                                                        (44.36%)
     1.208508548             54,670      L1-icache-load-misses                                         (44.36%)
     1.208508548         99,104,709      L1-dcache-loads                                               (40.70%)
     1.208508548          3,946,621      L1-dcache-load-misses     #    3.98% of all L1-dcache accesses  (39.74%)
     1.208508548             79,201      L2-loads                                                      (31.79%)
     1.208508548              8,599      L2-load-misses            #   10.87% of all LL-cache accesses  (31.79%)
     1.208508548             78,980      LLC-loads                                                     (31.79%)
     1.208508548              9,602      LLC-load-misses           #   12.14% of all LL-cache accesses  (31.79%)
     1.258817413        130,139,726      mem_inst_retired.any                                          (31.80%)
     1.258817413         15,512,746      branch-instructions                                           (31.80%)
     1.258817413            768,385      branch-misses             #    4.95% of all branches          (36.39%)
     1.258817413        345,440,334      instructions              #    2.65  insn per cycle           (44.34%)
     1.258817413        130,321,642      cycles                                                        (44.34%)
     1.258817413             54,309      L1-icache-load-misses                                         (44.34%)
     1.258817413         99,444,891      L1-dcache-loads                                               (44.34%)
     1.258817413          4,035,417      L1-dcache-load-misses     #    4.06% of all L1-dcache accesses  (39.75%)
     1.258817413             88,273      L2-loads                                                      (31.80%)
     1.258817413              4,084      L2-load-misses            #    5.06% of all LL-cache accesses  (31.80%)
     1.258817413             73,023      LLC-loads                                                     (31.80%)
     1.258817413              3,128      LLC-load-misses           #    3.88% of all LL-cache accesses  (31.80%)
#           time             counts unit events
     1.309136093        128,879,765      mem_inst_retired.any                                          (31.80%)
     1.309136093         15,347,032      branch-instructions                                           (31.80%)
     1.309136093            762,010      branch-misses             #    4.97% of all branches          (34.22%)
     1.309136093        345,095,678      instructions              #    2.65  insn per cycle           (44.35%)
     1.309136093        130,315,821      cycles                                                        (44.35%)
     1.309136093             57,600      L1-icache-load-misses                                         (44.35%)
     1.309136093         99,839,791      L1-dcache-loads                                               (44.35%)
     1.309136093          3,795,817      L1-dcache-load-misses     #    3.80% of all L1-dcache accesses  (41.95%)
     1.309136093             77,858      L2-loads                                                      (31.80%)
     1.309136093              3,330      L2-load-misses            #    4.41% of all LL-cache accesses  (31.80%)
     1.309136093             73,116      LLC-loads                                                     (31.80%)
     1.309136093              3,490      LLC-load-misses           #    4.62% of all LL-cache accesses  (31.80%)
     1.359449292        123,758,519      mem_inst_retired.any                                          (31.80%)
     1.359449292         15,027,164      branch-instructions                                           (31.80%)
     1.359449292            776,663      branch-misses             #    5.17% of all branches          (31.80%)
     1.359449292        341,860,061      instructions              #    2.62  insn per cycle           (44.35%)
     1.359449292        130,322,049      cycles                                                        (44.35%)
     1.359449292             61,167      L1-icache-load-misses                                         (44.35%)
     1.359449292        100,542,627      L1-dcache-loads                                               (44.35%)
     1.359449292          3,591,446      L1-dcache-load-misses     #    3.57% of all L1-dcache accesses  (44.35%)
     1.359449292             64,966      L2-loads                                                      (31.80%)
     1.359449292              3,238      L2-load-misses            #    4.95% of all LL-cache accesses  (31.80%)
     1.359449292             65,809      LLC-loads                                                     (31.80%)
     1.359449292              3,443      LLC-load-misses           #    5.27% of all LL-cache accesses  (31.80%)
     1.409754622        127,668,118      mem_inst_retired.any                                          (31.79%)
     1.409754622         15,227,990      branch-instructions                                           (31.81%)
     1.409754622            803,664      branch-misses             #    5.28% of all branches          (31.81%)
     1.409754622        338,729,777      instructions              #    2.60  insn per cycle           (40.93%)
     1.409754622        130,252,825      cycles                                                        (44.35%)
     1.409754622             74,712      L1-icache-load-misses                                         (44.35%)
     1.409754622         98,015,035      L1-dcache-loads                                               (44.35%)
     1.409754622          3,805,145      L1-dcache-load-misses     #    3.88% of all L1-dcache accesses  (44.35%)
     1.409754622             90,868      L2-loads                                                      (31.81%)
     1.409754622              5,114      L2-load-misses            #    5.95% of all LL-cache accesses  (31.79%)
     1.409754622             81,154      LLC-loads                                                     (31.79%)
     1.409754622              5,372      LLC-load-misses           #    6.25% of all LL-cache accesses  (31.79%)
     1.460073588        126,455,429      mem_inst_retired.any                                          (31.80%)
     1.460073588         15,034,717      branch-instructions                                           (31.80%)
     1.460073588            819,746      branch-misses             #    5.45% of all branches          (31.80%)
     1.460073588        337,918,337      instructions              #    2.59  insn per cycle           (39.75%)
     1.460073588        130,328,302      cycles                                                        (44.28%)
     1.460073588             60,949      L1-icache-load-misses                                         (44.35%)
     1.460073588         98,210,205      L1-dcache-loads                                               (44.35%)
     1.460073588          4,009,411      L1-dcache-load-misses     #    4.08% of all L1-dcache accesses  (44.35%)
     1.460073588             79,944      L2-loads                                                      (31.89%)
     1.460073588              3,251      L2-load-misses            #    4.08% of all LL-cache accesses  (31.80%)
     1.460073588             79,416      LLC-loads                                                     (31.80%)
     1.460073588              7,194      LLC-load-misses           #    9.03% of all LL-cache accesses  (31.80%)
     1.510383641        126,671,615      mem_inst_retired.any                                          (31.80%)
     1.510383641         14,876,871      branch-instructions                                           (31.80%)
     1.510383641            772,919      branch-misses             #    5.20% of all branches          (31.80%)
     1.510383641        343,466,740      instructions              #    2.64  insn per cycle           (39.75%)
     1.510383641        130,299,083      cycles                                                        (39.75%)
     1.510383641             58,586      L1-icache-load-misses                                         (44.35%)
     1.510383641         99,090,247      L1-dcache-loads                                               (44.35%)
     1.510383641          3,990,920      L1-dcache-load-misses     #    4.03% of all L1-dcache accesses  (44.35%)
     1.510383641             86,842      L2-loads                                                      (36.40%)
     1.510383641             11,776      L2-load-misses            #   12.41% of all LL-cache accesses  (31.80%)
     1.510383641            102,904      LLC-loads                                                     (31.80%)
     1.510383641             15,261      LLC-load-misses           #   16.09% of all LL-cache accesses  (31.80%)
     1.560706105        128,510,361      mem_inst_retired.any                                          (31.80%)
     1.560706105         15,056,233      branch-instructions                                           (31.80%)
     1.560706105            779,667      branch-misses             #    5.18% of all branches          (31.80%)
     1.560706105        349,270,777      instructions              #    2.68  insn per cycle           (39.75%)
     1.560706105        130,330,453      cycles                                                        (39.75%)
     1.560706105             58,119      L1-icache-load-misses                                         (43.02%)
     1.560706105         99,774,021      L1-dcache-loads                                               (44.35%)
     1.560706105          4,079,725      L1-dcache-load-misses     #    4.09% of all L1-dcache accesses  (44.35%)
     1.560706105             90,944      L2-loads                                                      (36.40%)
     1.560706105              5,110      L2-load-misses            #    5.78% of all LL-cache accesses  (33.15%)
     1.560706105             85,746      LLC-loads                                                     (31.80%)
     1.560706105              3,044      LLC-load-misses           #    3.45% of all LL-cache accesses  (31.80%)
     1.611012345        127,528,237      mem_inst_retired.any                                          (31.81%)
     1.611012345         14,869,981      branch-instructions                                           (31.80%)
     1.611012345            794,417      branch-misses             #    5.34% of all branches          (31.80%)
     1.611012345        341,292,345      instructions              #    2.62  insn per cycle           (39.75%)
     1.611012345        130,299,024      cycles                                                        (39.75%)
     1.611012345             54,670      L1-icache-load-misses                                         (39.75%)
     1.611012345         98,383,639      L1-dcache-loads                                               (44.34%)
     1.611012345          3,853,073      L1-dcache-load-misses     #    3.92% of all L1-dcache accesses  (44.34%)
     1.611012345             82,400      L2-loads                                                      (36.39%)
     1.611012345              3,978      L2-load-misses            #    4.77% of all LL-cache accesses  (36.39%)
     1.611012345             84,355      LLC-loads                                                     (31.80%)
     1.611012345              4,121      LLC-load-misses           #    4.94% of all LL-cache accesses  (31.80%)
     1.661329595        126,723,724      mem_inst_retired.any                                          (31.80%)
     1.661329595         14,762,893      branch-instructions                                           (31.80%)
     1.661329595            819,279      branch-misses             #    5.55% of all branches          (31.80%)
     1.661329595        336,085,772      instructions              #    2.58  insn per cycle           (39.75%)
     1.661329595        130,316,723      cycles                                                        (39.75%)
     1.661329595             73,431      L1-icache-load-misses                                         (39.75%)
     1.661329595         97,897,589      L1-dcache-loads                                               (41.77%)
     1.661329595          3,931,898      L1-dcache-load-misses     #    4.02% of all L1-dcache accesses  (44.35%)
     1.661329595             90,136      L2-loads                                                      (36.40%)
     1.661329595              4,980      L2-load-misses            #    5.57% of all LL-cache accesses  (36.40%)
     1.661329595             88,673      LLC-loads                                                     (34.39%)
     1.661329595              3,918      LLC-load-misses           #    4.38% of all LL-cache accesses  (31.80%)
     1.711642856        164,228,373      mem_inst_retired.any                                          (31.80%)
     1.711642856          3,849,442      branch-instructions                                           (31.80%)
     1.711642856             70,451      branch-misses             #    1.83% of all branches          (31.79%)
     1.711642856        303,486,087      instructions              #    2.33  insn per cycle           (39.74%)
     1.711642856        130,249,462      cycles                                                        (39.74%)
     1.711642856             56,268      L1-icache-load-misses                                         (39.74%)
     1.711642856         95,564,326      L1-dcache-loads                                               (39.74%)
     1.711642856          6,071,325      L1-dcache-load-misses     #    6.35% of all L1-dcache accesses  (44.36%)
     1.711642856            110,155      L2-loads                                                      (36.42%)
     1.711642856              7,797      L2-load-misses            #    7.50% of all LL-cache accesses  (36.42%)
     1.711642856             97,741      LLC-loads                                                     (36.42%)
     1.711642856             15,968      LLC-load-misses           #   15.36% of all LL-cache accesses  (31.79%)
     1.762021583        128,278,715      mem_inst_retired.any                                          (31.76%)
     1.762021583          2,377,289      branch-instructions                                           (31.76%)
     1.762021583             57,184      branch-misses             #    2.41% of all branches          (31.76%)
     1.762021583        252,604,879      instructions              #    1.94  insn per cycle           (39.70%)
     1.762021583        130,291,608      cycles                                                        (39.70%)
     1.762021583             53,987      L1-icache-load-misses                                         (39.70%)
     1.762021583        101,027,837      L1-dcache-loads                                               (39.70%)
     1.762021583          6,577,281      L1-dcache-load-misses     #    6.51% of all L1-dcache accesses  (40.46%)
     1.762021583            147,760      L2-loads                                                      (36.47%)
     1.762021583              7,146      L2-load-misses            #    6.29% of all LL-cache accesses  (36.47%)
     1.762021583             79,440      LLC-loads                                                     (36.47%)
     1.762021583              7,626      LLC-load-misses           #    6.71% of all LL-cache accesses  (35.74%)
     1.812503554        127,586,791      mem_inst_retired.any                                          (32.63%)
     1.812503554          2,393,071      branch-instructions                                           (31.70%)
     1.812503554             60,297      branch-misses             #    2.52% of all branches          (31.70%)
     1.812503554        235,097,396      instructions              #    1.80  insn per cycle           (39.62%)
     1.812503554        130,440,392      cycles                                                        (39.61%)
     1.812503554             13,762      L1-icache-load-misses                                         (39.59%)
     1.812503554         84,439,960      L1-dcache-loads                                               (39.60%)
     1.812503554          5,636,476      L1-dcache-load-misses     #    6.68% of all L1-dcache accesses  (39.60%)
     1.812503554            175,178      L2-loads                                                      (35.65%)
     1.812503554              7,590      L2-load-misses            #    4.20% of all LL-cache accesses  (36.62%)
     1.812503554            186,213      LLC-loads                                                     (36.62%)
     1.812503554              7,633      LLC-load-misses           #    4.22% of all LL-cache accesses  (36.63%)
     1.862946998        151,222,110      mem_inst_retired.any                                          (36.56%)
     1.862946998          2,607,511      branch-instructions                                           (31.72%)
     1.862946998             54,112      branch-misses             #    2.08% of all branches          (31.72%)
     1.862946998        219,067,272      instructions              #    1.68  insn per cycle           (39.64%)
     1.862946998        130,478,894      cycles                                                        (39.64%)
     1.862946998              8,797      L1-icache-load-misses                                         (39.65%)
     1.862946998        107,869,690      L1-dcache-loads                                               (39.65%)
     1.862946998          6,632,847      L1-dcache-load-misses     #    6.15% of all L1-dcache accesses  (39.65%)
     1.862946998             53,263      L2-loads                                                      (31.73%)
     1.862946998              7,288      L2-load-misses            #   14.36% of all LL-cache accesses  (36.56%)
     1.862946998             48,220      LLC-loads                                                     (36.56%)
     1.862946998              7,346      LLC-load-misses           #   14.48% of all LL-cache accesses  (36.56%)
     1.913263050        187,531,012      mem_inst_retired.any                                          (36.40%)
     1.913263050          3,543,584      branch-instructions                                           (34.24%)
     1.913263050             81,153      branch-misses             #    2.29% of all branches          (31.80%)
     1.913263050        347,217,313      instructions              #    2.66  insn per cycle           (39.75%)
     1.913263050        130,291,155      cycles                                                        (39.75%)
     1.913263050             50,180      L1-icache-load-misses                                         (39.74%)
     1.913263050        129,294,591      L1-dcache-loads                                               (39.75%)
     1.913263050          7,413,715      L1-dcache-load-misses     #    5.73% of all L1-dcache accesses  (39.75%)
     1.913263050             62,271      L2-loads                                                      (31.80%)
     1.913263050              4,886      L2-load-misses            #    7.59% of all LL-cache accesses  (33.95%)
     1.913263050             66,549      LLC-loads                                                     (36.40%)
     1.913263050              4,686      LLC-load-misses           #    7.28% of all LL-cache accesses  (36.40%)
     1.963606580        189,004,935      mem_inst_retired.any                                          (36.44%)
     1.963606580          3,674,054      branch-instructions                                           (36.43%)
     1.963606580             83,943      branch-misses             #    2.28% of all branches          (31.78%)
     1.963606580        366,862,412      instructions              #    2.81  insn per cycle           (39.73%)
     1.963606580        130,400,206      cycles                                                        (39.73%)
     1.963606580             11,513      L1-icache-load-misses                                         (39.73%)
     1.963606580        139,601,175      L1-dcache-loads                                               (39.73%)
     1.963606580          7,952,960      L1-dcache-load-misses     #    5.70% of all L1-dcache accesses  (39.73%)
     1.963606580             70,940      L2-loads                                                      (31.78%)
     1.963606580              4,992      L2-load-misses            #    7.90% of all LL-cache accesses  (31.78%)
     1.963606580             55,455      LLC-loads                                                     (36.43%)
     1.963606580              4,872      LLC-load-misses           #    7.71% of all LL-cache accesses  (36.43%)
     2.013920339        185,718,996      mem_inst_retired.any                                          (36.40%)
     2.013920339          3,530,908      branch-instructions                                           (36.40%)
     2.013920339             83,161      branch-misses             #    2.36% of all branches          (35.55%)
     2.013920339        358,845,185      instructions              #    2.75  insn per cycle           (43.50%)
     2.013920339        130,345,586      cycles                                                        (39.75%)
     2.013920339             10,229      L1-icache-load-misses                                         (39.75%)
     2.013920339        137,215,719      L1-dcache-loads                                               (39.75%)
     2.013920339          7,688,544      L1-dcache-load-misses     #    5.60% of all L1-dcache accesses  (39.75%)
     2.013920339             44,574      L2-loads                                                      (31.80%)
     2.013920339              4,651      L2-load-misses            #    9.16% of all LL-cache accesses  (31.80%)
     2.013920339             56,933      LLC-loads                                                     (32.64%)
     2.013920339              4,939      LLC-load-misses           #    9.73% of all LL-cache accesses  (36.40%)
     2.064236459        177,446,314      mem_inst_retired.any                                          (36.39%)
     2.064236459          3,424,052      branch-instructions                                           (36.39%)
     2.064236459            121,640      branch-misses             #    3.55% of all branches          (36.40%)
     2.064236459        338,581,276      instructions              #    2.60  insn per cycle           (44.35%)
     2.064236459        130,299,455      cycles                                                        (40.16%)
     2.064236459             11,986      L1-icache-load-misses                                         (39.75%)
     2.064236459        117,372,172      L1-dcache-loads                                               (39.75%)
     2.064236459          4,184,886      L1-dcache-load-misses     #    3.57% of all L1-dcache accesses  (39.75%)
     2.064236459             85,741      L2-loads                                                      (31.80%)
     2.064236459              7,360      L2-load-misses            #    8.47% of all LL-cache accesses  (31.80%)
     2.064236459             87,999      LLC-loads                                                     (31.79%)
     2.064236459              6,649      LLC-load-misses           #    7.65% of all LL-cache accesses  (35.97%)
     2.114539884        173,099,707      mem_inst_retired.any                                          (36.39%)
     2.114539884          3,336,795      branch-instructions                                           (36.39%)
     2.114539884            165,083      branch-misses             #    4.95% of all branches          (36.39%)
     2.114539884        328,533,656      instructions              #    2.52  insn per cycle           (44.34%)
     2.114539884        130,320,957      cycles                                                        (44.34%)
     2.114539884             11,172      L1-icache-load-misses                                         (39.76%)
     2.114539884        118,552,751      L1-dcache-loads                                               (39.76%)
     2.114539884          3,968,064      L1-dcache-load-misses     #    3.35% of all L1-dcache accesses  (39.76%)
     2.114539884             59,911      L2-loads                                                      (31.81%)
     2.114539884              8,155      L2-load-misses            #   13.02% of all LL-cache accesses  (31.81%)
     2.114539884             65,335      LLC-loads                                                     (31.81%)
     2.114539884              7,743      LLC-load-misses           #   12.36% of all LL-cache accesses  (31.81%)
     2.164868667        174,265,120      mem_inst_retired.any                                          (34.78%)
     2.164868667          3,326,318      branch-instructions                                           (36.40%)
     2.164868667            158,516      branch-misses             #    4.77% of all branches          (36.40%)
     2.164868667        326,375,169      instructions              #    2.50  insn per cycle           (44.35%)
     2.164868667        130,317,811      cycles                                                        (44.35%)
     2.164868667             13,351      L1-icache-load-misses                                         (41.40%)
     2.164868667        117,353,643      L1-dcache-loads                                               (39.75%)
     2.164868667          4,157,640      L1-dcache-load-misses     #    3.54% of all L1-dcache accesses  (39.75%)
     2.164868667             60,941      L2-loads                                                      (31.80%)
     2.164868667              6,478      L2-load-misses            #   11.40% of all LL-cache accesses  (31.80%)
     2.164868667             52,757      LLC-loads                                                     (31.80%)
     2.164868667              6,472      LLC-load-misses           #   11.38% of all LL-cache accesses  (31.80%)
     2.215181856        175,362,462      mem_inst_retired.any                                          (31.80%)
     2.215181856          3,379,767      branch-instructions                                           (36.41%)
     2.215181856            164,765      branch-misses             #    4.88% of all branches          (36.41%)
     2.215181856        327,081,772      instructions              #    2.51  insn per cycle           (44.35%)
     2.215181856        130,324,410      cycles                                                        (44.35%)
     2.215181856             16,362      L1-icache-load-misses                                         (44.35%)
     2.215181856        117,025,143      L1-dcache-loads                                               (39.74%)
     2.215181856          4,019,141      L1-dcache-load-misses     #    3.43% of all L1-dcache accesses  (39.74%)
     2.215181856             78,624      L2-loads                                                      (31.80%)
     2.215181856             11,963      L2-load-misses            #   15.86% of all LL-cache accesses  (31.80%)
     2.215181856             72,203      LLC-loads                                                     (31.80%)
     2.215181856             10,478      LLC-load-misses           #   13.89% of all LL-cache accesses  (31.80%)
     2.265500849        174,545,865      mem_inst_retired.any                                          (31.80%)
     2.265500849          3,291,683      branch-instructions                                           (33.49%)
     2.265500849            151,817      branch-misses             #    4.61% of all branches          (36.40%)
     2.265500849        328,296,565      instructions              #    2.52  insn per cycle           (44.35%)
     2.265500849        130,335,549      cycles                                                        (44.35%)
     2.265500849             10,361      L1-icache-load-misses                                         (44.35%)
     2.265500849        117,992,468      L1-dcache-loads                                               (42.67%)
     2.265500849          3,481,189      L1-dcache-load-misses     #    2.95% of all L1-dcache accesses  (39.75%)
     2.265500849             47,721      L2-loads                                                      (31.80%)
     2.265500849              6,232      L2-load-misses            #   10.93% of all LL-cache accesses  (31.80%)
     2.265500849             66,296      LLC-loads                                                     (31.80%)
     2.265500849              6,625      LLC-load-misses           #   11.62% of all LL-cache accesses  (31.80%)
     2.315804009        173,804,305      mem_inst_retired.any                                          (31.81%)
     2.315804009          3,307,775      branch-instructions                                           (31.81%)
     2.315804009            159,534      branch-misses             #    4.82% of all branches          (36.39%)
     2.315804009        325,613,059      instructions              #    2.50  insn per cycle           (44.34%)
     2.315804009        130,332,366      cycles                                                        (44.34%)
     2.315804009             10,579      L1-icache-load-misses                                         (44.34%)
     2.315804009        117,028,530      L1-dcache-loads                                               (44.34%)
     2.315804009          3,861,145      L1-dcache-load-misses     #    3.30% of all L1-dcache accesses  (39.76%)
     2.315804009             89,167      L2-loads                                                      (31.81%)
     2.315804009              8,102      L2-load-misses            #    9.60% of all LL-cache accesses  (31.81%)
     2.315804009             79,710      LLC-loads                                                     (31.81%)
     2.315804009              7,747      LLC-load-misses           #    9.17% of all LL-cache accesses  (31.81%)
     2.366124952        174,441,715      mem_inst_retired.any                                          (31.80%)
     2.366124952          3,309,749      branch-instructions                                           (31.80%)
     2.366124952            155,705      branch-misses             #    4.70% of all branches          (32.26%)
     2.366124952        327,645,258      instructions              #    2.51  insn per cycle           (44.35%)
     2.366124952        130,334,112      cycles                                                        (44.35%)
     2.366124952             10,373      L1-icache-load-misses                                         (44.35%)
     2.366124952        117,603,415      L1-dcache-loads                                               (44.35%)
     2.366124952          4,074,143      L1-dcache-load-misses     #    3.46% of all L1-dcache accesses  (43.91%)
     2.366124952             60,961      L2-loads                                                      (31.80%)
     2.366124952              9,852      L2-load-misses            #   16.67% of all LL-cache accesses  (31.80%)
     2.366124952             57,228      LLC-loads                                                     (31.80%)
     2.366124952              8,374      LLC-load-misses           #   14.17% of all LL-cache accesses  (31.80%)
     2.416416803        174,810,315      mem_inst_retired.any                                          (31.81%)
     2.416416803          3,369,679      branch-instructions                                           (31.81%)
     2.416416803            166,855      branch-misses             #    4.95% of all branches          (31.81%)
     2.416416803        327,457,961      instructions              #    2.51  insn per cycle           (43.57%)
     2.416416803        130,273,815      cycles                                                        (44.32%)
     2.416416803             11,188      L1-icache-load-misses                                         (44.32%)
     2.416416803        117,753,743      L1-dcache-loads                                               (44.32%)
     2.416416803          3,801,772      L1-dcache-load-misses     #    3.23% of all L1-dcache accesses  (44.32%)
     2.416416803             73,766      L2-loads                                                      (31.82%)
     2.416416803              6,223      L2-load-misses            #    8.94% of all LL-cache accesses  (31.82%)
     2.416416803             65,399      LLC-loads                                                     (31.82%)
     2.416416803              6,176      LLC-load-misses           #    8.88% of all LL-cache accesses  (31.82%)
     2.466709891        173,617,298      mem_inst_retired.any                                          (31.81%)
     2.466709891          3,301,495      branch-instructions                                           (31.81%)
     2.466709891            157,949      branch-misses             #    4.78% of all branches          (31.81%)
     2.466709891        326,080,783      instructions              #    2.50  insn per cycle           (39.77%)
     2.466709891        130,303,773      cycles                                                        (44.33%)
     2.466709891              8,665      L1-icache-load-misses                                         (44.33%)
     2.466709891        117,734,782      L1-dcache-loads                                               (44.33%)
     2.466709891          3,884,092      L1-dcache-load-misses     #    3.30% of all L1-dcache accesses  (44.33%)
     2.466709891             66,367      L2-loads                                                      (31.81%)
     2.466709891              6,560      L2-load-misses            #    9.36% of all LL-cache accesses  (31.81%)
     2.466709891             73,735      LLC-loads                                                     (31.81%)
     2.466709891              6,594      LLC-load-misses           #    9.41% of all LL-cache accesses  (31.81%)
     2.517008579        173,154,902      mem_inst_retired.any                                          (31.81%)
     2.517008579          3,360,848      branch-instructions                                           (31.81%)
     2.517008579            160,690      branch-misses             #    4.78% of all branches          (31.81%)
     2.517008579        326,277,772      instructions              #    2.50  insn per cycle           (39.76%)
     2.517008579        130,289,599      cycles                                                        (42.40%)
     2.517008579             10,685      L1-icache-load-misses                                         (44.34%)
     2.517008579        112,881,967      L1-dcache-loads                                               (44.34%)
     2.517008579          4,088,862      L1-dcache-load-misses     #    3.62% of all L1-dcache accesses  (44.34%)
     2.517008579             89,346      L2-loads                                                      (33.76%)
     2.517008579             14,913      L2-load-misses            #   19.38% of all LL-cache accesses  (31.80%)
     2.517008579             64,579      LLC-loads                                                     (31.80%)
     2.517008579             14,302      LLC-load-misses           #   18.58% of all LL-cache accesses  (31.81%)
#           time             counts unit events
     2.567336222        173,933,883      mem_inst_retired.any                                          (31.79%)
     2.567336222          3,323,857      branch-instructions                                           (31.79%)
     2.567336222            162,487      branch-misses             #    4.89% of all branches          (31.79%)
     2.567336222        326,737,617      instructions              #    2.51  insn per cycle           (39.74%)
     2.567336222        130,376,225      cycles                                                        (39.74%)
     2.567336222              8,610      L1-icache-load-misses                                         (44.37%)
     2.567336222        117,241,865      L1-dcache-loads                                               (44.37%)
     2.567336222          3,969,123      L1-dcache-load-misses     #    3.39% of all L1-dcache accesses  (44.37%)
     2.567336222             94,163      L2-loads                                                      (36.42%)
     2.567336222              8,451      L2-load-misses            #   10.08% of all LL-cache accesses  (31.79%)
     2.567336222             73,535      LLC-loads                                                     (31.79%)
     2.567336222              8,750      LLC-load-misses           #   10.44% of all LL-cache accesses  (31.79%)
     2.617658993        145,966,574      mem_inst_retired.any                                          (31.74%)
     2.617658993          2,526,774      branch-instructions                                           (31.73%)
     2.617658993            118,709      branch-misses             #    4.70% of all branches          (31.73%)
     2.617658993        223,312,452      instructions              #    1.72  insn per cycle           (39.68%)
     2.617658993        129,901,046      cycles                                                        (39.67%)
     2.617658993             98,394      L1-icache-load-misses                                         (41.15%)
     2.617658993         89,157,538      L1-dcache-loads                                               (44.39%)
     2.617658993          4,371,314      L1-dcache-load-misses     #    4.90% of all L1-dcache accesses  (44.40%)
     2.617658993            130,944      L2-loads                                                      (36.45%)
     2.617658993             15,162      L2-load-misses            #   13.47% of all LL-cache accesses  (35.09%)
     2.617658993             94,179      LLC-loads                                                     (31.83%)
     2.617658993             21,821      LLC-load-misses           #   19.39% of all LL-cache accesses  (31.83%)
     2.668109664        116,651,489      mem_inst_retired.any                                          (31.74%)
     2.668109664          2,317,795      branch-instructions                                           (31.74%)
     2.668109664            119,031      branch-misses             #    5.14% of all branches          (31.66%)
     2.668109664        213,101,929      instructions              #    1.64  insn per cycle           (39.59%)
     2.668109664        130,216,315      cycles                                                        (39.59%)
     2.668109664             35,428      L1-icache-load-misses                                         (39.59%)
     2.668109664         78,363,631      L1-dcache-loads                                               (44.30%)
     2.668109664          5,439,806      L1-dcache-load-misses     #    6.94% of all L1-dcache accesses  (44.53%)
     2.668109664            114,155      L2-loads                                                      (36.60%)
     2.668109664             19,148      L2-load-misses            #   17.60% of all LL-cache accesses  (36.60%)
     2.668109664            103,450      LLC-loads                                                     (31.92%)
     2.668109664             20,387      LLC-load-misses           #   18.74% of all LL-cache accesses  (31.75%)
     2.718545507        114,286,331      mem_inst_retired.any                                          (31.72%)
     2.718545507          2,938,279      branch-instructions                                           (31.72%)
     2.718545507             78,520      branch-misses             #    2.67% of all branches          (31.72%)
     2.718545507        221,950,748      instructions              #    1.70  insn per cycle           (39.65%)
     2.718545507        130,434,604      cycles                                                        (39.65%)
     2.718545507             42,655      L1-icache-load-misses                                         (39.66%)
     2.718545507        100,688,615      L1-dcache-loads                                               (39.66%)
     2.718545507          6,532,967      L1-dcache-load-misses     #    6.49% of all L1-dcache accesses  (44.49%)
     2.718545507             90,513      L2-loads                                                      (36.56%)
     2.718545507             11,599      L2-load-misses            #   15.51% of all LL-cache accesses  (36.55%)
     2.718545507             59,084      LLC-loads                                                     (36.56%)
     2.718545507             11,136      LLC-load-misses           #   14.89% of all LL-cache accesses  (31.72%)
     2.769009508        109,851,763      mem_inst_retired.any                                          (31.78%)
     2.769009508          2,819,457      branch-instructions                                           (31.78%)
     2.769009508             64,997      branch-misses             #    2.31% of all branches          (31.77%)
     2.769009508        230,690,457      instructions              #    1.77  insn per cycle           (47.46%)
     2.769009508        130,133,598      cycles                                                        (47.44%)
     2.769009508             72,708      L1-icache-load-misses                                         (47.44%)
     2.769009508        105,965,401      L1-dcache-loads                                               (47.44%)
     2.769009508          6,003,882      L1-dcache-load-misses     #    5.67% of all L1-dcache accesses  (44.39%)
     2.769009508             40,924      L2-loads                                                      (28.72%)
     2.769009508              6,611      L2-load-misses            #   13.81% of all LL-cache accesses  (28.72%)
     2.769009508             54,845      LLC-loads                                                     (28.73%)
     2.769009508              7,048      LLC-load-misses           #   14.72% of all LL-cache accesses  (31.78%)
     2.819472301        118,410,089      mem_inst_retired.any                                          (31.66%)
     2.819472301          3,426,729      branch-instructions                                           (31.72%)
     2.819472301             89,731      branch-misses             #    2.62% of all branches          (31.72%)
     2.819472301        301,627,975      instructions              #    2.31  insn per cycle           (39.65%)
     2.819472301        130,423,818      cycles                                                        (39.65%)
     2.819472301             20,922      L1-icache-load-misses                                         (39.66%)
     2.819472301        146,029,585      L1-dcache-loads                                               (39.66%)
     2.819472301          7,075,664      L1-dcache-load-misses     #    4.85% of all L1-dcache accesses  (44.55%)
     2.819472301             63,313      L2-loads                                                      (36.61%)
     2.819472301             11,736      L2-load-misses            #   16.49% of all LL-cache accesses  (36.55%)
     2.819472301             79,020      LLC-loads                                                     (36.54%)
     2.819472301              9,876      LLC-load-misses           #   13.88% of all LL-cache accesses  (31.66%)
     2.869919885        180,583,641      mem_inst_retired.any                                          (31.71%)
     2.869919885          4,784,408      branch-instructions                                           (31.71%)
     2.869919885            108,081      branch-misses             #    2.26% of all branches          (31.73%)
     2.869919885        355,146,901      instructions              #    2.72  insn per cycle           (39.67%)
     2.869919885        130,592,405      cycles                                                        (39.67%)
     2.869919885             10,882      L1-icache-load-misses                                         (39.67%)
     2.869919885        147,235,534      L1-dcache-loads                                               (39.67%)
     2.869919885          7,309,695      L1-dcache-load-misses     #    4.96% of all L1-dcache accesses  (40.78%)
     2.869919885             30,260      L2-loads                                                      (36.55%)
     2.869919885              8,191      L2-load-misses            #   23.15% of all LL-cache accesses  (36.55%)
     2.869919885             40,505      LLC-loads                                                     (36.53%)
     2.869919885              7,370      LLC-load-misses           #   20.83% of all LL-cache accesses  (35.44%)
     2.920346308        171,999,984      mem_inst_retired.any                                          (32.35%)
     2.920346308          4,384,894      branch-instructions                                           (31.73%)
     2.920346308            106,447      branch-misses             #    2.43% of all branches          (31.73%)
     2.920346308        337,245,772      instructions              #    2.58  insn per cycle           (39.66%)
     2.920346308        130,594,849      cycles                                                        (39.66%)
     2.920346308             17,333      L1-icache-load-misses                                         (39.66%)
     2.920346308        148,002,707      L1-dcache-loads                                               (39.66%)
     2.920346308          7,296,381      L1-dcache-load-misses     #    4.93% of all L1-dcache accesses  (39.66%)
     2.920346308             28,794      L2-loads                                                      (35.91%)
     2.920346308              7,427      L2-load-misses            #   25.65% of all LL-cache accesses  (36.54%)
     2.920346308             29,123      LLC-loads                                                     (36.54%)
     2.920346308              7,331      LLC-load-misses           #   25.32% of all LL-cache accesses  (36.54%)
     2.970778742        182,025,317      mem_inst_retired.any                                          (36.55%)
     2.970778742          4,886,270      branch-instructions                                           (31.73%)
     2.970778742            228,756      branch-misses             #    4.68% of all branches          (31.73%)
     2.970778742        348,361,455      instructions              #    2.67  insn per cycle           (39.66%)
     2.970778742        130,635,845      cycles                                                        (39.66%)
     2.970778742              9,967      L1-icache-load-misses                                         (39.66%)
     2.970778742        135,068,342      L1-dcache-loads                                               (39.66%)
     2.970778742          3,830,947      L1-dcache-load-misses     #    2.84% of all L1-dcache accesses  (39.66%)
     2.970778742             44,232      L2-loads                                                      (31.73%)
     2.970778742              8,044      L2-load-misses            #   20.85% of all LL-cache accesses  (36.55%)
     2.970778742             32,932      LLC-loads                                                     (36.55%)
     2.970778742              9,136      LLC-load-misses           #   23.68% of all LL-cache accesses  (36.55%)
     3.021197141        177,352,764      mem_inst_retired.any                                          (36.53%)
     3.021197141          4,772,393      branch-instructions                                           (34.04%)
     3.021197141            240,796      branch-misses             #    5.05% of all branches          (31.73%)
     3.021197141        347,743,753      instructions              #    2.66  insn per cycle           (39.66%)
     3.021197141        130,608,562      cycles                                                        (39.66%)
     3.021197141             10,734      L1-icache-load-misses                                         (39.67%)
     3.021197141        136,550,141      L1-dcache-loads                                               (39.67%)
     3.021197141          4,081,383      L1-dcache-load-misses     #    2.99% of all L1-dcache accesses  (39.67%)
     3.021197141             45,717      L2-loads                                                      (31.73%)
     3.021197141              8,563      L2-load-misses            #   18.18% of all LL-cache accesses  (34.21%)
     3.021197141             48,471      LLC-loads                                                     (36.54%)
     3.021197141              8,586      LLC-load-misses           #   18.23% of all LL-cache accesses  (36.53%)
     3.071626768        176,491,588      mem_inst_retired.any                                          (36.55%)
     3.071626768          4,783,711      branch-instructions                                           (36.54%)
     3.071626768            238,022      branch-misses             #    4.98% of all branches          (31.72%)
     3.071626768        346,382,423      instructions              #    2.65  insn per cycle           (39.66%)
     3.071626768        130,614,911      cycles                                                        (39.66%)
     3.071626768              9,809      L1-icache-load-misses                                         (39.66%)
     3.071626768        134,719,347      L1-dcache-loads                                               (39.66%)
     3.071626768          3,519,625      L1-dcache-load-misses     #    2.61% of all L1-dcache accesses  (39.66%)
     3.071626768             47,496      L2-loads                                                      (31.73%)
     3.071626768              9,032      L2-load-misses            #   18.89% of all LL-cache accesses  (31.73%)
     3.071626768             48,138      LLC-loads                                                     (36.55%)
     3.071626768              9,751      LLC-load-misses           #   20.39% of all LL-cache accesses  (36.55%)
     3.122080612        181,088,436      mem_inst_retired.any                                          (36.57%)
     3.122080612          4,921,577      branch-instructions                                           (36.57%)
     3.122080612            228,603      branch-misses             #    4.64% of all branches          (35.77%)
     3.122080612        349,891,555      instructions              #    2.68  insn per cycle           (43.70%)
     3.122080612        130,698,364      cycles                                                        (39.64%)
     3.122080612             11,609      L1-icache-load-misses                                         (39.64%)
     3.122080612        135,324,279      L1-dcache-loads                                               (39.64%)
     3.122080612          3,629,553      L1-dcache-load-misses     #    2.68% of all L1-dcache accesses  (39.64%)
     3.122080612             50,371      L2-loads                                                      (31.71%)
     3.122080612              9,327      L2-load-misses            #   18.63% of all LL-cache accesses  (31.71%)
     3.122080612             49,737      LLC-loads                                                     (32.50%)
     3.122080612              8,019      LLC-load-misses           #   16.02% of all LL-cache accesses  (36.57%)
     3.172502044        180,463,355      mem_inst_retired.any                                          (36.53%)
     3.172502044          4,927,489      branch-instructions                                           (36.53%)
     3.172502044            243,563      branch-misses             #    4.94% of all branches          (36.53%)
     3.172502044        347,958,189      instructions              #    2.66  insn per cycle           (44.47%)
     3.172502044        130,602,361      cycles                                                        (40.60%)
     3.172502044              9,113      L1-icache-load-misses                                         (39.66%)
     3.172502044        135,207,194      L1-dcache-loads                                               (39.67%)
     3.172502044          3,889,851      L1-dcache-load-misses     #    2.88% of all L1-dcache accesses  (39.67%)
     3.172502044             42,838      L2-loads                                                      (31.73%)
     3.172502044              7,689      L2-load-misses            #   17.57% of all LL-cache accesses  (31.73%)
     3.172502044             44,685      LLC-loads                                                     (31.73%)
     3.172502044              7,229      LLC-load-misses           #   16.52% of all LL-cache accesses  (35.59%)
     3.222923465        180,451,368      mem_inst_retired.any                                          (36.54%)
     3.222923465          4,824,829      branch-instructions                                           (36.53%)
     3.222923465            219,134      branch-misses             #    4.54% of all branches          (36.53%)
     3.222923465        349,186,026      instructions              #    2.67  insn per cycle           (44.47%)
     3.222923465        130,631,482      cycles                                                        (44.47%)
     3.222923465             11,075      L1-icache-load-misses                                         (39.66%)
     3.222923465        135,536,660      L1-dcache-loads                                               (39.67%)
     3.222923465          3,465,000      L1-dcache-load-misses     #    2.56% of all L1-dcache accesses  (39.67%)
     3.222923465             40,474      L2-loads                                                      (31.73%)
     3.222923465              9,072      L2-load-misses            #   20.74% of all LL-cache accesses  (31.73%)
     3.222923465             46,991      LLC-loads                                                     (31.73%)
     3.222923465              8,376      LLC-load-misses           #   19.15% of all LL-cache accesses  (31.73%)
     3.273355962        180,915,749      mem_inst_retired.any                                          (33.94%)
     3.273355962          4,938,334      branch-instructions                                           (36.55%)
     3.273355962            243,667      branch-misses             #    4.93% of all branches          (36.54%)
     3.273355962        348,483,576      instructions              #    2.67  insn per cycle           (44.48%)
     3.273355962        130,637,337      cycles                                                        (44.48%)
     3.273355962              9,579      L1-icache-load-misses                                         (42.29%)
     3.273355962        135,411,790      L1-dcache-loads                                               (39.66%)
     3.273355962          4,021,318      L1-dcache-load-misses     #    2.97% of all L1-dcache accesses  (39.66%)
     3.273355962             33,803      L2-loads                                                      (31.73%)
     3.273355962              9,184      L2-load-misses            #   25.84% of all LL-cache accesses  (31.73%)
     3.273355962             37,267      LLC-loads                                                     (31.73%)
     3.273355962              7,907      LLC-load-misses           #   22.25% of all LL-cache accesses  (31.73%)
     3.323773303        181,006,840      mem_inst_retired.any                                          (31.73%)
     3.323773303          4,929,045      branch-instructions                                           (36.53%)
     3.323773303            240,476      branch-misses             #    4.88% of all branches          (36.53%)
     3.323773303        349,185,807      instructions              #    2.67  insn per cycle           (44.46%)
     3.323773303        130,629,286      cycles                                                        (44.46%)
     3.323773303              9,686      L1-icache-load-misses                                         (44.46%)
     3.323773303        135,492,181      L1-dcache-loads                                               (39.67%)
     3.323773303          3,906,253      L1-dcache-load-misses     #    2.88% of all L1-dcache accesses  (39.67%)
     3.323773303             40,844      L2-loads                                                      (31.73%)
     3.323773303              8,016      L2-load-misses            #   19.39% of all LL-cache accesses  (31.73%)
     3.323773303             41,850      LLC-loads                                                     (31.73%)
     3.323773303              7,847      LLC-load-misses           #   18.98% of all LL-cache accesses  (31.73%)
     3.374201912        126,903,306      mem_inst_retired.any                                          (31.73%)
     3.374201912          4,065,133      branch-instructions                                           (32.25%)
     3.374201912            122,517      branch-misses             #    3.01% of all branches          (36.54%)
     3.374201912        269,090,093      instructions              #    2.06  insn per cycle           (44.47%)
     3.374201912        130,564,368      cycles                                                        (44.47%)
     3.374201912             23,520      L1-icache-load-misses                                         (44.48%)
     3.374201912        124,800,226      L1-dcache-loads                                               (43.98%)
     3.374201912          6,018,553      L1-dcache-load-misses     #    4.82% of all L1-dcache accesses  (39.66%)
     3.374201912             77,680      L2-loads                                                      (31.73%)
     3.374201912             20,908      L2-load-misses            #   23.69% of all LL-cache accesses  (31.73%)
     3.374201912             98,845      LLC-loads                                                     (31.73%)
     3.374201912              8,963      LLC-load-misses           #   10.15% of all LL-cache accesses  (31.73%)
     3.424691902        129,810,896      mem_inst_retired.any                                          (31.69%)
     3.424691902          5,038,847      branch-instructions                                           (31.69%)
     3.424691902            105,936      branch-misses             #    2.10% of all branches          (35.32%)
     3.424691902        269,839,945      instructions              #    2.07  insn per cycle           (44.54%)
     3.424691902        130,627,429      cycles                                                        (44.54%)
     3.424691902             25,053      L1-icache-load-misses                                         (44.54%)
     3.424691902        104,661,188      L1-dcache-loads                                               (44.54%)
     3.424691902          8,610,935      L1-dcache-load-misses     #    8.23% of all L1-dcache accesses  (40.94%)
     3.424691902            121,367      L2-loads                                                      (31.69%)
     3.424691902              7,418      L2-load-misses            #    5.41% of all LL-cache accesses  (31.69%)
     3.424691902            153,100      LLC-loads                                                     (31.69%)
     3.424691902              8,867      LLC-load-misses           #    6.46% of all LL-cache accesses  (31.69%)
     3.475165201        173,211,403      mem_inst_retired.any                                          (31.70%)
     3.475165201          6,418,775      branch-instructions                                           (31.70%)
     3.475165201            136,989      branch-misses             #    2.13% of all branches          (31.70%)
     3.475165201        343,484,145      instructions              #    2.63  insn per cycle           (44.53%)
     3.475165201        130,695,903      cycles                                                        (44.53%)
     3.475165201             37,626      L1-icache-load-misses                                         (44.53%)
     3.475165201        108,070,069      L1-dcache-loads                                               (44.53%)
     3.475165201          8,463,015      L1-dcache-load-misses     #    7.83% of all L1-dcache accesses  (44.52%)
     3.475165201            109,890      L2-loads                                                      (31.69%)
     3.475165201             13,256      L2-load-misses            #   13.89% of all LL-cache accesses  (31.70%)
     3.475165201             80,972      LLC-loads                                                     (31.70%)
     3.475165201             12,489      LLC-load-misses           #   13.09% of all LL-cache accesses  (31.70%)
     3.525482112        175,012,446      mem_inst_retired.any                                          (31.80%)
     3.525482112          6,436,958      branch-instructions                                           (31.80%)
     3.525482112            140,604      branch-misses             #    2.18% of all branches          (31.80%)
     3.525482112        366,625,835      instructions              #    2.81  insn per cycle           (41.47%)
     3.525482112        130,280,471      cycles                                                        (44.35%)
     3.525482112             21,276      L1-icache-load-misses                                         (44.35%)
     3.525482112        137,901,993      L1-dcache-loads                                               (44.34%)
     3.525482112         10,085,702      L1-dcache-load-misses     #    7.31% of all L1-dcache accesses  (44.34%)
     3.525482112             81,098      L2-loads                                                      (31.80%)
     3.525482112              9,398      L2-load-misses            #   13.85% of all LL-cache accesses  (31.80%)
     3.525482112             54,599      LLC-loads                                                     (31.80%)
     3.525482112              9,325      LLC-load-misses           #   13.74% of all LL-cache accesses  (31.80%)
     3.575804683        158,997,676      mem_inst_retired.any                                          (31.80%)
     3.575804683          5,509,145      branch-instructions                                           (31.80%)
     3.575804683            302,930      branch-misses             #    5.50% of all branches          (31.80%)
     3.575804683        326,951,738      instructions              #    2.51  insn per cycle           (39.74%)
     3.575804683        130,352,227      cycles                                                        (44.36%)
     3.575804683             15,964      L1-icache-load-misses                                         (44.36%)
     3.575804683        125,006,624      L1-dcache-loads                                               (44.36%)
     3.575804683          6,000,056      L1-dcache-load-misses     #    4.80% of all L1-dcache accesses  (44.36%)
     3.575804683             90,493      L2-loads                                                      (31.80%)
     3.575804683             13,645      L2-load-misses            #   13.48% of all LL-cache accesses  (31.80%)
     3.575804683            111,986      LLC-loads                                                     (31.80%)
     3.575804683             10,135      LLC-load-misses           #   10.01% of all LL-cache accesses  (31.80%)
     3.626116541        156,509,855      mem_inst_retired.any                                          (31.80%)
     3.626116541          5,494,601      branch-instructions                                           (31.80%)
     3.626116541            305,934      branch-misses             #    5.57% of all branches          (31.80%)
     3.626116541        324,800,073      instructions              #    2.49  insn per cycle           (39.75%)
     3.626116541        130,315,705      cycles                                                        (40.21%)
     3.626116541             16,278      L1-icache-load-misses                                         (44.35%)
     3.626116541        120,833,927      L1-dcache-loads                                               (44.35%)
     3.626116541          4,856,892      L1-dcache-load-misses     #    4.02% of all L1-dcache accesses  (44.35%)
     3.626116541             97,392      L2-loads                                                      (35.96%)
     3.626116541             10,194      L2-load-misses            #   10.99% of all LL-cache accesses  (31.80%)
     3.626116541             88,041      LLC-loads                                                     (31.80%)
     3.626116541              9,188      LLC-load-misses           #    9.91% of all LL-cache accesses  (31.80%)
     3.676415079        156,832,461      mem_inst_retired.any                                          (31.81%)
     3.676415079          5,475,486      branch-instructions                                           (31.81%)
     3.676415079            291,332      branch-misses             #    5.32% of all branches          (31.81%)
     3.676415079        326,635,988      instructions              #    2.51  insn per cycle           (39.76%)
     3.676415079        130,274,704      cycles                                                        (39.76%)
     3.676415079             15,867      L1-icache-load-misses                                         (43.57%)
     3.676415079        120,924,509      L1-dcache-loads                                               (44.33%)
     3.676415079          4,445,579      L1-dcache-load-misses     #    3.68% of all L1-dcache accesses  (44.33%)
     3.676415079             96,748      L2-loads                                                      (36.37%)
     3.676415079             10,039      L2-load-misses            #   10.89% of all LL-cache accesses  (32.58%)
     3.676415079             87,594      LLC-loads                                                     (31.81%)
     3.676415079              9,788      LLC-load-misses           #   10.62% of all LL-cache accesses  (31.81%)
     3.726717130        154,490,407      mem_inst_retired.any                                          (31.81%)
     3.726717130          5,419,554      branch-instructions                                           (31.80%)
     3.726717130            298,684      branch-misses             #    5.51% of all branches          (31.81%)
     3.726717130        324,458,902      instructions              #    2.49  insn per cycle           (39.76%)
     3.726717130        130,288,659      cycles                                                        (39.76%)
     3.726717130             14,322      L1-icache-load-misses                                         (39.76%)
     3.726717130        120,860,005      L1-dcache-loads                                               (44.34%)
     3.726717130          4,584,999      L1-dcache-load-misses     #    3.79% of all L1-dcache accesses  (44.34%)
     3.726717130             98,100      L2-loads                                                      (36.39%)
     3.726717130             10,584      L2-load-misses            #    9.86% of all LL-cache accesses  (36.39%)
     3.726717130            116,499      LLC-loads                                                     (31.80%)
     3.726717130             15,758      LLC-load-misses           #   14.69% of all LL-cache accesses  (31.80%)
     3.777021116        156,850,537      mem_inst_retired.any                                          (31.80%)
     3.777021116          5,438,902      branch-instructions                                           (31.80%)
     3.777021116            296,190      branch-misses             #    5.45% of all branches          (31.80%)
     3.777021116        325,682,628      instructions              #    2.50  insn per cycle           (39.75%)
     3.777021116        130,247,834      cycles                                                        (39.75%)
     3.777021116             19,092      L1-icache-load-misses                                         (39.77%)
     3.777021116        119,230,970      L1-dcache-loads                                               (42.38%)
     3.777021116          4,674,831      L1-dcache-load-misses     #    3.92% of all L1-dcache accesses  (44.34%)
     3.777021116            104,974      L2-loads                                                      (36.39%)
     3.777021116              9,459      L2-load-misses            #   10.01% of all LL-cache accesses  (36.39%)
     3.777021116             84,000      LLC-loads                                                     (33.79%)
     3.777021116              9,590      LLC-load-misses           #   10.15% of all LL-cache accesses  (31.81%)
#           time             counts unit events
     3.827319602        155,704,103      mem_inst_retired.any                                          (31.81%)
     3.827319602          5,419,032      branch-instructions                                           (31.81%)
     3.827319602            298,810      branch-misses             #    5.51% of all branches          (31.81%)
     3.827319602        324,707,065      instructions              #    2.49  insn per cycle           (39.76%)
     3.827319602        130,267,601      cycles                                                        (39.76%)
     3.827319602             18,421      L1-icache-load-misses                                         (39.76%)
     3.827319602        121,361,129      L1-dcache-loads                                               (39.76%)
     3.827319602          4,837,979      L1-dcache-load-misses     #    3.99% of all L1-dcache accesses  (44.34%)
     3.827319602             90,395      L2-loads                                                      (36.39%)
     3.827319602             12,360      L2-load-misses            #   14.03% of all LL-cache accesses  (36.39%)
     3.827319602             85,776      LLC-loads                                                     (36.39%)
     3.827319602             16,038      LLC-load-misses           #   18.21% of all LL-cache accesses  (31.80%)
     3.877771574        156,293,574      mem_inst_retired.any                                          (31.71%)
     3.877771574          5,457,017      branch-instructions                                           (31.71%)
     3.877771574            293,794      branch-misses             #    5.38% of all branches          (31.71%)
     3.877771574        327,346,887      instructions              #    2.51  insn per cycle           (39.64%)
     3.877771574        130,668,523      cycles                                                        (39.64%)
     3.877771574             19,748      L1-icache-load-misses                                         (39.64%)
     3.877771574        123,542,321      L1-dcache-loads                                               (39.64%)
     3.877771574          8,843,279      L1-dcache-load-misses     #    7.16% of all L1-dcache accesses  (41.05%)
     3.877771574            124,247      L2-loads                                                      (36.57%)
     3.877771574             13,074      L2-load-misses            #   10.45% of all LL-cache accesses  (36.57%)
     3.877771574            125,999      LLC-loads                                                     (36.57%)
     3.877771574             15,731      LLC-load-misses           #   12.57% of all LL-cache accesses  (35.18%)
     3.928182582        113,927,017      mem_inst_retired.any                                          (32.03%)
     3.928182582          3,191,146      branch-instructions                                           (31.74%)
     3.928182582             84,864      branch-misses             #    2.66% of all branches          (31.74%)
     3.928182582        261,064,868      instructions              #    2.00  insn per cycle           (39.67%)
     3.928182582        130,444,852      cycles                                                        (39.67%)
     3.928182582             42,126      L1-icache-load-misses                                         (39.67%)
     3.928182582        106,879,789      L1-dcache-loads                                               (39.67%)
     3.928182582          8,664,901      L1-dcache-load-misses     #    8.11% of all L1-dcache accesses  (39.67%)
     3.928182582            139,455      L2-loads                                                      (36.22%)
     3.928182582              6,012      L2-load-misses            #    4.11% of all LL-cache accesses  (36.52%)
     3.928182582            153,120      LLC-loads                                                     (36.52%)
     3.928182582              5,558      LLC-load-misses           #    3.80% of all LL-cache accesses  (36.52%)
     3.978654742        139,590,265      mem_inst_retired.any                                          (36.60%)
     3.978654742          3,839,464      branch-instructions                                           (31.70%)
     3.978654742             86,107      branch-misses             #    2.24% of all branches          (31.70%)
     3.978654742        239,584,086      instructions              #    1.83  insn per cycle           (39.62%)
     3.978654742        130,581,437      cycles                                                        (39.62%)
     3.978654742             91,840      L1-icache-load-misses                                         (39.62%)
     3.978654742        105,621,127      L1-dcache-loads                                               (39.62%)
     3.978654742          9,305,956      L1-dcache-load-misses     #    8.81% of all L1-dcache accesses  (39.62%)
     3.978654742             72,049      L2-loads                                                      (31.70%)
     3.978654742             10,373      L2-load-misses            #   11.29% of all LL-cache accesses  (36.60%)
     3.978654742            111,704      LLC-loads                                                     (36.61%)
     3.978654742             10,864      LLC-load-misses           #   11.82% of all LL-cache accesses  (36.60%)
     4.028978978        179,230,904      mem_inst_retired.any                                          (36.41%)
     4.028978978          5,136,941      branch-instructions                                           (33.67%)
     4.028978978            121,032      branch-misses             #    2.36% of all branches          (31.79%)
     4.028978978        358,468,200      instructions              #    2.75  insn per cycle           (39.74%)
     4.028978978        130,351,078      cycles                                                        (39.74%)
     4.028978978             10,746      L1-icache-load-misses                                         (39.74%)
     4.028978978        143,674,547      L1-dcache-loads                                               (39.74%)
     4.028978978         10,927,473      L1-dcache-load-misses     #    7.61% of all L1-dcache accesses  (39.74%)
     4.028978978             84,243      L2-loads                                                      (31.80%)
     4.028978978              7,238      L2-load-misses            #    9.58% of all LL-cache accesses  (34.52%)
     4.028978978             66,940      LLC-loads                                                     (36.41%)
     4.028978978              7,731      LLC-load-misses           #   10.23% of all LL-cache accesses  (36.41%)
     4.079288296        177,117,204      mem_inst_retired.any                                          (36.39%)
     4.079288296          5,079,373      branch-instructions                                           (36.39%)
     4.079288296            118,030      branch-misses             #    2.32% of all branches          (31.80%)
     4.079288296        352,699,578      instructions              #    2.71  insn per cycle           (39.75%)
     4.079288296        130,315,966      cycles                                                        (39.75%)
     4.079288296             11,170      L1-icache-load-misses                                         (39.76%)
     4.079288296        141,276,614      L1-dcache-loads                                               (39.76%)
     4.079288296         11,124,600      L1-dcache-load-misses     #    7.87% of all L1-dcache accesses  (39.76%)
     4.079288296             69,244      L2-loads                                                      (31.81%)
     4.079288296              6,454      L2-load-misses            #    9.60% of all LL-cache accesses  (31.81%)
     4.079288296             65,219      LLC-loads                                                     (36.39%)
     4.079288296              7,023      LLC-load-misses           #   10.45% of all LL-cache accesses  (36.39%)
     4.129579274        172,483,481      mem_inst_retired.any                                          (36.38%)
     4.129579274          4,751,173      branch-instructions                                           (36.38%)
     4.129579274            122,786      branch-misses             #    2.58% of all branches          (34.89%)
     4.129579274        350,841,511      instructions              #    2.69  insn per cycle           (42.85%)
     4.129579274        130,221,058      cycles                                                        (39.75%)
     4.129579274             13,380      L1-icache-load-misses                                         (39.75%)
     4.129579274        128,862,673      L1-dcache-loads                                               (39.75%)
     4.129579274          6,720,192      L1-dcache-load-misses     #    5.22% of all L1-dcache accesses  (39.75%)
     4.129579274             96,122      L2-loads                                                      (31.82%)
     4.129579274             11,650      L2-load-misses            #   12.06% of all LL-cache accesses  (31.82%)
     4.129579274             97,100      LLC-loads                                                     (33.29%)
     4.129579274              8,646      LLC-load-misses           #    8.95% of all LL-cache accesses  (36.38%)
     4.179887521        168,870,424      mem_inst_retired.any                                          (36.39%)
     4.179887521          4,112,642      branch-instructions                                           (36.39%)
     4.179887521            200,650      branch-misses             #    4.88% of all branches          (36.39%)
     4.179887521        319,683,892      instructions              #    2.45  insn per cycle           (44.34%)
     4.179887521        130,314,229      cycles                                                        (39.75%)
     4.179887521             11,701      L1-icache-load-misses                                         (39.75%)
     4.179887521        118,361,210      L1-dcache-loads                                               (39.76%)
     4.179887521          4,926,355      L1-dcache-load-misses     #    4.16% of all L1-dcache accesses  (39.76%)
     4.179887521             69,110      L2-loads                                                      (31.81%)
     4.179887521              7,721      L2-load-misses            #   11.47% of all LL-cache accesses  (31.81%)
     4.179887521             65,490      LLC-loads                                                     (31.81%)
     4.179887521              7,380      LLC-load-misses           #   10.97% of all LL-cache accesses  (36.39%)
     4.230181192        168,642,815      mem_inst_retired.any                                          (36.37%)
     4.230181192          4,148,180      branch-instructions                                           (36.37%)
     4.230181192            202,571      branch-misses             #    4.88% of all branches          (36.37%)
     4.230181192        319,461,073      instructions              #    2.45  insn per cycle           (44.33%)
     4.230181192        130,272,157      cycles                                                        (44.04%)
     4.230181192             10,484      L1-icache-load-misses                                         (39.76%)
     4.230181192        118,473,872      L1-dcache-loads                                               (39.77%)
     4.230181192          5,235,793      L1-dcache-load-misses     #    4.42% of all L1-dcache accesses  (39.76%)
     4.230181192             85,647      L2-loads                                                      (31.81%)
     4.230181192              8,116      L2-load-misses            #    8.20% of all LL-cache accesses  (31.81%)
     4.230181192            112,261      LLC-loads                                                     (31.81%)
     4.230181192              9,704      LLC-load-misses           #    9.81% of all LL-cache accesses  (32.09%)
     4.280475998        169,542,952      mem_inst_retired.any                                          (35.51%)
     4.280475998          4,137,368      branch-instructions                                           (36.37%)
     4.280475998            201,283      branch-misses             #    4.87% of all branches          (36.37%)
     4.280475998        320,386,928      instructions              #    2.46  insn per cycle           (44.32%)
     4.280475998        130,270,447      cycles                                                        (44.32%)
     4.280475998             12,149      L1-icache-load-misses                                         (40.65%)
     4.280475998        118,401,528      L1-dcache-loads                                               (39.77%)
     4.280475998          4,341,684      L1-dcache-load-misses     #    3.67% of all L1-dcache accesses  (39.77%)
     4.280475998             86,936      L2-loads                                                      (31.82%)
     4.280475998              7,876      L2-load-misses            #    8.98% of all LL-cache accesses  (31.82%)
     4.280475998             88,381      LLC-loads                                                     (31.82%)
     4.280475998              7,524      LLC-load-misses           #    8.58% of all LL-cache accesses  (31.82%)
     4.330781255        168,460,907      mem_inst_retired.any                                          (31.81%)
     4.330781255          4,086,739      branch-instructions                                           (36.40%)
     4.330781255            197,596      branch-misses             #    4.84% of all branches          (36.39%)
     4.330781255        320,030,983      instructions              #    2.46  insn per cycle           (44.35%)
     4.330781255        130,293,795      cycles                                                        (44.33%)
     4.330781255             13,211      L1-icache-load-misses                                         (44.33%)
     4.330781255        118,389,404      L1-dcache-loads                                               (39.75%)
     4.330781255          4,652,350      L1-dcache-load-misses     #    3.93% of all L1-dcache accesses  (39.75%)
     4.330781255            115,883      L2-loads                                                      (31.81%)
     4.330781255              8,950      L2-load-misses            #    7.59% of all LL-cache accesses  (31.81%)
     4.330781255            120,032      LLC-loads                                                     (31.81%)
     4.330781255              8,233      LLC-load-misses           #    6.98% of all LL-cache accesses  (31.81%)
     4.381087064        168,872,919      mem_inst_retired.any                                          (31.81%)
     4.381087064          4,115,618      branch-instructions                                           (34.30%)
     4.381087064            197,098      branch-misses             #    4.79% of all branches          (36.38%)
     4.381087064        319,582,930      instructions              #    2.45  insn per cycle           (44.34%)
     4.381087064        130,301,504      cycles                                                        (44.34%)
     4.381087064             13,244      L1-icache-load-misses                                         (44.34%)
     4.381087064        117,807,678      L1-dcache-loads                                               (41.86%)
     4.381087064          5,089,460      L1-dcache-load-misses     #    4.32% of all L1-dcache accesses  (39.76%)
     4.381087064             76,337      L2-loads                                                      (31.81%)
     4.381087064             11,312      L2-load-misses            #   14.72% of all LL-cache accesses  (31.81%)
     4.381087064             77,320      LLC-loads                                                     (31.81%)
     4.381087064             10,199      LLC-load-misses           #   13.28% of all LL-cache accesses  (31.81%)
     4.431384374        169,486,448      mem_inst_retired.any                                          (31.81%)
     4.431384374          4,083,914      branch-instructions                                           (31.81%)
     4.431384374            193,797      branch-misses             #    4.75% of all branches          (36.38%)
     4.431384374        320,644,115      instructions              #    2.46  insn per cycle           (44.33%)
     4.431384374        130,312,193      cycles                                                        (44.33%)
     4.431384374             11,280      L1-icache-load-misses                                         (44.33%)
     4.431384374        118,362,545      L1-dcache-loads                                               (44.33%)
     4.431384374          4,499,722      L1-dcache-load-misses     #    3.80% of all L1-dcache accesses  (39.76%)
     4.431384374             80,088      L2-loads                                                      (31.81%)
     4.431384374              8,402      L2-load-misses            #   10.92% of all LL-cache accesses  (31.81%)
     4.431384374             73,860      LLC-loads                                                     (31.81%)
     4.431384374              9,109      LLC-load-misses           #   11.83% of all LL-cache accesses  (31.81%)
     4.481769447        169,544,913      mem_inst_retired.any                                          (31.76%)
     4.481769447          4,177,189      branch-instructions                                           (31.76%)
     4.481769447            194,901      branch-misses             #    4.67% of all branches          (33.05%)
     4.481769447        317,564,135      instructions              #    2.43  insn per cycle           (44.43%)
     4.481769447        130,472,425      cycles                                                        (44.43%)
     4.481769447             14,252      L1-icache-load-misses                                         (44.43%)
     4.481769447        116,848,713      L1-dcache-loads                                               (44.43%)
     4.481769447          4,842,712      L1-dcache-load-misses     #    4.14% of all L1-dcache accesses  (43.15%)
     4.481769447            101,453      L2-loads                                                      (31.76%)
     4.481769447              7,365      L2-load-misses            #    7.48% of all LL-cache accesses  (31.76%)
     4.481769447             95,584      LLC-loads                                                     (31.76%)
     4.481769447              8,244      LLC-load-misses           #    8.37% of all LL-cache accesses  (31.76%)
     4.532087119        168,900,424      mem_inst_retired.any                                          (31.80%)
     4.532087119          4,126,915      branch-instructions                                           (31.80%)
     4.532087119            202,492      branch-misses             #    4.91% of all branches          (31.80%)
     4.532087119        319,888,027      instructions              #    2.46  insn per cycle           (44.25%)
     4.532087119        130,295,740      cycles                                                        (44.35%)
     4.532087119             13,816      L1-icache-load-misses                                         (44.35%)
     4.532087119        117,898,402      L1-dcache-loads                                               (44.35%)
     4.532087119          5,366,222      L1-dcache-load-misses     #    4.55% of all L1-dcache accesses  (44.35%)
     4.532087119            119,678      L2-loads                                                      (31.80%)
     4.532087119             11,769      L2-load-misses            #    9.83% of all LL-cache accesses  (31.80%)
     4.532087119            119,848      LLC-loads                                                     (31.80%)
     4.532087119              9,788      LLC-load-misses           #    8.17% of all LL-cache accesses  (31.80%)
     4.582394503        171,201,994      mem_inst_retired.any                                          (31.81%)
     4.582394503          4,165,395      branch-instructions                                           (31.81%)
     4.582394503            193,966      branch-misses             #    4.66% of all branches          (31.80%)
     4.582394503        320,847,119      instructions              #    2.46  insn per cycle           (39.76%)
     4.582394503        130,329,156      cycles                                                        (44.34%)
     4.582394503             11,732      L1-icache-load-misses                                         (44.34%)
     4.582394503        118,031,539      L1-dcache-loads                                               (44.34%)
     4.582394503          4,968,873      L1-dcache-load-misses     #    4.21% of all L1-dcache accesses  (44.34%)
     4.582394503            108,040      L2-loads                                                      (31.81%)
     4.582394503              8,777      L2-load-misses            #    8.39% of all LL-cache accesses  (31.81%)
     4.582394503            101,141      LLC-loads                                                     (31.81%)
     4.582394503              8,714      LLC-load-misses           #    8.33% of all LL-cache accesses  (31.81%)
     4.632689196        132,679,514      mem_inst_retired.any                                          (31.81%)
     4.632689196          4,560,365      branch-instructions                                           (31.81%)
     4.632689196            103,312      branch-misses             #    2.27% of all branches          (31.81%)
     4.632689196        230,287,170      instructions              #    1.77  insn per cycle           (39.76%)
     4.632689196        130,214,560      cycles                                                        (43.02%)
     4.632689196             49,291      L1-icache-load-misses                                         (44.33%)
     4.632689196        107,126,834      L1-dcache-loads                                               (44.33%)
     4.632689196          7,912,227      L1-dcache-load-misses     #    7.39% of all L1-dcache accesses  (44.33%)
     4.632689196             89,876      L2-loads                                                      (33.14%)
     4.632689196             19,269      L2-load-misses            #   26.40% of all LL-cache accesses  (31.81%)
     4.632689196             56,091      LLC-loads                                                     (31.81%)
     4.632689196              9,657      LLC-load-misses           #   13.23% of all LL-cache accesses  (31.81%)
     4.683134673        123,142,525      mem_inst_retired.any                                          (31.72%)
     4.683134673          5,047,641      branch-instructions                                           (31.72%)
     4.683134673            114,668      branch-misses             #    2.27% of all branches          (31.71%)
     4.683134673        271,512,845      instructions              #    2.08  insn per cycle           (39.64%)
     4.683134673        130,518,054      cycles                                                        (39.64%)
     4.683134673             43,738      L1-icache-load-misses                                         (44.50%)
     4.683134673         96,788,838      L1-dcache-loads                                               (44.50%)
     4.683134673          8,310,203      L1-dcache-load-misses     #    8.59% of all L1-dcache accesses  (44.50%)
     4.683134673             88,471      L2-loads                                                      (36.57%)
     4.683134673              8,922      L2-load-misses            #    8.74% of all LL-cache accesses  (31.72%)
     4.683134673            115,755      LLC-loads                                                     (31.72%)
     4.683134673              8,707      LLC-load-misses           #    8.53% of all LL-cache accesses  (31.72%)
     4.733621169        170,641,600      mem_inst_retired.any                                          (31.69%)
     4.733621169          6,566,850      branch-instructions                                           (31.69%)
     4.733621169            148,967      branch-misses             #    2.27% of all branches          (31.69%)
     4.733621169        363,529,803      instructions              #    2.78  insn per cycle           (39.62%)
     4.733621169        130,722,969      cycles                                                        (39.62%)
     4.733621169             13,403      L1-icache-load-misses                                         (41.39%)
     4.733621169        127,978,134      L1-dcache-loads                                               (44.54%)
     4.733621169          9,476,244      L1-dcache-load-misses     #    7.40% of all L1-dcache accesses  (44.54%)
     4.733621169             74,252      L2-loads                                                      (36.61%)
     4.733621169             13,407      L2-load-misses            #   19.75% of all LL-cache accesses  (34.85%)
     4.733621169             61,483      LLC-loads                                                     (31.69%)
     4.733621169             14,892      LLC-load-misses           #   21.94% of all LL-cache accesses  (31.69%)
     4.783920283        171,597,399      mem_inst_retired.any                                          (31.81%)
     4.783920283          6,537,022      branch-instructions                                           (31.81%)
     4.783920283            150,751      branch-misses             #    2.31% of all branches          (31.81%)
     4.783920283        363,587,426      instructions              #    2.79  insn per cycle           (39.77%)
     4.783920283        130,279,583      cycles                                                        (39.77%)
     4.783920283             10,533      L1-icache-load-misses                                         (39.77%)
     4.783920283        136,895,591      L1-dcache-loads                                               (44.34%)
     4.783920283          9,354,156      L1-dcache-load-misses     #    6.83% of all L1-dcache accesses  (44.34%)
     4.783920283             37,610      L2-loads                                                      (36.37%)
     4.783920283             10,948      L2-load-misses            #   28.51% of all LL-cache accesses  (36.37%)
     4.783920283             39,187      LLC-loads                                                     (31.80%)
     4.783920283              8,706      LLC-load-misses           #   22.67% of all LL-cache accesses  (31.80%)
     4.834221561        158,525,866      mem_inst_retired.any                                          (31.81%)
     4.834221561          6,007,384      branch-instructions                                           (31.81%)
     4.834221561            289,920      branch-misses             #    4.83% of all branches          (31.81%)
     4.834221561        332,890,943      instructions              #    2.55  insn per cycle           (39.76%)
     4.834221561        130,304,252      cycles                                                        (39.76%)
     4.834221561             11,796      L1-icache-load-misses                                         (39.76%)
     4.834221561        122,525,001      L1-dcache-loads                                               (39.99%)
     4.834221561          4,716,739      L1-dcache-load-misses     #    3.85% of all L1-dcache accesses  (44.34%)
     4.834221561             55,287      L2-loads                                                      (36.38%)
     4.834221561             12,321      L2-load-misses            #   21.99% of all LL-cache accesses  (36.38%)
     4.834221561             56,785      LLC-loads                                                     (36.17%)
     4.834221561             10,742      LLC-load-misses           #   19.17% of all LL-cache accesses  (31.81%)
     4.884546062        158,214,774      mem_inst_retired.any                                          (31.79%)
     4.884546062          6,044,753      branch-instructions                                           (31.79%)
     4.884546062            300,284      branch-misses             #    4.97% of all branches          (31.79%)
     4.884546062        332,821,225      instructions              #    2.55  insn per cycle           (39.74%)
     4.884546062        130,360,987      cycles                                                        (39.74%)
     4.884546062             12,757      L1-icache-load-misses                                         (39.74%)
     4.884546062        122,415,006      L1-dcache-loads                                               (39.74%)
     4.884546062          4,544,998      L1-dcache-load-misses     #    3.71% of all L1-dcache accesses  (43.34%)
     4.884546062             64,351      L2-loads                                                      (36.42%)
     4.884546062             11,005      L2-load-misses            #   16.89% of all LL-cache accesses  (36.42%)
     4.884546062             65,932      LLC-loads                                                     (36.42%)
     4.884546062             11,204      LLC-load-misses           #   17.20% of all LL-cache accesses  (32.83%)
     4.934863115        157,925,638      mem_inst_retired.any                                          (31.80%)
     4.934863115          6,028,613      branch-instructions                                           (31.80%)
     4.934863115            278,242      branch-misses             #    4.62% of all branches          (31.80%)
     4.934863115        334,447,672      instructions              #    2.57  insn per cycle           (39.75%)
     4.934863115        130,339,352      cycles                                                        (39.75%)
     4.934863115             11,099      L1-icache-load-misses                                         (39.75%)
     4.934863115        122,859,708      L1-dcache-loads                                               (39.75%)
     4.934863115          4,439,629      L1-dcache-load-misses     #    3.61% of all L1-dcache accesses  (39.75%)
     4.934863115             60,202      L2-loads                                                      (36.40%)
     4.934863115             11,007      L2-load-misses            #   17.44% of all LL-cache accesses  (36.40%)
     4.934863115             66,011      LLC-loads                                                     (36.40%)
     4.934863115             11,920      LLC-load-misses           #   18.89% of all LL-cache accesses  (36.40%)
     4.985170508        158,512,058      mem_inst_retired.any                                          (34.06%)
     4.985170508          5,998,313      branch-instructions                                           (31.80%)
     4.985170508            292,488      branch-misses             #    4.88% of all branches          (31.80%)
     4.985170508        332,549,507      instructions              #    2.55  insn per cycle           (39.75%)
     4.985170508        130,324,970      cycles                                                        (39.75%)
     4.985170508             10,585      L1-icache-load-misses                                         (39.75%)
     4.985170508        122,548,378      L1-dcache-loads                                               (39.75%)
     4.985170508          4,480,857      L1-dcache-load-misses     #    3.66% of all L1-dcache accesses  (39.75%)
     4.985170508             56,192      L2-loads                                                      (34.12%)
     4.985170508             10,246      L2-load-misses            #   18.60% of all LL-cache accesses  (36.39%)
     4.985170508             53,996      LLC-loads                                                     (36.39%)
     4.985170508              9,983      LLC-load-misses           #   18.12% of all LL-cache accesses  (36.39%)
     5.035467653        158,444,948      mem_inst_retired.any                                          (36.36%)
     5.035467653          6,001,836      branch-instructions                                           (31.79%)
     5.035467653            290,244      branch-misses             #    4.84% of all branches          (31.79%)
     5.035467653        331,652,411      instructions              #    2.55  insn per cycle           (39.75%)
     5.035467653        130,219,119      cycles                                                        (39.75%)
     5.035467653             17,731      L1-icache-load-misses                                         (39.77%)
     5.035467653        122,100,097      L1-dcache-loads                                               (39.77%)
     5.035467653          4,674,487      L1-dcache-load-misses     #    3.83% of all L1-dcache accesses  (39.77%)
     5.035467653             57,645      L2-loads                                                      (31.82%)
     5.035467653             10,616      L2-load-misses            #   18.26% of all LL-cache accesses  (36.39%)
     5.035467653             58,607      LLC-loads                                                     (36.39%)
     5.035467653              9,604      LLC-load-misses           #   16.52% of all LL-cache accesses  (36.39%)
#           time             counts unit events
     5.085810723        158,580,136      mem_inst_retired.any                                          (36.43%)
     5.085810723          6,083,199      branch-instructions                                           (35.31%)
     5.085810723            292,374      branch-misses             #    4.81% of all branches          (31.78%)
     5.085810723        334,060,717      instructions              #    2.56  insn per cycle           (39.73%)
     5.085810723        130,414,525      cycles                                                        (39.73%)
     5.085810723             10,257      L1-icache-load-misses                                         (39.73%)
     5.085810723        122,991,376      L1-dcache-loads                                               (39.73%)
     5.085810723          4,697,311      L1-dcache-load-misses     #    3.82% of all L1-dcache accesses  (39.73%)
     5.085810723             53,407      L2-loads                                                      (31.78%)
     5.085810723              8,715      L2-load-misses            #   16.10% of all LL-cache accesses  (32.90%)
     5.085810723             54,825      LLC-loads                                                     (36.43%)
     5.085810723             10,860      LLC-load-misses           #   20.07% of all LL-cache accesses  (36.43%)
     5.136118109        169,307,673      mem_inst_retired.any                                          (36.39%)
     5.136118109          5,685,781      branch-instructions                                           (36.39%)
     5.136118109            283,791      branch-misses             #    4.99% of all branches          (31.97%)
     5.136118109        334,170,881      instructions              #    2.56  insn per cycle           (39.93%)
     5.136118109        130,335,149      cycles                                                        (39.75%)
     5.136118109             14,922      L1-icache-load-misses                                         (39.75%)
     5.136118109        111,916,804      L1-dcache-loads                                               (39.75%)
     5.136118109          3,864,866      L1-dcache-load-misses     #    3.45% of all L1-dcache accesses  (39.75%)
     5.136118109             53,007      L2-loads                                                      (31.80%)
     5.136118109             18,012      L2-load-misses            #   39.56% of all LL-cache accesses  (31.80%)
     5.136118109             38,055      LLC-loads                                                     (36.21%)
     5.136118109              8,359      LLC-load-misses           #   18.36% of all LL-cache accesses  (36.40%)
     5.186568772        120,850,705      mem_inst_retired.any                                          (36.57%)
     5.186568772          2,995,641      branch-instructions                                           (36.57%)
     5.186568772             70,324      branch-misses             #    2.35% of all branches          (36.57%)
     5.186568772        240,006,456      instructions              #    1.84  insn per cycle           (44.50%)
     5.186568772        130,568,337      cycles                                                        (39.64%)
     5.186568772             58,603      L1-icache-load-misses                                         (39.65%)
     5.186568772        108,592,843      L1-dcache-loads                                               (39.65%)
     5.186568772          6,072,819      L1-dcache-load-misses     #    5.59% of all L1-dcache accesses  (39.64%)
     5.186568772             65,284      L2-loads                                                      (31.71%)
     5.186568772              8,713      L2-load-misses            #   12.46% of all LL-cache accesses  (31.71%)
     5.186568772             74,564      LLC-loads                                                     (31.71%)
     5.186568772              6,250      LLC-load-misses           #    8.94% of all LL-cache accesses  (36.57%)
     5.237033793        169,277,031      mem_inst_retired.any                                          (36.59%)
     5.237033793          4,170,874      branch-instructions                                           (36.59%)
     5.237033793             83,217      branch-misses             #    2.00% of all branches          (36.59%)
     5.237033793        289,961,026      instructions              #    2.22  insn per cycle           (44.51%)
     5.237033793        130,529,190      cycles                                                        (41.62%)
     5.237033793             36,462      L1-icache-load-misses                                         (39.63%)
     5.237033793         94,517,570      L1-dcache-loads                                               (39.63%)
     5.237033793          5,672,302      L1-dcache-load-misses     #    6.00% of all L1-dcache accesses  (39.63%)
     5.237033793             96,839      L2-loads                                                      (31.71%)
     5.237033793             11,268      L2-load-misses            #   13.86% of all LL-cache accesses  (31.71%)
     5.237033793             65,815      LLC-loads                                                     (31.71%)
     5.237033793             11,299      LLC-load-misses           #   13.89% of all LL-cache accesses  (34.58%)
     5.287354751        183,382,343      mem_inst_retired.any                                          (36.41%)
     5.287354751          4,611,925      branch-instructions                                           (36.41%)
     5.287354751             98,486      branch-misses             #    2.14% of all branches          (36.41%)
     5.287354751        356,569,550      instructions              #    2.74  insn per cycle           (44.35%)
     5.287354751        130,341,197      cycles                                                        (44.35%)
     5.287354751             13,801      L1-icache-load-misses                                         (39.74%)
     5.287354751        146,952,638      L1-dcache-loads                                               (39.75%)
     5.287354751          7,179,143      L1-dcache-load-misses     #    4.89% of all L1-dcache accesses  (39.75%)
     5.287354751             59,525      L2-loads                                                      (31.80%)
     5.287354751              6,251      L2-load-misses            #   13.49% of all LL-cache accesses  (31.80%)
     5.287354751             33,121      LLC-loads                                                     (31.80%)
     5.287354751              6,075      LLC-load-misses           #   13.11% of all LL-cache accesses  (31.80%)
     5.337653146        181,888,537      mem_inst_retired.any                                          (33.16%)
     5.337653146          4,525,600      branch-instructions                                           (36.36%)
     5.337653146             98,888      branch-misses             #    2.19% of all branches          (36.36%)
     5.337653146        353,665,918      instructions              #    2.72  insn per cycle           (44.32%)
     5.337653146        130,203,301      cycles                                                        (44.31%)
     5.337653146             10,751      L1-icache-load-misses                                         (43.00%)
     5.337653146        147,242,865      L1-dcache-loads                                               (39.77%)
     5.337653146          7,013,646      L1-dcache-load-misses     #    4.76% of all L1-dcache accesses  (39.77%)
     5.337653146             62,686      L2-loads                                                      (31.82%)
     5.337653146              6,618      L2-load-misses            #   10.53% of all LL-cache accesses  (31.82%)
     5.337653146             62,985      LLC-loads                                                     (31.82%)
     5.337653146              6,404      LLC-load-misses           #   10.19% of all LL-cache accesses  (31.82%)
     5.387943679        183,136,867      mem_inst_retired.any                                          (31.82%)
     5.387943679          4,497,746      branch-instructions                                           (36.37%)
     5.387943679            196,652      branch-misses             #    4.37% of all branches          (36.37%)
     5.387943679        348,360,648      instructions              #    2.67  insn per cycle           (44.32%)
     5.387943679        130,276,272      cycles                                                        (44.32%)
     5.387943679             13,868      L1-icache-load-misses                                         (44.32%)
     5.387943679        146,934,459      L1-dcache-loads                                               (39.77%)
     5.387943679          7,100,692      L1-dcache-load-misses     #    4.83% of all L1-dcache accesses  (39.77%)
     5.387943679             38,155      L2-loads                                                      (31.81%)
     5.387943679              6,371      L2-load-misses            #   15.87% of all LL-cache accesses  (31.82%)
     5.387943679             42,143      LLC-loads                                                     (31.81%)
     5.387943679              8,973      LLC-load-misses           #   22.35% of all LL-cache accesses  (31.82%)
     5.438248649        182,715,075      mem_inst_retired.any                                          (31.81%)
     5.438248649          4,493,134      branch-instructions                                           (31.99%)
     5.438248649            240,103      branch-misses             #    5.34% of all branches          (36.39%)
     5.438248649        344,102,965      instructions              #    2.64  insn per cycle           (44.34%)
     5.438248649        130,282,737      cycles                                                        (44.34%)
     5.438248649             12,055      L1-icache-load-misses                                         (44.34%)
     5.438248649        135,607,645      L1-dcache-loads                                               (44.17%)
     5.438248649          3,836,480      L1-dcache-load-misses     #    2.83% of all L1-dcache accesses  (39.76%)
     5.438248649             75,523      L2-loads                                                      (31.81%)
     5.438248649              8,580      L2-load-misses            #   12.16% of all LL-cache accesses  (31.81%)
     5.438248649             65,556      LLC-loads                                                     (31.81%)
     5.438248649              8,576      LLC-load-misses           #   12.16% of all LL-cache accesses  (31.81%)
     5.488545626        182,484,303      mem_inst_retired.any                                          (31.81%)
     5.488545626          4,427,777      branch-instructions                                           (31.81%)
     5.488545626            241,908      branch-misses             #    5.46% of all branches          (35.36%)
     5.488545626        340,054,617      instructions              #    2.61  insn per cycle           (44.33%)
     5.488545626        130,238,589      cycles                                                        (44.33%)
     5.488545626             15,381      L1-icache-load-misses                                         (44.33%)
     5.488545626        135,142,555      L1-dcache-loads                                               (44.33%)
     5.488545626          4,117,384      L1-dcache-load-misses     #    3.05% of all L1-dcache accesses  (40.79%)
     5.488545626             49,767      L2-loads                                                      (31.81%)
     5.488545626              7,393      L2-load-misses            #   13.47% of all LL-cache accesses  (31.81%)
     5.488545626             59,964      LLC-loads                                                     (31.81%)
     5.488545626              7,148      LLC-load-misses           #   13.03% of all LL-cache accesses  (31.81%)
     5.538861993        180,714,527      mem_inst_retired.any                                          (31.80%)
     5.538861993          4,473,045      branch-instructions                                           (31.80%)
     5.538861993            236,680      branch-misses             #    5.29% of all branches          (31.80%)
     5.538861993        344,792,654      instructions              #    2.65  insn per cycle           (44.35%)
     5.538861993        130,340,568      cycles                                                        (44.35%)
     5.538861993             12,696      L1-icache-load-misses                                         (44.35%)
     5.538861993        135,967,923      L1-dcache-loads                                               (44.35%)
     5.538861993          3,437,068      L1-dcache-load-misses     #    2.53% of all L1-dcache accesses  (44.35%)
     5.538861993             70,535      L2-loads                                                      (31.80%)
     5.538861993              9,631      L2-load-misses            #   13.17% of all LL-cache accesses  (31.80%)
     5.538861993             75,700      LLC-loads                                                     (31.80%)
     5.538861993              9,713      LLC-load-misses           #   13.28% of all LL-cache accesses  (31.80%)
     5.589193704        182,644,203      mem_inst_retired.any                                          (31.79%)
     5.589193704          4,501,075      branch-instructions                                           (31.79%)
     5.589193704            236,952      branch-misses             #    5.26% of all branches          (31.79%)
     5.589193704        343,779,148      instructions              #    2.64  insn per cycle           (42.07%)
     5.589193704        130,366,864      cycles                                                        (44.37%)
     5.589193704             12,076      L1-icache-load-misses                                         (44.37%)
     5.589193704        135,315,378      L1-dcache-loads                                               (44.37%)
     5.589193704          3,725,181      L1-dcache-load-misses     #    2.75% of all L1-dcache accesses  (44.37%)
     5.589193704             81,233      L2-loads                                                      (31.79%)
     5.589193704              8,621      L2-load-misses            #   10.87% of all LL-cache accesses  (31.79%)
     5.589193704             77,443      LLC-loads                                                     (31.79%)
     5.589193704              8,854      LLC-load-misses           #   11.16% of all LL-cache accesses  (31.79%)
     5.639498368        182,857,713      mem_inst_retired.any                                          (31.80%)
     5.639498368          4,406,045      branch-instructions                                           (31.80%)
     5.639498368            233,890      branch-misses             #    5.31% of all branches          (31.80%)
     5.639498368        346,037,855      instructions              #    2.66  insn per cycle           (39.76%)
     5.639498368        130,325,650      cycles                                                        (44.34%)
     5.639498368             10,766      L1-icache-load-misses                                         (44.34%)
     5.639498368        136,889,392      L1-dcache-loads                                               (44.34%)
     5.639498368          3,669,809      L1-dcache-load-misses     #    2.68% of all L1-dcache accesses  (44.34%)
     5.639498368             67,676      L2-loads                                                      (31.81%)
     5.639498368              8,199      L2-load-misses            #   12.15% of all LL-cache accesses  (31.81%)
     5.639498368             67,257      LLC-loads                                                     (31.81%)
     5.639498368              8,853      LLC-load-misses           #   13.12% of all LL-cache accesses  (31.81%)
     5.689797295        182,199,151      mem_inst_retired.any                                          (31.81%)
     5.689797295          4,530,847      branch-instructions                                           (31.81%)
     5.689797295            246,004      branch-misses             #    5.43% of all branches          (31.81%)
     5.689797295        346,757,578      instructions              #    2.66  insn per cycle           (39.76%)
     5.689797295        130,282,397      cycles                                                        (40.83%)
     5.689797295             14,302      L1-icache-load-misses                                         (44.33%)
     5.689797295        135,870,886      L1-dcache-loads                                               (44.33%)
     5.689797295          3,795,503      L1-dcache-load-misses     #    2.79% of all L1-dcache accesses  (44.33%)
     5.689797295             66,507      L2-loads                                                      (35.33%)
     5.689797295              8,836      L2-load-misses            #   12.51% of all LL-cache accesses  (31.81%)
     5.689797295             74,720      LLC-loads                                                     (31.81%)
     5.689797295              7,641      LLC-load-misses           #   10.82% of all LL-cache accesses  (31.81%)
     5.740089479        180,570,679      mem_inst_retired.any                                          (31.81%)
     5.740089479          4,416,635      branch-instructions                                           (31.81%)
     5.740089479            242,779      branch-misses             #    5.50% of all branches          (31.81%)
     5.740089479        340,840,185      instructions              #    2.62  insn per cycle           (39.77%)
     5.740089479        130,252,679      cycles                                                        (39.77%)
     5.740089479             17,034      L1-icache-load-misses                                         (44.22%)
     5.740089479        135,521,844      L1-dcache-loads                                               (44.32%)
     5.740089479          4,078,418      L1-dcache-load-misses     #    3.01% of all L1-dcache accesses  (44.32%)
     5.740089479             77,064      L2-loads                                                      (36.37%)
     5.740089479              7,881      L2-load-misses            #    9.97% of all LL-cache accesses  (31.94%)
     5.740089479             80,959      LLC-loads                                                     (31.82%)
     5.740089479              7,295      LLC-load-misses           #    9.23% of all LL-cache accesses  (31.82%)
     5.790383879        182,612,954      mem_inst_retired.any                                          (31.81%)
     5.790383879          4,454,006      branch-instructions                                           (31.81%)
     5.790383879            234,438      branch-misses             #    5.26% of all branches          (31.81%)
     5.790383879        346,291,207      instructions              #    2.66  insn per cycle           (39.76%)
     5.790383879        130,288,630      cycles                                                        (39.76%)
     5.790383879             14,931      L1-icache-load-misses                                         (39.76%)
     5.790383879        125,335,937      L1-dcache-loads                                               (44.33%)
     5.790383879          5,307,405      L1-dcache-load-misses     #    4.23% of all L1-dcache accesses  (44.33%)
     5.790383879             66,292      L2-loads                                                      (36.38%)
     5.790383879              7,794      L2-load-misses            #   10.61% of all LL-cache accesses  (36.38%)
     5.790383879             80,610      LLC-loads                                                     (31.81%)
     5.790383879              7,931      LLC-load-misses           #   10.80% of all LL-cache accesses  (31.81%)
     5.840688959        105,648,644      mem_inst_retired.any                                          (31.81%)
     5.840688959          9,583,340      branch-instructions                                           (31.81%)
     5.840688959            332,414      branch-misses             #    3.47% of all branches          (31.81%)
     5.840688959        232,512,823      instructions              #    1.79  insn per cycle           (39.76%)
     5.840688959        130,118,743      cycles                                                        (39.75%)
     5.840688959             73,845      L1-icache-load-misses                                         (39.75%)
     5.840688959         81,400,970      L1-dcache-loads                                               (43.03%)
     5.840688959          5,514,666      L1-dcache-load-misses     #    6.77% of all L1-dcache accesses  (44.33%)
     5.840688959             82,678      L2-loads                                                      (36.39%)
     5.840688959              3,682      L2-load-misses            #    4.20% of all LL-cache accesses  (36.39%)
     5.840688959             92,791      LLC-loads                                                     (33.13%)
     5.840688959              2,599      LLC-load-misses           #    2.96% of all LL-cache accesses  (31.81%)
     5.891206267        124,553,081      mem_inst_retired.any                                          (31.67%)
     5.891206267         11,074,166      branch-instructions                                           (31.67%)
     5.891206267            337,360      branch-misses             #    3.05% of all branches          (31.67%)
     5.891206267        241,658,772      instructions              #    1.85  insn per cycle           (39.58%)
     5.891206267        130,699,540      cycles                                                        (39.59%)
     5.891206267            149,300      L1-icache-load-misses                                         (39.59%)
     5.891206267         90,520,414      L1-dcache-loads                                               (39.59%)
     5.891206267          5,786,244      L1-dcache-load-misses     #    6.39% of all L1-dcache accesses  (44.58%)
     5.891206267            107,790      L2-loads                                                      (36.66%)
     5.891206267              5,043      L2-load-misses            #    4.79% of all LL-cache accesses  (36.66%)
     5.891206267            102,692      LLC-loads                                                     (36.66%)
     5.891206267              6,765      LLC-load-misses           #    6.43% of all LL-cache accesses  (31.67%)
     5.941522997        160,459,421      mem_inst_retired.any                                          (31.80%)
     5.941522997         14,166,506      branch-instructions                                           (31.81%)
     5.941522997            461,316      branch-misses             #    3.26% of all branches          (31.80%)
     5.941522997        347,501,545      instructions              #    2.67  insn per cycle           (39.75%)
     5.941522997        130,263,241      cycles                                                        (39.75%)
     5.941522997             32,707      L1-icache-load-misses                                         (39.75%)
     5.941522997        120,204,344      L1-dcache-loads                                               (39.75%)
     5.941522997          6,461,981      L1-dcache-load-misses     #    5.38% of all L1-dcache accesses  (41.39%)
     5.941522997             51,966      L2-loads                                                      (36.39%)
     5.941522997              3,907      L2-load-misses            #    7.47% of all LL-cache accesses  (36.39%)
     5.941522997             52,636      LLC-loads                                                     (36.39%)
     5.941522997              4,256      LLC-load-misses           #    8.14% of all LL-cache accesses  (34.77%)
     5.991833556        161,989,572      mem_inst_retired.any                                          (31.80%)
     5.991833556         14,616,517      branch-instructions                                           (31.80%)
     5.991833556            447,165      branch-misses             #    3.06% of all branches          (31.80%)
     5.991833556        356,935,010      instructions              #    2.74  insn per cycle           (39.75%)
     5.991833556        130,293,309      cycles                                                        (39.75%)
     5.991833556             21,004      L1-icache-load-misses                                         (39.75%)
     5.991833556        122,470,092      L1-dcache-loads                                               (39.75%)
     5.991833556          6,534,794      L1-dcache-load-misses     #    5.34% of all L1-dcache accesses  (39.76%)
     5.991833556             65,440      L2-loads                                                      (36.39%)
     5.991833556              2,654      L2-load-misses            #    4.30% of all LL-cache accesses  (36.39%)
     5.991833556             58,030      LLC-loads                                                     (36.39%)
     5.991833556              2,442      LLC-load-misses           #    3.96% of all LL-cache accesses  (36.39%)
     6.042132828        160,258,765      mem_inst_retired.any                                          (35.97%)
     6.042132828         14,379,860      branch-instructions                                           (31.81%)
     6.042132828            467,943      branch-misses             #    3.25% of all branches          (31.81%)
     6.042132828        344,059,584      instructions              #    2.64  insn per cycle           (39.76%)
     6.042132828        130,264,997      cycles                                                        (39.76%)
     6.042132828             40,587      L1-icache-load-misses                                         (39.76%)
     6.042132828        118,274,110      L1-dcache-loads                                               (39.76%)
     6.042132828          6,533,518      L1-dcache-load-misses     #    5.52% of all L1-dcache accesses  (39.76%)
     6.042132828             54,847      L2-loads                                                      (32.21%)
     6.042132828              3,823      L2-load-misses            #    7.53% of all LL-cache accesses  (36.38%)
     6.042132828             46,681      LLC-loads                                                     (36.38%)
     6.042132828              3,485      LLC-load-misses           #    6.87% of all LL-cache accesses  (36.38%)
     6.092442503        158,466,930      mem_inst_retired.any                                          (28.48%)
     6.092442503         14,375,639      branch-instructions                                           (31.84%)
     6.092442503            456,396      branch-misses             #    3.17% of all branches          (31.84%)
     6.092442503        350,685,370      instructions              #    2.70  insn per cycle           (39.80%)
     6.092442503        130,076,397      cycles                                                        (39.79%)
     6.092442503             41,291      L1-icache-load-misses                                         (39.73%)
     6.092442503        121,130,252      L1-dcache-loads                                               (47.66%)
     6.092442503          6,464,627      L1-dcache-load-misses     #    5.34% of all L1-dcache accesses  (47.64%)
     6.092442503             49,326      L2-loads                                                      (39.69%)
     6.092442503              2,099      L2-load-misses            #    4.48% of all LL-cache accesses  (36.38%)
     6.092442503             44,296      LLC-loads                                                     (28.46%)
     6.092442503              3,079      LLC-load-misses           #    6.58% of all LL-cache accesses  (28.48%)
     6.142736387        159,474,006      mem_inst_retired.any                                          (36.37%)
     6.142736387         14,397,787      branch-instructions                                           (31.81%)
     6.142736387            470,948      branch-misses             #    3.27% of all branches          (31.81%)
     6.142736387        346,329,938      instructions              #    2.66  insn per cycle           (39.77%)
     6.142736387        130,243,322      cycles                                                        (39.76%)
     6.142736387             41,519      L1-icache-load-misses                                         (39.77%)
     6.142736387        119,291,513      L1-dcache-loads                                               (39.76%)
     6.142736387          6,595,411      L1-dcache-load-misses     #    5.53% of all L1-dcache accesses  (39.77%)
     6.142736387             51,166      L2-loads                                                      (31.81%)
     6.142736387              2,477      L2-load-misses            #    4.91% of all LL-cache accesses  (36.37%)
     6.142736387             49,805      LLC-loads                                                     (36.38%)
     6.142736387              2,300      LLC-load-misses           #    4.56% of all LL-cache accesses  (36.38%)
     6.193041254        159,359,025      mem_inst_retired.any                                          (36.39%)
     6.193041254         14,291,038      branch-instructions                                           (33.80%)
     6.193041254            469,428      branch-misses             #    3.28% of all branches          (31.80%)
     6.193041254        346,029,020      instructions              #    2.66  insn per cycle           (39.76%)
     6.193041254        130,272,653      cycles                                                        (39.75%)
     6.193041254             34,075      L1-icache-load-misses                                         (39.76%)
     6.193041254        118,853,739      L1-dcache-loads                                               (39.76%)
     6.193041254          6,390,640      L1-dcache-load-misses     #    5.38% of all L1-dcache accesses  (39.76%)
     6.193041254             34,150      L2-loads                                                      (31.81%)
     6.193041254              2,431      L2-load-misses            #    6.67% of all LL-cache accesses  (34.38%)
     6.193041254             38,761      LLC-loads                                                     (36.39%)
     6.193041254              2,871      LLC-load-misses           #    7.88% of all LL-cache accesses  (36.39%)
     6.243335547        149,362,120      mem_inst_retired.any                                          (36.38%)
     6.243335547         14,003,352      branch-instructions                                           (36.38%)
     6.243335547            484,588      branch-misses             #    3.46% of all branches          (31.81%)
     6.243335547        350,652,398      instructions              #    2.69  insn per cycle           (39.76%)
     6.243335547        130,252,760      cycles                                                        (39.76%)
     6.243335547             38,632      L1-icache-load-misses                                         (39.76%)
     6.243335547        119,602,882      L1-dcache-loads                                               (39.76%)
     6.243335547          6,364,325      L1-dcache-load-misses     #    5.32% of all L1-dcache accesses  (39.76%)
     6.243335547             57,552      L2-loads                                                      (31.81%)
     6.243335547              8,006      L2-load-misses            #   15.25% of all LL-cache accesses  (31.81%)
     6.243335547             47,415      LLC-loads                                                     (36.38%)
     6.243335547              7,070      LLC-load-misses           #   13.47% of all LL-cache accesses  (36.38%)
     6.293661201        131,385,998      mem_inst_retired.any                                          (36.39%)
     6.293661201         12,168,961      branch-instructions                                           (36.33%)
     6.293661201            687,507      branch-misses             #    5.65% of all branches          (34.78%)
     6.293661201        332,578,956      instructions              #    2.56  insn per cycle           (42.76%)
     6.293661201        129,735,187      cycles                                                        (39.55%)
     6.293661201             32,708      L1-icache-load-misses                                         (39.67%)
     6.293661201         95,689,129      L1-dcache-loads                                               (39.73%)
     6.293661201          3,787,792      L1-dcache-load-misses     #    3.96% of all L1-dcache accesses  (39.89%)
     6.293661201             76,275      L2-loads                                                      (31.91%)
     6.293661201              5,170      L2-load-misses            #    7.03% of all LL-cache accesses  (31.91%)
     6.293661201             70,767      LLC-loads                                                     (33.29%)
     6.293661201              4,403      LLC-load-misses           #    5.99% of all LL-cache accesses  (36.51%)
#           time             counts unit events
     6.343969445        132,173,967      mem_inst_retired.any                                          (36.41%)
     6.343969445         12,361,058      branch-instructions                                           (36.41%)
     6.343969445            683,998      branch-misses             #    5.53% of all branches          (36.41%)
     6.343969445        340,614,621      instructions              #    2.62  insn per cycle           (44.35%)
     6.343969445        130,188,598      cycles                                                        (39.76%)
     6.343969445             28,640      L1-icache-load-misses                                         (39.76%)
     6.343969445         95,796,191      L1-dcache-loads                                               (39.76%)
     6.343969445          3,940,922      L1-dcache-load-misses     #    4.11% of all L1-dcache accesses  (39.76%)
     6.343969445             78,796      L2-loads                                                      (31.78%)
     6.343969445              4,433      L2-load-misses            #    7.00% of all LL-cache accesses  (31.78%)
     6.343969445             47,869      LLC-loads                                                     (31.78%)
     6.343969445              3,213      LLC-load-misses           #    5.07% of all LL-cache accesses  (36.37%)
     6.394267503        132,852,203      mem_inst_retired.any                                          (36.38%)
     6.394267503         12,591,055      branch-instructions                                           (36.38%)
     6.394267503            658,382      branch-misses             #    5.23% of all branches          (36.38%)
     6.394267503        343,988,699      instructions              #    2.64  insn per cycle           (44.33%)
     6.394267503        130,244,940      cycles                                                        (44.21%)
     6.394267503             22,873      L1-icache-load-misses                                         (39.76%)
     6.394267503         96,225,312      L1-dcache-loads                                               (39.76%)
     6.394267503          4,010,860      L1-dcache-load-misses     #    4.17% of all L1-dcache accesses  (39.76%)
     6.394267503             53,494      L2-loads                                                      (31.81%)
     6.394267503              4,262      L2-load-misses            #    8.47% of all LL-cache accesses  (31.81%)
     6.394267503             47,085      LLC-loads                                                     (31.81%)
     6.394267503              3,364      LLC-load-misses           #    6.69% of all LL-cache accesses  (31.92%)
     6.444560471        133,537,428      mem_inst_retired.any                                          (35.28%)
     6.444560471         12,409,557      branch-instructions                                           (36.32%)
     6.444560471            653,998      branch-misses             #    5.27% of all branches          (36.37%)
     6.444560471        342,135,731      instructions              #    2.63  insn per cycle           (44.33%)
     6.444560471        130,094,758      cycles                                                        (44.33%)
     6.444560471             21,680      L1-icache-load-misses                                         (40.86%)
     6.444560471         96,433,097      L1-dcache-loads                                               (39.80%)
     6.444560471          3,959,294      L1-dcache-load-misses     #    4.11% of all L1-dcache accesses  (39.80%)
     6.444560471             65,867      L2-loads                                                      (31.84%)
     6.444560471              4,042      L2-load-misses            #    5.74% of all LL-cache accesses  (31.84%)
     6.444560471             75,087      LLC-loads                                                     (31.79%)
     6.444560471              5,495      LLC-load-misses           #    7.80% of all LL-cache accesses  (31.79%)
     6.494882300        128,929,631      mem_inst_retired.any                                          (31.81%)
     6.494882300         11,968,909      branch-instructions                                           (36.42%)
     6.494882300            660,735      branch-misses             #    5.52% of all branches          (36.42%)
     6.494882300        331,091,704      instructions              #    2.54  insn per cycle           (44.37%)
     6.494882300        130,266,176      cycles                                                        (44.37%)
     6.494882300             26,079      L1-icache-load-misses                                         (44.38%)
     6.494882300         96,700,072      L1-dcache-loads                                               (39.76%)
     6.494882300          4,099,398      L1-dcache-load-misses     #    4.24% of all L1-dcache accesses  (39.76%)
     6.494882300             50,094      L2-loads                                                      (31.77%)
     6.494882300              4,922      L2-load-misses            #   10.25% of all LL-cache accesses  (31.77%)
     6.494882300             45,903      LLC-loads                                                     (31.77%)
     6.494882300              8,141      LLC-load-misses           #   16.96% of all LL-cache accesses  (31.77%)
     6.545200216        133,740,831      mem_inst_retired.any                                          (31.80%)
     6.545200216         12,446,725      branch-instructions                                           (34.09%)
     6.545200216            667,797      branch-misses             #    5.37% of all branches          (36.40%)
     6.545200216        338,458,224      instructions              #    2.60  insn per cycle           (44.35%)
     6.545200216        130,282,406      cycles                                                        (44.35%)
     6.545200216             22,076      L1-icache-load-misses                                         (44.35%)
     6.545200216         96,207,439      L1-dcache-loads                                               (42.08%)
     6.545200216          4,099,175      L1-dcache-load-misses     #    4.26% of all L1-dcache accesses  (39.75%)
     6.545200216             91,814      L2-loads                                                      (31.80%)
     6.545200216              8,512      L2-load-misses            #   10.77% of all LL-cache accesses  (31.80%)
     6.545200216             66,314      LLC-loads                                                     (31.80%)
     6.545200216              8,283      LLC-load-misses           #   10.48% of all LL-cache accesses  (31.80%)
     6.595501013        133,951,051      mem_inst_retired.any                                          (31.81%)
     6.595501013         12,571,116      branch-instructions                                           (31.81%)
     6.595501013            647,333      branch-misses             #    5.15% of all branches          (36.38%)
     6.595501013        346,441,345      instructions              #    2.66  insn per cycle           (44.33%)
     6.595501013        130,279,560      cycles                                                        (44.33%)
     6.595501013             25,810      L1-icache-load-misses                                         (44.33%)
     6.595501013         96,335,927      L1-dcache-loads                                               (44.33%)
     6.595501013          3,971,229      L1-dcache-load-misses     #    4.12% of all L1-dcache accesses  (39.76%)
     6.595501013             73,292      L2-loads                                                      (31.81%)
     6.595501013              3,744      L2-load-misses            #    5.96% of all LL-cache accesses  (31.81%)
     6.595501013             52,303      LLC-loads                                                     (31.81%)
     6.595501013              3,866      LLC-load-misses           #    6.16% of all LL-cache accesses  (31.81%)
     6.645804562        134,873,335      mem_inst_retired.any                                          (31.81%)
     6.645804562         12,611,587      branch-instructions                                           (31.81%)
     6.645804562            610,613      branch-misses             #    4.84% of all branches          (32.87%)
     6.645804562        347,250,581      instructions              #    2.67  insn per cycle           (44.33%)
     6.645804562        130,260,555      cycles                                                        (44.33%)
     6.645804562             23,186      L1-icache-load-misses                                         (44.34%)
     6.645804562         97,815,026      L1-dcache-loads                                               (44.34%)
     6.645804562          3,784,944      L1-dcache-load-misses     #    3.87% of all L1-dcache accesses  (43.29%)
     6.645804562             60,938      L2-loads                                                      (31.81%)
     6.645804562              4,234      L2-load-misses            #    7.31% of all LL-cache accesses  (31.81%)
     6.645804562             54,901      LLC-loads                                                     (31.81%)
     6.645804562              5,240      LLC-load-misses           #    9.05% of all LL-cache accesses  (31.81%)
     6.696100378        134,741,403      mem_inst_retired.any                                          (31.81%)
     6.696100378         12,582,698      branch-instructions                                           (31.81%)
     6.696100378            633,247      branch-misses             #    5.03% of all branches          (31.81%)
     6.696100378        349,451,799      instructions              #    2.68  insn per cycle           (44.20%)
     6.696100378        130,242,892      cycles                                                        (44.32%)
     6.696100378             25,971      L1-icache-load-misses                                         (44.33%)
     6.696100378         97,161,650      L1-dcache-loads                                               (44.32%)
     6.696100378          3,743,983      L1-dcache-load-misses     #    3.85% of all L1-dcache accesses  (44.33%)
     6.696100378             64,593      L2-loads                                                      (31.81%)
     6.696100378              3,586      L2-load-misses            #    5.81% of all LL-cache accesses  (31.81%)
     6.696100378             58,949      LLC-loads                                                     (31.82%)
     6.696100378              4,170      LLC-load-misses           #    6.75% of all LL-cache accesses  (31.82%)
     6.746388867        132,251,295      mem_inst_retired.any                                          (31.81%)
     6.746388867         12,380,036      branch-instructions                                           (31.81%)
     6.746388867            640,213      branch-misses             #    5.17% of all branches          (31.81%)
     6.746388867        343,315,333      instructions              #    2.64  insn per cycle           (39.77%)
     6.746388867        130,261,671      cycles                                                        (44.32%)
     6.746388867             20,767      L1-icache-load-misses                                         (44.32%)
     6.746388867         96,841,725      L1-dcache-loads                                               (44.32%)
     6.746388867          3,834,001      L1-dcache-load-misses     #    3.96% of all L1-dcache accesses  (44.32%)
     6.746388867             67,721      L2-loads                                                      (31.82%)
     6.746388867              2,668      L2-load-misses            #    3.46% of all LL-cache accesses  (31.82%)
     6.746388867             86,621      LLC-loads                                                     (31.82%)
     6.746388867              4,683      LLC-load-misses           #    6.07% of all LL-cache accesses  (31.82%)
     6.796688869        132,616,855      mem_inst_retired.any                                          (31.81%)
     6.796688869         12,278,738      branch-instructions                                           (31.81%)
     6.796688869            671,518      branch-misses             #    5.47% of all branches          (31.81%)
     6.796688869        341,433,251      instructions              #    2.62  insn per cycle           (39.76%)
     6.796688869        130,274,198      cycles                                                        (43.04%)
     6.796688869             27,392      L1-icache-load-misses                                         (44.33%)
     6.796688869         95,986,629      L1-dcache-loads                                               (44.33%)
     6.796688869          3,903,707      L1-dcache-load-misses     #    4.07% of all L1-dcache accesses  (44.33%)
     6.796688869             63,621      L2-loads                                                      (33.12%)
     6.796688869              2,681      L2-load-misses            #    4.00% of all LL-cache accesses  (31.81%)
     6.796688869             70,400      LLC-loads                                                     (31.81%)
     6.796688869              4,416      LLC-load-misses           #    6.59% of all LL-cache accesses  (31.81%)
     6.846983523        132,030,437      mem_inst_retired.any                                          (31.80%)
     6.846983523         12,256,267      branch-instructions                                           (31.80%)
     6.846983523            668,685      branch-misses             #    5.46% of all branches          (31.80%)
     6.846983523        335,592,205      instructions              #    2.58  insn per cycle           (39.75%)
     6.846983523        130,201,128      cycles                                                        (39.75%)
     6.846983523             24,784      L1-icache-load-misses                                         (44.34%)
     6.846983523         96,334,828      L1-dcache-loads                                               (44.34%)
     6.846983523          3,835,906      L1-dcache-load-misses     #    3.98% of all L1-dcache accesses  (44.34%)
     6.846983523             61,014      L2-loads                                                      (36.39%)
     6.846983523              4,658      L2-load-misses            #    8.18% of all LL-cache accesses  (31.82%)
     6.846983523             52,943      LLC-loads                                                     (31.82%)
     6.846983523              8,461      LLC-load-misses           #   14.85% of all LL-cache accesses  (31.82%)
     6.897305728        135,316,685      mem_inst_retired.any                                          (31.81%)
     6.897305728         12,883,951      branch-instructions                                           (31.81%)
     6.897305728            641,346      branch-misses             #    4.98% of all branches          (31.81%)
     6.897305728        348,926,111      instructions              #    2.68  insn per cycle           (39.76%)
     6.897305728        130,296,050      cycles                                                        (39.76%)
     6.897305728             15,045      L1-icache-load-misses                                         (41.84%)
     6.897305728         97,557,478      L1-dcache-loads                                               (44.37%)
     6.897305728          3,995,047      L1-dcache-load-misses     #    4.10% of all L1-dcache accesses  (44.34%)
     6.897305728             64,231      L2-loads                                                      (36.39%)
     6.897305728             10,363      L2-load-misses            #   16.37% of all LL-cache accesses  (34.32%)
     6.897305728             62,352      LLC-loads                                                     (31.78%)
     6.897305728              9,532      LLC-load-misses           #   15.06% of all LL-cache accesses  (31.81%)
     6.947628106        134,027,460      mem_inst_retired.any                                          (31.80%)
     6.947628106         12,747,864      branch-instructions                                           (31.80%)
     6.947628106            647,497      branch-misses             #    5.08% of all branches          (31.80%)
     6.947628106        344,622,353      instructions              #    2.64  insn per cycle           (39.74%)
     6.947628106        130,347,537      cycles                                                        (39.74%)
     6.947628106             10,466      L1-icache-load-misses                                         (39.74%)
     6.947628106         97,785,640      L1-dcache-loads                                               (44.36%)
     6.947628106          3,718,696      L1-dcache-load-misses     #    3.80% of all L1-dcache accesses  (44.36%)
     6.947628106             46,713      L2-loads                                                      (36.41%)
     6.947628106              5,509      L2-load-misses            #   10.90% of all LL-cache accesses  (36.41%)
     6.947628106             54,363      LLC-loads                                                     (31.80%)
     6.947628106              5,566      LLC-load-misses           #   11.01% of all LL-cache accesses  (31.80%)
     6.997929351        135,498,949      mem_inst_retired.any                                          (31.81%)
     6.997929351         12,886,749      branch-instructions                                           (31.81%)
     6.997929351            639,399      branch-misses             #    4.96% of all branches          (31.81%)
     6.997929351        344,195,756      instructions              #    2.64  insn per cycle           (39.76%)
     6.997929351        130,301,123      cycles                                                        (39.76%)
     6.997929351              9,481      L1-icache-load-misses                                         (39.76%)
     6.997929351         98,419,312      L1-dcache-loads                                               (40.57%)
     6.997929351          3,502,575      L1-dcache-load-misses     #    3.56% of all L1-dcache accesses  (44.33%)
     6.997929351             46,695      L2-loads                                                      (36.38%)
     6.997929351              2,974      L2-load-misses            #    5.90% of all LL-cache accesses  (36.38%)
     6.997929351             54,098      LLC-loads                                                     (35.59%)
     6.997929351              4,696      LLC-load-misses           #    9.32% of all LL-cache accesses  (31.81%)
     7.048222810        135,134,395      mem_inst_retired.any                                          (31.81%)
     7.048222810         12,751,758      branch-instructions                                           (31.81%)
     7.048222810            646,837      branch-misses             #    5.07% of all branches          (31.81%)
     7.048222810        343,739,644      instructions              #    2.64  insn per cycle           (39.76%)
     7.048222810        130,284,330      cycles                                                        (39.76%)
     7.048222810             10,720      L1-icache-load-misses                                         (39.77%)
     7.048222810         97,679,959      L1-dcache-loads                                               (39.77%)
     7.048222810          3,702,795      L1-dcache-load-misses     #    3.79% of all L1-dcache accesses  (43.95%)
     7.048222810             60,138      L2-loads                                                      (36.37%)
     7.048222810              2,787      L2-load-misses            #    4.59% of all LL-cache accesses  (36.37%)
     7.048222810             61,280      LLC-loads                                                     (36.38%)
     7.048222810              3,530      LLC-load-misses           #    5.81% of all LL-cache accesses  (32.21%)
     7.098533845        134,414,541      mem_inst_retired.any                                          (31.80%)
     7.098533845         12,413,204      branch-instructions                                           (31.80%)
     7.098533845            690,682      branch-misses             #    5.56% of all branches          (31.80%)
     7.098533845        339,015,700      instructions              #    2.60  insn per cycle           (39.75%)
     7.098533845        130,331,052      cycles                                                        (39.75%)
     7.098533845              8,572      L1-icache-load-misses                                         (39.75%)
     7.098533845         97,183,070      L1-dcache-loads                                               (39.75%)
     7.098533845          3,811,178      L1-dcache-load-misses     #    3.92% of all L1-dcache accesses  (39.75%)
     7.098533845             61,042      L2-loads                                                      (36.39%)
     7.098533845              3,577      L2-load-misses            #    5.80% of all LL-cache accesses  (36.39%)
     7.098533845             62,362      LLC-loads                                                     (36.39%)
     7.098533845              4,173      LLC-load-misses           #    6.76% of all LL-cache accesses  (36.39%)
     7.148823803        130,929,069      mem_inst_retired.any                                          (33.38%)
     7.148823803         12,238,896      branch-instructions                                           (31.81%)
     7.148823803            705,702      branch-misses             #    5.77% of all branches          (31.81%)
     7.148823803        335,857,664      instructions              #    2.58  insn per cycle           (39.76%)
     7.148823803        130,269,406      cycles                                                        (39.76%)
     7.148823803             17,125      L1-icache-load-misses                                         (39.77%)
     7.148823803         97,419,057      L1-dcache-loads                                               (39.77%)
     7.148823803          4,064,547      L1-dcache-load-misses     #    4.17% of all L1-dcache accesses  (39.77%)
     7.148823803             48,053      L2-loads                                                      (34.80%)
     7.148823803              3,972      L2-load-misses            #    7.60% of all LL-cache accesses  (36.38%)
     7.148823803             56,490      LLC-loads                                                     (36.38%)
     7.148823803              7,513      LLC-load-misses           #   14.37% of all LL-cache accesses  (36.37%)
     7.199128575        133,685,587      mem_inst_retired.any                                          (36.39%)
     7.199128575         12,205,299      branch-instructions                                           (31.81%)
     7.199128575            682,941      branch-misses             #    5.60% of all branches          (31.81%)
     7.199128575        342,011,239      instructions              #    2.62  insn per cycle           (39.76%)
     7.199128575        130,301,322      cycles                                                        (39.76%)
     7.199128575             16,854      L1-icache-load-misses                                         (39.76%)
     7.199128575         97,147,291      L1-dcache-loads                                               (39.76%)
     7.199128575          3,699,629      L1-dcache-load-misses     #    3.81% of all L1-dcache accesses  (39.76%)
     7.199128575             59,374      L2-loads                                                      (31.81%)
     7.199128575              1,871      L2-load-misses            #    3.07% of all LL-cache accesses  (36.39%)
     7.199128575             62,505      LLC-loads                                                     (36.39%)
     7.199128575              4,229      LLC-load-misses           #    6.94% of all LL-cache accesses  (36.39%)
     7.249430719        133,696,963      mem_inst_retired.any                                          (36.38%)
     7.249430719         12,262,993      branch-instructions                                           (34.58%)
     7.249430719            671,500      branch-misses             #    5.48% of all branches          (31.81%)
     7.249430719        344,214,962      instructions              #    2.64  insn per cycle           (39.76%)
     7.249430719        130,306,804      cycles                                                        (39.76%)
     7.249430719             12,113      L1-icache-load-misses                                         (39.76%)
     7.249430719         96,519,426      L1-dcache-loads                                               (39.76%)
     7.249430719          3,856,059      L1-dcache-load-misses     #    4.00% of all L1-dcache accesses  (39.76%)
     7.249430719             52,437      L2-loads                                                      (31.81%)
     7.249430719              2,544      L2-load-misses            #    4.69% of all LL-cache accesses  (33.60%)
     7.249430719             55,941      LLC-loads                                                     (36.38%)
     7.249430719              4,914      LLC-load-misses           #    9.07% of all LL-cache accesses  (36.38%)
     7.299722993        134,472,609      mem_inst_retired.any                                          (36.37%)
     7.299722993         12,258,563      branch-instructions                                           (36.37%)
     7.299722993            658,796      branch-misses             #    5.37% of all branches          (31.81%)
     7.299722993        345,157,123      instructions              #    2.65  insn per cycle           (39.77%)
     7.299722993        130,276,923      cycles                                                        (39.77%)
     7.299722993             14,592      L1-icache-load-misses                                         (39.77%)
     7.299722993         96,559,324      L1-dcache-loads                                               (39.77%)
     7.299722993          3,734,542      L1-dcache-load-misses     #    3.87% of all L1-dcache accesses  (39.77%)
     7.299722993             54,449      L2-loads                                                      (31.81%)
     7.299722993              2,637      L2-load-misses            #    4.78% of all LL-cache accesses  (31.81%)
     7.299722993             55,822      LLC-loads                                                     (36.37%)
     7.299722993              4,440      LLC-load-misses           #    8.05% of all LL-cache accesses  (36.37%)
     7.350024321        133,567,627      mem_inst_retired.any                                          (36.38%)
     7.350024321         12,106,245      branch-instructions                                           (36.38%)
     7.350024321            677,994      branch-misses             #    5.60% of all branches          (35.76%)
     7.350024321        341,684,772      instructions              #    2.62  insn per cycle           (43.72%)
     7.350024321        130,304,092      cycles                                                        (39.76%)
     7.350024321             11,029      L1-icache-load-misses                                         (39.76%)
     7.350024321         97,120,676      L1-dcache-loads                                               (39.76%)
     7.350024321          3,794,656      L1-dcache-load-misses     #    3.91% of all L1-dcache accesses  (39.76%)
     7.350024321             61,868      L2-loads                                                      (31.81%)
     7.350024321              3,804      L2-load-misses            #    6.53% of all LL-cache accesses  (31.81%)
     7.350024321             54,713      LLC-loads                                                     (32.42%)
     7.350024321              4,983      LLC-load-misses           #    8.55% of all LL-cache accesses  (36.38%)
     7.400330365        153,829,251      mem_inst_retired.any                                          (36.39%)
     7.400330365          8,639,647      branch-instructions                                           (36.39%)
     7.400330365            558,592      branch-misses             #    6.47% of all branches          (36.39%)
     7.400330365        338,366,807      instructions              #    2.60  insn per cycle           (44.34%)
     7.400330365        130,288,702      cycles                                                        (40.35%)
     7.400330365             15,385      L1-icache-load-misses                                         (39.75%)
     7.400330365         97,547,508      L1-dcache-loads                                               (39.75%)
     7.400330365          4,221,309      L1-dcache-load-misses     #    4.33% of all L1-dcache accesses  (39.75%)
     7.400330365             50,902      L2-loads                                                      (31.80%)
     7.400330365             14,929      L2-load-misses            #   23.99% of all LL-cache accesses  (31.80%)
     7.400330365             73,569      LLC-loads                                                     (31.80%)
     7.400330365             15,570      LLC-load-misses           #   25.02% of all LL-cache accesses  (35.78%)
     7.450653928        126,036,058      mem_inst_retired.any                                          (36.41%)
     7.450653928          3,402,884      branch-instructions                                           (36.42%)
     7.450653928             83,854      branch-misses             #    2.46% of all branches          (36.42%)
     7.450653928        265,397,778      instructions              #    2.04  insn per cycle           (44.37%)
     7.450653928        130,291,112      cycles                                                        (44.37%)
     7.450653928             59,328      L1-icache-load-misses                                         (39.74%)
     7.450653928        100,730,277      L1-dcache-loads                                               (39.74%)
     7.450653928          6,185,681      L1-dcache-load-misses     #    6.14% of all L1-dcache accesses  (39.74%)
     7.450653928             71,946      L2-loads                                                      (31.79%)
     7.450653928             10,891      L2-load-misses            #   16.70% of all LL-cache accesses  (31.79%)
     7.450653928             58,510      LLC-loads                                                     (31.79%)
     7.450653928              7,422      LLC-load-misses           #   11.38% of all LL-cache accesses  (31.78%)
     7.501105740        150,170,074      mem_inst_retired.any                                          (34.44%)
     7.501105740          3,885,771      branch-instructions                                           (36.55%)
     7.501105740             94,208      branch-misses             #    2.42% of all branches          (36.57%)
     7.501105740        292,356,652      instructions              #    2.24  insn per cycle           (44.50%)
     7.501105740        130,442,127      cycles                                                        (44.49%)
     7.501105740             35,970      L1-icache-load-misses                                         (41.79%)
     7.501105740         94,214,643      L1-dcache-loads                                               (39.65%)
     7.501105740          6,249,897      L1-dcache-load-misses     #    6.63% of all L1-dcache accesses  (39.65%)
     7.501105740             93,724      L2-loads                                                      (31.73%)
     7.501105740              8,076      L2-load-misses            #    8.53% of all LL-cache accesses  (31.73%)
     7.501105740             95,644      LLC-loads                                                     (31.71%)
     7.501105740             14,493      LLC-load-misses           #   15.31% of all LL-cache accesses  (31.71%)
     7.551446386        180,615,823      mem_inst_retired.any                                          (31.79%)
     7.551446386          4,685,318      branch-instructions                                           (36.44%)
     7.551446386            109,007      branch-misses             #    2.33% of all branches          (36.43%)
     7.551446386        350,904,310      instructions              #    2.69  insn per cycle           (44.38%)
     7.551446386        130,335,037      cycles                                                        (44.38%)
     7.551446386             26,110      L1-icache-load-misses                                         (44.38%)
     7.551446386        145,892,156      L1-dcache-loads                                               (39.72%)
     7.551446386          7,130,962      L1-dcache-load-misses     #    4.89% of all L1-dcache accesses  (39.73%)
     7.551446386             45,402      L2-loads                                                      (31.78%)
     7.551446386              6,732      L2-load-misses            #   14.40% of all LL-cache accesses  (31.78%)
     7.551446386             48,122      LLC-loads                                                     (31.79%)
     7.551446386              6,459      LLC-load-misses           #   13.81% of all LL-cache accesses  (31.78%)
#           time             counts unit events
     7.601754044        181,258,816      mem_inst_retired.any                                          (31.81%)
     7.601754044          4,630,417      branch-instructions                                           (32.98%)
     7.601754044            105,581      branch-misses             #    2.28% of all branches          (36.39%)
     7.601754044        351,154,824      instructions              #    2.70  insn per cycle           (44.34%)
     7.601754044        130,259,208      cycles                                                        (44.34%)
     7.601754044             25,493      L1-icache-load-misses                                         (44.34%)
     7.601754044        146,220,247      L1-dcache-loads                                               (43.19%)
     7.601754044          7,136,604      L1-dcache-load-misses     #    4.88% of all L1-dcache accesses  (39.76%)
     7.601754044             41,711      L2-loads                                                      (31.81%)
     7.601754044              6,470      L2-load-misses            #   15.82% of all LL-cache accesses  (31.81%)
     7.601754044             40,080      LLC-loads                                                     (31.81%)
     7.601754044              6,511      LLC-load-misses           #   15.92% of all LL-cache accesses  (31.81%)
     7.652057021        182,441,726      mem_inst_retired.any                                          (31.81%)
     7.652057021          4,720,598      branch-instructions                                           (31.81%)
     7.652057021            146,491      branch-misses             #    3.10% of all branches          (36.34%)
     7.652057021        353,411,199      instructions              #    2.71  insn per cycle           (44.33%)
     7.652057021        130,249,004      cycles                                                        (44.33%)
     7.652057021             22,703      L1-icache-load-misses                                         (44.33%)
     7.652057021        143,498,515      L1-dcache-loads                                               (44.33%)
     7.652057021          7,213,647      L1-dcache-load-misses     #    5.03% of all L1-dcache accesses  (39.82%)
     7.652057021             40,692      L2-loads                                                      (31.81%)
     7.652057021              6,149      L2-load-misses            #   16.06% of all LL-cache accesses  (31.81%)
     7.652057021             35,873      LLC-loads                                                     (31.81%)
     7.652057021              6,774      LLC-load-misses           #   17.69% of all LL-cache accesses  (31.81%)
     7.702370855        180,424,841      mem_inst_retired.any                                          (31.80%)
     7.702370855          4,859,707      branch-instructions                                           (31.80%)
     7.702370855            240,810      branch-misses             #    4.96% of all branches          (31.80%)
     7.702370855        345,970,333      instructions              #    2.65  insn per cycle           (44.35%)
     7.702370855        130,321,376      cycles                                                        (44.35%)
     7.702370855             16,858      L1-icache-load-misses                                         (44.35%)
     7.702370855        134,073,788      L1-dcache-loads                                               (44.35%)
     7.702370855          3,937,802      L1-dcache-load-misses     #    2.94% of all L1-dcache accesses  (44.35%)
     7.702370855             50,951      L2-loads                                                      (31.80%)
     7.702370855              8,537      L2-load-misses            #   17.02% of all LL-cache accesses  (31.80%)
     7.702370855             49,345      LLC-loads                                                     (31.80%)
     7.702370855              8,641      LLC-load-misses           #   17.23% of all LL-cache accesses  (31.80%)
     7.752671775        179,452,510      mem_inst_retired.any                                          (31.81%)
     7.752671775          4,890,561      branch-instructions                                           (31.81%)
     7.752671775            243,425      branch-misses             #    4.98% of all branches          (31.81%)
     7.752671775        346,676,610      instructions              #    2.66  insn per cycle           (43.07%)
     7.752671775        130,255,733      cycles                                                        (44.33%)
     7.752671775             20,237      L1-icache-load-misses                                         (44.33%)
     7.752671775        134,897,702      L1-dcache-loads                                               (44.33%)
     7.752671775          3,931,169      L1-dcache-load-misses     #    2.91% of all L1-dcache accesses  (44.33%)
     7.752671775             49,674      L2-loads                                                      (31.81%)
     7.752671775              8,846      L2-load-misses            #   17.17% of all LL-cache accesses  (31.81%)
     7.752671775             53,342      LLC-loads                                                     (31.81%)
     7.752671775              9,521      LLC-load-misses           #   18.48% of all LL-cache accesses  (31.81%)
     7.802973787        178,681,267      mem_inst_retired.any                                          (31.81%)
     7.802973787          4,862,186      branch-instructions                                           (31.81%)
     7.802973787            227,570      branch-misses             #    4.68% of all branches          (31.81%)
     7.802973787        345,979,970      instructions              #    2.66  insn per cycle           (39.76%)
     7.802973787        130,296,094      cycles                                                        (44.34%)
     7.802973787             17,529      L1-icache-load-misses                                         (44.34%)
     7.802973787        134,701,576      L1-dcache-loads                                               (44.34%)
     7.802973787          3,797,638      L1-dcache-load-misses     #    2.82% of all L1-dcache accesses  (44.34%)
     7.802973787             54,116      L2-loads                                                      (31.81%)
     7.802973787             10,176      L2-load-misses            #   18.94% of all LL-cache accesses  (31.81%)
     7.802973787             53,315      LLC-loads                                                     (31.81%)
     7.802973787              9,340      LLC-load-misses           #   17.39% of all LL-cache accesses  (31.81%)
     7.853283961        179,220,192      mem_inst_retired.any                                          (31.79%)
     7.853283961          4,889,132      branch-instructions                                           (31.79%)
     7.853283961            244,857      branch-misses             #    5.01% of all branches          (31.79%)
     7.853283961        346,469,361      instructions              #    2.66  insn per cycle           (39.74%)
     7.853283961        130,282,536      cycles                                                        (41.87%)
     7.853283961             20,239      L1-icache-load-misses                                         (44.35%)
     7.853283961        134,213,941      L1-dcache-loads                                               (44.35%)
     7.853283961          3,631,458      L1-dcache-load-misses     #    2.71% of all L1-dcache accesses  (44.35%)
     7.853283961             50,348      L2-loads                                                      (34.31%)
     7.853283961             10,997      L2-load-misses            #   20.42% of all LL-cache accesses  (31.81%)
     7.853283961             57,372      LLC-loads                                                     (31.81%)
     7.853283961             11,713      LLC-load-misses           #   21.75% of all LL-cache accesses  (31.79%)
     7.903590529        177,460,773      mem_inst_retired.any                                          (31.81%)
     7.903590529          4,725,832      branch-instructions                                           (31.81%)
     7.903590529            230,077      branch-misses             #    4.87% of all branches          (31.80%)
     7.903590529        338,516,925      instructions              #    2.60  insn per cycle           (39.75%)
     7.903590529        130,250,280      cycles                                                        (39.75%)
     7.903590529             22,833      L1-icache-load-misses                                         (44.34%)
     7.903590529        133,262,629      L1-dcache-loads                                               (44.34%)
     7.903590529          3,606,919      L1-dcache-load-misses     #    2.71% of all L1-dcache accesses  (44.34%)
     7.903590529             51,161      L2-loads                                                      (36.39%)
     7.903590529             16,553      L2-load-misses            #   32.29% of all LL-cache accesses  (31.81%)
     7.903590529             51,358      LLC-loads                                                     (31.80%)
     7.903590529             13,391      LLC-load-misses           #   26.12% of all LL-cache accesses  (31.80%)
     7.953915032        180,280,389      mem_inst_retired.any                                          (31.80%)
     7.953915032          4,895,541      branch-instructions                                           (31.79%)
     7.953915032            234,927      branch-misses             #    4.80% of all branches          (31.79%)
     7.953915032        343,517,115      instructions              #    2.64  insn per cycle           (39.74%)
     7.953915032        130,315,341      cycles                                                        (39.74%)
     7.953915032             21,741      L1-icache-load-misses                                         (40.62%)
     7.953915032        133,833,652      L1-dcache-loads                                               (44.36%)
     7.953915032          3,850,217      L1-dcache-load-misses     #    2.88% of all L1-dcache accesses  (44.36%)
     7.953915032             48,228      L2-loads                                                      (36.41%)
     7.953915032             10,233      L2-load-misses            #   21.29% of all LL-cache accesses  (35.55%)
     7.953915032             47,924      LLC-loads                                                     (31.80%)
     7.953915032              9,601      LLC-load-misses           #   19.97% of all LL-cache accesses  (31.80%)
     8.004230272        176,568,332      mem_inst_retired.any                                          (31.80%)
     8.004230272          4,872,988      branch-instructions                                           (31.80%)
     8.004230272            238,788      branch-misses             #    4.90% of all branches          (31.80%)
     8.004230272        346,758,902      instructions              #    2.66  insn per cycle           (39.75%)
     8.004230272        130,308,202      cycles                                                        (39.75%)
     8.004230272             17,479      L1-icache-load-misses                                         (39.75%)
     8.004230272        134,873,510      L1-dcache-loads                                               (43.96%)
     8.004230272          3,918,301      L1-dcache-load-misses     #    2.91% of all L1-dcache accesses  (44.35%)
     8.004230272             44,725      L2-loads                                                      (36.40%)
     8.004230272             11,625      L2-load-misses            #   26.09% of all LL-cache accesses  (36.40%)
     8.004230272             44,377      LLC-loads                                                     (32.21%)
     8.004230272             13,551      LLC-load-misses           #   30.42% of all LL-cache accesses  (31.80%)
     8.054536978        179,793,734      mem_inst_retired.any                                          (31.80%)
     8.054536978          4,836,334      branch-instructions                                           (31.80%)
     8.054536978            236,098      branch-misses             #    4.88% of all branches          (31.80%)
     8.054536978        346,411,250      instructions              #    2.66  insn per cycle           (39.75%)
     8.054536978        130,285,171      cycles                                                        (39.76%)
     8.054536978             17,627      L1-icache-load-misses                                         (39.76%)
     8.054536978        134,336,982      L1-dcache-loads                                               (39.76%)
     8.054536978          4,070,827      L1-dcache-load-misses     #    3.03% of all L1-dcache accesses  (44.34%)
     8.054536978             44,629      L2-loads                                                      (36.39%)
     8.054536978              9,123      L2-load-misses            #   20.30% of all LL-cache accesses  (36.39%)
     8.054536978             45,259      LLC-loads                                                     (36.39%)
     8.054536978              9,234      LLC-load-misses           #   20.55% of all LL-cache accesses  (31.81%)
     8.104842619        166,110,188      mem_inst_retired.any                                          (31.81%)
     8.104842619          5,802,394      branch-instructions                                           (31.81%)
     8.104842619            115,587      branch-misses             #    1.99% of all branches          (31.81%)
     8.104842619        284,091,872      instructions              #    2.18  insn per cycle           (39.76%)
     8.104842619        130,156,748      cycles                                                        (39.76%)
     8.104842619             49,220      L1-icache-load-misses                                         (39.76%)
     8.104842619         89,795,339      L1-dcache-loads                                               (39.76%)
     8.104842619          8,042,659      L1-dcache-load-misses     #    8.96% of all L1-dcache accesses  (42.71%)
     8.104842619             96,783      L2-loads                                                      (36.38%)
     8.104842619             24,373      L2-load-misses            #   28.67% of all LL-cache accesses  (36.38%)
     8.104842619             73,227      LLC-loads                                                     (36.38%)
     8.104842619             21,352      LLC-load-misses           #   25.12% of all LL-cache accesses  (33.45%)
     8.155172462        104,331,941      mem_inst_retired.any                                          (31.80%)
     8.155172462          3,833,660      branch-instructions                                           (31.80%)
     8.155172462             95,980      branch-misses             #    2.50% of all branches          (31.80%)
     8.155172462        262,685,847      instructions              #    2.02  insn per cycle           (39.71%)
     8.155172462        130,077,256      cycles                                                        (39.71%)
     8.155172462             29,984      L1-icache-load-misses                                         (39.71%)
     8.155172462        105,705,074      L1-dcache-loads                                               (39.71%)
     8.155172462          8,093,745      L1-dcache-load-misses     #    7.66% of all L1-dcache accesses  (39.71%)
     8.155172462            120,736      L2-loads                                                      (36.44%)
     8.155172462              9,217      L2-load-misses            #    7.62% of all LL-cache accesses  (36.44%)
     8.155172462            121,052      LLC-loads                                                     (36.44%)
     8.155172462              9,892      LLC-load-misses           #    8.18% of all LL-cache accesses  (36.44%)
     8.205671411        159,719,804      mem_inst_retired.any                                          (34.92%)
     8.205671411          6,332,560      branch-instructions                                           (31.68%)
     8.205671411            138,915      branch-misses             #    2.19% of all branches          (31.68%)
     8.205671411        364,846,323      instructions              #    2.79  insn per cycle           (39.60%)
     8.205671411        130,724,823      cycles                                                        (39.60%)
     8.205671411             18,143      L1-icache-load-misses                                         (39.61%)
     8.205671411        140,692,872      L1-dcache-loads                                               (39.61%)
     8.205671411          9,920,909      L1-dcache-load-misses     #    7.05% of all L1-dcache accesses  (39.61%)
     8.205671411             61,195      L2-loads                                                      (33.38%)
     8.205671411             10,139      L2-load-misses            #   12.39% of all LL-cache accesses  (36.63%)
     8.205671411            102,453      LLC-loads                                                     (36.63%)
     8.205671411             13,398      LLC-load-misses           #   16.37% of all LL-cache accesses  (36.62%)
     8.255981158        169,688,918      mem_inst_retired.any                                          (36.39%)
     8.255981158          6,341,524      branch-instructions                                           (31.79%)
     8.255981158            139,643      branch-misses             #    2.20% of all branches          (31.79%)
     8.255981158        362,340,269      instructions              #    2.78  insn per cycle           (39.72%)
     8.255981158        130,167,787      cycles                                                        (39.72%)
     8.255981158             15,399      L1-icache-load-misses                                         (39.75%)
     8.255981158        140,280,534      L1-dcache-loads                                               (39.75%)
     8.255981158         10,106,784      L1-dcache-load-misses     #    7.20% of all L1-dcache accesses  (39.75%)
     8.255981158             55,996      L2-loads                                                      (31.82%)
     8.255981158             11,762      L2-load-misses            #   16.96% of all LL-cache accesses  (36.41%)
     8.255981158             82,720      LLC-loads                                                     (36.41%)
     8.255981158             11,949      LLC-load-misses           #   17.23% of all LL-cache accesses  (36.41%)
     8.306292227        156,033,526      mem_inst_retired.any                                          (36.40%)
     8.306292227          5,480,968      branch-instructions                                           (36.29%)
     8.306292227            306,348      branch-misses             #    5.59% of all branches          (31.81%)
     8.306292227        325,251,149      instructions              #    2.50  insn per cycle           (39.76%)
     8.306292227        130,297,186      cycles                                                        (39.76%)
     8.306292227             10,176      L1-icache-load-misses                                         (39.76%)
     8.306292227        121,167,474      L1-dcache-loads                                               (39.76%)
     8.306292227          4,734,291      L1-dcache-load-misses     #    3.91% of all L1-dcache accesses  (39.74%)
     8.306292227             80,047      L2-loads                                                      (31.79%)
     8.306292227             10,923      L2-load-misses            #   13.07% of all LL-cache accesses  (31.89%)
     8.306292227             87,095      LLC-loads                                                     (36.39%)
     8.306292227             12,631      LLC-load-misses           #   15.11% of all LL-cache accesses  (36.40%)
     8.356591831        156,413,279      mem_inst_retired.any                                          (36.38%)
     8.356591831          5,464,092      branch-instructions                                           (36.38%)
     8.356591831            298,842      branch-misses             #    5.47% of all branches          (32.92%)
     8.356591831        326,080,187      instructions              #    2.50  insn per cycle           (40.88%)
     8.356591831        130,302,397      cycles                                                        (39.76%)
     8.356591831              9,753      L1-icache-load-misses                                         (39.76%)
     8.356591831        120,783,631      L1-dcache-loads                                               (39.76%)
     8.356591831          4,857,544      L1-dcache-load-misses     #    4.02% of all L1-dcache accesses  (39.76%)
     8.356591831             92,971      L2-loads                                                      (31.81%)
     8.356591831             14,392      L2-load-misses            #   14.98% of all LL-cache accesses  (31.81%)
     8.356591831             99,197      LLC-loads                                                     (35.26%)
     8.356591831             12,516      LLC-load-misses           #   13.03% of all LL-cache accesses  (36.38%)
     8.406915360        156,311,126      mem_inst_retired.any                                          (36.41%)
     8.406915360          5,459,301      branch-instructions                                           (36.41%)
     8.406915360            295,429      branch-misses             #    5.41% of all branches          (36.41%)
     8.406915360        326,551,032      instructions              #    2.50  insn per cycle           (44.36%)
     8.406915360        130,359,807      cycles                                                        (39.74%)
     8.406915360             10,125      L1-icache-load-misses                                         (39.74%)
     8.406915360        121,509,215      L1-dcache-loads                                               (39.74%)
     8.406915360          4,609,561      L1-dcache-load-misses     #    3.79% of all L1-dcache accesses  (39.74%)
     8.406915360             97,737      L2-loads                                                      (31.80%)
     8.406915360             11,146      L2-load-misses            #   10.99% of all LL-cache accesses  (31.80%)
     8.406915360            105,133      LLC-loads                                                     (31.79%)
     8.406915360             10,754      LLC-load-misses           #   10.60% of all LL-cache accesses  (36.41%)
     8.457232429        157,149,111      mem_inst_retired.any                                          (36.40%)
     8.457232429          5,434,026      branch-instructions                                           (36.40%)
     8.457232429            296,710      branch-misses             #    5.46% of all branches          (36.40%)
     8.457232429        325,592,746      instructions              #    2.50  insn per cycle           (44.35%)
     8.457232429        130,326,491      cycles                                                        (42.14%)
     8.457232429             11,198      L1-icache-load-misses                                         (39.75%)
     8.457232429        120,871,625      L1-dcache-loads                                               (39.75%)
     8.457232429          4,675,923      L1-dcache-load-misses     #    3.87% of all L1-dcache accesses  (39.75%)
     8.457232429             84,448      L2-loads                                                      (31.80%)
     8.457232429             12,290      L2-load-misses            #   14.99% of all LL-cache accesses  (31.80%)
     8.457232429             79,504      LLC-loads                                                     (31.80%)
     8.457232429             10,702      LLC-load-misses           #   13.06% of all LL-cache accesses  (34.00%)
     8.507543715        154,789,587      mem_inst_retired.any                                          (36.40%)
     8.507543715          5,430,874      branch-instructions                                           (36.40%)
     8.507543715            297,691      branch-misses             #    5.48% of all branches          (36.40%)
     8.507543715        325,316,522      instructions              #    2.50  insn per cycle           (44.35%)
     8.507543715        130,346,029      cycles                                                        (44.35%)
     8.507543715              9,575      L1-icache-load-misses                                         (39.75%)
     8.507543715        121,187,193      L1-dcache-loads                                               (39.75%)
     8.507543715          4,689,554      L1-dcache-load-misses     #    3.87% of all L1-dcache accesses  (39.75%)
     8.507543715            113,196      L2-loads                                                      (31.80%)
     8.507543715             16,226      L2-load-misses            #   14.57% of all LL-cache accesses  (31.80%)
     8.507543715            109,483      LLC-loads                                                     (31.80%)
     8.507543715             22,833      LLC-load-misses           #   20.51% of all LL-cache accesses  (31.80%)
     8.557978995        156,945,299      mem_inst_retired.any                                          (32.70%)
     8.557978995          5,320,894      branch-instructions                                           (36.55%)
     8.557978995            285,147      branch-misses             #    5.36% of all branches          (36.55%)
     8.557978995        318,559,402      instructions              #    2.44  insn per cycle           (44.48%)
     8.557978995        130,534,260      cycles                                                        (44.47%)
     8.557978995             19,114      L1-icache-load-misses                                         (43.53%)
     8.557978995        119,176,312      L1-dcache-loads                                               (39.65%)
     8.557978995          4,600,576      L1-dcache-load-misses     #    3.86% of all L1-dcache accesses  (39.66%)
     8.557978995            101,846      L2-loads                                                      (31.73%)
     8.557978995             24,029      L2-load-misses            #   25.38% of all LL-cache accesses  (31.73%)
     8.557978995             87,471      LLC-loads                                                     (31.73%)
     8.557978995             15,832      LLC-load-misses           #   16.73% of all LL-cache accesses  (31.73%)
     8.608298164        154,546,186      mem_inst_retired.any                                          (31.79%)
     8.608298164          4,089,988      branch-instructions                                           (35.88%)
     8.608298164            151,401      branch-misses             #    3.70% of all branches          (36.40%)
     8.608298164        283,401,161      instructions              #    2.18  insn per cycle           (44.35%)
     8.608298164        130,249,358      cycles                                                        (44.35%)
     8.608298164             24,098      L1-icache-load-misses                                         (44.36%)
     8.608298164        120,877,597      L1-dcache-loads                                               (40.29%)
     8.608298164          5,230,791      L1-dcache-load-misses     #    4.33% of all L1-dcache accesses  (39.75%)
     8.608298164             93,538      L2-loads                                                      (31.80%)
     8.608298164             21,390      L2-load-misses            #   21.20% of all LL-cache accesses  (31.80%)
     8.608298164            108,295      LLC-loads                                                     (31.80%)
     8.608298164             18,810      LLC-load-misses           #   18.64% of all LL-cache accesses  (31.80%)
     8.658792632        120,543,229      mem_inst_retired.any                                          (31.66%)
     8.658792632          3,626,670      branch-instructions                                           (31.67%)
     8.658792632             90,908      branch-misses             #    2.51% of all branches          (36.61%)
     8.658792632        260,290,533      instructions              #    1.99  insn per cycle           (44.53%)
     8.658792632        130,654,164      cycles                                                        (44.56%)
     8.658792632             63,121      L1-icache-load-misses                                         (44.57%)
     8.658792632        110,196,454      L1-dcache-loads                                               (44.56%)
     8.658792632          8,988,361      L1-dcache-load-misses     #    8.16% of all L1-dcache accesses  (39.62%)
     8.658792632             78,987      L2-loads                                                      (31.69%)
     8.658792632             12,542      L2-load-misses            #   11.76% of all LL-cache accesses  (31.69%)
     8.658792632            134,288      LLC-loads                                                     (31.69%)
     8.658792632              6,875      LLC-load-misses           #    6.45% of all LL-cache accesses  (31.66%)
     8.709140352        102,821,158      mem_inst_retired.any                                          (31.78%)
     8.709140352          3,482,935      branch-instructions                                           (31.78%)
     8.709140352             92,536      branch-misses             #    2.66% of all branches          (34.24%)
     8.709140352        260,499,755      instructions              #    2.00  insn per cycle           (44.38%)
     8.709140352        130,227,842      cycles                                                        (44.38%)
     8.709140352             53,793      L1-icache-load-misses                                         (44.38%)
     8.709140352        100,823,497      L1-dcache-loads                                               (44.38%)
     8.709140352          8,167,512      L1-dcache-load-misses     #    8.10% of all L1-dcache accesses  (41.94%)
     8.709140352            184,327      L2-loads                                                      (31.79%)
     8.709140352              9,634      L2-load-misses            #    4.89% of all LL-cache accesses  (31.78%)
     8.709140352            209,403      LLC-loads                                                     (31.78%)
     8.709140352              8,447      LLC-load-misses           #    4.29% of all LL-cache accesses  (31.78%)
     8.759460272        176,910,701      mem_inst_retired.any                                          (31.80%)
     8.759460272          5,082,813      branch-instructions                                           (31.80%)
     8.759460272            111,352      branch-misses             #    2.19% of all branches          (31.80%)
     8.759460272        353,580,403      instructions              #    2.71  insn per cycle           (44.36%)
     8.759460272        130,328,446      cycles                                                        (44.35%)
     8.759460272             17,635      L1-icache-load-misses                                         (44.35%)
     8.759460272        140,493,109      L1-dcache-loads                                               (44.36%)
     8.759460272         10,767,366      L1-dcache-load-misses     #    7.66% of all L1-dcache accesses  (44.36%)
     8.759460272            107,108      L2-loads                                                      (31.80%)
     8.759460272              7,286      L2-load-misses            #    7.69% of all LL-cache accesses  (31.80%)
     8.759460272             82,498      LLC-loads                                                     (31.80%)
     8.759460272              7,387      LLC-load-misses           #    7.79% of all LL-cache accesses  (31.80%)
     8.809763465        174,740,455      mem_inst_retired.any                                          (31.81%)
     8.809763465          4,936,713      branch-instructions                                           (31.81%)
     8.809763465            118,480      branch-misses             #    2.40% of all branches          (31.81%)
     8.809763465        347,707,664      instructions              #    2.67  insn per cycle           (40.90%)
     8.809763465        130,256,373      cycles                                                        (44.33%)
     8.809763465             20,860      L1-icache-load-misses                                         (44.33%)
     8.809763465        140,239,189      L1-dcache-loads                                               (44.33%)
     8.809763465         10,735,699      L1-dcache-load-misses     #    7.66% of all L1-dcache accesses  (44.33%)
     8.809763465            103,672      L2-loads                                                      (31.81%)
     8.809763465              6,937      L2-load-misses            #    7.47% of all LL-cache accesses  (31.81%)
     8.809763465             81,988      LLC-loads                                                     (31.81%)
     8.809763465              6,972      LLC-load-misses           #    7.51% of all LL-cache accesses  (31.81%)
#           time             counts unit events
     8.860055855        168,155,339      mem_inst_retired.any                                          (31.82%)
     8.860055855          4,176,663      branch-instructions                                           (31.82%)
     8.860055855            211,478      branch-misses             #    5.06% of all branches          (31.82%)
     8.860055855        321,814,768      instructions              #    2.47  insn per cycle           (39.76%)
     8.860055855        130,219,470      cycles                                                        (44.28%)
     8.860055855             21,411      L1-icache-load-misses                                         (44.32%)
     8.860055855        129,398,008      L1-dcache-loads                                               (44.32%)
     8.860055855          8,864,358      L1-dcache-load-misses     #    6.85% of all L1-dcache accesses  (44.32%)
     8.860055855             82,897      L2-loads                                                      (31.87%)
     8.860055855              9,789      L2-load-misses            #   13.29% of all LL-cache accesses  (31.82%)
     8.860055855             64,375      LLC-loads                                                     (31.82%)
     8.860055855             12,030      LLC-load-misses           #   16.34% of all LL-cache accesses  (31.82%)
     8.910370155        167,165,263      mem_inst_retired.any                                          (31.80%)
     8.910370155          4,098,591      branch-instructions                                           (31.80%)
     8.910370155            202,661      branch-misses             #    4.94% of all branches          (31.80%)
     8.910370155        316,285,554      instructions              #    2.43  insn per cycle           (39.74%)
     8.910370155        130,281,497      cycles                                                        (39.74%)
     8.910370155             21,670      L1-icache-load-misses                                         (44.35%)
     8.910370155        117,033,301      L1-dcache-loads                                               (44.35%)
     8.910370155          5,030,826      L1-dcache-load-misses     #    4.30% of all L1-dcache accesses  (44.35%)
     8.910370155             82,071      L2-loads                                                      (36.41%)
     8.910370155              8,968      L2-load-misses            #   12.03% of all LL-cache accesses  (31.80%)
     8.910370155             67,024      LLC-loads                                                     (31.80%)
     8.910370155             10,559      LLC-load-misses           #   14.16% of all LL-cache accesses  (31.80%)
     8.960675997        167,332,941      mem_inst_retired.any                                          (31.81%)
     8.960675997          4,131,876      branch-instructions                                           (31.81%)
     8.960675997            205,145      branch-misses             #    4.96% of all branches          (31.81%)
     8.960675997        316,669,298      instructions              #    2.43  insn per cycle           (39.76%)
     8.960675997        130,274,544      cycles                                                        (39.76%)
     8.960675997             18,912      L1-icache-load-misses                                         (43.06%)
     8.960675997        116,869,753      L1-dcache-loads                                               (44.34%)
     8.960675997          5,159,016      L1-dcache-load-misses     #    4.41% of all L1-dcache accesses  (44.34%)
     8.960675997             97,274      L2-loads                                                      (36.38%)
     8.960675997             10,036      L2-load-misses            #   10.97% of all LL-cache accesses  (33.10%)
     8.960675997             85,679      LLC-loads                                                     (31.81%)
     8.960675997              9,526      LLC-load-misses           #   10.41% of all LL-cache accesses  (31.81%)
     9.010977793        167,347,310      mem_inst_retired.any                                          (31.81%)
     9.010977793          4,108,010      branch-instructions                                           (31.81%)
     9.010977793            202,022      branch-misses             #    4.92% of all branches          (31.81%)
     9.010977793        315,898,125      instructions              #    2.43  insn per cycle           (39.76%)
     9.010977793        130,264,775      cycles                                                        (39.76%)
     9.010977793             21,635      L1-icache-load-misses                                         (39.76%)
     9.010977793        117,411,620      L1-dcache-loads                                               (44.34%)
     9.010977793          4,433,310      L1-dcache-load-misses     #    3.78% of all L1-dcache accesses  (44.34%)
     9.010977793             95,555      L2-loads                                                      (36.39%)
     9.010977793             11,366      L2-load-misses            #   12.05% of all LL-cache accesses  (36.39%)
     9.010977793             93,147      LLC-loads                                                     (31.81%)
     9.010977793             10,173      LLC-load-misses           #   10.78% of all LL-cache accesses  (31.81%)
     9.061292723        166,797,497      mem_inst_retired.any                                          (31.80%)
     9.061292723          3,984,205      branch-instructions                                           (31.80%)
     9.061292723            190,001      branch-misses             #    4.77% of all branches          (31.80%)
     9.061292723        302,995,286      instructions              #    2.33  insn per cycle           (39.75%)
     9.061292723        130,275,028      cycles                                                        (39.75%)
     9.061292723             31,196      L1-icache-load-misses                                         (39.75%)
     9.061292723        113,816,958      L1-dcache-loads                                               (41.84%)
     9.061292723          4,834,873      L1-dcache-load-misses     #    4.25% of all L1-dcache accesses  (44.35%)
     9.061292723             97,664      L2-loads                                                      (36.40%)
     9.061292723             11,656      L2-load-misses            #   12.52% of all LL-cache accesses  (36.40%)
     9.061292723             88,508      LLC-loads                                                     (34.32%)
     9.061292723              9,635      LLC-load-misses           #   10.35% of all LL-cache accesses  (31.80%)
     9.111602250        169,046,471      mem_inst_retired.any                                          (31.80%)
     9.111602250          4,133,201      branch-instructions                                           (31.80%)
     9.111602250            202,341      branch-misses             #    4.90% of all branches          (31.80%)
     9.111602250        321,683,449      instructions              #    2.47  insn per cycle           (39.75%)
     9.111602250        130,292,617      cycles                                                        (39.75%)
     9.111602250             16,776      L1-icache-load-misses                                         (39.75%)
     9.111602250        117,394,462      L1-dcache-loads                                               (39.75%)
     9.111602250          4,784,359      L1-dcache-load-misses     #    4.08% of all L1-dcache accesses  (44.35%)
     9.111602250             93,117      L2-loads                                                      (36.39%)
     9.111602250             10,605      L2-load-misses            #   10.33% of all LL-cache accesses  (36.40%)
     9.111602250            112,288      LLC-loads                                                     (36.39%)
     9.111602250             11,891      LLC-load-misses           #   11.58% of all LL-cache accesses  (31.80%)
     9.161915936        167,987,958      mem_inst_retired.any                                          (31.81%)
     9.161915936          4,030,800      branch-instructions                                           (31.81%)
     9.161915936            189,019      branch-misses             #    4.69% of all branches          (31.81%)
     9.161915936        322,838,932      instructions              #    2.48  insn per cycle           (39.76%)
     9.161915936        130,282,558      cycles                                                        (39.76%)
     9.161915936             17,946      L1-icache-load-misses                                         (39.76%)
     9.161915936        119,252,637      L1-dcache-loads                                               (39.76%)
     9.161915936          4,434,047      L1-dcache-load-misses     #    3.72% of all L1-dcache accesses  (40.59%)
     9.161915936             74,231      L2-loads                                                      (36.39%)
     9.161915936             10,124      L2-load-misses            #   11.86% of all LL-cache accesses  (36.39%)
     9.161915936             96,430      LLC-loads                                                     (36.39%)
     9.161915936             10,217      LLC-load-misses           #   11.97% of all LL-cache accesses  (35.57%)
     9.212214158        166,715,841      mem_inst_retired.any                                          (32.16%)
     9.212214158          4,053,413      branch-instructions                                           (31.81%)
     9.212214158            200,639      branch-misses             #    4.95% of all branches          (31.81%)
     9.212214158        317,407,560      instructions              #    2.44  insn per cycle           (39.76%)
     9.212214158        130,262,673      cycles                                                        (39.76%)
     9.212214158             14,541      L1-icache-load-misses                                         (39.76%)
     9.212214158        117,458,850      L1-dcache-loads                                               (39.76%)
     9.212214158          5,316,940      L1-dcache-load-misses     #    4.53% of all L1-dcache accesses  (39.76%)
     9.212214158             81,405      L2-loads                                                      (36.02%)
     9.212214158             14,012      L2-load-misses            #   16.09% of all LL-cache accesses  (36.38%)
     9.212214158             92,773      LLC-loads                                                     (36.38%)
     9.212214158             11,973      LLC-load-misses           #   13.75% of all LL-cache accesses  (36.38%)
     9.262529734        168,118,377      mem_inst_retired.any                                          (36.40%)
     9.262529734          4,119,012      branch-instructions                                           (31.80%)
     9.262529734            198,577      branch-misses             #    4.82% of all branches          (31.80%)
     9.262529734        317,675,581      instructions              #    2.44  insn per cycle           (39.75%)
     9.262529734        130,307,464      cycles                                                        (39.75%)
     9.262529734             18,981      L1-icache-load-misses                                         (39.75%)
     9.262529734        117,796,393      L1-dcache-loads                                               (39.75%)
     9.262529734          4,908,742      L1-dcache-load-misses     #    4.17% of all L1-dcache accesses  (39.75%)
     9.262529734             83,948      L2-loads                                                      (31.80%)
     9.262529734              9,545      L2-load-misses            #   11.81% of all LL-cache accesses  (36.40%)
     9.262529734             77,739      LLC-loads                                                     (36.40%)
     9.262529734             10,332      LLC-load-misses           #   12.78% of all LL-cache accesses  (36.40%)
     9.312842462        168,096,947      mem_inst_retired.any                                          (36.40%)
     9.312842462          4,093,486      branch-instructions                                           (33.41%)
     9.312842462            191,418      branch-misses             #    4.68% of all branches          (31.80%)
     9.312842462        318,223,160      instructions              #    2.44  insn per cycle           (39.75%)
     9.312842462        130,314,901      cycles                                                        (39.75%)
     9.312842462             14,724      L1-icache-load-misses                                         (39.75%)
     9.312842462        117,456,451      L1-dcache-loads                                               (39.75%)
     9.312842462          5,189,543      L1-dcache-load-misses     #    4.42% of all L1-dcache accesses  (39.75%)
     9.312842462            104,082      L2-loads                                                      (31.80%)
     9.312842462             10,506      L2-load-misses            #   11.43% of all LL-cache accesses  (34.78%)
     9.312842462             79,693      LLC-loads                                                     (36.40%)
     9.312842462             10,396      LLC-load-misses           #   11.31% of all LL-cache accesses  (36.40%)
     9.363150505        151,284,699      mem_inst_retired.any                                          (36.40%)
     9.363150505          5,163,296      branch-instructions                                           (36.40%)
     9.363150505            154,433      branch-misses             #    2.99% of all branches          (31.80%)
     9.363150505        330,915,394      instructions              #    2.54  insn per cycle           (39.75%)
     9.363150505        130,257,971      cycles                                                        (39.75%)
     9.363150505             23,526      L1-icache-load-misses                                         (39.75%)
     9.363150505        112,875,941      L1-dcache-loads                                               (39.75%)
     9.363150505          8,607,748      L1-dcache-load-misses     #    7.63% of all L1-dcache accesses  (39.75%)
     9.363150505             86,286      L2-loads                                                      (31.80%)
     9.363150505              7,474      L2-load-misses            #    7.80% of all LL-cache accesses  (31.80%)
     9.363150505            105,244      LLC-loads                                                     (36.40%)
     9.363150505              9,565      LLC-load-misses           #    9.99% of all LL-cache accesses  (36.40%)
     9.413499987        122,652,653      mem_inst_retired.any                                          (36.45%)
     9.413499987          4,629,878      branch-instructions                                           (36.45%)
     9.413499987             98,399      branch-misses             #    2.13% of all branches          (34.70%)
     9.413499987        239,372,777      instructions              #    1.84  insn per cycle           (42.63%)
     9.413499987        130,139,858      cycles                                                        (39.70%)
     9.413499987             62,846      L1-icache-load-misses                                         (39.71%)
     9.413499987         99,416,604      L1-dcache-loads                                               (39.70%)
     9.413499987          8,461,961      L1-dcache-load-misses     #    8.51% of all L1-dcache accesses  (39.70%)
     9.413499987             81,912      L2-loads                                                      (31.78%)
     9.413499987             12,498      L2-load-misses            #   15.05% of all LL-cache accesses  (31.78%)
     9.413499987             84,195      LLC-loads                                                     (33.52%)
     9.413499987             12,111      LLC-load-misses           #   14.58% of all LL-cache accesses  (36.46%)
     9.463965812        151,023,711      mem_inst_retired.any                                          (36.60%)
     9.463965812          5,600,221      branch-instructions                                           (36.59%)
     9.463965812            131,994      branch-misses             #    2.36% of all branches          (36.59%)
     9.463965812        312,890,884      instructions              #    2.40  insn per cycle           (44.52%)
     9.463965812        130,611,077      cycles                                                        (39.63%)
     9.463965812             26,402      L1-icache-load-misses                                         (39.63%)
     9.463965812        137,106,197      L1-dcache-loads                                               (39.63%)
     9.463965812         10,097,492      L1-dcache-load-misses     #    7.36% of all L1-dcache accesses  (39.63%)
     9.463965812             61,778      L2-loads                                                      (31.70%)
     9.463965812             10,253      L2-load-misses            #   16.86% of all LL-cache accesses  (31.70%)
     9.463965812             59,844      LLC-loads                                                     (31.71%)
     9.463965812              9,200      LLC-load-misses           #   15.13% of all LL-cache accesses  (36.59%)
     9.514279017        169,548,478      mem_inst_retired.any                                          (36.40%)
     9.514279017          6,484,730      branch-instructions                                           (36.39%)
     9.514279017            148,826      branch-misses             #    2.30% of all branches          (36.39%)
     9.514279017        358,996,290      instructions              #    2.76  insn per cycle           (44.34%)
     9.514279017        130,272,400      cycles                                                        (44.22%)
     9.514279017             15,498      L1-icache-load-misses                                         (39.75%)
     9.514279017        138,373,075      L1-dcache-loads                                               (39.75%)
     9.514279017         10,199,392      L1-dcache-load-misses     #    7.37% of all L1-dcache accesses  (39.75%)
     9.514279017             46,189      L2-loads                                                      (31.80%)
     9.514279017              8,571      L2-load-misses            #   19.60% of all LL-cache accesses  (31.80%)
     9.514279017             41,268      LLC-loads                                                     (31.80%)
     9.514279017              8,451      LLC-load-misses           #   19.33% of all LL-cache accesses  (31.91%)
     9.564595448        158,048,959      mem_inst_retired.any                                          (35.30%)
     9.564595448          5,991,186      branch-instructions                                           (36.40%)
     9.564595448            288,615      branch-misses             #    4.82% of all branches          (36.40%)
     9.564595448        331,429,840      instructions              #    2.54  insn per cycle           (44.35%)
     9.564595448        130,300,218      cycles                                                        (44.36%)
     9.564595448             27,498      L1-icache-load-misses                                         (40.88%)
     9.564595448        115,905,724      L1-dcache-loads                                               (39.74%)
     9.564595448          4,704,344      L1-dcache-load-misses     #    4.06% of all L1-dcache accesses  (39.74%)
     9.564595448             75,510      L2-loads                                                      (31.79%)
     9.564595448             13,250      L2-load-misses            #   20.20% of all LL-cache accesses  (31.79%)
     9.564595448             55,646      LLC-loads                                                     (31.80%)
     9.564595448              9,603      LLC-load-misses           #   14.64% of all LL-cache accesses  (31.80%)
     9.614906472        157,458,541      mem_inst_retired.any                                          (31.80%)
     9.614906472          5,960,218      branch-instructions                                           (36.39%)
     9.614906472            291,986      branch-misses             #    4.90% of all branches          (36.39%)
     9.614906472        330,654,755      instructions              #    2.54  insn per cycle           (44.34%)
     9.614906472        130,315,245      cycles                                                        (44.34%)
     9.614906472             14,417      L1-icache-load-misses                                         (44.34%)
     9.614906472        122,477,590      L1-dcache-loads                                               (39.75%)
     9.614906472          4,801,040      L1-dcache-load-misses     #    3.92% of all L1-dcache accesses  (39.75%)
     9.614906472             57,152      L2-loads                                                      (31.80%)
     9.614906472             12,929      L2-load-misses            #   23.42% of all LL-cache accesses  (31.80%)
     9.614906472             53,261      LLC-loads                                                     (31.80%)
     9.614906472             14,507      LLC-load-misses           #   26.28% of all LL-cache accesses  (31.80%)
     9.665208251        158,905,093      mem_inst_retired.any                                          (31.81%)
     9.665208251          6,013,758      branch-instructions                                           (34.05%)
     9.665208251            291,629      branch-misses             #    4.85% of all branches          (36.38%)
     9.665208251        331,624,236      instructions              #    2.55  insn per cycle           (44.33%)
     9.665208251        130,265,847      cycles                                                        (44.33%)
     9.665208251             17,775      L1-icache-load-misses                                         (44.33%)
     9.665208251        123,035,045      L1-dcache-loads                                               (42.10%)
     9.665208251          4,226,452      L1-dcache-load-misses     #    3.44% of all L1-dcache accesses  (39.76%)
     9.665208251             54,337      L2-loads                                                      (31.81%)
     9.665208251              9,977      L2-load-misses            #   17.87% of all LL-cache accesses  (31.81%)
     9.665208251             57,310      LLC-loads                                                     (31.81%)
     9.665208251             10,078      LLC-load-misses           #   18.05% of all LL-cache accesses  (31.81%)
     9.715512752        158,360,825      mem_inst_retired.any                                          (31.81%)
     9.715512752          5,991,981      branch-instructions                                           (31.80%)
     9.715512752            288,355      branch-misses             #    4.81% of all branches          (36.39%)
     9.715512752        332,803,050      instructions              #    2.55  insn per cycle           (44.34%)
     9.715512752        130,326,943      cycles                                                        (44.34%)
     9.715512752             12,862      L1-icache-load-misses                                         (44.34%)
     9.715512752        122,494,763      L1-dcache-loads                                               (44.34%)
     9.715512752          4,768,952      L1-dcache-load-misses     #    3.89% of all L1-dcache accesses  (39.76%)
     9.715512752             56,089      L2-loads                                                      (31.81%)
     9.715512752             12,381      L2-load-misses            #   21.79% of all LL-cache accesses  (31.81%)
     9.715512752             57,570      LLC-loads                                                     (31.81%)
     9.715512752             10,746      LLC-load-misses           #   18.91% of all LL-cache accesses  (31.81%)
     9.765817615        158,054,482      mem_inst_retired.any                                          (31.81%)
     9.765817615          5,981,681      branch-instructions                                           (31.81%)
     9.765817615            292,492      branch-misses             #    4.89% of all branches          (32.85%)
     9.765817615        329,394,789      instructions              #    2.53  insn per cycle           (44.34%)
     9.765817615        130,275,604      cycles                                                        (44.34%)
     9.765817615             19,175      L1-icache-load-misses                                         (44.34%)
     9.765817615        121,433,271      L1-dcache-loads                                               (44.34%)
     9.765817615          4,298,064      L1-dcache-load-misses     #    3.54% of all L1-dcache accesses  (43.31%)
     9.765817615             57,426      L2-loads                                                      (31.80%)
     9.765817615              8,695      L2-load-misses            #   14.60% of all LL-cache accesses  (31.80%)
     9.765817615             61,683      LLC-loads                                                     (31.80%)
     9.765817615              8,346      LLC-load-misses           #   14.01% of all LL-cache accesses  (31.81%)
     9.816110514        158,380,429      mem_inst_retired.any                                          (31.82%)
     9.816110514          6,025,497      branch-instructions                                           (31.82%)
     9.816110514            289,589      branch-misses             #    4.81% of all branches          (31.82%)
     9.816110514        332,083,336      instructions              #    2.55  insn per cycle           (44.18%)
     9.816110514        130,234,514      cycles                                                        (44.32%)
     9.816110514             23,241      L1-icache-load-misses                                         (44.32%)
     9.816110514        122,084,063      L1-dcache-loads                                               (44.32%)
     9.816110514          4,971,724      L1-dcache-load-misses     #    4.07% of all L1-dcache accesses  (44.32%)
     9.816110514             53,618      L2-loads                                                      (31.82%)
     9.816110514             10,302      L2-load-misses            #   18.73% of all LL-cache accesses  (31.82%)
     9.816110514             56,392      LLC-loads                                                     (31.82%)
     9.816110514             10,082      LLC-load-misses           #   18.33% of all LL-cache accesses  (31.82%)
     9.866420069        155,234,206      mem_inst_retired.any                                          (31.80%)
     9.866420069         12,935,759      branch-instructions                                           (31.80%)
     9.866420069            132,225      branch-misses             #    1.02% of all branches          (31.80%)
     9.866420069        308,311,453      instructions              #    2.37  insn per cycle           (39.75%)
     9.866420069        130,322,928      cycles                                                        (44.34%)
     9.866420069             21,978      L1-icache-load-misses                                         (44.35%)
     9.866420069        115,967,242      L1-dcache-loads                                               (44.35%)
     9.866420069          5,556,296      L1-dcache-load-misses     #    4.79% of all L1-dcache accesses  (44.35%)
     9.866420069             60,314      L2-loads                                                      (31.80%)
     9.866420069              9,527      L2-load-misses            #   15.99% of all LL-cache accesses  (31.80%)
     9.866420069             58,870      LLC-loads                                                     (31.80%)
     9.866420069              8,427      LLC-load-misses           #   14.14% of all LL-cache accesses  (31.80%)
     9.916734928        127,938,593      mem_inst_retired.any                                          (31.80%)
     9.916734928          3,536,609      branch-instructions                                           (31.79%)
     9.916734928             78,972      branch-misses             #    2.23% of all branches          (31.79%)
     9.916734928        261,940,087      instructions              #    2.01  insn per cycle           (39.74%)
     9.916734928        130,191,844      cycles                                                        (42.95%)
     9.916734928             34,470      L1-icache-load-misses                                         (44.34%)
     9.916734928        106,811,548      L1-dcache-loads                                               (44.35%)
     9.916734928          6,021,201      L1-dcache-load-misses     #    5.64% of all L1-dcache accesses  (44.36%)
     9.916734928             90,583      L2-loads                                                      (33.22%)
     9.916734928              5,508      L2-load-misses            #    5.42% of all LL-cache accesses  (31.80%)
     9.916734928            112,744      LLC-loads                                                     (31.80%)
     9.916734928              6,311      LLC-load-misses           #    6.21% of all LL-cache accesses  (31.80%)
     9.967225941        113,103,185      mem_inst_retired.any                                          (31.69%)
     9.967225941          2,864,414      branch-instructions                                           (31.69%)
     9.967225941             71,297      branch-misses             #    2.49% of all branches          (31.69%)
     9.967225941        270,151,955      instructions              #    2.07  insn per cycle           (39.61%)
     9.967225941        130,649,422      cycles                                                        (39.61%)
     9.967225941             27,936      L1-icache-load-misses                                         (44.54%)
     9.967225941        125,496,924      L1-dcache-loads                                               (44.55%)
     9.967225941          6,678,316      L1-dcache-load-misses     #    5.32% of all L1-dcache accesses  (44.55%)
     9.967225941             86,308      L2-loads                                                      (36.62%)
     9.967225941              8,425      L2-load-misses            #   11.00% of all LL-cache accesses  (31.69%)
     9.967225941             66,892      LLC-loads                                                     (31.69%)
     9.967225941              7,778      LLC-load-misses           #   10.15% of all LL-cache accesses  (31.69%)
    10.017551771        183,160,065      mem_inst_retired.any                                          (31.79%)
    10.017551771          4,568,471      branch-instructions                                           (31.79%)
    10.017551771             99,308      branch-misses             #    2.17% of all branches          (31.79%)
    10.017551771        356,117,994      instructions              #    2.73  insn per cycle           (39.74%)
    10.017551771        130,350,898      cycles                                                        (39.74%)
    10.017551771             19,412      L1-icache-load-misses                                         (41.34%)
    10.017551771        146,049,812      L1-dcache-loads                                               (44.36%)
    10.017551771          7,077,880      L1-dcache-load-misses     #    4.85% of all L1-dcache accesses  (44.36%)
    10.017551771             43,667      L2-loads                                                      (36.41%)
    10.017551771              7,058      L2-load-misses            #   16.98% of all LL-cache accesses  (34.82%)
    10.017551771             39,467      LLC-loads                                                     (31.80%)
    10.017551771              6,890      LLC-load-misses           #   16.58% of all LL-cache accesses  (31.80%)
    10.067856496        183,228,487      mem_inst_retired.any                                          (31.81%)
    10.067856496          4,601,637      branch-instructions                                           (31.81%)
    10.067856496            100,687      branch-misses             #    2.19% of all branches          (31.81%)
    10.067856496        355,033,305      instructions              #    2.72  insn per cycle           (39.76%)
    10.067856496        130,306,766      cycles                                                        (39.76%)
    10.067856496             12,510      L1-icache-load-misses                                         (39.76%)
    10.067856496        146,307,039      L1-dcache-loads                                               (44.34%)
    10.067856496          7,097,626      L1-dcache-load-misses     #    4.85% of all L1-dcache accesses  (44.34%)
    10.067856496             36,206      L2-loads                                                      (36.39%)
    10.067856496              5,972      L2-load-misses            #   17.33% of all LL-cache accesses  (36.39%)
    10.067856496             32,722      LLC-loads                                                     (31.81%)
    10.067856496              5,662      LLC-load-misses           #   16.43% of all LL-cache accesses  (31.81%)
#           time             counts unit events
    10.118147862        183,365,909      mem_inst_retired.any                                          (31.81%)
    10.118147862          4,533,723      branch-instructions                                           (31.81%)
    10.118147862            103,022      branch-misses             #    2.27% of all branches          (31.81%)
    10.118147862        355,597,483      instructions              #    2.73  insn per cycle           (39.76%)
    10.118147862        130,225,160      cycles                                                        (39.78%)
    10.118147862             20,521      L1-icache-load-misses                                         (39.78%)
    10.118147862        144,101,266      L1-dcache-loads                                               (40.13%)
    10.118147862          6,005,455      L1-dcache-load-misses     #    4.17% of all L1-dcache accesses  (44.32%)
    10.118147862             48,426      L2-loads                                                      (36.37%)
    10.118147862              8,358      L2-load-misses            #   17.93% of all LL-cache accesses  (36.37%)
    10.118147862             44,788      LLC-loads                                                     (36.03%)
    10.118147862              6,061      LLC-load-misses           #   13.00% of all LL-cache accesses  (31.81%)
    10.168478036        182,489,580      mem_inst_retired.any                                          (31.79%)
    10.168478036          4,430,342      branch-instructions                                           (31.79%)
    10.168478036            243,618      branch-misses             #    5.50% of all branches          (31.79%)
    10.168478036        343,249,405      instructions              #    2.63  insn per cycle           (39.74%)
    10.168478036        130,363,217      cycles                                                        (39.74%)
    10.168478036             14,776      L1-icache-load-misses                                         (39.74%)
    10.168478036        135,970,968      L1-dcache-loads                                               (39.74%)
    10.168478036          3,874,355      L1-dcache-load-misses     #    2.85% of all L1-dcache accesses  (43.49%)
    10.168478036             72,027      L2-loads                                                      (36.42%)
    10.168478036              9,921      L2-load-misses            #   13.30% of all LL-cache accesses  (36.42%)
    10.168478036             77,165      LLC-loads                                                     (36.42%)
    10.168478036              8,808      LLC-load-misses           #   11.81% of all LL-cache accesses  (32.68%)
    10.218768929        182,942,945      mem_inst_retired.any                                          (31.81%)
    10.218768929          4,471,414      branch-instructions                                           (31.81%)
    10.218768929            238,406      branch-misses             #    5.33% of all branches          (31.81%)
    10.218768929        344,491,187      instructions              #    2.64  insn per cycle           (39.77%)
    10.218768929        130,269,903      cycles                                                        (39.77%)
    10.218768929             13,300      L1-icache-load-misses                                         (39.77%)
    10.218768929        135,654,331      L1-dcache-loads                                               (39.77%)
    10.218768929          3,952,219      L1-dcache-load-misses     #    2.91% of all L1-dcache accesses  (39.77%)
    10.218768929             80,831      L2-loads                                                      (36.37%)
    10.218768929              9,413      L2-load-misses            #   12.94% of all LL-cache accesses  (36.37%)
    10.218768929             64,706      LLC-loads                                                     (36.37%)
    10.218768929              8,869      LLC-load-misses           #   12.19% of all LL-cache accesses  (36.37%)
    10.269071459        183,126,611      mem_inst_retired.any                                          (33.86%)
    10.269071459          4,467,821      branch-instructions                                           (31.81%)
    10.269071459            240,626      branch-misses             #    5.39% of all branches          (31.81%)
    10.269071459        343,608,416      instructions              #    2.64  insn per cycle           (39.76%)
    10.269071459        130,295,210      cycles                                                        (39.76%)
    10.269071459             13,451      L1-icache-load-misses                                         (39.76%)
    10.269071459        136,425,118      L1-dcache-loads                                               (39.76%)
    10.269071459          3,494,801      L1-dcache-load-misses     #    2.56% of all L1-dcache accesses  (39.76%)
    10.269071459             66,191      L2-loads                                                      (34.32%)
    10.269071459              8,632      L2-load-misses            #   12.55% of all LL-cache accesses  (36.38%)
    10.269071459             71,423      LLC-loads                                                     (36.38%)
    10.269071459              9,231      LLC-load-misses           #   13.42% of all LL-cache accesses  (36.38%)
    10.319399305        184,919,021      mem_inst_retired.any                                          (36.42%)
    10.319399305          4,518,460      branch-instructions                                           (31.80%)
    10.319399305            246,665      branch-misses             #    5.46% of all branches          (31.79%)
    10.319399305        345,473,759      instructions              #    2.65  insn per cycle           (39.74%)
    10.319399305        130,338,947      cycles                                                        (39.74%)
    10.319399305             15,016      L1-icache-load-misses                                         (39.74%)
    10.319399305        135,694,071      L1-dcache-loads                                               (39.74%)
    10.319399305          3,974,162      L1-dcache-load-misses     #    2.93% of all L1-dcache accesses  (39.73%)
    10.319399305             82,251      L2-loads                                                      (31.78%)
    10.319399305              9,566      L2-load-misses            #   12.58% of all LL-cache accesses  (36.41%)
    10.319399305             69,841      LLC-loads                                                     (36.41%)
    10.319399305              9,974      LLC-load-misses           #   13.12% of all LL-cache accesses  (36.42%)
    10.369694173        181,835,355      mem_inst_retired.any                                          (36.38%)
    10.369694173          4,459,265      branch-instructions                                           (35.11%)
    10.369694173            236,887      branch-misses             #    5.31% of all branches          (31.81%)
    10.369694173        343,885,388      instructions              #    2.64  insn per cycle           (39.76%)
    10.369694173        130,278,111      cycles                                                        (39.76%)
    10.369694173             17,483      L1-icache-load-misses                                         (39.76%)
    10.369694173        136,428,599      L1-dcache-loads                                               (39.76%)
    10.369694173          3,616,840      L1-dcache-load-misses     #    2.65% of all L1-dcache accesses  (39.77%)
    10.369694173             63,349      L2-loads                                                      (31.81%)
    10.369694173              7,769      L2-load-misses            #   12.17% of all LL-cache accesses  (33.07%)
    10.369694173             64,319      LLC-loads                                                     (36.38%)
    10.369694173              9,327      LLC-load-misses           #   14.61% of all LL-cache accesses  (36.38%)
    10.419992022        183,140,589      mem_inst_retired.any                                          (36.38%)
    10.419992022          4,493,247      branch-instructions                                           (36.38%)
    10.419992022            243,025      branch-misses             #    5.41% of all branches          (31.81%)
    10.419992022        344,179,705      instructions              #    2.64  insn per cycle           (39.76%)
    10.419992022        130,279,349      cycles                                                        (39.76%)
    10.419992022             13,090      L1-icache-load-misses                                         (39.76%)
    10.419992022        135,643,346      L1-dcache-loads                                               (39.76%)
    10.419992022          3,845,616      L1-dcache-load-misses     #    2.84% of all L1-dcache accesses  (39.77%)
    10.419992022             86,439      L2-loads                                                      (31.81%)
    10.419992022              7,626      L2-load-misses            #    9.93% of all LL-cache accesses  (31.81%)
    10.419992022             67,082      LLC-loads                                                     (36.38%)
    10.419992022              9,123      LLC-load-misses           #   11.89% of all LL-cache accesses  (36.38%)
    10.470298517        183,908,617      mem_inst_retired.any                                          (36.39%)
    10.470298517          4,491,399      branch-instructions                                           (36.39%)
    10.470298517            239,004      branch-misses             #    5.32% of all branches          (36.31%)
    10.470298517        345,354,404      instructions              #    2.65  insn per cycle           (44.26%)
    10.470298517        130,307,891      cycles                                                        (39.75%)
    10.470298517             12,755      L1-icache-load-misses                                         (39.75%)
    10.470298517        135,931,812      L1-dcache-loads                                               (39.75%)
    10.470298517          3,709,658      L1-dcache-load-misses     #    2.73% of all L1-dcache accesses  (39.76%)
    10.470298517             70,376      L2-loads                                                      (31.80%)
    10.470298517              8,008      L2-load-misses            #   11.82% of all LL-cache accesses  (31.81%)
    10.470298517             65,101      LLC-loads                                                     (31.88%)
    10.470298517              8,241      LLC-load-misses           #   12.17% of all LL-cache accesses  (36.39%)
    10.520614600        176,171,613      mem_inst_retired.any                                          (36.40%)
    10.520614600          4,606,942      branch-instructions                                           (36.40%)
    10.520614600            191,575      branch-misses             #    4.16% of all branches          (36.40%)
    10.520614600        340,435,787      instructions              #    2.61  insn per cycle           (44.35%)
    10.520614600        130,308,617      cycles                                                        (40.91%)
    10.520614600              9,268      L1-icache-load-misses                                         (39.75%)
    10.520614600        136,272,520      L1-dcache-loads                                               (39.75%)
    10.520614600          4,031,778      L1-dcache-load-misses     #    2.96% of all L1-dcache accesses  (39.75%)
    10.520614600             61,425      L2-loads                                                      (31.80%)
    10.520614600              6,515      L2-load-misses            #    9.48% of all LL-cache accesses  (31.80%)
    10.520614600             75,983      LLC-loads                                                     (31.80%)
    10.520614600             15,097      LLC-load-misses           #   21.97% of all LL-cache accesses  (35.23%)
    10.570918158        139,249,379      mem_inst_retired.any                                          (36.40%)
    10.570918158          2,802,289      branch-instructions                                           (36.40%)
    10.570918158             65,487      branch-misses             #    2.34% of all branches          (36.40%)
    10.570918158        281,647,982      instructions              #    2.16  insn per cycle           (44.32%)
    10.570918158        130,127,074      cycles                                                        (44.33%)
    10.570918158             47,781      L1-icache-load-misses                                         (39.74%)
    10.570918158         95,601,961      L1-dcache-loads                                               (39.74%)
    10.570918158          6,186,252      L1-dcache-load-misses     #    6.47% of all L1-dcache accesses  (39.74%)
    10.570918158            149,082      L2-loads                                                      (31.82%)
    10.570918158              7,317      L2-load-misses            #    5.79% of all LL-cache accesses  (31.82%)
    10.570918158            103,641      LLC-loads                                                     (31.81%)
    10.570918158              7,378      LLC-load-misses           #    5.84% of all LL-cache accesses  (31.81%)
    10.621405493        164,344,944      mem_inst_retired.any                                          (33.91%)
    10.621405493          3,085,496      branch-instructions                                           (36.62%)
    10.621405493             69,585      branch-misses             #    2.26% of all branches          (36.62%)
    10.621405493        302,116,398      instructions              #    2.31  insn per cycle           (44.54%)
    10.621405493        130,631,820      cycles                                                        (44.54%)
    10.621405493             62,539      L1-icache-load-misses                                         (42.35%)
    10.621405493        100,362,102      L1-dcache-loads                                               (39.61%)
    10.621405493          6,281,112      L1-dcache-load-misses     #    6.26% of all L1-dcache accesses  (39.61%)
    10.621405493            116,896      L2-loads                                                      (31.69%)
    10.621405493              5,016      L2-load-misses            #    4.01% of all LL-cache accesses  (31.69%)
    10.621405493            133,064      LLC-loads                                                     (31.70%)
    10.621405493              7,550      LLC-load-misses           #    6.04% of all LL-cache accesses  (31.69%)
    10.671736101        185,282,106      mem_inst_retired.any                                          (31.79%)
    10.671736101          3,631,195      branch-instructions                                           (36.42%)
    10.671736101             86,832      branch-misses             #    2.39% of all branches          (36.42%)
    10.671736101        357,836,967      instructions              #    2.75  insn per cycle           (44.36%)
    10.671736101        130,357,081      cycles                                                        (44.36%)
    10.671736101             10,811      L1-icache-load-misses                                         (44.36%)
    10.671736101        136,971,332      L1-dcache-loads                                               (39.74%)
    10.671736101          7,482,186      L1-dcache-load-misses     #    5.46% of all L1-dcache accesses  (39.74%)
    10.671736101             59,775      L2-loads                                                      (31.79%)
    10.671736101              4,982      L2-load-misses            #    9.84% of all LL-cache accesses  (31.79%)
    10.671736101             41,486      LLC-loads                                                     (31.79%)
    10.671736101              4,799      LLC-load-misses           #    9.48% of all LL-cache accesses  (31.79%)
    10.722086710        186,082,763      mem_inst_retired.any                                          (31.78%)
    10.722086710          3,618,048      branch-instructions                                           (32.37%)
    10.722086710             83,086      branch-misses             #    2.30% of all branches          (36.44%)
    10.722086710        359,766,774      instructions              #    2.76  insn per cycle           (44.38%)
    10.722086710        130,408,046      cycles                                                        (44.38%)
    10.722086710             11,866      L1-icache-load-misses                                         (44.39%)
    10.722086710        137,018,738      L1-dcache-loads                                               (43.81%)
    10.722086710          7,671,472      L1-dcache-load-misses     #    5.60% of all L1-dcache accesses  (39.72%)
    10.722086710             74,410      L2-loads                                                      (31.78%)
    10.722086710              4,622      L2-load-misses            #    7.99% of all LL-cache accesses  (31.78%)
    10.722086710             41,240      LLC-loads                                                     (31.78%)
    10.722086710              4,666      LLC-load-misses           #    8.07% of all LL-cache accesses  (31.78%)
    10.772405485        185,041,719      mem_inst_retired.any                                          (31.81%)
    10.772405485          3,541,047      branch-instructions                                           (31.77%)
    10.772405485             81,526      branch-misses             #    2.30% of all branches          (35.65%)
    10.772405485        357,589,855      instructions              #    2.75  insn per cycle           (44.33%)
    10.772405485        130,249,725      cycles                                                        (44.33%)
    10.772405485             15,656      L1-icache-load-misses                                         (44.33%)
    10.772405485        137,492,498      L1-dcache-loads                                               (44.37%)
    10.772405485          7,442,412      L1-dcache-load-misses     #    5.41% of all L1-dcache accesses  (40.51%)
    10.772405485             44,774      L2-loads                                                      (31.81%)
    10.772405485              4,312      L2-load-misses            #    9.55% of all LL-cache accesses  (31.81%)
    10.772405485             45,504      LLC-loads                                                     (31.81%)
    10.772405485              4,859      LLC-load-misses           #   10.76% of all LL-cache accesses  (31.81%)
    10.822703848        185,510,223      mem_inst_retired.any                                          (31.81%)
    10.822703848          3,558,260      branch-instructions                                           (31.81%)
    10.822703848             81,513      branch-misses             #    2.29% of all branches          (31.81%)
    10.822703848        357,945,060      instructions              #    2.75  insn per cycle           (44.33%)
    10.822703848        130,302,099      cycles                                                        (44.33%)
    10.822703848             11,603      L1-icache-load-misses                                         (44.33%)
    10.822703848        136,857,203      L1-dcache-loads                                               (44.33%)
    10.822703848          7,829,321      L1-dcache-load-misses     #    5.72% of all L1-dcache accesses  (44.33%)
    10.822703848             44,912      L2-loads                                                      (31.81%)
    10.822703848              4,602      L2-load-misses            #    9.83% of all LL-cache accesses  (31.81%)
    10.822703848             48,767      LLC-loads                                                     (31.81%)
    10.822703848              4,442      LLC-load-misses           #    9.48% of all LL-cache accesses  (31.81%)
    10.873014135        173,414,155      mem_inst_retired.any                                          (31.79%)
    10.873014135          3,341,609      branch-instructions                                           (31.79%)
    10.873014135            168,687      branch-misses             #    5.05% of all branches          (31.79%)
    10.873014135        327,249,700      instructions              #    2.51  insn per cycle           (42.39%)
    10.873014135        130,283,216      cycles                                                        (44.35%)
    10.873014135             13,656      L1-icache-load-misses                                         (44.35%)
    10.873014135        128,762,112      L1-dcache-loads                                               (44.35%)
    10.873014135          6,895,509      L1-dcache-load-misses     #    5.36% of all L1-dcache accesses  (44.35%)
    10.873014135             40,650      L2-loads                                                      (31.81%)
    10.873014135              9,150      L2-load-misses            #   17.08% of all LL-cache accesses  (31.81%)
    10.873014135             66,465      LLC-loads                                                     (31.81%)
    10.873014135             11,808      LLC-load-misses           #   22.05% of all LL-cache accesses  (31.79%)
    10.923334661        174,288,115      mem_inst_retired.any                                          (31.79%)
    10.923334661          3,298,551      branch-instructions                                           (31.79%)
    10.923334661            165,348      branch-misses             #    5.01% of all branches          (31.79%)
    10.923334661        326,544,633      instructions              #    2.50  insn per cycle           (39.74%)
    10.923334661        130,375,454      cycles                                                        (44.36%)
    10.923334661              9,037      L1-icache-load-misses                                         (44.36%)
    10.923334661        117,344,265      L1-dcache-loads                                               (44.36%)
    10.923334661          4,042,360      L1-dcache-load-misses     #    3.44% of all L1-dcache accesses  (44.36%)
    10.923334661             78,564      L2-loads                                                      (31.79%)
    10.923334661              8,724      L2-load-misses            #   12.10% of all LL-cache accesses  (31.79%)
    10.923334661             65,670      LLC-loads                                                     (31.79%)
    10.923334661              8,876      LLC-load-misses           #   12.31% of all LL-cache accesses  (31.79%)
    10.973662025        173,710,660      mem_inst_retired.any                                          (31.79%)
    10.973662025          3,336,043      branch-instructions                                           (31.79%)
    10.973662025            154,657      branch-misses             #    4.64% of all branches          (31.79%)
    10.973662025        327,137,318      instructions              #    2.51  insn per cycle           (39.74%)
    10.973662025        130,367,235      cycles                                                        (41.13%)
    10.973662025             11,438      L1-icache-load-misses                                         (44.36%)
    10.973662025        117,814,253      L1-dcache-loads                                               (44.36%)
    10.973662025          4,085,965      L1-dcache-load-misses     #    3.47% of all L1-dcache accesses  (44.36%)
    10.973662025             52,662      L2-loads                                                      (35.04%)
    10.973662025              6,108      L2-load-misses            #    9.95% of all LL-cache accesses  (31.79%)
    10.973662025             70,166      LLC-loads                                                     (31.79%)
    10.973662025              7,029      LLC-load-misses           #   11.45% of all LL-cache accesses  (31.79%)
    11.023990281        173,809,789      mem_inst_retired.any                                          (31.79%)
    11.023990281          3,319,552      branch-instructions                                           (31.79%)
    11.023990281            160,813      branch-misses             #    4.84% of all branches          (31.79%)
    11.023990281        325,189,591      instructions              #    2.49  insn per cycle           (39.74%)
    11.023990281        130,371,022      cycles                                                        (39.74%)
    11.023990281             13,176      L1-icache-load-misses                                         (44.37%)
    11.023990281        117,331,042      L1-dcache-loads                                               (44.37%)
    11.023990281          3,941,583      L1-dcache-load-misses     #    3.36% of all L1-dcache accesses  (44.37%)
    11.023990281             86,678      L2-loads                                                      (36.42%)
    11.023990281              6,948      L2-load-misses            #    7.59% of all LL-cache accesses  (31.79%)
    11.023990281             96,441      LLC-loads                                                     (31.79%)
    11.023990281              9,719      LLC-load-misses           #   10.61% of all LL-cache accesses  (31.79%)
    11.074323694        174,621,961      mem_inst_retired.any                                          (31.77%)
    11.074323694          3,329,300      branch-instructions                                           (31.77%)
    11.074323694            152,409      branch-misses             #    4.58% of all branches          (31.77%)
    11.074323694        329,241,985      instructions              #    2.53  insn per cycle           (39.72%)
    11.074323694        130,358,380      cycles                                                        (39.74%)
    11.074323694             10,974      L1-icache-load-misses                                         (39.83%)
    11.074323694        117,906,873      L1-dcache-loads                                               (44.38%)
    11.074323694          3,621,592      L1-dcache-load-misses     #    3.07% of all L1-dcache accesses  (44.38%)
    11.074323694             74,807      L2-loads                                                      (36.43%)
    11.074323694              6,589      L2-load-misses            #    8.54% of all LL-cache accesses  (36.36%)
    11.074323694             79,552      LLC-loads                                                     (31.80%)
    11.074323694              6,933      LLC-load-misses           #    8.98% of all LL-cache accesses  (31.77%)
    11.124628029        173,006,052      mem_inst_retired.any                                          (31.81%)
    11.124628029          3,279,991      branch-instructions                                           (31.81%)
    11.124628029            155,222      branch-misses             #    4.73% of all branches          (31.81%)
    11.124628029        325,596,035      instructions              #    2.50  insn per cycle           (39.76%)
    11.124628029        130,316,037      cycles                                                        (39.76%)
    11.124628029              9,570      L1-icache-load-misses                                         (39.76%)
    11.124628029        117,610,633      L1-dcache-loads                                               (43.16%)
    11.124628029          3,821,791      L1-dcache-load-misses     #    3.25% of all L1-dcache accesses  (44.34%)
    11.124628029             58,249      L2-loads                                                      (36.39%)
    11.124628029              6,972      L2-load-misses            #   11.58% of all LL-cache accesses  (36.39%)
    11.124628029             62,153      LLC-loads                                                     (33.00%)
    11.124628029              6,240      LLC-load-misses           #   10.37% of all LL-cache accesses  (31.81%)
    11.174922559        173,917,794      mem_inst_retired.any                                          (31.81%)
    11.174922559          3,314,517      branch-instructions                                           (31.81%)
    11.174922559            157,536      branch-misses             #    4.75% of all branches          (31.81%)
    11.174922559        326,297,384      instructions              #    2.50  insn per cycle           (39.76%)
    11.174922559        130,291,022      cycles                                                        (39.76%)
    11.174922559              8,585      L1-icache-load-misses                                         (39.76%)
    11.174922559        117,560,070      L1-dcache-loads                                               (39.77%)
    11.174922559          4,006,839      L1-dcache-load-misses     #    3.41% of all L1-dcache accesses  (44.33%)
    11.174922559             82,399      L2-loads                                                      (36.38%)
    11.174922559              6,746      L2-load-misses            #    7.75% of all LL-cache accesses  (36.38%)
    11.174922559             91,661      LLC-loads                                                     (36.38%)
    11.174922559              5,934      LLC-load-misses           #    6.82% of all LL-cache accesses  (31.81%)
    11.225222632        174,313,920      mem_inst_retired.any                                          (31.80%)
    11.225222632          3,301,488      branch-instructions                                           (31.80%)
    11.225222632            152,684      branch-misses             #    4.62% of all branches          (31.80%)
    11.225222632        327,413,403      instructions              #    2.51  insn per cycle           (39.75%)
    11.225222632        130,285,889      cycles                                                        (39.77%)
    11.225222632             11,565      L1-icache-load-misses                                         (39.77%)
    11.225222632        117,755,448      L1-dcache-loads                                               (39.77%)
    11.225222632          3,615,978      L1-dcache-load-misses     #    3.07% of all L1-dcache accesses  (41.98%)
    11.225222632             61,958      L2-loads                                                      (36.38%)
    11.225222632              6,810      L2-load-misses            #   11.18% of all LL-cache accesses  (36.39%)
    11.225222632             59,836      LLC-loads                                                     (36.39%)
    11.225222632              5,977      LLC-load-misses           #    9.81% of all LL-cache accesses  (34.18%)
    11.275541967        175,140,235      mem_inst_retired.any                                          (31.80%)
    11.275541967          3,367,770      branch-instructions                                           (31.80%)
    11.275541967            163,113      branch-misses             #    4.84% of all branches          (31.80%)
    11.275541967        327,112,558      instructions              #    2.51  insn per cycle           (39.75%)
    11.275541967        130,355,183      cycles                                                        (39.75%)
    11.275541967             10,441      L1-icache-load-misses                                         (39.75%)
    11.275541967        117,558,761      L1-dcache-loads                                               (39.75%)
    11.275541967          3,870,784      L1-dcache-load-misses     #    3.29% of all L1-dcache accesses  (39.75%)
    11.275541967             69,182      L2-loads                                                      (36.41%)
    11.275541967              5,881      L2-load-misses            #    9.15% of all LL-cache accesses  (36.41%)
    11.275541967             59,366      LLC-loads                                                     (36.40%)
    11.275541967              5,966      LLC-load-misses           #    9.28% of all LL-cache accesses  (36.40%)
    11.325871838        174,060,875      mem_inst_retired.any                                          (35.43%)
    11.325871838          3,373,557      branch-instructions                                           (31.79%)
    11.325871838            160,895      branch-misses             #    4.77% of all branches          (31.79%)
    11.325871838        326,886,743      instructions              #    2.51  insn per cycle           (39.74%)
    11.325871838        130,389,010      cycles                                                        (39.73%)
    11.325871838              9,913      L1-icache-load-misses                                         (39.73%)
    11.325871838        117,694,910      L1-dcache-loads                                               (39.74%)
    11.325871838          4,300,748      L1-dcache-load-misses     #    3.65% of all L1-dcache accesses  (39.74%)
    11.325871838             59,266      L2-loads                                                      (32.77%)
    11.325871838              7,964      L2-load-misses            #   12.51% of all LL-cache accesses  (36.42%)
    11.325871838             68,036      LLC-loads                                                     (36.42%)
    11.325871838              7,278      LLC-load-misses           #   11.43% of all LL-cache accesses  (36.42%)
#           time             counts unit events
    11.376198188        173,605,825      mem_inst_retired.any                                          (36.41%)
    11.376198188          3,314,660      branch-instructions                                           (32.11%)
    11.376198188            160,736      branch-misses             #    4.85% of all branches          (31.79%)
    11.376198188        326,874,507      instructions              #    2.51  insn per cycle           (39.74%)
    11.376198188        130,372,726      cycles                                                        (39.74%)
    11.376198188              8,077      L1-icache-load-misses                                         (39.74%)
    11.376198188        117,720,818      L1-dcache-loads                                               (39.74%)
    11.376198188          3,899,761      L1-dcache-load-misses     #    3.31% of all L1-dcache accesses  (39.74%)
    11.376198188             60,940      L2-loads                                                      (31.79%)
    11.376198188              6,601      L2-load-misses            #    9.09% of all LL-cache accesses  (36.08%)
    11.376198188             84,247      LLC-loads                                                     (36.41%)
    11.376198188              7,379      LLC-load-misses           #   10.16% of all LL-cache accesses  (36.41%)
    11.426535976        173,571,697      mem_inst_retired.any                                          (36.44%)
    11.426535976          3,361,702      branch-instructions                                           (36.44%)
    11.426535976            158,352      branch-misses             #    4.71% of all branches          (31.79%)
    11.426535976        326,054,605      instructions              #    2.50  insn per cycle           (39.72%)
    11.426535976        130,364,848      cycles                                                        (39.72%)
    11.426535976             10,531      L1-icache-load-misses                                         (39.72%)
    11.426535976        117,526,207      L1-dcache-loads                                               (39.72%)
    11.426535976          4,134,700      L1-dcache-load-misses     #    3.52% of all L1-dcache accesses  (39.72%)
    11.426535976             81,746      L2-loads                                                      (31.79%)
    11.426535976              7,187      L2-load-misses            #    9.19% of all LL-cache accesses  (31.79%)
    11.426535976             74,650      LLC-loads                                                     (36.44%)
    11.426535976              7,083      LLC-load-misses           #    9.06% of all LL-cache accesses  (36.44%)
    11.476859567        136,867,657      mem_inst_retired.any                                          (36.41%)
    11.476859567          5,355,169      branch-instructions                                           (36.42%)
    11.476859567            168,199      branch-misses             #    3.14% of all branches          (33.44%)
    11.476859567        323,513,654      instructions              #    2.48  insn per cycle           (41.39%)
    11.476859567        130,369,473      cycles                                                        (39.74%)
    11.476859567             23,353      L1-icache-load-misses                                         (39.74%)
    11.476859567        116,087,800      L1-dcache-loads                                               (39.74%)
    11.476859567          6,132,219      L1-dcache-load-misses     #    5.28% of all L1-dcache accesses  (39.74%)
    11.476859567             31,959      L2-loads                                                      (31.79%)
    11.476859567              4,630      L2-load-misses            #   12.29% of all LL-cache accesses  (31.79%)
    11.476859567             43,411      LLC-loads                                                     (34.75%)
    11.476859567              3,256      LLC-load-misses           #    8.64% of all LL-cache accesses  (36.42%)
    11.527339118        102,466,027      mem_inst_retired.any                                          (36.61%)
    11.527339118         11,423,858      branch-instructions                                           (36.61%)
    11.527339118            430,703      branch-misses             #    3.77% of all branches          (36.61%)
    11.527339118        249,406,812      instructions              #    1.91  insn per cycle           (44.53%)
    11.527339118        130,598,997      cycles                                                        (39.62%)
    11.527339118             74,893      L1-icache-load-misses                                         (39.62%)
    11.527339118         88,644,615      L1-dcache-loads                                               (39.62%)
    11.527339118          4,749,440      L1-dcache-load-misses     #    5.36% of all L1-dcache accesses  (39.62%)
    11.527339118             70,130      L2-loads                                                      (31.70%)
    11.527339118              6,789      L2-load-misses            #    8.58% of all LL-cache accesses  (31.70%)
    11.527339118             88,091      LLC-loads                                                     (31.69%)
    11.527339118              5,181      LLC-load-misses           #    6.55% of all LL-cache accesses  (36.61%)
    11.577826242        135,323,681      mem_inst_retired.any                                          (36.62%)
    11.577826242         14,004,022      branch-instructions                                           (36.62%)
    11.577826242            454,247      branch-misses             #    3.24% of all branches          (36.62%)
    11.577826242        275,230,773      instructions              #    2.11  insn per cycle           (44.54%)
    11.577826242        130,566,639      cycles                                                        (43.17%)
    11.577826242            100,648      L1-icache-load-misses                                         (39.61%)
    11.577826242         89,467,161      L1-dcache-loads                                               (39.61%)
    11.577826242          5,492,121      L1-dcache-load-misses     #    6.14% of all L1-dcache accesses  (39.61%)
    11.577826242             89,272      L2-loads                                                      (31.69%)
    11.577826242              3,495      L2-load-misses            #    4.42% of all LL-cache accesses  (31.70%)
    11.577826242             69,022      LLC-loads                                                     (31.70%)
    11.577826242              5,671      LLC-load-misses           #    7.17% of all LL-cache accesses  (33.04%)
    11.628144006        151,977,290      mem_inst_retired.any                                          (36.19%)
    11.628144006         17,523,921      branch-instructions                                           (36.40%)
    11.628144006            569,551      branch-misses             #    3.25% of all branches          (36.40%)
    11.628144006        348,989,521      instructions              #    2.68  insn per cycle           (44.35%)
    11.628144006        130,283,236      cycles                                                        (44.35%)
    11.628144006             33,406      L1-icache-load-misses                                         (39.98%)
    11.628144006        125,837,208      L1-dcache-loads                                               (39.75%)
    11.628144006          6,048,199      L1-dcache-load-misses     #    4.81% of all L1-dcache accesses  (39.75%)
    11.628144006             35,518      L2-loads                                                      (31.80%)
    11.628144006              2,902      L2-load-misses            #    7.78% of all LL-cache accesses  (31.80%)
    11.628144006             39,069      LLC-loads                                                     (31.80%)
    11.628144006              2,628      LLC-load-misses           #    7.05% of all LL-cache accesses  (31.80%)
    11.678449973        152,035,460      mem_inst_retired.any                                          (31.81%)
    11.678449973         17,533,136      branch-instructions                                           (36.39%)
    11.678449973            564,041      branch-misses             #    3.22% of all branches          (36.39%)
    11.678449973        348,802,377      instructions              #    2.68  insn per cycle           (44.34%)
    11.678449973        130,288,672      cycles                                                        (44.34%)
    11.678449973             22,743      L1-icache-load-misses                                         (44.34%)
    11.678449973        124,581,831      L1-dcache-loads                                               (39.76%)
    11.678449973          5,994,662      L1-dcache-load-misses     #    4.81% of all L1-dcache accesses  (39.76%)
    11.678449973             43,342      L2-loads                                                      (31.81%)
    11.678449973              3,235      L2-load-misses            #    8.97% of all LL-cache accesses  (31.81%)
    11.678449973             28,770      LLC-loads                                                     (31.81%)
    11.678449973              2,521      LLC-load-misses           #    6.99% of all LL-cache accesses  (31.81%)
    11.728738953        151,137,905      mem_inst_retired.any                                          (31.82%)
    11.728738953         17,464,082      branch-instructions                                           (34.98%)
    11.728738953            567,948      branch-misses             #    3.25% of all branches          (36.37%)
    11.728738953        348,560,038      instructions              #    2.68  insn per cycle           (44.32%)
    11.728738953        130,215,369      cycles                                                        (44.32%)
    11.728738953             31,140      L1-icache-load-misses                                         (44.32%)
    11.728738953        125,737,206      L1-dcache-loads                                               (41.18%)
    11.728738953          6,112,666      L1-dcache-load-misses     #    4.86% of all L1-dcache accesses  (39.77%)
    11.728738953             25,009      L2-loads                                                      (31.82%)
    11.728738953              2,643      L2-load-misses            #    8.99% of all LL-cache accesses  (31.82%)
    11.728738953             33,770      LLC-loads                                                     (31.81%)
    11.728738953              2,756      LLC-load-misses           #    9.38% of all LL-cache accesses  (31.81%)
    11.779038352        151,904,525      mem_inst_retired.any                                          (31.81%)
    11.779038352         17,348,289      branch-instructions                                           (31.81%)
    11.779038352            578,812      branch-misses             #    3.34% of all branches          (36.38%)
    11.779038352        347,792,969      instructions              #    2.67  insn per cycle           (44.33%)
    11.779038352        130,270,244      cycles                                                        (44.33%)
    11.779038352             26,164      L1-icache-load-misses                                         (44.33%)
    11.779038352        125,767,782      L1-dcache-loads                                               (44.33%)
    11.779038352          6,200,891      L1-dcache-load-misses     #    4.93% of all L1-dcache accesses  (39.76%)
    11.779038352             30,304      L2-loads                                                      (31.81%)
    11.779038352              3,162      L2-load-misses            #   10.02% of all LL-cache accesses  (31.81%)
    11.779038352             32,789      LLC-loads                                                     (31.81%)
    11.779038352              3,149      LLC-load-misses           #    9.98% of all LL-cache accesses  (31.81%)
    11.829340796        150,959,092      mem_inst_retired.any                                          (31.80%)
    11.829340796         17,109,694      branch-instructions                                           (31.80%)
    11.829340796            655,875      branch-misses             #    3.83% of all branches          (33.78%)
    11.829340796        346,513,393      instructions              #    2.66  insn per cycle           (44.31%)
    11.829340796        130,175,293      cycles                                                        (44.34%)
    11.829340796             33,235      L1-icache-load-misses                                         (44.34%)
    11.829340796        117,845,887      L1-dcache-loads                                               (44.34%)
    11.829340796          5,735,510      L1-dcache-load-misses     #    4.87% of all L1-dcache accesses  (42.37%)
    11.829340796             29,820      L2-loads                                                      (31.82%)
    11.829340796              2,972      L2-load-misses            #   10.36% of all LL-cache accesses  (31.82%)
    11.829340796             27,554      LLC-loads                                                     (31.82%)
    11.829340796              3,223      LLC-load-misses           #   11.24% of all LL-cache accesses  (31.80%)
    11.879646432        128,699,948      mem_inst_retired.any                                          (31.80%)
    11.879646432         15,031,459      branch-instructions                                           (31.80%)
    11.879646432            857,245      branch-misses             #    5.70% of all branches          (31.80%)
    11.879646432        348,079,286      instructions              #    2.67  insn per cycle           (44.34%)
    11.879646432        130,324,502      cycles                                                        (44.34%)
    11.879646432              9,485      L1-icache-load-misses                                         (44.34%)
    11.879646432        100,997,152      L1-dcache-loads                                               (44.34%)
    11.879646432          3,468,296      L1-dcache-load-misses     #    3.43% of all L1-dcache accesses  (44.34%)
    11.879646432             35,279      L2-loads                                                      (31.81%)
    11.879646432             10,230      L2-load-misses            #   28.34% of all LL-cache accesses  (31.81%)
    11.879646432             36,912      LLC-loads                                                     (31.81%)
    11.879646432              9,492      LLC-load-misses           #   26.30% of all LL-cache accesses  (31.81%)
    11.929968820        128,456,399      mem_inst_retired.any                                          (31.80%)
    11.929968820         15,069,778      branch-instructions                                           (31.79%)
    11.929968820            814,488      branch-misses             #    5.40% of all branches          (31.79%)
    11.929968820        357,275,561      instructions              #    2.74  insn per cycle           (40.51%)
    11.929968820        130,343,728      cycles                                                        (44.36%)
    11.929968820             11,599      L1-icache-load-misses                                         (44.36%)
    11.929968820        100,526,565      L1-dcache-loads                                               (44.36%)
    11.929968820          3,612,351      L1-dcache-load-misses     #    3.59% of all L1-dcache accesses  (44.36%)
    11.929968820             35,726      L2-loads                                                      (31.80%)
    11.929968820              6,686      L2-load-misses            #   19.55% of all LL-cache accesses  (31.80%)
    11.929968820             32,688      LLC-loads                                                     (31.80%)
    11.929968820              6,651      LLC-load-misses           #   19.44% of all LL-cache accesses  (31.80%)
    11.980279240        130,047,529      mem_inst_retired.any                                          (31.81%)
    11.980279240         15,290,991      branch-instructions                                           (31.80%)
    11.980279240            803,524      branch-misses             #    5.25% of all branches          (31.80%)
    11.980279240        358,023,077      instructions              #    2.75  insn per cycle           (39.76%)
    11.980279240        130,323,345      cycles                                                        (43.86%)
    11.980279240              9,418      L1-icache-load-misses                                         (44.34%)
    11.980279240        100,776,069      L1-dcache-loads                                               (44.34%)
    11.980279240          3,605,837      L1-dcache-load-misses     #    3.58% of all L1-dcache accesses  (44.34%)
    11.980279240             36,652      L2-loads                                                      (32.30%)
    11.980279240              4,175      L2-load-misses            #   11.63% of all LL-cache accesses  (31.81%)
    11.980279240             35,156      LLC-loads                                                     (31.81%)
    11.980279240              3,672      LLC-load-misses           #   10.23% of all LL-cache accesses  (31.81%)
    12.030567397        130,495,965      mem_inst_retired.any                                          (31.82%)
    12.030567397         15,191,205      branch-instructions                                           (31.82%)
    12.030567397            816,742      branch-misses             #    5.38% of all branches          (31.81%)
    12.030567397        351,968,429      instructions              #    2.70  insn per cycle           (39.77%)
    12.030567397        130,276,101      cycles                                                        (39.77%)
    12.030567397              8,641      L1-icache-load-misses                                         (44.32%)
    12.030567397        101,227,110      L1-dcache-loads                                               (44.32%)
    12.030567397          3,663,512      L1-dcache-load-misses     #    3.62% of all L1-dcache accesses  (44.32%)
    12.030567397             32,632      L2-loads                                                      (36.37%)
    12.030567397              4,739      L2-load-misses            #   14.69% of all LL-cache accesses  (31.82%)
    12.030567397             31,907      LLC-loads                                                     (31.82%)
    12.030567397              3,029      LLC-load-misses           #    9.39% of all LL-cache accesses  (31.82%)
    12.080858187        128,436,999      mem_inst_retired.any                                          (31.82%)
    12.080858187         14,906,859      branch-instructions                                           (31.82%)
    12.080858187            847,042      branch-misses             #    5.68% of all branches          (31.82%)
    12.080858187        349,755,728      instructions              #    2.68  insn per cycle           (39.77%)
    12.080858187        130,280,379      cycles                                                        (39.77%)
    12.080858187             10,698      L1-icache-load-misses                                         (42.69%)
    12.080858187        100,902,542      L1-dcache-loads                                               (44.32%)
    12.080858187          3,392,340      L1-dcache-load-misses     #    3.36% of all L1-dcache accesses  (44.32%)
    12.080858187             31,335      L2-loads                                                      (36.37%)
    12.080858187              3,651      L2-load-misses            #   11.97% of all LL-cache accesses  (33.46%)
    12.080858187             29,664      LLC-loads                                                     (31.82%)
    12.080858187              2,479      LLC-load-misses           #    8.13% of all LL-cache accesses  (31.82%)
    12.131153095        129,761,398      mem_inst_retired.any                                          (31.80%)
    12.131153095         15,187,261      branch-instructions                                           (31.80%)
    12.131153095            788,193      branch-misses             #    5.19% of all branches          (31.80%)
    12.131153095        359,315,617      instructions              #    2.76  insn per cycle           (39.75%)
    12.131153095        130,271,637      cycles                                                        (39.77%)
    12.131153095             13,062      L1-icache-load-misses                                         (39.77%)
    12.131153095        102,516,691      L1-dcache-loads                                               (44.34%)
    12.131153095          3,322,751      L1-dcache-load-misses     #    3.24% of all L1-dcache accesses  (44.34%)
    12.131153095             33,221      L2-loads                                                      (36.39%)
    12.131153095              3,350      L2-load-misses            #    9.72% of all LL-cache accesses  (36.39%)
    12.131153095             35,694      LLC-loads                                                     (31.82%)
    12.131153095              3,018      LLC-load-misses           #    8.76% of all LL-cache accesses  (31.80%)
    12.181447677        131,463,735      mem_inst_retired.any                                          (31.81%)
    12.181447677         15,389,500      branch-instructions                                           (31.81%)
    12.181447677            740,909      branch-misses             #    4.81% of all branches          (31.81%)
    12.181447677        363,479,128      instructions              #    2.79  insn per cycle           (39.77%)
    12.181447677        130,278,642      cycles                                                        (39.77%)
    12.181447677              8,635      L1-icache-load-misses                                         (39.77%)
    12.181447677        101,534,303      L1-dcache-loads                                               (41.52%)
    12.181447677          3,466,792      L1-dcache-load-misses     #    3.41% of all L1-dcache accesses  (44.32%)
    12.181447677             34,094      L2-loads                                                      (36.37%)
    12.181447677              2,754      L2-load-misses            #    7.93% of all LL-cache accesses  (36.37%)
    12.181447677             35,398      LLC-loads                                                     (34.64%)
    12.181447677              3,517      LLC-load-misses           #   10.12% of all LL-cache accesses  (31.81%)
    12.231739379        132,204,831      mem_inst_retired.any                                          (31.81%)
    12.231739379         15,170,362      branch-instructions                                           (31.81%)
    12.231739379            772,047      branch-misses             #    5.09% of all branches          (31.81%)
    12.231739379        362,088,847      instructions              #    2.78  insn per cycle           (39.77%)
    12.231739379        130,275,727      cycles                                                        (39.77%)
    12.231739379             14,213      L1-icache-load-misses                                         (39.77%)
    12.231739379        100,521,480      L1-dcache-loads                                               (39.77%)
    12.231739379          3,610,638      L1-dcache-load-misses     #    3.59% of all L1-dcache accesses  (44.33%)
    12.231739379             35,363      L2-loads                                                      (36.37%)
    12.231739379              5,388      L2-load-misses            #   15.99% of all LL-cache accesses  (36.37%)
    12.231739379             32,028      LLC-loads                                                     (36.37%)
    12.231739379              3,561      LLC-load-misses           #   10.57% of all LL-cache accesses  (31.81%)
    12.282051694        131,017,614      mem_inst_retired.any                                          (31.80%)
    12.282051694         15,053,001      branch-instructions                                           (31.80%)
    12.282051694            799,553      branch-misses             #    5.31% of all branches          (31.80%)
    12.282051694        356,712,964      instructions              #    2.74  insn per cycle           (39.75%)
    12.282051694        130,327,171      cycles                                                        (39.75%)
    12.282051694              8,877      L1-icache-load-misses                                         (39.75%)
    12.282051694        101,722,115      L1-dcache-loads                                               (39.75%)
    12.282051694          3,517,021      L1-dcache-load-misses     #    3.46% of all L1-dcache accesses  (40.34%)
    12.282051694             35,551      L2-loads                                                      (36.39%)
    12.282051694              3,269      L2-load-misses            #    9.31% of all LL-cache accesses  (36.39%)
    12.282051694             34,707      LLC-loads                                                     (36.39%)
    12.282051694              3,260      LLC-load-misses           #    9.28% of all LL-cache accesses  (35.82%)
    12.332336637        128,583,538      mem_inst_retired.any                                          (32.41%)
    12.332336637         14,928,343      branch-instructions                                           (31.82%)
    12.332336637            846,424      branch-misses             #    5.67% of all branches          (31.82%)
    12.332336637        350,163,915      instructions              #    2.69  insn per cycle           (39.77%)
    12.332336637        130,266,321      cycles                                                        (39.77%)
    12.332336637             10,882      L1-icache-load-misses                                         (39.77%)
    12.332336637        101,978,722      L1-dcache-loads                                               (39.77%)
    12.332336637          3,521,030      L1-dcache-load-misses     #    3.45% of all L1-dcache accesses  (39.77%)
    12.332336637             34,001      L2-loads                                                      (35.76%)
    12.332336637              4,006      L2-load-misses            #   11.67% of all LL-cache accesses  (36.36%)
    12.332336637             34,675      LLC-loads                                                     (36.36%)
    12.332336637              2,818      LLC-load-misses           #    8.21% of all LL-cache accesses  (36.36%)
    12.382625728        131,232,226      mem_inst_retired.any                                          (36.37%)
    12.382625728         15,438,623      branch-instructions                                           (31.82%)
    12.382625728            789,154      branch-misses             #    5.11% of all branches          (31.82%)
    12.382625728        359,577,344      instructions              #    2.76  insn per cycle           (39.77%)
    12.382625728        130,270,044      cycles                                                        (39.77%)
    12.382625728              9,477      L1-icache-load-misses                                         (39.77%)
    12.382625728        102,474,146      L1-dcache-loads                                               (39.77%)
    12.382625728          3,480,712      L1-dcache-load-misses     #    3.40% of all L1-dcache accesses  (39.77%)
    12.382625728             33,692      L2-loads                                                      (31.82%)
    12.382625728              1,910      L2-load-misses            #    6.09% of all LL-cache accesses  (36.37%)
    12.382625728             28,992      LLC-loads                                                     (36.37%)
    12.382625728              2,636      LLC-load-misses           #    8.41% of all LL-cache accesses  (36.37%)
    12.432936996        131,774,195      mem_inst_retired.any                                          (36.40%)
    12.432936996         15,557,427      branch-instructions                                           (33.59%)
    12.432936996            786,959      branch-misses             #    5.06% of all branches          (31.80%)
    12.432936996        358,501,845      instructions              #    2.75  insn per cycle           (39.75%)
    12.432936996        130,334,199      cycles                                                        (39.75%)
    12.432936996             10,060      L1-icache-load-misses                                         (39.75%)
    12.432936996        101,874,804      L1-dcache-loads                                               (39.75%)
    12.432936996          3,454,346      L1-dcache-load-misses     #    3.39% of all L1-dcache accesses  (39.75%)
    12.432936996             34,796      L2-loads                                                      (31.80%)
    12.432936996              3,838      L2-load-misses            #   11.10% of all LL-cache accesses  (34.60%)
    12.432936996             34,337      LLC-loads                                                     (36.40%)
    12.432936996              4,607      LLC-load-misses           #   13.33% of all LL-cache accesses  (36.40%)
    12.483227512        130,310,403      mem_inst_retired.any                                          (36.37%)
    12.483227512         15,403,933      branch-instructions                                           (36.37%)
    12.483227512            797,499      branch-misses             #    5.18% of all branches          (31.81%)
    12.483227512        357,647,884      instructions              #    2.75  insn per cycle           (39.77%)
    12.483227512        130,276,623      cycles                                                        (39.77%)
    12.483227512              8,986      L1-icache-load-misses                                         (39.77%)
    12.483227512        100,909,465      L1-dcache-loads                                               (39.77%)
    12.483227512          3,481,864      L1-dcache-load-misses     #    3.45% of all L1-dcache accesses  (39.77%)
    12.483227512             34,570      L2-loads                                                      (31.82%)
    12.483227512              4,456      L2-load-misses            #   12.54% of all LL-cache accesses  (31.82%)
    12.483227512             36,502      LLC-loads                                                     (36.37%)
    12.483227512              3,082      LLC-load-misses           #    8.67% of all LL-cache accesses  (36.37%)
    12.533515760        129,829,805      mem_inst_retired.any                                          (36.37%)
    12.533515760         15,243,087      branch-instructions                                           (36.37%)
    12.533515760            799,423      branch-misses             #    5.24% of all branches          (34.76%)
    12.533515760        355,831,256      instructions              #    2.73  insn per cycle           (42.72%)
    12.533515760        130,276,457      cycles                                                        (39.77%)
    12.533515760              8,780      L1-icache-load-misses                                         (39.77%)
    12.533515760        101,580,496      L1-dcache-loads                                               (39.77%)
    12.533515760          3,631,408      L1-dcache-load-misses     #    3.57% of all L1-dcache accesses  (39.77%)
    12.533515760             35,365      L2-loads                                                      (31.82%)
    12.533515760              3,457      L2-load-misses            #    9.95% of all LL-cache accesses  (31.82%)
    12.533515760             34,088      LLC-loads                                                     (33.41%)
    12.533515760              2,917      LLC-load-misses           #    8.40% of all LL-cache accesses  (36.37%)
    12.583815021        127,238,012      mem_inst_retired.any                                          (36.39%)
    12.583815021         14,274,517      branch-instructions                                           (36.39%)
    12.583815021            831,268      branch-misses             #    5.82% of all branches          (36.38%)
    12.583815021        334,589,284      instructions              #    2.57  insn per cycle           (44.33%)
    12.583815021        130,231,437      cycles                                                        (39.75%)
    12.583815021             25,326      L1-icache-load-misses                                         (39.75%)
    12.583815021        101,170,407      L1-dcache-loads                                               (39.75%)
    12.583815021          3,589,963      L1-dcache-load-misses     #    3.55% of all L1-dcache accesses  (39.76%)
    12.583815021             30,943      L2-loads                                                      (31.81%)
    12.583815021              5,976      L2-load-misses            #   19.26% of all LL-cache accesses  (31.81%)
    12.583815021             31,120      LLC-loads                                                     (31.81%)
    12.583815021              4,660      LLC-load-misses           #   15.02% of all LL-cache accesses  (36.39%)
#           time             counts unit events
    12.634125760        128,521,905      mem_inst_retired.any                                          (36.39%)
    12.634125760         14,788,720      branch-instructions                                           (36.39%)
    12.634125760            823,755      branch-misses             #    5.57% of all branches          (36.39%)
    12.634125760        354,565,286      instructions              #    2.72  insn per cycle           (44.34%)
    12.634125760        130,305,560      cycles                                                        (43.92%)
    12.634125760              9,030      L1-icache-load-misses                                         (39.76%)
    12.634125760        101,197,657      L1-dcache-loads                                               (39.76%)
    12.634125760          3,481,758      L1-dcache-load-misses     #    3.44% of all L1-dcache accesses  (39.76%)
    12.634125760             31,871      L2-loads                                                      (31.81%)
    12.634125760              4,779      L2-load-misses            #   14.97% of all LL-cache accesses  (31.81%)
    12.634125760             31,982      LLC-loads                                                     (31.81%)
    12.634125760              5,066      LLC-load-misses           #   15.87% of all LL-cache accesses  (32.21%)
    12.684425322        129,436,922      mem_inst_retired.any                                          (35.61%)
    12.684425322         14,799,311      branch-instructions                                           (36.38%)
    12.684425322            798,540      branch-misses             #    5.40% of all branches          (36.38%)
    12.684425322        360,976,280      instructions              #    2.77  insn per cycle           (44.33%)
    12.684425322        130,278,646      cycles                                                        (44.33%)
    12.684425322              9,682      L1-icache-load-misses                                         (40.55%)
    12.684425322        101,194,714      L1-dcache-loads                                               (39.76%)
    12.684425322          3,534,242      L1-dcache-load-misses     #    3.49% of all L1-dcache accesses  (39.76%)
    12.684425322             31,570      L2-loads                                                      (31.81%)
    12.684425322              4,328      L2-load-misses            #   13.44% of all LL-cache accesses  (31.81%)
    12.684425322             32,846      LLC-loads                                                     (31.81%)
    12.684425322              4,272      LLC-load-misses           #   13.26% of all LL-cache accesses  (31.81%)
    12.734724686        128,516,822      mem_inst_retired.any                                          (31.81%)
    12.734724686         14,939,290      branch-instructions                                           (36.38%)
    12.734724686            807,712      branch-misses             #    5.41% of all branches          (36.38%)
    12.734724686        354,841,132      instructions              #    2.72  insn per cycle           (44.33%)
    12.734724686        130,318,526      cycles                                                        (44.33%)
    12.734724686              7,447      L1-icache-load-misses                                         (44.34%)
    12.734724686        101,290,954      L1-dcache-loads                                               (39.76%)
    12.734724686          3,735,942      L1-dcache-load-misses     #    3.69% of all L1-dcache accesses  (39.76%)
    12.734724686             34,725      L2-loads                                                      (31.81%)
    12.734724686              5,831      L2-load-misses            #   16.58% of all LL-cache accesses  (31.81%)
    12.734724686             35,631      LLC-loads                                                     (31.81%)
    12.734724686              5,004      LLC-load-misses           #   14.22% of all LL-cache accesses  (31.81%)
    12.785022400        129,741,412      mem_inst_retired.any                                          (31.81%)
    12.785022400         11,629,053      branch-instructions                                           (34.42%)
    12.785022400            555,435      branch-misses             #    4.78% of all branches          (36.38%)
    12.785022400        340,802,983      instructions              #    2.62  insn per cycle           (44.33%)
    12.785022400        130,280,032      cycles                                                        (44.33%)
    12.785022400             10,056      L1-icache-load-misses                                         (44.33%)
    12.785022400        102,795,026      L1-dcache-loads                                               (41.74%)
    12.785022400          3,627,457      L1-dcache-load-misses     #    3.53% of all L1-dcache accesses  (39.76%)
    12.785022400             30,077      L2-loads                                                      (31.81%)
    12.785022400              2,863      L2-load-misses            #    9.54% of all LL-cache accesses  (31.81%)
    12.785022400             29,971      LLC-loads                                                     (31.81%)
    12.785022400              3,087      LLC-load-misses           #   10.28% of all LL-cache accesses  (31.81%)
    12.835333369        131,443,820      mem_inst_retired.any                                          (31.80%)
    12.835333369          4,477,471      branch-instructions                                           (31.80%)
    12.835333369             92,517      branch-misses             #    2.07% of all branches          (36.40%)
    12.835333369        277,006,035      instructions              #    2.13  insn per cycle           (44.35%)
    12.835333369        130,200,681      cycles                                                        (44.36%)
    12.835333369             27,449      L1-icache-load-misses                                         (44.36%)
    12.835333369        106,685,330      L1-dcache-loads                                               (44.36%)
    12.835333369          8,217,991      L1-dcache-load-misses     #    7.70% of all L1-dcache accesses  (39.74%)
    12.835333369            126,660      L2-loads                                                      (31.79%)
    12.835333369              7,697      L2-load-misses            #    5.82% of all LL-cache accesses  (31.79%)
    12.835333369            137,631      LLC-loads                                                     (31.79%)
    12.835333369             13,182      LLC-load-misses           #    9.98% of all LL-cache accesses  (31.81%)
    12.885831749        128,153,782      mem_inst_retired.any                                          (31.68%)
    12.885831749          5,348,072      branch-instructions                                           (31.68%)
    12.885831749            132,830      branch-misses             #    2.48% of all branches          (33.07%)
    12.885831749        308,993,003      instructions              #    2.37  insn per cycle           (44.56%)
    12.885831749        130,643,079      cycles                                                        (44.56%)
    12.885831749             41,015      L1-icache-load-misses                                         (44.56%)
    12.885831749        112,712,183      L1-dcache-loads                                               (44.56%)
    12.885831749          8,221,494      L1-dcache-load-misses     #    7.29% of all L1-dcache accesses  (43.19%)
    12.885831749             88,836      L2-loads                                                      (31.68%)
    12.885831749             11,239      L2-load-misses            #    9.96% of all LL-cache accesses  (31.68%)
    12.885831749            136,927      LLC-loads                                                     (31.68%)
    12.885831749              9,450      LLC-load-misses           #    8.37% of all LL-cache accesses  (31.68%)
    12.936155181        173,507,551      mem_inst_retired.any                                          (31.80%)
    12.936155181          6,368,316      branch-instructions                                           (31.80%)
    12.936155181            139,235      branch-misses             #    2.19% of all branches          (31.80%)
    12.936155181        359,695,741      instructions              #    2.76  insn per cycle           (44.12%)
    12.936155181        130,293,627      cycles                                                        (44.35%)
    12.936155181             16,372      L1-icache-load-misses                                         (44.35%)
    12.936155181        139,280,016      L1-dcache-loads                                               (44.35%)
    12.936155181          9,996,929      L1-dcache-load-misses     #    7.18% of all L1-dcache accesses  (44.35%)
    12.936155181             51,246      L2-loads                                                      (31.80%)
    12.936155181              9,118      L2-load-misses            #   18.22% of all LL-cache accesses  (31.80%)
    12.936155181             48,829      LLC-loads                                                     (31.80%)
    12.936155181              9,184      LLC-load-misses           #   18.35% of all LL-cache accesses  (31.80%)
    12.986464167        166,435,388      mem_inst_retired.any                                          (31.80%)
    12.986464167          5,748,502      branch-instructions                                           (31.80%)
    12.986464167            296,977      branch-misses             #    5.17% of all branches          (31.80%)
    12.986464167        330,806,709      instructions              #    2.54  insn per cycle           (39.75%)
    12.986464167        130,321,864      cycles                                                        (44.34%)
    12.986464167             11,821      L1-icache-load-misses                                         (44.34%)
    12.986464167        132,838,257      L1-dcache-loads                                               (44.34%)
    12.986464167          8,544,277      L1-dcache-load-misses     #    6.43% of all L1-dcache accesses  (44.34%)
    12.986464167             45,274      L2-loads                                                      (31.81%)
    12.986464167              8,394      L2-load-misses            #   16.76% of all LL-cache accesses  (31.81%)
    12.986464167             54,895      LLC-loads                                                     (31.81%)
    12.986464167             11,076      LLC-load-misses           #   22.11% of all LL-cache accesses  (31.80%)
    13.036767144        158,522,159      mem_inst_retired.any                                          (31.81%)
    13.036767144          5,487,622      branch-instructions                                           (31.81%)
    13.036767144            299,629      branch-misses             #    5.46% of all branches          (31.80%)
    13.036767144        325,729,208      instructions              #    2.50  insn per cycle           (39.76%)
    13.036767144        130,301,568      cycles                                                        (42.88%)
    13.036767144             11,918      L1-icache-load-misses                                         (44.34%)
    13.036767144        122,578,231      L1-dcache-loads                                               (44.34%)
    13.036767144          4,975,787      L1-dcache-load-misses     #    4.06% of all L1-dcache accesses  (44.34%)
    13.036767144             87,856      L2-loads                                                      (33.28%)
    13.036767144             10,349      L2-load-misses            #   12.36% of all LL-cache accesses  (31.81%)
    13.036767144             79,645      LLC-loads                                                     (31.81%)
    13.036767144             10,616      LLC-load-misses           #   12.68% of all LL-cache accesses  (31.81%)
    13.087072467        156,473,360      mem_inst_retired.any                                          (31.81%)
    13.087072467          5,462,265      branch-instructions                                           (31.81%)
    13.087072467            298,218      branch-misses             #    5.46% of all branches          (31.80%)
    13.087072467        326,836,703      instructions              #    2.51  insn per cycle           (39.76%)
    13.087072467        130,312,257      cycles                                                        (39.76%)
    13.087072467              9,091      L1-icache-load-misses                                         (44.34%)
    13.087072467        121,537,685      L1-dcache-loads                                               (44.34%)
    13.087072467          4,467,718      L1-dcache-load-misses     #    3.68% of all L1-dcache accesses  (44.34%)
    13.087072467            109,935      L2-loads                                                      (36.39%)
    13.087072467             13,782      L2-load-misses            #   12.61% of all LL-cache accesses  (31.81%)
    13.087072467            108,594      LLC-loads                                                     (31.81%)
    13.087072467             13,452      LLC-load-misses           #   12.31% of all LL-cache accesses  (31.81%)
    13.137366445        156,244,685      mem_inst_retired.any                                          (31.81%)
    13.137366445          5,452,147      branch-instructions                                           (31.81%)
    13.137366445            308,147      branch-misses             #    5.65% of all branches          (31.81%)
    13.137366445        325,447,198      instructions              #    2.50  insn per cycle           (39.77%)
    13.137366445        130,281,068      cycles                                                        (39.76%)
    13.137366445             12,577      L1-icache-load-misses                                         (41.68%)
    13.137366445        121,041,119      L1-dcache-loads                                               (44.33%)
    13.137366445          4,717,464      L1-dcache-load-misses     #    3.90% of all L1-dcache accesses  (44.33%)
    13.137366445             83,617      L2-loads                                                      (36.37%)
    13.137366445              8,988      L2-load-misses            #   10.13% of all LL-cache accesses  (34.48%)
    13.137366445             93,823      LLC-loads                                                     (31.81%)
    13.137366445              8,590      LLC-load-misses           #    9.68% of all LL-cache accesses  (31.81%)
    13.187672983        157,828,425      mem_inst_retired.any                                          (31.81%)
    13.187672983          5,485,573      branch-instructions                                           (31.80%)
    13.187672983            294,783      branch-misses             #    5.37% of all branches          (31.80%)
    13.187672983        333,241,774      instructions              #    2.56  insn per cycle           (39.76%)
    13.187672983        130,311,701      cycles                                                        (39.76%)
    13.187672983              9,840      L1-icache-load-misses                                         (39.76%)
    13.187672983        124,110,328      L1-dcache-loads                                               (44.34%)
    13.187672983          4,655,824      L1-dcache-load-misses     #    3.75% of all L1-dcache accesses  (44.34%)
    13.187672983             84,108      L2-loads                                                      (36.39%)
    13.187672983             10,275      L2-load-misses            #   12.13% of all LL-cache accesses  (36.39%)
    13.187672983             85,350      LLC-loads                                                     (31.81%)
    13.187672983              9,032      LLC-load-misses           #   10.66% of all LL-cache accesses  (31.81%)
    13.237981616        160,740,386      mem_inst_retired.any                                          (31.80%)
    13.237981616          5,600,117      branch-instructions                                           (31.80%)
    13.237981616            306,651      branch-misses             #    5.48% of all branches          (31.80%)
    13.237981616        330,704,358      instructions              #    2.54  insn per cycle           (39.75%)
    13.237981616        130,318,157      cycles                                                        (39.75%)
    13.237981616             14,064      L1-icache-load-misses                                         (39.75%)
    13.237981616        123,033,873      L1-dcache-loads                                               (40.47%)
    13.237981616          4,889,592      L1-dcache-load-misses     #    3.97% of all L1-dcache accesses  (44.34%)
    13.237981616            115,429      L2-loads                                                      (36.39%)
    13.237981616              8,652      L2-load-misses            #    7.46% of all LL-cache accesses  (36.39%)
    13.237981616            116,630      LLC-loads                                                     (35.69%)
    13.237981616              7,241      LLC-load-misses           #    6.24% of all LL-cache accesses  (31.80%)
    13.288275519        160,797,796      mem_inst_retired.any                                          (31.81%)
    13.288275519          5,585,843      branch-instructions                                           (31.81%)
    13.288275519            302,223      branch-misses             #    5.41% of all branches          (31.81%)
    13.288275519        334,553,973      instructions              #    2.57  insn per cycle           (39.77%)
    13.288275519        130,277,532      cycles                                                        (39.77%)
    13.288275519              9,402      L1-icache-load-misses                                         (39.77%)
    13.288275519        124,632,933      L1-dcache-loads                                               (39.77%)
    13.288275519          5,031,436      L1-dcache-load-misses     #    4.04% of all L1-dcache accesses  (43.85%)
    13.288275519             90,035      L2-loads                                                      (36.37%)
    13.288275519              9,406      L2-load-misses            #   10.60% of all LL-cache accesses  (36.37%)
    13.288275519             87,452      LLC-loads                                                     (36.37%)
    13.288275519             10,616      LLC-load-misses           #   11.96% of all LL-cache accesses  (32.31%)
    13.338575893        171,839,052      mem_inst_retired.any                                          (31.81%)
    13.338575893          4,535,208      branch-instructions                                           (31.81%)
    13.338575893             92,745      branch-misses             #    2.04% of all branches          (31.81%)
    13.338575893        277,018,233      instructions              #    2.13  insn per cycle           (39.76%)
    13.338575893        130,218,226      cycles                                                        (39.75%)
    13.338575893             74,816      L1-icache-load-misses                                         (39.75%)
    13.338575893        100,893,832      L1-dcache-loads                                               (39.75%)
    13.338575893          9,083,828      L1-dcache-load-misses     #    9.00% of all L1-dcache accesses  (39.75%)
    13.338575893             94,132      L2-loads                                                      (36.39%)
    13.338575893             20,944      L2-load-misses            #   21.77% of all LL-cache accesses  (36.40%)
    13.338575893             98,278      LLC-loads                                                     (36.40%)
    13.338575893             16,177      LLC-load-misses           #   16.82% of all LL-cache accesses  (36.40%)
    13.389036248        113,601,592      mem_inst_retired.any                                          (33.69%)
    13.389036248          3,526,209      branch-instructions                                           (31.71%)
    13.389036248             83,352      branch-misses             #    2.36% of all branches          (31.71%)
    13.389036248        258,484,818      instructions              #    1.98  insn per cycle           (39.63%)
    13.389036248        130,511,423      cycles                                                        (39.63%)
    13.389036248             50,404      L1-icache-load-misses                                         (39.63%)
    13.389036248         96,720,148      L1-dcache-loads                                               (39.63%)
    13.389036248          8,160,889      L1-dcache-load-misses     #    8.44% of all L1-dcache accesses  (39.64%)
    13.389036248            156,042      L2-loads                                                      (34.58%)
    13.389036248             10,617      L2-load-misses            #    7.89% of all LL-cache accesses  (36.58%)
    13.389036248            112,924      LLC-loads                                                     (36.58%)
    13.389036248              8,701      LLC-load-misses           #    6.47% of all LL-cache accesses  (36.58%)
    13.439357284        177,432,989      mem_inst_retired.any                                          (36.41%)
    13.439357284          5,109,623      branch-instructions                                           (31.79%)
    13.439357284            115,135      branch-misses             #    2.25% of all branches          (31.79%)
    13.439357284        352,994,626      instructions              #    2.71  insn per cycle           (39.74%)
    13.439357284        130,316,586      cycles                                                        (39.74%)
    13.439357284             12,182      L1-icache-load-misses                                         (39.75%)
    13.439357284        142,306,350      L1-dcache-loads                                               (39.75%)
    13.439357284         10,932,112      L1-dcache-load-misses     #    7.68% of all L1-dcache accesses  (39.75%)
    13.439357284             81,209      L2-loads                                                      (31.80%)
    13.439357284              7,858      L2-load-misses            #   10.09% of all LL-cache accesses  (36.41%)
    13.439357284             74,599      LLC-loads                                                     (36.41%)
    13.439357284              9,207      LLC-load-misses           #   11.82% of all LL-cache accesses  (36.41%)
    13.489666562        179,607,106      mem_inst_retired.any                                          (36.39%)
    13.489666562          5,207,509      branch-instructions                                           (35.04%)
    13.489666562            116,188      branch-misses             #    2.23% of all branches          (31.80%)
    13.489666562        359,959,054      instructions              #    2.76  insn per cycle           (39.76%)
    13.489666562        130,318,891      cycles                                                        (39.75%)
    13.489666562             12,483      L1-icache-load-misses                                         (39.76%)
    13.489666562        142,522,146      L1-dcache-loads                                               (39.76%)
    13.489666562         10,948,654      L1-dcache-load-misses     #    7.68% of all L1-dcache accesses  (39.76%)
    13.489666562            102,680      L2-loads                                                      (31.81%)
    13.489666562              6,825      L2-load-misses            #    8.17% of all LL-cache accesses  (33.14%)
    13.489666562             64,336      LLC-loads                                                     (36.39%)
    13.489666562              6,609      LLC-load-misses           #    7.91% of all LL-cache accesses  (36.39%)
    13.539964951        173,865,358      mem_inst_retired.any                                          (36.39%)
    13.539964951          4,809,876      branch-instructions                                           (36.39%)
    13.539964951            118,470      branch-misses             #    2.46% of all branches          (31.81%)
    13.539964951        353,852,442      instructions              #    2.72  insn per cycle           (39.76%)
    13.539964951        130,315,916      cycles                                                        (39.76%)
    13.539964951             11,527      L1-icache-load-misses                                         (39.76%)
    13.539964951        142,080,828      L1-dcache-loads                                               (39.76%)
    13.539964951         10,697,553      L1-dcache-load-misses     #    7.53% of all L1-dcache accesses  (39.76%)
    13.539964951             71,478      L2-loads                                                      (31.81%)
    13.539964951             11,900      L2-load-misses            #   14.80% of all LL-cache accesses  (31.81%)
    13.539964951             89,283      LLC-loads                                                     (36.39%)
    13.539964951             13,791      LLC-load-misses           #   17.16% of all LL-cache accesses  (36.39%)
    13.590377072        167,391,450      mem_inst_retired.any                                          (36.52%)
    13.590377072          4,098,333      branch-instructions                                           (36.51%)
    13.590377072            207,569      branch-misses             #    5.06% of all branches          (36.39%)
    13.590377072        316,786,449      instructions              #    2.43  insn per cycle           (44.33%)
    13.590377072        130,547,685      cycles                                                        (39.67%)
    13.590377072             10,778      L1-icache-load-misses                                         (39.67%)
    13.590377072        118,073,147      L1-dcache-loads                                               (39.68%)
    13.590377072          5,011,393      L1-dcache-load-misses     #    4.24% of all L1-dcache accesses  (39.68%)
    13.590377072             71,409      L2-loads                                                      (31.74%)
    13.590377072              7,444      L2-load-misses            #   10.85% of all LL-cache accesses  (31.74%)
    13.590377072             65,858      LLC-loads                                                     (31.86%)
    13.590377072             10,074      LLC-load-misses           #   14.68% of all LL-cache accesses  (36.52%)
    13.640686108        168,579,756      mem_inst_retired.any                                          (36.39%)
    13.640686108          4,137,390      branch-instructions                                           (36.39%)
    13.640686108            201,689      branch-misses             #    4.87% of all branches          (36.39%)
    13.640686108        319,978,167      instructions              #    2.46  insn per cycle           (44.34%)
    13.640686108        130,292,079      cycles                                                        (41.06%)
    13.640686108             12,252      L1-icache-load-misses                                         (39.76%)
    13.640686108        117,769,906      L1-dcache-loads                                               (39.75%)
    13.640686108          5,150,984      L1-dcache-load-misses     #    4.37% of all L1-dcache accesses  (39.76%)
    13.640686108             84,069      L2-loads                                                      (31.80%)
    13.640686108              9,159      L2-load-misses            #   11.74% of all LL-cache accesses  (31.80%)
    13.640686108             71,924      LLC-loads                                                     (31.81%)
    13.640686108              8,843      LLC-load-misses           #   11.34% of all LL-cache accesses  (35.08%)
    13.690997070        172,997,723      mem_inst_retired.any                                          (36.40%)
    13.690997070          4,201,158      branch-instructions                                           (36.39%)
    13.690997070            209,799      branch-misses             #    4.99% of all branches          (36.39%)
    13.690997070        322,128,688      instructions              #    2.47  insn per cycle           (44.34%)
    13.690997070        130,333,618      cycles                                                        (44.34%)
    13.690997070             11,614      L1-icache-load-misses                                         (39.75%)
    13.690997070        118,434,464      L1-dcache-loads                                               (39.75%)
    13.690997070          4,983,731      L1-dcache-load-misses     #    4.21% of all L1-dcache accesses  (39.75%)
    13.690997070             89,715      L2-loads                                                      (31.80%)
    13.690997070              9,093      L2-load-misses            #   10.54% of all LL-cache accesses  (31.80%)
    13.690997070             82,760      LLC-loads                                                     (31.80%)
    13.690997070              7,580      LLC-load-misses           #    8.79% of all LL-cache accesses  (31.80%)
    13.741288302        167,685,873      mem_inst_retired.any                                          (33.89%)
    13.741288302          4,094,468      branch-instructions                                           (36.37%)
    13.741288302            196,839      branch-misses             #    4.81% of all branches          (36.37%)
    13.741288302        321,076,338      instructions              #    2.46  insn per cycle           (44.32%)
    13.741288302        130,262,480      cycles                                                        (44.32%)
    13.741288302             12,914      L1-icache-load-misses                                         (42.27%)
    13.741288302        118,276,598      L1-dcache-loads                                               (39.77%)
    13.741288302          4,509,016      L1-dcache-load-misses     #    3.81% of all L1-dcache accesses  (39.77%)
    13.741288302             79,125      L2-loads                                                      (31.82%)
    13.741288302              8,759      L2-load-misses            #    9.83% of all LL-cache accesses  (31.82%)
    13.741288302             99,015      LLC-loads                                                     (31.81%)
    13.741288302              8,596      LLC-load-misses           #    9.65% of all LL-cache accesses  (31.82%)
    13.791606721        168,613,655      mem_inst_retired.any                                          (31.80%)
    13.791606721          4,110,330      branch-instructions                                           (36.41%)
    13.791606721            205,778      branch-misses             #    5.01% of all branches          (36.41%)
    13.791606721        319,185,815      instructions              #    2.45  insn per cycle           (44.35%)
    13.791606721        130,363,552      cycles                                                        (44.35%)
    13.791606721             13,833      L1-icache-load-misses                                         (44.35%)
    13.791606721        117,795,915      L1-dcache-loads                                               (39.74%)
    13.791606721          5,122,564      L1-dcache-load-misses     #    4.35% of all L1-dcache accesses  (39.75%)
    13.791606721            108,971      L2-loads                                                      (31.80%)
    13.791606721              9,846      L2-load-misses            #   10.11% of all LL-cache accesses  (31.80%)
    13.791606721             85,825      LLC-loads                                                     (31.80%)
    13.791606721             11,975      LLC-load-misses           #   12.29% of all LL-cache accesses  (31.80%)
    13.841920317        170,521,510      mem_inst_retired.any                                          (31.80%)
    13.841920317          4,161,332      branch-instructions                                           (32.66%)
    13.841920317            204,765      branch-misses             #    4.92% of all branches          (36.40%)
    13.841920317        324,673,780      instructions              #    2.49  insn per cycle           (44.34%)
    13.841920317        130,277,076      cycles                                                        (44.34%)
    13.841920317             16,603      L1-icache-load-misses                                         (44.34%)
    13.841920317        118,663,801      L1-dcache-loads                                               (43.50%)
    13.841920317          4,704,595      L1-dcache-load-misses     #    3.96% of all L1-dcache accesses  (39.74%)
    13.841920317             92,585      L2-loads                                                      (31.81%)
    13.841920317              7,401      L2-load-misses            #    8.31% of all LL-cache accesses  (31.81%)
    13.841920317             85,604      LLC-loads                                                     (31.81%)
    13.841920317              7,442      LLC-load-misses           #    8.35% of all LL-cache accesses  (31.81%)
#           time             counts unit events
    13.892213437        168,581,162      mem_inst_retired.any                                          (31.82%)
    13.892213437          3,991,315      branch-instructions                                           (31.82%)
    13.892213437            196,928      branch-misses             #    4.93% of all branches          (36.02%)
    13.892213437        306,974,542      instructions              #    2.36  insn per cycle           (44.32%)
    13.892213437        130,237,556      cycles                                                        (44.32%)
    13.892213437             32,540      L1-icache-load-misses                                         (44.32%)
    13.892213437        116,577,468      L1-dcache-loads                                               (44.32%)
    13.892213437          4,632,051      L1-dcache-load-misses     #    3.97% of all L1-dcache accesses  (40.14%)
    13.892213437             85,892      L2-loads                                                      (31.81%)
    13.892213437              7,908      L2-load-misses            #    8.89% of all LL-cache accesses  (31.81%)
    13.892213437             92,049      LLC-loads                                                     (31.81%)
    13.892213437              7,028      LLC-load-misses           #    7.90% of all LL-cache accesses  (31.81%)
    13.942526801        167,584,253      mem_inst_retired.any                                          (31.80%)
    13.942526801          4,078,721      branch-instructions                                           (31.80%)
    13.942526801            201,330      branch-misses             #    4.94% of all branches          (31.80%)
    13.942526801        321,396,280      instructions              #    2.47  insn per cycle           (44.35%)
    13.942526801        130,335,955      cycles                                                        (44.35%)
    13.942526801             12,688      L1-icache-load-misses                                         (44.35%)
    13.942526801        119,255,141      L1-dcache-loads                                               (44.35%)
    13.942526801          5,359,513      L1-dcache-load-misses     #    4.49% of all L1-dcache accesses  (44.35%)
    13.942526801             70,981      L2-loads                                                      (31.80%)
    13.942526801             10,514      L2-load-misses            #   12.57% of all LL-cache accesses  (31.80%)
    13.942526801             96,308      LLC-loads                                                     (31.80%)
    13.942526801              9,892      LLC-load-misses           #   11.83% of all LL-cache accesses  (31.80%)
    13.992835776        171,745,086      mem_inst_retired.any                                          (31.81%)
    13.992835776          4,150,480      branch-instructions                                           (31.81%)
    13.992835776            199,339      branch-misses             #    4.80% of all branches          (31.81%)
    13.992835776        320,295,466      instructions              #    2.46  insn per cycle           (42.74%)
    13.992835776        130,255,731      cycles                                                        (44.33%)
    13.992835776             16,959      L1-icache-load-misses                                         (44.33%)
    13.992835776        120,034,648      L1-dcache-loads                                               (44.33%)
    13.992835776          5,180,358      L1-dcache-load-misses     #    4.32% of all L1-dcache accesses  (44.33%)
    13.992835776             84,228      L2-loads                                                      (31.81%)
    13.992835776              9,206      L2-load-misses            #    9.56% of all LL-cache accesses  (31.81%)
    13.992835776            108,465      LLC-loads                                                     (31.81%)
    13.992835776              8,770      LLC-load-misses           #    9.10% of all LL-cache accesses  (31.81%)
    14.043129289        164,379,955      mem_inst_retired.any                                          (31.80%)
    14.043129289          6,329,275      branch-instructions                                           (31.81%)
    14.043129289            130,268      branch-misses             #    2.06% of all branches          (31.81%)
    14.043129289        293,804,849      instructions              #    2.26  insn per cycle           (39.76%)
    14.043129289        130,222,759      cycles                                                        (44.33%)
    14.043129289             31,410      L1-icache-load-misses                                         (44.34%)
    14.043129289        103,772,991      L1-dcache-loads                                               (44.34%)
    14.043129289          6,359,562      L1-dcache-load-misses     #    6.13% of all L1-dcache accesses  (44.34%)
    14.043129289             73,516      L2-loads                                                      (31.82%)
    14.043129289              6,106      L2-load-misses            #    7.54% of all LL-cache accesses  (31.80%)
    14.043129289             88,424      LLC-loads                                                     (31.80%)
    14.043129289             16,977      LLC-load-misses           #   20.97% of all LL-cache accesses  (31.80%)
    14.093599794        109,242,052      mem_inst_retired.any                                          (31.71%)
    14.093599794          4,351,640      branch-instructions                                           (31.71%)
    14.093599794            115,351      branch-misses             #    2.65% of all branches          (31.70%)
    14.093599794        263,881,937      instructions              #    2.02  insn per cycle           (39.63%)
    14.093599794        130,515,288      cycles                                                        (41.41%)
    14.093599794             46,774      L1-icache-load-misses                                         (44.52%)
    14.093599794         98,763,202      L1-dcache-loads                                               (44.52%)
    14.093599794          8,157,558      L1-dcache-load-misses     #    8.26% of all L1-dcache accesses  (44.53%)
    14.093599794             81,323      L2-loads                                                      (34.82%)
    14.093599794             14,227      L2-load-misses            #   18.68% of all LL-cache accesses  (31.69%)
    14.093599794             71,012      LLC-loads                                                     (31.69%)
    14.093599794              8,235      LLC-load-misses           #   10.81% of all LL-cache accesses  (31.69%)
    14.144088220        170,815,686      mem_inst_retired.any                                          (31.67%)
    14.144088220          6,538,472      branch-instructions                                           (31.67%)
    14.144088220            152,361      branch-misses             #    2.33% of all branches          (31.67%)
    14.144088220        361,765,936      instructions              #    2.77  insn per cycle           (39.60%)
    14.144088220        130,709,976      cycles                                                        (39.63%)
    14.144088220             17,940      L1-icache-load-misses                                         (44.45%)
    14.144088220        124,821,768      L1-dcache-loads                                               (44.55%)
    14.144088220          9,152,410      L1-dcache-load-misses     #    7.33% of all L1-dcache accesses  (44.55%)
    14.144088220            110,633      L2-loads                                                      (36.62%)
    14.144088220             11,627      L2-load-misses            #   11.28% of all LL-cache accesses  (31.82%)
    14.144088220             95,546      LLC-loads                                                     (31.70%)
    14.144088220             13,007      LLC-load-misses           #   12.62% of all LL-cache accesses  (31.67%)
    14.194405713        171,931,386      mem_inst_retired.any                                          (31.80%)
    14.194405713          6,520,627      branch-instructions                                           (31.80%)
    14.194405713            149,871      branch-misses             #    2.30% of all branches          (31.80%)
    14.194405713        363,464,308      instructions              #    2.79  insn per cycle           (39.75%)
    14.194405713        130,343,802      cycles                                                        (39.75%)
    14.194405713             10,598      L1-icache-load-misses                                         (39.75%)
    14.194405713        139,533,673      L1-dcache-loads                                               (44.35%)
    14.194405713          9,945,719      L1-dcache-load-misses     #    7.13% of all L1-dcache accesses  (44.35%)
    14.194405713             45,568      L2-loads                                                      (36.40%)
    14.194405713              8,618      L2-load-misses            #   18.65% of all LL-cache accesses  (36.40%)
    14.194405713             46,857      LLC-loads                                                     (31.80%)
    14.194405713              8,704      LLC-load-misses           #   18.83% of all LL-cache accesses  (31.80%)
    14.244692518        158,273,677      mem_inst_retired.any                                          (31.82%)
    14.244692518          6,054,653      branch-instructions                                           (31.82%)
    14.244692518            296,747      branch-misses             #    4.90% of all branches          (31.82%)
    14.244692518        332,660,247      instructions              #    2.55  insn per cycle           (39.77%)
    14.244692518        130,265,618      cycles                                                        (39.77%)
    14.244692518             11,186      L1-icache-load-misses                                         (39.77%)
    14.244692518        123,877,132      L1-dcache-loads                                               (43.01%)
    14.244692518          6,126,238      L1-dcache-load-misses     #    4.95% of all L1-dcache accesses  (44.32%)
    14.244692518             43,778      L2-loads                                                      (36.37%)
    14.244692518             11,384      L2-load-misses            #   25.83% of all LL-cache accesses  (36.37%)
    14.244692518             44,353      LLC-loads                                                     (33.14%)
    14.244692518             13,734      LLC-load-misses           #   31.17% of all LL-cache accesses  (31.82%)
    14.295009321        158,535,473      mem_inst_retired.any                                          (31.80%)
    14.295009321          6,030,322      branch-instructions                                           (31.80%)
    14.295009321            296,703      branch-misses             #    4.92% of all branches          (31.80%)
    14.295009321        332,977,239      instructions              #    2.55  insn per cycle           (39.75%)
    14.295009321        130,349,347      cycles                                                        (39.75%)
    14.295009321             10,287      L1-icache-load-misses                                         (39.75%)
    14.295009321        122,861,529      L1-dcache-loads                                               (39.75%)
    14.295009321          4,814,188      L1-dcache-load-misses     #    3.92% of all L1-dcache accesses  (44.35%)
    14.295009321             56,446      L2-loads                                                      (36.40%)
    14.295009321             11,303      L2-load-misses            #   19.65% of all LL-cache accesses  (36.40%)
    14.295009321             58,590      LLC-loads                                                     (36.40%)
    14.295009321              9,660      LLC-load-misses           #   16.79% of all LL-cache accesses  (31.80%)
    14.345322860        158,462,412      mem_inst_retired.any                                          (31.79%)
    14.345322860          6,025,823      branch-instructions                                           (31.79%)
    14.345322860            285,275      branch-misses             #    4.73% of all branches          (31.79%)
    14.345322860        333,466,840      instructions              #    2.56  insn per cycle           (39.74%)
    14.345322860        130,319,808      cycles                                                        (39.75%)
    14.345322860             11,895      L1-icache-load-misses                                         (39.76%)
    14.345322860        123,079,265      L1-dcache-loads                                               (39.76%)
    14.345322860          4,549,107      L1-dcache-load-misses     #    3.70% of all L1-dcache accesses  (41.79%)
    14.345322860             57,493      L2-loads                                                      (36.40%)
    14.345322860             10,081      L2-load-misses            #   17.21% of all LL-cache accesses  (36.40%)
    14.345322860             59,659      LLC-loads                                                     (36.40%)
    14.345322860              9,704      LLC-load-misses           #   16.57% of all LL-cache accesses  (34.37%)
    14.395631464        158,289,746      mem_inst_retired.any                                          (31.80%)
    14.395631464          6,056,439      branch-instructions                                           (31.80%)
    14.395631464            291,655      branch-misses             #    4.82% of all branches          (31.80%)
    14.395631464        333,132,188      instructions              #    2.56  insn per cycle           (39.75%)
    14.395631464        130,328,060      cycles                                                        (39.75%)
    14.395631464             10,260      L1-icache-load-misses                                         (39.75%)
    14.395631464        122,669,845      L1-dcache-loads                                               (39.75%)
    14.395631464          4,636,868      L1-dcache-load-misses     #    3.78% of all L1-dcache accesses  (39.76%)
    14.395631464             55,813      L2-loads                                                      (36.39%)
    14.395631464              8,559      L2-load-misses            #   14.82% of all LL-cache accesses  (36.39%)
    14.395631464             59,696      LLC-loads                                                     (36.39%)
    14.395631464              8,663      LLC-load-misses           #   15.00% of all LL-cache accesses  (36.39%)
    14.445949961        159,117,311      mem_inst_retired.any                                          (35.60%)
    14.445949961          6,002,558      branch-instructions                                           (31.80%)
    14.445949961            283,774      branch-misses             #    4.73% of all branches          (31.80%)
    14.445949961        334,249,552      instructions              #    2.56  insn per cycle           (39.75%)
    14.445949961        130,357,803      cycles                                                        (39.74%)
    14.445949961             10,393      L1-icache-load-misses                                         (39.75%)
    14.445949961        122,817,169      L1-dcache-loads                                               (39.75%)
    14.445949961          4,503,128      L1-dcache-load-misses     #    3.67% of all L1-dcache accesses  (39.75%)
    14.445949961             60,076      L2-loads                                                      (32.60%)
    14.445949961              7,743      L2-load-misses            #   13.45% of all LL-cache accesses  (36.41%)
    14.445949961             55,046      LLC-loads                                                     (36.41%)
    14.445949961              7,542      LLC-load-misses           #   13.10% of all LL-cache accesses  (36.41%)
    14.496249336        158,697,616      mem_inst_retired.any                                          (36.38%)
    14.496249336          6,067,301      branch-instructions                                           (32.23%)
    14.496249336            291,343      branch-misses             #    4.80% of all branches          (31.81%)
    14.496249336        333,603,628      instructions              #    2.56  insn per cycle           (39.76%)
    14.496249336        130,307,228      cycles                                                        (39.76%)
    14.496249336             10,452      L1-icache-load-misses                                         (39.76%)
    14.496249336        122,972,388      L1-dcache-loads                                               (39.76%)
    14.496249336          4,691,505      L1-dcache-load-misses     #    3.82% of all L1-dcache accesses  (39.76%)
    14.496249336             53,105      L2-loads                                                      (31.81%)
    14.496249336              8,679      L2-load-misses            #   15.97% of all LL-cache accesses  (35.95%)
    14.496249336             55,590      LLC-loads                                                     (36.38%)
    14.496249336              7,545      LLC-load-misses           #   13.88% of all LL-cache accesses  (36.38%)
    14.546553373        128,560,186      mem_inst_retired.any                                          (36.39%)
    14.546553373         10,445,533      branch-instructions                                           (36.39%)
    14.546553373            288,712      branch-misses             #    2.76% of all branches          (31.80%)
    14.546553373        333,726,932      instructions              #    2.56  insn per cycle           (39.75%)
    14.546553373        130,334,488      cycles                                                        (39.75%)
    14.546553373             10,210      L1-icache-load-misses                                         (39.75%)
    14.546553373        123,300,643      L1-dcache-loads                                               (39.75%)
    14.546553373          4,975,093      L1-dcache-load-misses     #    4.03% of all L1-dcache accesses  (39.75%)
    14.546553373             72,004      L2-loads                                                      (31.80%)
    14.546553373             16,470      L2-load-misses            #   25.62% of all LL-cache accesses  (31.80%)
    14.546553373             56,545      LLC-loads                                                     (36.40%)
    14.546553373             16,476      LLC-load-misses           #   25.63% of all LL-cache accesses  (36.40%)
    14.596903550        144,718,450      mem_inst_retired.any                                          (36.44%)
    14.596903550          4,367,716      branch-instructions                                           (36.45%)
    14.596903550             89,472      branch-misses             #    2.05% of all branches          (33.51%)
    14.596903550        297,994,143      instructions              #    2.29  insn per cycle           (41.46%)
    14.596903550        130,355,287      cycles                                                        (39.72%)
    14.596903550             37,758      L1-icache-load-misses                                         (39.72%)
    14.596903550         92,544,795      L1-dcache-loads                                               (39.72%)
    14.596903550          5,970,607      L1-dcache-load-misses     #    6.45% of all L1-dcache accesses  (39.72%)
    14.596903550             64,068      L2-loads                                                      (31.78%)
    14.596903550             11,915      L2-load-misses            #   20.30% of all LL-cache accesses  (31.77%)
    14.596903550             53,347      LLC-loads                                                     (34.69%)
    14.596903550              9,390      LLC-load-misses           #   15.99% of all LL-cache accesses  (36.44%)
    14.647392767        155,587,494      mem_inst_retired.any                                          (36.62%)
    14.647392767          3,601,440      branch-instructions                                           (36.62%)
    14.647392767             75,843      branch-misses             #    2.11% of all branches          (36.62%)
    14.647392767        286,038,280      instructions              #    2.19  insn per cycle           (44.54%)
    14.647392767        130,631,875      cycles                                                        (39.61%)
    14.647392767             23,581      L1-icache-load-misses                                         (39.61%)
    14.647392767        109,271,693      L1-dcache-loads                                               (39.61%)
    14.647392767          5,947,157      L1-dcache-load-misses     #    5.44% of all L1-dcache accesses  (39.61%)
    14.647392767            101,400      L2-loads                                                      (31.69%)
    14.647392767             11,775      L2-load-misses            #   13.38% of all LL-cache accesses  (31.69%)
    14.647392767             74,581      LLC-loads                                                     (31.69%)
    14.647392767             11,892      LLC-load-misses           #   13.52% of all LL-cache accesses  (36.62%)
    14.697706283        181,023,531      mem_inst_retired.any                                          (36.40%)
    14.697706283          4,517,929      branch-instructions                                           (36.40%)
    14.697706283             95,321      branch-misses             #    2.11% of all branches          (36.39%)
    14.697706283        351,636,958      instructions              #    2.70  insn per cycle           (44.34%)
    14.697706283        130,267,525      cycles                                                        (43.08%)
    14.697706283             10,636      L1-icache-load-misses                                         (39.75%)
    14.697706283        147,192,267      L1-dcache-loads                                               (39.75%)
    14.697706283          7,032,942      L1-dcache-load-misses     #    4.78% of all L1-dcache accesses  (39.75%)
    14.697706283             59,462      L2-loads                                                      (31.80%)
    14.697706283              7,373      L2-load-misses            #   12.17% of all LL-cache accesses  (31.80%)
    14.697706283             61,725      LLC-loads                                                     (31.80%)
    14.697706283              6,810      LLC-load-misses           #   11.24% of all LL-cache accesses  (33.05%)
    14.748026469        181,172,191      mem_inst_retired.any                                          (36.41%)
    14.748026469          4,496,110      branch-instructions                                           (36.41%)
    14.748026469             95,875      branch-misses             #    2.13% of all branches          (36.41%)
    14.748026469        351,964,900      instructions              #    2.70  insn per cycle           (44.36%)
    14.748026469        130,338,226      cycles                                                        (44.36%)
    14.748026469             13,556      L1-icache-load-misses                                         (39.75%)
    14.748026469        147,872,822      L1-dcache-loads                                               (39.75%)
    14.748026469          6,998,451      L1-dcache-load-misses     #    4.73% of all L1-dcache accesses  (39.74%)
    14.748026469             36,985      L2-loads                                                      (31.79%)
    14.748026469              6,791      L2-load-misses            #   14.08% of all LL-cache accesses  (31.79%)
    14.748026469             59,489      LLC-loads                                                     (31.79%)
    14.748026469              6,333      LLC-load-misses           #   13.13% of all LL-cache accesses  (31.80%)
    14.798326835        183,729,652      mem_inst_retired.any                                          (31.83%)
    14.798326835          4,468,982      branch-instructions                                           (36.38%)
    14.798326835            119,701      branch-misses             #    2.68% of all branches          (36.38%)
    14.798326835        351,503,131      instructions              #    2.70  insn per cycle           (44.33%)
    14.798326835        130,278,336      cycles                                                        (44.33%)
    14.798326835             15,207      L1-icache-load-misses                                         (44.33%)
    14.798326835        146,896,506      L1-dcache-loads                                               (39.76%)
    14.798326835          7,035,229      L1-dcache-load-misses     #    4.79% of all L1-dcache accesses  (39.76%)
    14.798326835             27,931      L2-loads                                                      (31.81%)
    14.798326835              5,938      L2-load-misses            #   17.83% of all LL-cache accesses  (31.81%)
    14.798326835             38,666      LLC-loads                                                     (31.81%)
    14.798326835              6,330      LLC-load-misses           #   19.01% of all LL-cache accesses  (31.81%)
    14.848617777        182,667,212      mem_inst_retired.any                                          (31.82%)
    14.848617777          4,427,160      branch-instructions                                           (35.22%)
    14.848617777            238,252      branch-misses             #    5.38% of all branches          (36.37%)
    14.848617777        340,174,398      instructions              #    2.61  insn per cycle           (44.32%)
    14.848617777        130,250,950      cycles                                                        (44.32%)
    14.848617777             14,081      L1-icache-load-misses                                         (44.32%)
    14.848617777        135,035,004      L1-dcache-loads                                               (40.94%)
    14.848617777          3,918,417      L1-dcache-load-misses     #    2.90% of all L1-dcache accesses  (39.77%)
    14.848617777             82,565      L2-loads                                                      (31.82%)
    14.848617777              8,398      L2-load-misses            #   10.93% of all LL-cache accesses  (31.82%)
    14.848617777             71,147      LLC-loads                                                     (31.82%)
    14.848617777              8,634      LLC-load-misses           #   11.23% of all LL-cache accesses  (31.82%)
    14.898924287        180,437,252      mem_inst_retired.any                                          (31.80%)
    14.898924287          4,436,667      branch-instructions                                           (31.80%)
    14.898924287            242,813      branch-misses             #    5.47% of all branches          (36.39%)
    14.898924287        339,015,887      instructions              #    2.60  insn per cycle           (44.34%)
    14.898924287        130,320,404      cycles                                                        (44.34%)
    14.898924287             14,214      L1-icache-load-misses                                         (44.34%)
    14.898924287        133,938,414      L1-dcache-loads                                               (44.34%)
    14.898924287          3,975,757      L1-dcache-load-misses     #    2.97% of all L1-dcache accesses  (39.75%)
    14.898924287             68,960      L2-loads                                                      (31.81%)
    14.898924287              7,891      L2-load-misses            #   12.36% of all LL-cache accesses  (31.80%)
    14.898924287             58,723      LLC-loads                                                     (31.81%)
    14.898924287              9,065      LLC-load-misses           #   14.20% of all LL-cache accesses  (31.80%)
    14.949228366        182,719,921      mem_inst_retired.any                                          (31.81%)
    14.949228366          4,468,471      branch-instructions                                           (31.81%)
    14.949228366            234,115      branch-misses             #    5.24% of all branches          (34.02%)
    14.949228366        342,236,952      instructions              #    2.63  insn per cycle           (44.33%)
    14.949228366        130,275,334      cycles                                                        (44.33%)
    14.949228366             15,308      L1-icache-load-misses                                         (44.33%)
    14.949228366        134,411,038      L1-dcache-loads                                               (44.33%)
    14.949228366          3,761,964      L1-dcache-load-misses     #    2.80% of all L1-dcache accesses  (42.15%)
    14.949228366             65,786      L2-loads                                                      (31.81%)
    14.949228366              9,726      L2-load-misses            #   14.29% of all LL-cache accesses  (31.81%)
    14.949228366             70,315      LLC-loads                                                     (31.81%)
    14.949228366              9,827      LLC-load-misses           #   14.44% of all LL-cache accesses  (31.81%)
    14.999527473        181,883,658      mem_inst_retired.any                                          (31.81%)
    14.999527473          4,478,638      branch-instructions                                           (31.81%)
    14.999527473            250,587      branch-misses             #    5.60% of all branches          (31.81%)
    14.999527473        341,576,104      instructions              #    2.62  insn per cycle           (44.33%)
    14.999527473        130,303,124      cycles                                                        (44.33%)
    14.999527473             14,569      L1-icache-load-misses                                         (44.33%)
    14.999527473        135,959,473      L1-dcache-loads                                               (44.33%)
    14.999527473          3,684,394      L1-dcache-load-misses     #    2.71% of all L1-dcache accesses  (44.33%)
    14.999527473             76,772      L2-loads                                                      (31.81%)
    14.999527473              9,088      L2-load-misses            #   11.60% of all LL-cache accesses  (31.81%)
    14.999527473             79,897      LLC-loads                                                     (31.81%)
    14.999527473              7,488      LLC-load-misses           #    9.56% of all LL-cache accesses  (31.81%)
    15.049831785        183,255,968      mem_inst_retired.any                                          (31.81%)
    15.049831785          4,434,752      branch-instructions                                           (31.81%)
    15.049831785            232,439      branch-misses             #    5.24% of all branches          (31.81%)
    15.049831785        342,746,118      instructions              #    2.63  insn per cycle           (40.77%)
    15.049831785        130,287,395      cycles                                                        (44.34%)
    15.049831785             13,952      L1-icache-load-misses                                         (44.34%)
    15.049831785        134,249,481      L1-dcache-loads                                               (44.34%)
    15.049831785          3,858,917      L1-dcache-load-misses     #    2.87% of all L1-dcache accesses  (44.34%)
    15.049831785             62,904      L2-loads                                                      (31.81%)
    15.049831785              8,972      L2-load-misses            #   14.32% of all LL-cache accesses  (31.81%)
    15.049831785             62,408      LLC-loads                                                     (31.81%)
    15.049831785              7,498      LLC-load-misses           #   11.97% of all LL-cache accesses  (31.81%)
    15.100123398        182,568,630      mem_inst_retired.any                                          (31.82%)
    15.100123398          4,451,061      branch-instructions                                           (31.82%)
    15.100123398            242,605      branch-misses             #    5.45% of all branches          (31.81%)
    15.100123398        343,667,987      instructions              #    2.64  insn per cycle           (39.77%)
    15.100123398        130,287,796      cycles                                                        (44.15%)
    15.100123398             11,466      L1-icache-load-misses                                         (44.32%)
    15.100123398        134,397,873      L1-dcache-loads                                               (44.32%)
    15.100123398          3,632,700      L1-dcache-load-misses     #    2.70% of all L1-dcache accesses  (44.32%)
    15.100123398             48,672      L2-loads                                                      (32.00%)
    15.100123398              8,165      L2-load-misses            #   15.06% of all LL-cache accesses  (31.82%)
    15.100123398             59,728      LLC-loads                                                     (31.82%)
    15.100123398              8,046      LLC-load-misses           #   14.85% of all LL-cache accesses  (31.82%)
#           time             counts unit events
    15.150418115        182,928,918      mem_inst_retired.any                                          (31.81%)
    15.150418115          4,497,417      branch-instructions                                           (31.81%)
    15.150418115            238,109      branch-misses             #    5.29% of all branches          (31.81%)
    15.150418115        345,343,177      instructions              #    2.65  insn per cycle           (39.76%)
    15.150418115        130,292,478      cycles                                                        (39.76%)
    15.150418115              9,535      L1-icache-load-misses                                         (44.33%)
    15.150418115        134,766,250      L1-dcache-loads                                               (44.33%)
    15.150418115          3,862,953      L1-dcache-load-misses     #    2.87% of all L1-dcache accesses  (44.33%)
    15.150418115             56,575      L2-loads                                                      (36.38%)
    15.150418115              9,788      L2-load-misses            #   16.62% of all LL-cache accesses  (31.81%)
    15.150418115             61,230      LLC-loads                                                     (31.81%)
    15.150418115              8,496      LLC-load-misses           #   14.42% of all LL-cache accesses  (31.81%)
    15.200737788        182,982,370      mem_inst_retired.any                                          (31.80%)
    15.200737788          4,490,071      branch-instructions                                           (31.80%)
    15.200737788            238,604      branch-misses             #    5.31% of all branches          (31.80%)
    15.200737788        346,181,490      instructions              #    2.66  insn per cycle           (39.75%)
    15.200737788        130,351,378      cycles                                                        (39.75%)
    15.200737788             11,306      L1-icache-load-misses                                         (42.96%)
    15.200737788        135,143,608      L1-dcache-loads                                               (44.35%)
    15.200737788          4,137,967      L1-dcache-load-misses     #    3.06% of all L1-dcache accesses  (44.35%)
    15.200737788             71,262      L2-loads                                                      (36.40%)
    15.200737788              8,765      L2-load-misses            #   11.42% of all LL-cache accesses  (33.21%)
    15.200737788             82,200      LLC-loads                                                     (31.80%)
    15.200737788              9,645      LLC-load-misses           #   12.57% of all LL-cache accesses  (31.80%)
    15.251034852        137,727,821      mem_inst_retired.any                                          (31.81%)
    15.251034852          2,339,846      branch-instructions                                           (31.81%)
    15.251034852             58,511      branch-misses             #    2.50% of all branches          (31.81%)
    15.251034852        261,479,651      instructions              #    2.01  insn per cycle           (39.76%)
    15.251034852        130,172,209      cycles                                                        (39.76%)
    15.251034852             45,527      L1-icache-load-misses                                         (39.75%)
    15.251034852        105,358,980      L1-dcache-loads                                               (44.33%)
    15.251034852          6,940,406      L1-dcache-load-misses     #    6.59% of all L1-dcache accesses  (44.33%)
    15.251034852             89,772      L2-loads                                                      (36.39%)
    15.251034852             14,681      L2-load-misses            #   19.33% of all LL-cache accesses  (36.39%)
    15.251034852             62,162      LLC-loads                                                     (31.81%)
    15.251034852              5,359      LLC-load-misses           #    7.05% of all LL-cache accesses  (31.81%)
    15.301476270        149,224,887      mem_inst_retired.any                                          (31.72%)
    15.301476270          2,711,970      branch-instructions                                           (31.72%)
    15.301476270             57,751      branch-misses             #    2.13% of all branches          (31.72%)
    15.301476270        260,348,004      instructions              #    2.00  insn per cycle           (39.65%)
    15.301476270        130,473,710      cycles                                                        (39.65%)
    15.301476270             63,759      L1-icache-load-misses                                         (39.65%)
    15.301476270        116,419,186      L1-dcache-loads                                               (41.62%)
    15.301476270          7,120,676      L1-dcache-load-misses     #    6.12% of all L1-dcache accesses  (44.49%)
    15.301476270            106,303      L2-loads                                                      (36.55%)
    15.301476270              6,255      L2-load-misses            #    5.40% of all LL-cache accesses  (36.56%)
    15.301476270            125,299      LLC-loads                                                     (34.61%)
    15.301476270              9,885      LLC-load-misses           #    8.54% of all LL-cache accesses  (31.72%)
    15.351807391        184,775,672      mem_inst_retired.any                                          (31.79%)
    15.351807391          3,616,564      branch-instructions                                           (31.79%)
    15.351807391             80,988      branch-misses             #    2.24% of all branches          (31.79%)
    15.351807391        358,695,836      instructions              #    2.75  insn per cycle           (39.74%)
    15.351807391        130,360,944      cycles                                                        (39.74%)
    15.351807391             11,191      L1-icache-load-misses                                         (39.74%)
    15.351807391        137,413,847      L1-dcache-loads                                               (39.74%)
    15.351807391          7,565,897      L1-dcache-load-misses     #    5.51% of all L1-dcache accesses  (44.37%)
    15.351807391             70,323      L2-loads                                                      (36.42%)
    15.351807391              6,650      L2-load-misses            #    9.75% of all LL-cache accesses  (36.42%)
    15.351807391             66,041      LLC-loads                                                     (36.42%)
    15.351807391              5,911      LLC-load-misses           #    8.67% of all LL-cache accesses  (31.79%)
    15.402110970        185,033,556      mem_inst_retired.any                                          (31.81%)
    15.402110970          3,524,856      branch-instructions                                           (31.81%)
    15.402110970             82,846      branch-misses             #    2.35% of all branches          (31.81%)
    15.402110970        357,506,614      instructions              #    2.74  insn per cycle           (39.76%)
    15.402110970        130,292,504      cycles                                                        (39.76%)
    15.402110970             11,005      L1-icache-load-misses                                         (39.76%)
    15.402110970        137,178,407      L1-dcache-loads                                               (39.76%)
    15.402110970          7,620,169      L1-dcache-load-misses     #    5.55% of all L1-dcache accesses  (40.20%)
    15.402110970             57,693      L2-loads                                                      (36.38%)
    15.402110970              4,705      L2-load-misses            #    8.99% of all LL-cache accesses  (36.38%)
    15.402110970             46,974      LLC-loads                                                     (36.38%)
    15.402110970              4,719      LLC-load-misses           #    9.02% of all LL-cache accesses  (35.95%)
    15.452398262        186,326,723      mem_inst_retired.any                                          (32.53%)
    15.452398262          3,627,605      branch-instructions                                           (31.82%)
    15.452398262             79,472      branch-misses             #    2.19% of all branches          (31.82%)
    15.452398262        359,466,977      instructions              #    2.76  insn per cycle           (39.77%)
    15.452398262        130,267,245      cycles                                                        (39.77%)
    15.452398262             10,751      L1-icache-load-misses                                         (39.77%)
    15.452398262        136,700,277      L1-dcache-loads                                               (39.77%)
    15.452398262          7,565,723      L1-dcache-load-misses     #    5.53% of all L1-dcache accesses  (39.77%)
    15.452398262             72,729      L2-loads                                                      (35.64%)
    15.452398262              4,740      L2-load-misses            #    7.14% of all LL-cache accesses  (36.36%)
    15.452398262             60,029      LLC-loads                                                     (36.36%)
    15.452398262              4,608      LLC-load-misses           #    6.94% of all LL-cache accesses  (36.36%)
    15.502696624        186,002,947      mem_inst_retired.any                                          (36.38%)
    15.502696624          3,537,384      branch-instructions                                           (31.81%)
    15.502696624             80,243      branch-misses             #    2.27% of all branches          (31.81%)
    15.502696624        359,002,696      instructions              #    2.76  insn per cycle           (39.76%)
    15.502696624        130,301,864      cycles                                                        (39.76%)
    15.502696624             11,101      L1-icache-load-misses                                         (39.76%)
    15.502696624        137,067,428      L1-dcache-loads                                               (39.76%)
    15.502696624          7,599,729      L1-dcache-load-misses     #    5.54% of all L1-dcache accesses  (39.76%)
    15.502696624             36,497      L2-loads                                                      (31.81%)
    15.502696624              4,455      L2-load-misses            #   11.02% of all LL-cache accesses  (36.38%)
    15.502696624             44,337      LLC-loads                                                     (36.38%)
    15.502696624              4,645      LLC-load-misses           #   11.49% of all LL-cache accesses  (36.38%)
    15.552983639        179,992,863      mem_inst_retired.any                                          (36.36%)
    15.552983639          3,508,677      branch-instructions                                           (33.70%)
    15.552983639             81,157      branch-misses             #    2.31% of all branches          (31.82%)
    15.552983639        349,978,601      instructions              #    2.69  insn per cycle           (39.77%)
    15.552983639        130,272,617      cycles                                                        (39.77%)
    15.552983639             10,321      L1-icache-load-misses                                         (39.77%)
    15.552983639        119,873,048      L1-dcache-loads                                               (39.77%)
    15.552983639          4,160,820      L1-dcache-load-misses     #    3.47% of all L1-dcache accesses  (39.77%)
    15.552983639             87,229      L2-loads                                                      (31.82%)
    15.552983639             14,650      L2-load-misses            #   17.11% of all LL-cache accesses  (34.47%)
    15.552983639             84,013      LLC-loads                                                     (36.37%)
    15.552983639             12,349      LLC-load-misses           #   14.42% of all LL-cache accesses  (36.37%)
    15.603296422        168,349,924      mem_inst_retired.any                                          (36.40%)
    15.603296422          3,225,418      branch-instructions                                           (36.40%)
    15.603296422            156,249      branch-misses             #    4.84% of all branches          (31.79%)
    15.603296422        318,015,417      instructions              #    2.44  insn per cycle           (39.74%)
    15.603296422        130,287,855      cycles                                                        (39.74%)
    15.603296422             11,858      L1-icache-load-misses                                         (39.75%)
    15.603296422        117,413,702      L1-dcache-loads                                               (39.75%)
    15.603296422          3,878,219      L1-dcache-load-misses     #    3.30% of all L1-dcache accesses  (39.75%)
    15.603296422             53,051      L2-loads                                                      (31.80%)
    15.603296422              5,835      L2-load-misses            #   10.05% of all LL-cache accesses  (31.80%)
    15.603296422             63,020      LLC-loads                                                     (36.41%)
    15.603296422             10,529      LLC-load-misses           #   18.14% of all LL-cache accesses  (36.40%)
    15.653615339        174,201,091      mem_inst_retired.any                                          (36.40%)
    15.653615339          3,338,059      branch-instructions                                           (36.40%)
    15.653615339            162,917      branch-misses             #    4.88% of all branches          (34.94%)
    15.653615339        327,300,507      instructions              #    2.51  insn per cycle           (42.89%)
    15.653615339        130,346,438      cycles                                                        (39.75%)
    15.653615339             11,228      L1-icache-load-misses                                         (39.75%)
    15.653615339        117,455,280      L1-dcache-loads                                               (39.75%)
    15.653615339          4,247,378      L1-dcache-load-misses     #    3.62% of all L1-dcache accesses  (39.75%)
    15.653615339             71,488      L2-loads                                                      (31.80%)
    15.653615339              6,430      L2-load-misses            #    9.69% of all LL-cache accesses  (31.80%)
    15.653615339             61,190      LLC-loads                                                     (33.25%)
    15.653615339              7,062      LLC-load-misses           #   10.65% of all LL-cache accesses  (36.40%)
    15.703912710        174,216,721      mem_inst_retired.any                                          (36.38%)
    15.703912710          3,340,730      branch-instructions                                           (36.38%)
    15.703912710            162,946      branch-misses             #    4.88% of all branches          (36.38%)
    15.703912710        326,308,508      instructions              #    2.50  insn per cycle           (44.33%)
    15.703912710        130,300,863      cycles                                                        (39.76%)
    15.703912710              8,518      L1-icache-load-misses                                         (39.76%)
    15.703912710        117,271,767      L1-dcache-loads                                               (39.76%)
    15.703912710          4,195,895      L1-dcache-load-misses     #    3.58% of all L1-dcache accesses  (39.76%)
    15.703912710             54,721      L2-loads                                                      (31.81%)
    15.703912710              9,361      L2-load-misses            #   15.05% of all LL-cache accesses  (31.81%)
    15.703912710             69,691      LLC-loads                                                     (31.81%)
    15.703912710              7,817      LLC-load-misses           #   12.57% of all LL-cache accesses  (36.38%)
    15.754204277        174,447,358      mem_inst_retired.any                                          (36.37%)
    15.754204277          3,357,620      branch-instructions                                           (36.37%)
    15.754204277            163,191      branch-misses             #    4.86% of all branches          (36.37%)
    15.754204277        327,138,710      instructions              #    2.51  insn per cycle           (44.32%)
    15.754204277        130,279,812      cycles                                                        (44.09%)
    15.754204277              8,776      L1-icache-load-misses                                         (39.77%)
    15.754204277        117,810,732      L1-dcache-loads                                               (39.77%)
    15.754204277          3,663,470      L1-dcache-load-misses     #    3.11% of all L1-dcache accesses  (39.77%)
    15.754204277             54,513      L2-loads                                                      (31.81%)
    15.754204277              7,110      L2-load-misses            #   13.89% of all LL-cache accesses  (31.81%)
    15.754204277             47,843      LLC-loads                                                     (31.81%)
    15.754204277              6,214      LLC-load-misses           #   12.14% of all LL-cache accesses  (32.04%)
    15.804507159        173,696,343      mem_inst_retired.any                                          (35.45%)
    15.804507159          3,339,853      branch-instructions                                           (36.38%)
    15.804507159            158,270      branch-misses             #    4.74% of all branches          (36.38%)
    15.804507159        327,848,829      instructions              #    2.52  insn per cycle           (44.34%)
    15.804507159        130,303,220      cycles                                                        (44.33%)
    15.804507159             10,160      L1-icache-load-misses                                         (40.71%)
    15.804507159        117,729,294      L1-dcache-loads                                               (39.76%)
    15.804507159          3,885,380      L1-dcache-load-misses     #    3.30% of all L1-dcache accesses  (39.76%)
    15.804507159             94,769      L2-loads                                                      (31.81%)
    15.804507159              8,482      L2-load-misses            #    9.68% of all LL-cache accesses  (31.81%)
    15.804507159             80,400      LLC-loads                                                     (31.81%)
    15.804507159              6,746      LLC-load-misses           #    7.70% of all LL-cache accesses  (31.81%)
    15.854805246        174,147,013      mem_inst_retired.any                                          (31.81%)
    15.854805246          3,321,097      branch-instructions                                           (36.38%)
    15.854805246            165,404      branch-misses             #    4.98% of all branches          (36.38%)
    15.854805246        325,647,160      instructions              #    2.50  insn per cycle           (44.33%)
    15.854805246        130,315,407      cycles                                                        (44.33%)
    15.854805246              9,059      L1-icache-load-misses                                         (44.33%)
    15.854805246        117,056,821      L1-dcache-loads                                               (39.76%)
    15.854805246          4,172,205      L1-dcache-load-misses     #    3.56% of all L1-dcache accesses  (39.76%)
    15.854805246             76,095      L2-loads                                                      (31.81%)
    15.854805246             10,317      L2-load-misses            #   15.04% of all LL-cache accesses  (31.81%)
    15.854805246             61,071      LLC-loads                                                     (31.81%)
    15.854805246              9,386      LLC-load-misses           #   13.69% of all LL-cache accesses  (31.81%)
    15.905106050        174,856,275      mem_inst_retired.any                                          (31.81%)
    15.905106050          3,284,331      branch-instructions                                           (34.25%)
    15.905106050            158,912      branch-misses             #    4.84% of all branches          (36.38%)
    15.905106050        327,655,509      instructions              #    2.51  insn per cycle           (44.33%)
    15.905106050        130,299,721      cycles                                                        (44.33%)
    15.905106050             11,004      L1-icache-load-misses                                         (44.34%)
    15.905106050        117,931,684      L1-dcache-loads                                               (41.91%)
    15.905106050          3,827,952      L1-dcache-load-misses     #    3.25% of all L1-dcache accesses  (39.76%)
    15.905106050             66,305      L2-loads                                                      (31.81%)
    15.905106050              7,824      L2-load-misses            #   11.42% of all LL-cache accesses  (31.81%)
    15.905106050             70,687      LLC-loads                                                     (31.81%)
    15.905106050              8,787      LLC-load-misses           #   12.83% of all LL-cache accesses  (31.81%)
    15.955422884        173,768,670      mem_inst_retired.any                                          (31.80%)
    15.955422884          3,304,970      branch-instructions                                           (31.80%)
    15.955422884            157,648      branch-misses             #    4.77% of all branches          (36.40%)
    15.955422884        326,096,427      instructions              #    2.50  insn per cycle           (44.35%)
    15.955422884        130,355,437      cycles                                                        (44.35%)
    15.955422884             11,984      L1-icache-load-misses                                         (44.35%)
    15.955422884        117,606,843      L1-dcache-loads                                               (44.35%)
    15.955422884          3,479,223      L1-dcache-load-misses     #    2.96% of all L1-dcache accesses  (39.75%)
    15.955422884             53,762      L2-loads                                                      (31.80%)
    15.955422884              6,735      L2-load-misses            #   10.76% of all LL-cache accesses  (31.80%)
    15.955422884             71,480      LLC-loads                                                     (31.80%)
    15.955422884              8,273      LLC-load-misses           #   13.21% of all LL-cache accesses  (31.80%)
    16.005719601        174,291,067      mem_inst_retired.any                                          (31.81%)
    16.005719601          3,366,236      branch-instructions                                           (31.81%)
    16.005719601            156,746      branch-misses             #    4.66% of all branches          (33.03%)
    16.005719601        327,204,123      instructions              #    2.51  insn per cycle           (44.33%)
    16.005719601        130,281,302      cycles                                                        (44.33%)
    16.005719601              9,768      L1-icache-load-misses                                         (44.33%)
    16.005719601        117,431,321      L1-dcache-loads                                               (44.33%)
    16.005719601          4,138,495      L1-dcache-load-misses     #    3.52% of all L1-dcache accesses  (43.13%)
    16.005719601             66,931      L2-loads                                                      (31.81%)
    16.005719601              6,264      L2-load-misses            #    9.40% of all LL-cache accesses  (31.81%)
    16.005719601             66,325      LLC-loads                                                     (31.81%)
    16.005719601              8,760      LLC-load-misses           #   13.15% of all LL-cache accesses  (31.81%)
    16.056009800        174,113,613      mem_inst_retired.any                                          (31.81%)
    16.056009800          3,374,847      branch-instructions                                           (31.81%)
    16.056009800            162,289      branch-misses             #    4.81% of all branches          (31.81%)
    16.056009800        327,132,713      instructions              #    2.51  insn per cycle           (44.32%)
    16.056009800        130,299,467      cycles                                                        (44.32%)
    16.056009800              9,944      L1-icache-load-misses                                         (44.32%)
    16.056009800        117,313,784      L1-dcache-loads                                               (44.32%)
    16.056009800          4,045,112      L1-dcache-load-misses     #    3.45% of all L1-dcache accesses  (44.33%)
    16.056009800            110,506      L2-loads                                                      (31.82%)
    16.056009800              6,091      L2-load-misses            #    6.57% of all LL-cache accesses  (31.82%)
    16.056009800             74,848      LLC-loads                                                     (31.82%)
    16.056009800              6,883      LLC-load-misses           #    7.43% of all LL-cache accesses  (31.81%)
    16.106315127        174,353,698      mem_inst_retired.any                                          (31.81%)
    16.106315127          3,330,187      branch-instructions                                           (31.81%)
    16.106315127            161,234      branch-misses             #    4.84% of all branches          (31.81%)
    16.106315127        326,253,626      instructions              #    2.50  insn per cycle           (39.80%)
    16.106315127        130,268,457      cycles                                                        (44.33%)
    16.106315127             11,288      L1-icache-load-misses                                         (44.33%)
    16.106315127        117,509,944      L1-dcache-loads                                               (44.33%)
    16.106315127          4,192,937      L1-dcache-load-misses     #    3.57% of all L1-dcache accesses  (44.33%)
    16.106315127             91,482      L2-loads                                                      (31.81%)
    16.106315127              6,503      L2-load-misses            #    7.44% of all LL-cache accesses  (31.81%)
    16.106315127             83,436      LLC-loads                                                     (31.81%)
    16.106315127              6,802      LLC-load-misses           #    7.78% of all LL-cache accesses  (31.81%)
    16.156603850        170,035,193      mem_inst_retired.any                                          (31.80%)
    16.156603850          4,737,878      branch-instructions                                           (31.80%)
    16.156603850             94,526      branch-misses             #    2.00% of all branches          (31.80%)
    16.156603850        303,250,992      instructions              #    2.33  insn per cycle           (39.75%)
    16.156603850        130,200,822      cycles                                                        (43.19%)
    16.156603850             28,267      L1-icache-load-misses                                         (44.33%)
    16.156603850        107,656,844      L1-dcache-loads                                               (44.33%)
    16.156603850          4,942,254      L1-dcache-load-misses     #    4.59% of all L1-dcache accesses  (44.33%)
    16.156603850             65,292      L2-loads                                                      (32.97%)
    16.156603850              5,404      L2-load-misses            #    7.70% of all LL-cache accesses  (31.82%)
    16.156603850             75,137      LLC-loads                                                     (31.83%)
    16.156603850             15,778      LLC-load-misses           #   22.47% of all LL-cache accesses  (31.80%)
    16.206936702        115,743,044      mem_inst_retired.any                                          (31.79%)
    16.206936702          3,002,415      branch-instructions                                           (31.78%)
    16.206936702             76,050      branch-misses             #    2.53% of all branches          (31.78%)
    16.206936702        266,996,463      instructions              #    2.05  insn per cycle           (39.73%)
    16.206936702        130,201,991      cycles                                                        (39.73%)
    16.206936702             46,345      L1-icache-load-misses                                         (44.37%)
    16.206936702        109,026,090      L1-dcache-loads                                               (44.37%)
    16.206936702          6,101,339      L1-dcache-load-misses     #    5.60% of all L1-dcache accesses  (44.38%)
    16.206936702             62,014      L2-loads                                                      (36.44%)
    16.206936702             13,055      L2-load-misses            #   25.72% of all LL-cache accesses  (31.79%)
    16.206936702             39,487      LLC-loads                                                     (31.79%)
    16.206936702              9,910      LLC-load-misses           #   19.53% of all LL-cache accesses  (31.79%)
    16.257432227        178,365,039      mem_inst_retired.any                                          (31.67%)
    16.257432227          4,774,948      branch-instructions                                           (31.67%)
    16.257432227            109,498      branch-misses             #    2.29% of all branches          (31.67%)
    16.257432227        354,025,213      instructions              #    2.71  insn per cycle           (39.60%)
    16.257432227        130,730,152      cycles                                                        (39.62%)
    16.257432227             15,674      L1-icache-load-misses                                         (41.78%)
    16.257432227        134,873,872      L1-dcache-loads                                               (44.56%)
    16.257432227          6,773,618      L1-dcache-load-misses     #    5.02% of all L1-dcache accesses  (44.56%)
    16.257432227             79,898      L2-loads                                                      (36.63%)
    16.257432227             11,178      L2-load-misses            #   15.05% of all LL-cache accesses  (34.48%)
    16.257432227             68,603      LLC-loads                                                     (31.69%)
    16.257432227             12,553      LLC-load-misses           #   16.91% of all LL-cache accesses  (31.67%)
    16.307747996        180,969,326      mem_inst_retired.any                                          (31.80%)
    16.307747996          4,722,315      branch-instructions                                           (31.80%)
    16.307747996            106,313      branch-misses             #    2.25% of all branches          (31.80%)
    16.307747996        354,760,018      instructions              #    2.72  insn per cycle           (39.75%)
    16.307747996        130,320,700      cycles                                                        (39.75%)
    16.307747996             11,421      L1-icache-load-misses                                         (39.75%)
    16.307747996        147,244,497      L1-dcache-loads                                               (44.35%)
    16.307747996          7,112,803      L1-dcache-load-misses     #    4.83% of all L1-dcache accesses  (44.35%)
    16.307747996             39,139      L2-loads                                                      (36.40%)
    16.307747996              6,563      L2-load-misses            #   16.48% of all LL-cache accesses  (36.40%)
    16.307747996             40,516      LLC-loads                                                     (31.80%)
    16.307747996              6,097      LLC-load-misses           #   15.31% of all LL-cache accesses  (31.80%)
    16.358049841        184,984,438      mem_inst_retired.any                                          (31.80%)
    16.358049841          4,752,053      branch-instructions                                           (31.80%)
    16.358049841            109,805      branch-misses             #    2.31% of all branches          (31.80%)
    16.358049841        362,041,457      instructions              #    2.78  insn per cycle           (39.75%)
    16.358049841        130,291,381      cycles                                                        (39.77%)
    16.358049841              8,831      L1-icache-load-misses                                         (39.77%)
    16.358049841        150,174,713      L1-dcache-loads                                               (40.34%)
    16.358049841          7,380,861      L1-dcache-load-misses     #    4.91% of all L1-dcache accesses  (44.34%)
    16.358049841             32,923      L2-loads                                                      (36.39%)
    16.358049841              6,142      L2-load-misses            #   19.86% of all LL-cache accesses  (36.39%)
    16.358049841             28,925      LLC-loads                                                     (35.83%)
    16.358049841              6,490      LLC-load-misses           #   20.99% of all LL-cache accesses  (31.80%)
#           time             counts unit events
    16.408379324        181,372,395      mem_inst_retired.any                                          (31.79%)
    16.408379324          4,711,572      branch-instructions                                           (31.79%)
    16.408379324            168,685      branch-misses             #    3.58% of all branches          (31.79%)
    16.408379324        350,782,521      instructions              #    2.69  insn per cycle           (39.74%)
    16.408379324        130,381,518      cycles                                                        (39.74%)
    16.408379324             11,075      L1-icache-load-misses                                         (39.74%)
    16.408379324        134,747,281      L1-dcache-loads                                               (39.74%)
    16.408379324          4,180,928      L1-dcache-load-misses     #    3.10% of all L1-dcache accesses  (43.68%)
    16.408379324             40,159      L2-loads                                                      (36.42%)
    16.408379324              6,332      L2-load-misses            #   17.44% of all LL-cache accesses  (36.42%)
    16.408379324             32,451      LLC-loads                                                     (36.42%)
    16.408379324              6,537      LLC-load-misses           #   18.01% of all LL-cache accesses  (32.49%)
    16.458673493        180,276,026      mem_inst_retired.any                                          (31.81%)
    16.458673493          4,877,591      branch-instructions                                           (31.81%)
    16.458673493            231,893      branch-misses             #    4.75% of all branches          (31.81%)
    16.458673493        347,590,279      instructions              #    2.67  insn per cycle           (39.76%)
    16.458673493        130,296,733      cycles                                                        (39.76%)
    16.458673493              9,634      L1-icache-load-misses                                         (39.76%)
    16.458673493        134,721,290      L1-dcache-loads                                               (39.76%)
    16.458673493          3,892,507      L1-dcache-load-misses     #    2.89% of all L1-dcache accesses  (39.76%)
    16.458673493             43,319      L2-loads                                                      (36.38%)
    16.458673493              8,870      L2-load-misses            #   21.15% of all LL-cache accesses  (36.38%)
    16.458673493             40,574      LLC-loads                                                     (36.38%)
    16.458673493              7,757      LLC-load-misses           #   18.49% of all LL-cache accesses  (36.38%)
    16.508967833        180,222,742      mem_inst_retired.any                                          (33.66%)
    16.508967833          4,967,371      branch-instructions                                           (31.81%)
    16.508967833            241,608      branch-misses             #    4.86% of all branches          (31.81%)
    16.508967833        348,039,571      instructions              #    2.67  insn per cycle           (39.77%)
    16.508967833        130,293,112      cycles                                                        (39.77%)
    16.508967833              9,742      L1-icache-load-misses                                         (39.77%)
    16.508967833        134,730,659      L1-dcache-loads                                               (39.77%)
    16.508967833          3,780,610      L1-dcache-load-misses     #    2.81% of all L1-dcache accesses  (39.77%)
    16.508967833             47,915      L2-loads                                                      (34.51%)
    16.508967833              8,715      L2-load-misses            #   18.20% of all LL-cache accesses  (36.37%)
    16.508967833             47,845      LLC-loads                                                     (36.37%)
    16.508967833              7,904      LLC-load-misses           #   16.51% of all LL-cache accesses  (36.37%)
    16.559271432        180,109,707      mem_inst_retired.any                                          (36.39%)
    16.559271432          4,879,020      branch-instructions                                           (31.81%)
    16.559271432            237,625      branch-misses             #    4.87% of all branches          (31.81%)
    16.559271432        348,448,654      instructions              #    2.67  insn per cycle           (39.76%)
    16.559271432        130,321,885      cycles                                                        (39.76%)
    16.559271432              9,019      L1-icache-load-misses                                         (39.76%)
    16.559271432        135,066,477      L1-dcache-loads                                               (39.76%)
    16.559271432          3,568,632      L1-dcache-load-misses     #    2.64% of all L1-dcache accesses  (39.76%)
    16.559271432             49,032      L2-loads                                                      (31.80%)
    16.559271432             18,842      L2-load-misses            #   37.91% of all LL-cache accesses  (36.39%)
    16.559271432             50,371      LLC-loads                                                     (36.39%)
    16.559271432             10,843      LLC-load-misses           #   21.82% of all LL-cache accesses  (36.39%)
    16.609580188        179,215,554      mem_inst_retired.any                                          (36.39%)
    16.609580188          4,923,566      branch-instructions                                           (34.87%)
    16.609580188            246,570      branch-misses             #    5.01% of all branches          (31.80%)
    16.609580188        345,788,865      instructions              #    2.65  insn per cycle           (39.76%)
    16.609580188        130,313,970      cycles                                                        (39.76%)
    16.609580188             10,818      L1-icache-load-misses                                         (39.76%)
    16.609580188        134,625,106      L1-dcache-loads                                               (39.76%)
    16.609580188          3,861,945      L1-dcache-load-misses     #    2.87% of all L1-dcache accesses  (39.76%)
    16.609580188             43,317      L2-loads                                                      (31.81%)
    16.609580188             10,946      L2-load-misses            #   23.89% of all LL-cache accesses  (33.31%)
    16.609580188             48,318      LLC-loads                                                     (36.39%)
    16.609580188             10,435      LLC-load-misses           #   22.78% of all LL-cache accesses  (36.39%)
    16.659893759        180,147,952      mem_inst_retired.any                                          (36.40%)
    16.659893759          4,874,368      branch-instructions                                           (36.40%)
    16.659893759            232,339      branch-misses             #    4.77% of all branches          (31.80%)
    16.659893759        348,387,508      instructions              #    2.67  insn per cycle           (39.75%)
    16.659893759        130,348,924      cycles                                                        (39.75%)
    16.659893759              9,479      L1-icache-load-misses                                         (39.75%)
    16.659893759        135,271,686      L1-dcache-loads                                               (39.75%)
    16.659893759          3,455,563      L1-dcache-load-misses     #    2.55% of all L1-dcache accesses  (39.75%)
    16.659893759             40,757      L2-loads                                                      (31.80%)
    16.659893759              8,009      L2-load-misses            #   19.51% of all LL-cache accesses  (31.80%)
    16.659893759             41,337      LLC-loads                                                     (36.40%)
    16.659893759              7,373      LLC-load-misses           #   17.96% of all LL-cache accesses  (36.40%)
    16.710198093        180,460,636      mem_inst_retired.any                                          (36.39%)
    16.710198093          4,887,563      branch-instructions                                           (36.38%)
    16.710198093            231,914      branch-misses             #    4.74% of all branches          (36.11%)
    16.710198093        347,510,856      instructions              #    2.67  insn per cycle           (44.06%)
    16.710198093        130,318,530      cycles                                                        (39.76%)
    16.710198093              8,780      L1-icache-load-misses                                         (39.76%)
    16.710198093        134,990,243      L1-dcache-loads                                               (39.76%)
    16.710198093          3,984,676      L1-dcache-load-misses     #    2.95% of all L1-dcache accesses  (39.76%)
    16.710198093             37,834      L2-loads                                                      (31.81%)
    16.710198093             10,013      L2-load-misses            #   27.38% of all LL-cache accesses  (31.81%)
    16.710198093             35,295      LLC-loads                                                     (32.07%)
    16.710198093              9,503      LLC-load-misses           #   25.99% of all LL-cache accesses  (36.39%)
    16.760511630        180,495,777      mem_inst_retired.any                                          (36.40%)
    16.760511630          4,955,184      branch-instructions                                           (36.40%)
    16.760511630            228,715      branch-misses             #    4.62% of all branches          (36.40%)
    16.760511630        348,902,500      instructions              #    2.68  insn per cycle           (44.35%)
    16.760511630        130,317,650      cycles                                                        (40.70%)
    16.760511630              9,811      L1-icache-load-misses                                         (39.75%)
    16.760511630        135,243,499      L1-dcache-loads                                               (39.75%)
    16.760511630          3,776,424      L1-dcache-load-misses     #    2.79% of all L1-dcache accesses  (39.75%)
    16.760511630             41,001      L2-loads                                                      (31.80%)
    16.760511630              8,169      L2-load-misses            #   19.65% of all LL-cache accesses  (31.80%)
    16.760511630             42,163      LLC-loads                                                     (31.80%)
    16.760511630              7,967      LLC-load-misses           #   19.16% of all LL-cache accesses  (35.43%)
    16.810810313        139,460,478      mem_inst_retired.any                                          (36.38%)
    16.810810313         13,293,498      branch-instructions                                           (36.38%)
    16.810810313            360,799      branch-misses             #    2.71% of all branches          (36.38%)
    16.810810313        331,912,310      instructions              #    2.55  insn per cycle           (44.34%)
    16.810810313        130,303,420      cycles                                                        (44.34%)
    16.810810313              9,524      L1-icache-load-misses                                         (39.76%)
    16.810810313        135,520,449      L1-dcache-loads                                               (39.76%)
    16.810810313          4,177,671      L1-dcache-load-misses     #    3.08% of all L1-dcache accesses  (39.76%)
    16.810810313             62,110      L2-loads                                                      (31.81%)
    16.810810313             16,039      L2-load-misses            #   23.34% of all LL-cache accesses  (31.81%)
    16.810810313             75,349      LLC-loads                                                     (31.81%)
    16.810810313             16,406      LLC-load-misses           #   23.87% of all LL-cache accesses  (31.80%)
    16.861283584         98,639,862      mem_inst_retired.any                                          (34.14%)
    16.861283584         15,370,685      branch-instructions                                           (36.60%)
    16.861283584            514,915      branch-misses             #    3.35% of all branches          (36.61%)
    16.861283584        253,904,363      instructions              #    1.94  insn per cycle           (44.53%)
    16.861283584        130,553,375      cycles                                                        (44.53%)
    16.861283584            106,647      L1-icache-load-misses                                         (42.13%)
    16.861283584         88,672,118      L1-dcache-loads                                               (39.63%)
    16.861283584          6,233,811      L1-dcache-load-misses     #    7.03% of all L1-dcache accesses  (39.61%)
    16.861283584             62,131      L2-loads                                                      (31.68%)
    16.861283584              8,227      L2-load-misses            #    9.62% of all LL-cache accesses  (31.69%)
    16.861283584            108,937      LLC-loads                                                     (31.68%)
    16.861283584              4,876      LLC-load-misses           #    5.70% of all LL-cache accesses  (31.71%)
    16.911717916        137,820,203      mem_inst_retired.any                                          (31.72%)
    16.911717916         20,519,360      branch-instructions                                           (36.55%)
    16.911717916            612,874      branch-misses             #    2.99% of all branches          (36.55%)
    16.911717916        298,025,145      instructions              #    2.28  insn per cycle           (44.46%)
    16.911717916        130,455,771      cycles                                                        (44.48%)
    16.911717916             84,810      L1-icache-load-misses                                         (44.47%)
    16.911717916         75,186,855      L1-dcache-loads                                               (39.65%)
    16.911717916          6,285,835      L1-dcache-load-misses     #    8.36% of all L1-dcache accesses  (39.66%)
    16.911717916            163,902      L2-loads                                                      (31.74%)
    16.911717916              7,841      L2-load-misses            #    5.46% of all LL-cache accesses  (31.74%)
    16.911717916            123,136      LLC-loads                                                     (31.74%)
    16.911717916              7,337      LLC-load-misses           #    5.11% of all LL-cache accesses  (31.71%)
    16.962047379        141,669,216      mem_inst_retired.any                                          (31.80%)
    16.962047379         21,426,605      branch-instructions                                           (32.43%)
    16.962047379            688,823      branch-misses             #    3.21% of all branches          (36.39%)
    16.962047379        355,160,807      instructions              #    2.73  insn per cycle           (44.34%)
    16.962047379        130,255,835      cycles                                                        (44.34%)
    16.962047379             19,847      L1-icache-load-misses                                         (44.34%)
    16.962047379        117,193,748      L1-dcache-loads                                               (43.73%)
    16.962047379          7,374,334      L1-dcache-load-misses     #    6.29% of all L1-dcache accesses  (39.76%)
    16.962047379             49,886      L2-loads                                                      (31.81%)
    16.962047379              3,996      L2-load-misses            #    8.30% of all LL-cache accesses  (31.81%)
    16.962047379             46,370      LLC-loads                                                     (31.81%)
    16.962047379              4,451      LLC-load-misses           #    9.25% of all LL-cache accesses  (31.81%)
    17.012357550        143,636,455      mem_inst_retired.any                                          (31.80%)
    17.012357550         21,835,126      branch-instructions                                           (31.80%)
    17.012357550            669,604      branch-misses             #    3.07% of all branches          (35.76%)
    17.012357550        356,194,039      instructions              #    2.73  insn per cycle           (44.34%)
    17.012357550        130,294,177      cycles                                                        (44.34%)
    17.012357550             12,469      L1-icache-load-misses                                         (44.34%)
    17.012357550        115,634,060      L1-dcache-loads                                               (44.34%)
    17.012357550          7,423,815      L1-dcache-load-misses     #    6.42% of all L1-dcache accesses  (40.41%)
    17.012357550             34,393      L2-loads                                                      (31.81%)
    17.012357550              3,455      L2-load-misses            #    9.87% of all LL-cache accesses  (31.80%)
    17.012357550             35,623      LLC-loads                                                     (31.80%)
    17.012357550              3,310      LLC-load-misses           #    9.45% of all LL-cache accesses  (31.80%)
    17.062661823        141,835,482      mem_inst_retired.any                                          (31.81%)
    17.062661823         21,528,350      branch-instructions                                           (31.81%)
    17.062661823            709,819      branch-misses             #    3.30% of all branches          (31.81%)
    17.062661823        354,551,644      instructions              #    2.72  insn per cycle           (44.34%)
    17.062661823        130,313,965      cycles                                                        (44.34%)
    17.062661823              9,727      L1-icache-load-misses                                         (44.34%)
    17.062661823        115,534,922      L1-dcache-loads                                               (44.34%)
    17.062661823          7,468,513      L1-dcache-load-misses     #    6.46% of all L1-dcache accesses  (44.34%)
    17.062661823             52,661      L2-loads                                                      (31.81%)
    17.062661823              4,143      L2-load-misses            #    9.19% of all LL-cache accesses  (31.81%)
    17.062661823             37,514      LLC-loads                                                     (31.81%)
    17.062661823              3,647      LLC-load-misses           #    8.09% of all LL-cache accesses  (31.81%)
    17.112958034        134,939,550      mem_inst_retired.any                                          (31.81%)
    17.112958034         18,932,847      branch-instructions                                           (31.81%)
    17.112958034            874,237      branch-misses             #    4.62% of all branches          (31.81%)
    17.112958034        345,953,041      instructions              #    2.66  insn per cycle           (42.50%)
    17.112958034        130,262,278      cycles                                                        (44.32%)
    17.112958034             13,046      L1-icache-load-misses                                         (44.33%)
    17.112958034        106,279,986      L1-dcache-loads                                               (44.33%)
    17.112958034          6,588,395      L1-dcache-load-misses     #    6.20% of all L1-dcache accesses  (44.33%)
    17.112958034             38,444      L2-loads                                                      (31.81%)
    17.112958034              3,573      L2-load-misses            #    8.83% of all LL-cache accesses  (31.81%)
    17.112958034             42,518      LLC-loads                                                     (31.81%)
    17.112958034              4,164      LLC-load-misses           #   10.29% of all LL-cache accesses  (31.81%)
    17.163293001        115,929,707      mem_inst_retired.any                                          (31.79%)
    17.163293001         16,352,310      branch-instructions                                           (31.79%)
    17.163293001            895,426      branch-misses             #    5.48% of all branches          (31.79%)
    17.163293001        350,017,639      instructions              #    2.69  insn per cycle           (39.72%)
    17.163293001        130,358,372      cycles                                                        (44.36%)
    17.163293001             12,208      L1-icache-load-misses                                         (44.36%)
    17.163293001         93,448,730      L1-dcache-loads                                               (44.37%)
    17.163293001          3,886,961      L1-dcache-load-misses     #    4.16% of all L1-dcache accesses  (44.37%)
    17.163293001             63,283      L2-loads                                                      (31.79%)
    17.163293001              4,296      L2-load-misses            #    6.64% of all LL-cache accesses  (31.79%)
    17.163293001             66,090      LLC-loads                                                     (31.79%)
    17.163293001              4,979      LLC-load-misses           #    7.70% of all LL-cache accesses  (31.79%)
    17.213604072        117,518,986      mem_inst_retired.any                                          (31.80%)
    17.213604072         16,537,521      branch-instructions                                           (31.80%)
    17.213604072            871,146      branch-misses             #    5.27% of all branches          (31.80%)
    17.213604072        352,609,251      instructions              #    2.71  insn per cycle           (39.75%)
    17.213604072        130,319,249      cycles                                                        (41.23%)
    17.213604072             16,272      L1-icache-load-misses                                         (44.34%)
    17.213604072         92,386,016      L1-dcache-loads                                               (44.34%)
    17.213604072          3,833,494      L1-dcache-load-misses     #    4.15% of all L1-dcache accesses  (44.34%)
    17.213604072             66,128      L2-loads                                                      (34.94%)
    17.213604072              3,373      L2-load-misses            #    6.33% of all LL-cache accesses  (31.80%)
    17.213604072             40,451      LLC-loads                                                     (31.80%)
    17.213604072              2,581      LLC-load-misses           #    4.84% of all LL-cache accesses  (31.80%)
    17.263890424        117,764,508      mem_inst_retired.any                                          (31.82%)
    17.263890424         16,614,010      branch-instructions                                           (31.82%)
    17.263890424            921,403      branch-misses             #    5.55% of all branches          (31.82%)
    17.263890424        351,388,668      instructions              #    2.70  insn per cycle           (39.77%)
    17.263890424        130,260,232      cycles                                                        (39.77%)
    17.263890424             12,800      L1-icache-load-misses                                         (44.32%)
    17.263890424         94,419,402      L1-dcache-loads                                               (44.32%)
    17.263890424          3,974,636      L1-dcache-load-misses     #    4.21% of all L1-dcache accesses  (44.32%)
    17.263890424             45,441      L2-loads                                                      (36.37%)
    17.263890424              2,665      L2-load-misses            #    6.13% of all LL-cache accesses  (31.82%)
    17.263890424             41,510      LLC-loads                                                     (31.82%)
    17.263890424              2,372      LLC-load-misses           #    5.46% of all LL-cache accesses  (31.82%)
    17.314192414        116,563,759      mem_inst_retired.any                                          (31.81%)
    17.314192414         16,305,566      branch-instructions                                           (31.81%)
    17.314192414            912,168      branch-misses             #    5.59% of all branches          (31.81%)
    17.314192414        346,912,021      instructions              #    2.66  insn per cycle           (39.76%)
    17.314192414        130,302,708      cycles                                                        (39.76%)
    17.314192414             10,717      L1-icache-load-misses                                         (40.05%)
    17.314192414         92,913,606      L1-dcache-loads                                               (44.33%)
    17.314192414          4,015,864      L1-dcache-load-misses     #    4.32% of all L1-dcache accesses  (44.33%)
    17.314192414             62,843      L2-loads                                                      (36.38%)
    17.314192414              4,311      L2-load-misses            #    8.13% of all LL-cache accesses  (36.11%)
    17.314192414             43,164      LLC-loads                                                     (31.81%)
    17.314192414              4,332      LLC-load-misses           #    8.17% of all LL-cache accesses  (31.81%)
    17.364480421        117,016,876      mem_inst_retired.any                                          (31.82%)
    17.364480421         16,445,855      branch-instructions                                           (31.82%)
    17.364480421            900,023      branch-misses             #    5.47% of all branches          (31.82%)
    17.364480421        349,343,272      instructions              #    2.68  insn per cycle           (39.78%)
    17.364480421        130,242,290      cycles                                                        (39.78%)
    17.364480421              8,811      L1-icache-load-misses                                         (39.78%)
    17.364480421         94,424,883      L1-dcache-loads                                               (43.44%)
    17.364480421          3,738,936      L1-dcache-load-misses     #    3.96% of all L1-dcache accesses  (44.31%)
    17.364480421             48,398      L2-loads                                                      (36.36%)
    17.364480421              6,191      L2-load-misses            #   13.00% of all LL-cache accesses  (36.36%)
    17.364480421             46,848      LLC-loads                                                     (32.71%)
    17.364480421              5,568      LLC-load-misses           #   11.69% of all LL-cache accesses  (31.82%)
    17.414778818        117,356,141      mem_inst_retired.any                                          (31.80%)
    17.414778818         16,570,080      branch-instructions                                           (31.80%)
    17.414778818            847,149      branch-misses             #    5.11% of all branches          (31.80%)
    17.414778818        357,382,716      instructions              #    2.74  insn per cycle           (39.75%)
    17.414778818        130,270,114      cycles                                                        (39.77%)
    17.414778818             11,393      L1-icache-load-misses                                         (39.77%)
    17.414778818         95,181,350      L1-dcache-loads                                               (39.77%)
    17.414778818          3,667,159      L1-dcache-load-misses     #    3.85% of all L1-dcache accesses  (44.34%)
    17.414778818             66,085      L2-loads                                                      (36.38%)
    17.414778818              2,382      L2-load-misses            #    3.40% of all LL-cache accesses  (36.38%)
    17.414778818             74,224      LLC-loads                                                     (36.38%)
    17.414778818              2,207      LLC-load-misses           #    3.15% of all LL-cache accesses  (31.80%)
    17.465080928        119,575,073      mem_inst_retired.any                                          (31.81%)
    17.465080928         16,924,385      branch-instructions                                           (31.81%)
    17.465080928            827,001      branch-misses             #    4.89% of all branches          (31.81%)
    17.465080928        360,934,709      instructions              #    2.77  insn per cycle           (39.76%)
    17.465080928        130,282,924      cycles                                                        (39.76%)
    17.465080928             12,901      L1-icache-load-misses                                         (39.76%)
    17.465080928         94,621,165      L1-dcache-loads                                               (39.76%)
    17.465080928          4,066,376      L1-dcache-load-misses     #    4.30% of all L1-dcache accesses  (42.25%)
    17.465080928             74,547      L2-loads                                                      (36.38%)
    17.465080928              4,717      L2-load-misses            #    6.78% of all LL-cache accesses  (36.38%)
    17.465080928             64,629      LLC-loads                                                     (36.38%)
    17.465080928              3,535      LLC-load-misses           #    5.08% of all LL-cache accesses  (33.91%)
    17.515404345        118,029,386      mem_inst_retired.any                                          (31.79%)
    17.515404345         16,300,758      branch-instructions                                           (31.79%)
    17.515404345            868,485      branch-misses             #    5.33% of all branches          (31.79%)
    17.515404345        350,419,572      instructions              #    2.69  insn per cycle           (39.74%)
    17.515404345        130,359,130      cycles                                                        (39.74%)
    17.515404345              8,947      L1-icache-load-misses                                         (39.74%)
    17.515404345         93,949,027      L1-dcache-loads                                               (39.74%)
    17.515404345          3,829,646      L1-dcache-load-misses     #    4.08% of all L1-dcache accesses  (39.74%)
    17.515404345             69,631      L2-loads                                                      (36.41%)
    17.515404345              3,298      L2-load-misses            #    5.39% of all LL-cache accesses  (36.41%)
    17.515404345             52,819      LLC-loads                                                     (36.41%)
    17.515404345              3,062      LLC-load-misses           #    5.00% of all LL-cache accesses  (36.41%)
    17.565849005        116,009,819      mem_inst_retired.any                                          (35.31%)
    17.565849005         16,503,731      branch-instructions                                           (31.72%)
    17.565849005            905,603      branch-misses             #    5.49% of all branches          (31.72%)
    17.565849005        349,593,056      instructions              #    2.68  insn per cycle           (39.65%)
    17.565849005        130,667,910      cycles                                                        (39.65%)
    17.565849005             17,111      L1-icache-load-misses                                         (39.65%)
    17.565849005         92,804,006      L1-dcache-loads                                               (39.64%)
    17.565849005          4,007,650      L1-dcache-load-misses     #    4.32% of all L1-dcache accesses  (39.64%)
    17.565849005             65,350      L2-loads                                                      (32.96%)
    17.565849005              9,560      L2-load-misses            #   14.16% of all LL-cache accesses  (36.57%)
    17.565849005             69,678      LLC-loads                                                     (36.57%)
    17.565849005              5,485      LLC-load-misses           #    8.12% of all LL-cache accesses  (36.57%)
    17.616290451        118,996,378      mem_inst_retired.any                                          (36.56%)
    17.616290451         16,945,586      branch-instructions                                           (32.22%)
    17.616290451            842,960      branch-misses             #    4.97% of all branches          (31.72%)
    17.616290451        358,730,432      instructions              #    2.75  insn per cycle           (39.65%)
    17.616290451        130,649,534      cycles                                                        (39.65%)
    17.616290451              9,702      L1-icache-load-misses                                         (39.65%)
    17.616290451         94,296,589      L1-dcache-loads                                               (39.65%)
    17.616290451          3,912,066      L1-dcache-load-misses     #    4.15% of all L1-dcache accesses  (39.65%)
    17.616290451             60,409      L2-loads                                                      (31.72%)
    17.616290451              5,479      L2-load-misses            #    9.21% of all LL-cache accesses  (36.04%)
    17.616290451             58,577      LLC-loads                                                     (36.56%)
    17.616290451              6,902      LLC-load-misses           #   11.60% of all LL-cache accesses  (36.55%)
#           time             counts unit events
    17.666711363        118,158,350      mem_inst_retired.any                                          (36.54%)
    17.666711363         16,838,209      branch-instructions                                           (36.54%)
    17.666711363            878,308      branch-misses             #    5.22% of all branches          (31.73%)
    17.666711363        352,746,157      instructions              #    2.70  insn per cycle           (39.66%)
    17.666711363        130,609,706      cycles                                                        (39.66%)
    17.666711363              9,825      L1-icache-load-misses                                         (39.66%)
    17.666711363         94,484,712      L1-dcache-loads                                               (39.66%)
    17.666711363          3,551,075      L1-dcache-load-misses     #    3.76% of all L1-dcache accesses  (39.66%)
    17.666711363             36,092      L2-loads                                                      (31.73%)
    17.666711363              3,100      L2-load-misses            #    8.39% of all LL-cache accesses  (31.73%)
    17.666711363             37,817      LLC-loads                                                     (36.54%)
    17.666711363              2,950      LLC-load-misses           #    7.98% of all LL-cache accesses  (36.54%)
    17.717135840        116,833,988      mem_inst_retired.any                                          (36.54%)
    17.717135840         16,494,046      branch-instructions                                           (36.54%)
    17.717135840            885,298      branch-misses             #    5.37% of all branches          (33.91%)
    17.717135840        354,319,877      instructions              #    2.71  insn per cycle           (41.85%)
    17.717135840        130,614,872      cycles                                                        (39.66%)
    17.717135840              9,742      L1-icache-load-misses                                         (39.66%)
    17.717135840         94,360,290      L1-dcache-loads                                               (39.66%)
    17.717135840          3,778,686      L1-dcache-load-misses     #    4.00% of all L1-dcache accesses  (39.66%)
    17.717135840             53,718      L2-loads                                                      (31.73%)
    17.717135840              2,319      L2-load-misses            #    3.84% of all LL-cache accesses  (31.73%)
    17.717135840             67,186      LLC-loads                                                     (34.34%)
    17.717135840              2,852      LLC-load-misses           #    4.72% of all LL-cache accesses  (36.54%)
    17.767562848        117,153,092      mem_inst_retired.any                                          (36.55%)
    17.767562848         16,431,922      branch-instructions                                           (36.55%)
    17.767562848            906,170      branch-misses             #    5.51% of all branches          (36.55%)
    17.767562848        348,896,580      instructions              #    2.67  insn per cycle           (44.47%)
    17.767562848        130,588,892      cycles                                                        (39.65%)
    17.767562848             12,957      L1-icache-load-misses                                         (39.65%)
    17.767562848         93,501,556      L1-dcache-loads                                               (39.65%)
    17.767562848          4,051,055      L1-dcache-load-misses     #    4.33% of all L1-dcache accesses  (39.65%)
    17.767562848             54,356      L2-loads                                                      (31.73%)
    17.767562848              8,754      L2-load-misses            #   15.56% of all LL-cache accesses  (31.73%)
    17.767562848             58,169      LLC-loads                                                     (31.73%)
    17.767562848              7,209      LLC-load-misses           #   12.81% of all LL-cache accesses  (36.55%)
    17.817989620        116,617,317      mem_inst_retired.any                                          (36.54%)
    17.817989620         16,039,964      branch-instructions                                           (36.54%)
    17.817989620            925,491      branch-misses             #    5.77% of all branches          (36.54%)
    17.817989620        344,393,656      instructions              #    2.64  insn per cycle           (44.47%)
    17.817989620        130,609,111      cycles                                                        (43.54%)
    17.817989620              9,714      L1-icache-load-misses                                         (39.66%)
    17.817989620         93,707,374      L1-dcache-loads                                               (39.66%)
    17.817989620          3,800,300      L1-dcache-load-misses     #    4.06% of all L1-dcache accesses  (39.66%)
    17.817989620             77,915      L2-loads                                                      (31.73%)
    17.817989620              3,012      L2-load-misses            #    3.86% of all LL-cache accesses  (31.73%)
    17.817989620             77,963      LLC-loads                                                     (31.73%)
    17.817989620              1,868      LLC-load-misses           #    2.40% of all LL-cache accesses  (32.65%)
    17.868420169        116,370,957      mem_inst_retired.any                                          (35.79%)
    17.868420169         16,187,398      branch-instructions                                           (36.55%)
    17.868420169            867,894      branch-misses             #    5.36% of all branches          (36.55%)
    17.868420169        356,443,874      instructions              #    2.73  insn per cycle           (44.48%)
    17.868420169        130,619,944      cycles                                                        (44.48%)
    17.868420169             11,742      L1-icache-load-misses                                         (40.43%)
    17.868420169         93,397,249      L1-dcache-loads                                               (39.66%)
    17.868420169          3,824,472      L1-dcache-load-misses     #    4.09% of all L1-dcache accesses  (39.66%)
    17.868420169             58,409      L2-loads                                                      (31.73%)
    17.868420169              4,195      L2-load-misses            #    7.76% of all LL-cache accesses  (31.73%)
    17.868420169             49,675      LLC-loads                                                     (31.73%)
    17.868420169              6,095      LLC-load-misses           #   11.28% of all LL-cache accesses  (31.73%)
    17.918855064        116,481,352      mem_inst_retired.any                                          (31.72%)
    17.918855064         16,232,230      branch-instructions                                           (36.56%)
    17.918855064            842,920      branch-misses             #    5.19% of all branches          (36.56%)
    17.918855064        355,332,329      instructions              #    2.72  insn per cycle           (44.49%)
    17.918855064        130,647,316      cycles                                                        (44.49%)
    17.918855064             45,052      L1-icache-load-misses                                         (44.49%)
    17.918855064         87,977,421      L1-dcache-loads                                               (39.65%)
    17.918855064          4,133,753      L1-dcache-load-misses     #    4.70% of all L1-dcache accesses  (39.65%)
    17.918855064             99,706      L2-loads                                                      (31.72%)
    17.918855064              8,458      L2-load-misses            #   10.26% of all LL-cache accesses  (31.72%)
    17.918855064             65,193      LLC-loads                                                     (31.72%)
    17.918855064              6,279      LLC-load-misses           #    7.62% of all LL-cache accesses  (31.72%)
    17.969282254        130,809,062      mem_inst_retired.any                                          (31.73%)
    17.969282254         10,065,707      branch-instructions                                           (34.07%)
    17.969282254            433,351      branch-misses             #    4.31% of all branches          (36.54%)
    17.969282254        335,285,175      instructions              #    2.57  insn per cycle           (44.47%)
    17.969282254        130,588,792      cycles                                                        (44.47%)
    17.969282254             24,306      L1-icache-load-misses                                         (44.47%)
    17.969282254         95,999,049      L1-dcache-loads                                               (42.15%)
    17.969282254          4,081,417      L1-dcache-load-misses     #    4.25% of all L1-dcache accesses  (39.66%)
    17.969282254             49,483      L2-loads                                                      (31.73%)
    17.969282254              4,071      L2-load-misses            #    7.50% of all LL-cache accesses  (31.73%)
    17.969282254             59,091      LLC-loads                                                     (31.73%)
    17.969282254             15,718      LLC-load-misses           #   28.95% of all LL-cache accesses  (31.73%)
    18.019720970        115,109,233      mem_inst_retired.any                                          (31.80%)
    18.019720970          2,842,824      branch-instructions                                           (31.80%)
    18.019720970             79,819      branch-misses             #    2.81% of all branches          (36.68%)
    18.019720970        241,398,125      instructions              #    1.85  insn per cycle           (44.63%)
    18.019720970        130,217,619      cycles                                                        (44.63%)
    18.019720970             37,908      L1-icache-load-misses                                         (44.63%)
    18.019720970        101,431,171      L1-dcache-loads                                               (44.35%)
    18.019720970          8,059,299      L1-dcache-load-misses     #    7.95% of all L1-dcache accesses  (39.47%)
    18.019720970            150,038      L2-loads                                                      (31.52%)
    18.019720970             10,955      L2-load-misses            #    6.88% of all LL-cache accesses  (31.52%)
    18.019720970            168,313      LLC-loads                                                     (31.80%)
    18.019720970             11,068      LLC-load-misses           #    6.95% of all LL-cache accesses  (31.80%)
    18.070208188        113,870,665      mem_inst_retired.any                                          (31.69%)
    18.070208188          3,124,107      branch-instructions                                           (31.69%)
    18.070208188             73,860      branch-misses             #    2.36% of all branches          (32.29%)
    18.070208188        229,061,567      instructions              #    1.76  insn per cycle           (44.52%)
    18.070208188        130,470,948      cycles                                                        (44.52%)
    18.070208188             16,679      L1-icache-load-misses                                         (44.53%)
    18.070208188        100,169,534      L1-dcache-loads                                               (44.53%)
    18.070208188          8,608,297      L1-dcache-load-misses     #    8.59% of all L1-dcache accesses  (43.96%)
    18.070208188            175,881      L2-loads                                                      (31.70%)
    18.070208188              8,415      L2-load-misses            #    4.81% of all LL-cache accesses  (31.70%)
    18.070208188            174,291      LLC-loads                                                     (31.70%)
    18.070208188             12,458      LLC-load-misses           #    7.12% of all LL-cache accesses  (31.70%)
    18.120668412        113,074,754      mem_inst_retired.any                                          (31.73%)
    18.120668412          2,907,723      branch-instructions                                           (31.72%)
    18.120668412             72,241      branch-misses             #    2.48% of all branches          (31.73%)
    18.120668412        222,202,017      instructions              #    1.70  insn per cycle           (43.22%)
    18.120668412        130,378,136      cycles                                                        (44.47%)
    18.120668412             13,958      L1-icache-load-misses                                         (44.47%)
    18.120668412         91,935,948      L1-dcache-loads                                               (44.48%)
    18.120668412          7,929,931      L1-dcache-load-misses     #    8.63% of all L1-dcache accesses  (44.47%)
    18.120668412            161,541      L2-loads                                                      (31.73%)
    18.120668412             11,840      L2-load-misses            #    8.08% of all LL-cache accesses  (31.73%)
    18.120668412            131,595      LLC-loads                                                     (31.73%)
    18.120668412              8,940      LLC-load-misses           #    6.10% of all LL-cache accesses  (31.73%)
    18.170980530        177,636,543      mem_inst_retired.any                                          (31.80%)
    18.170980530          5,146,650      branch-instructions                                           (31.80%)
    18.170980530            119,156      branch-misses             #    2.32% of all branches          (31.80%)
    18.170980530        352,912,121      instructions              #    2.71  insn per cycle           (39.75%)
    18.170980530        130,337,740      cycles                                                        (44.34%)
    18.170980530             10,406      L1-icache-load-misses                                         (44.35%)
    18.170980530        141,044,699      L1-dcache-loads                                               (44.35%)
    18.170980530         10,808,352      L1-dcache-load-misses     #    7.66% of all L1-dcache accesses  (44.35%)
    18.170980530             76,876      L2-loads                                                      (31.80%)
    18.170980530              6,848      L2-load-misses            #    9.59% of all LL-cache accesses  (31.80%)
    18.170980530             65,943      LLC-loads                                                     (31.80%)
    18.170980530              6,530      LLC-load-misses           #    9.14% of all LL-cache accesses  (31.80%)
    18.221278487        177,578,038      mem_inst_retired.any                                          (31.81%)
    18.221278487          5,053,780      branch-instructions                                           (31.81%)
    18.221278487            118,257      branch-misses             #    2.34% of all branches          (31.81%)
    18.221278487        353,513,042      instructions              #    2.71  insn per cycle           (39.76%)
    18.221278487        130,294,168      cycles                                                        (41.86%)
    18.221278487             10,991      L1-icache-load-misses                                         (44.33%)
    18.221278487        140,586,432      L1-dcache-loads                                               (44.33%)
    18.221278487         10,974,496      L1-dcache-load-misses     #    7.81% of all L1-dcache accesses  (44.33%)
    18.221278487             55,404      L2-loads                                                      (34.30%)
    18.221278487              6,547      L2-load-misses            #   11.19% of all LL-cache accesses  (31.81%)
    18.221278487             61,566      LLC-loads                                                     (31.81%)
    18.221278487              6,330      LLC-load-misses           #   10.82% of all LL-cache accesses  (31.81%)
    18.271590060        168,561,222      mem_inst_retired.any                                          (31.80%)
    18.271590060          4,087,465      branch-instructions                                           (31.80%)
    18.271590060            200,822      branch-misses             #    4.91% of all branches          (31.80%)
    18.271590060        319,602,761      instructions              #    2.45  insn per cycle           (39.75%)
    18.271590060        130,338,005      cycles                                                        (39.75%)
    18.271590060              9,289      L1-icache-load-misses                                         (44.35%)
    18.271590060        118,268,555      L1-dcache-loads                                               (44.35%)
    18.271590060          4,931,636      L1-dcache-load-misses     #    4.17% of all L1-dcache accesses  (44.35%)
    18.271590060             89,664      L2-loads                                                      (36.40%)
    18.271590060             10,229      L2-load-misses            #   10.20% of all LL-cache accesses  (31.80%)
    18.271590060            110,895      LLC-loads                                                     (31.80%)
    18.271590060              9,691      LLC-load-misses           #    9.66% of all LL-cache accesses  (31.80%)
    18.321899600        169,318,242      mem_inst_retired.any                                          (31.80%)
    18.321899600          4,129,190      branch-instructions                                           (31.80%)
    18.321899600            205,523      branch-misses             #    4.98% of all branches          (31.80%)
    18.321899600        320,359,751      instructions              #    2.46  insn per cycle           (39.75%)
    18.321899600        130,325,823      cycles                                                        (39.75%)
    18.321899600             10,956      L1-icache-load-misses                                         (40.64%)
    18.321899600        118,248,379      L1-dcache-loads                                               (44.34%)
    18.321899600          5,152,856      L1-dcache-load-misses     #    4.36% of all L1-dcache accesses  (44.34%)
    18.321899600             69,056      L2-loads                                                      (36.39%)
    18.321899600              7,777      L2-load-misses            #   11.25% of all LL-cache accesses  (35.52%)
    18.321899600             69,235      LLC-loads                                                     (31.80%)
    18.321899600              8,291      LLC-load-misses           #   11.99% of all LL-cache accesses  (31.80%)
    18.372190536        168,633,976      mem_inst_retired.any                                          (31.81%)
    18.372190536          4,115,863      branch-instructions                                           (31.81%)
    18.372190536            199,300      branch-misses             #    4.84% of all branches          (31.81%)
    18.372190536        319,302,405      instructions              #    2.45  insn per cycle           (39.77%)
    18.372190536        130,284,907      cycles                                                        (39.77%)
    18.372190536              9,734      L1-icache-load-misses                                         (39.77%)
    18.372190536        118,121,256      L1-dcache-loads                                               (44.01%)
    18.372190536          4,960,865      L1-dcache-load-misses     #    4.20% of all L1-dcache accesses  (44.32%)
    18.372190536             70,559      L2-loads                                                      (36.37%)
    18.372190536              8,063      L2-load-misses            #    9.55% of all LL-cache accesses  (36.37%)
    18.372190536             98,352      LLC-loads                                                     (32.14%)
    18.372190536              6,770      LLC-load-misses           #    8.02% of all LL-cache accesses  (31.81%)
    18.422502720        169,563,650      mem_inst_retired.any                                          (31.80%)
    18.422502720          4,121,901      branch-instructions                                           (31.80%)
    18.422502720            192,343      branch-misses             #    4.67% of all branches          (31.80%)
    18.422502720        321,474,755      instructions              #    2.47  insn per cycle           (39.75%)
    18.422502720        130,329,742      cycles                                                        (39.75%)
    18.422502720              8,962      L1-icache-load-misses                                         (39.75%)
    18.422502720        118,437,243      L1-dcache-loads                                               (39.75%)
    18.422502720          4,343,023      L1-dcache-load-misses     #    3.67% of all L1-dcache accesses  (44.35%)
    18.422502720             81,389      L2-loads                                                      (36.39%)
    18.422502720              7,657      L2-load-misses            #    9.05% of all LL-cache accesses  (36.39%)
    18.422502720             87,852      LLC-loads                                                     (36.39%)
    18.422502720              8,338      LLC-load-misses           #    9.85% of all LL-cache accesses  (31.80%)
    18.472792719        168,596,380      mem_inst_retired.any                                          (31.82%)
    18.472792719          4,105,837      branch-instructions                                           (31.81%)
    18.472792719            206,216      branch-misses             #    5.02% of all branches          (31.81%)
    18.472792719        319,015,973      instructions              #    2.45  insn per cycle           (39.77%)
    18.472792719        130,287,745      cycles                                                        (39.77%)
    18.472792719             10,448      L1-icache-load-misses                                         (39.77%)
    18.472792719        117,822,509      L1-dcache-loads                                               (39.77%)
    18.472792719          5,173,886      L1-dcache-load-misses     #    4.39% of all L1-dcache accesses  (42.81%)
    18.472792719            110,370      L2-loads                                                      (36.37%)
    18.472792719             10,750      L2-load-misses            #    9.75% of all LL-cache accesses  (36.37%)
    18.472792719            110,113      LLC-loads                                                     (36.37%)
    18.472792719              8,632      LLC-load-misses           #    7.83% of all LL-cache accesses  (33.34%)
    18.523088416        168,667,741      mem_inst_retired.any                                          (31.81%)
    18.523088416          4,111,063      branch-instructions                                           (31.81%)
    18.523088416            199,081      branch-misses             #    4.84% of all branches          (31.81%)
    18.523088416        320,472,425      instructions              #    2.46  insn per cycle           (39.76%)
    18.523088416        130,299,692      cycles                                                        (39.76%)
    18.523088416             10,607      L1-icache-load-misses                                         (39.76%)
    18.523088416        118,332,240      L1-dcache-loads                                               (39.77%)
    18.523088416          4,654,948      L1-dcache-load-misses     #    3.93% of all L1-dcache accesses  (39.77%)
    18.523088416             78,013      L2-loads                                                      (36.38%)
    18.523088416              8,362      L2-load-misses            #   11.49% of all LL-cache accesses  (36.38%)
    18.523088416             67,536      LLC-loads                                                     (36.38%)
    18.523088416              9,077      LLC-load-misses           #   12.47% of all LL-cache accesses  (36.38%)
    18.573391076        170,692,311      mem_inst_retired.any                                          (34.50%)
    18.573391076          4,171,949      branch-instructions                                           (31.81%)
    18.573391076            201,578      branch-misses             #    4.83% of all branches          (31.81%)
    18.573391076        328,038,618      instructions              #    2.52  insn per cycle           (39.76%)
    18.573391076        130,302,838      cycles                                                        (39.75%)
    18.573391076             10,197      L1-icache-load-misses                                         (39.75%)
    18.573391076        120,544,553      L1-dcache-loads                                               (39.75%)
    18.573391076          4,963,556      L1-dcache-load-misses     #    4.12% of all L1-dcache accesses  (39.75%)
    18.573391076             94,923      L2-loads                                                      (33.68%)
    18.573391076             11,294      L2-load-misses            #   11.85% of all LL-cache accesses  (36.39%)
    18.573391076             95,756      LLC-loads                                                     (36.39%)
    18.573391076              8,941      LLC-load-misses           #    9.38% of all LL-cache accesses  (36.39%)
    18.623701222        174,187,445      mem_inst_retired.any                                          (36.39%)
    18.623701222          4,274,270      branch-instructions                                           (31.80%)
    18.623701222            206,161      branch-misses             #    4.82% of all branches          (31.80%)
    18.623701222        331,062,097      instructions              #    2.54  insn per cycle           (39.75%)
    18.623701222        130,328,852      cycles                                                        (39.75%)
    18.623701222              9,664      L1-icache-load-misses                                         (39.75%)
    18.623701222        122,232,985      L1-dcache-loads                                               (39.75%)
    18.623701222          5,447,318      L1-dcache-load-misses     #    4.46% of all L1-dcache accesses  (39.75%)
    18.623701222            119,190      L2-loads                                                      (31.80%)
    18.623701222             11,726      L2-load-misses            #    9.65% of all LL-cache accesses  (36.40%)
    18.623701222            123,867      LLC-loads                                                     (36.39%)
    18.623701222             11,463      LLC-load-misses           #    9.43% of all LL-cache accesses  (36.40%)
    18.674014643        173,916,583      mem_inst_retired.any                                          (36.40%)
    18.674014643          4,248,059      branch-instructions                                           (35.74%)
    18.674014643            210,794      branch-misses             #    4.96% of all branches          (31.80%)
    18.674014643        330,298,843      instructions              #    2.53  insn per cycle           (39.75%)
    18.674014643        130,335,185      cycles                                                        (39.75%)
    18.674014643              9,064      L1-icache-load-misses                                         (39.75%)
    18.674014643        121,641,081      L1-dcache-loads                                               (39.75%)
    18.674014643          5,192,068      L1-dcache-load-misses     #    4.27% of all L1-dcache accesses  (39.75%)
    18.674014643            112,504      L2-loads                                                      (31.80%)
    18.674014643             11,787      L2-load-misses            #   11.04% of all LL-cache accesses  (32.45%)
    18.674014643            101,008      LLC-loads                                                     (36.40%)
    18.674014643             10,901      LLC-load-misses           #   10.21% of all LL-cache accesses  (36.40%)
    18.724330837        156,856,375      mem_inst_retired.any                                          (36.40%)
    18.724330837          4,193,263      branch-instructions                                           (36.40%)
    18.724330837            198,535      branch-misses             #    4.73% of all branches          (32.39%)
    18.724330837        329,011,443      instructions              #    2.52  insn per cycle           (40.35%)
    18.724330837        130,346,773      cycles                                                        (39.75%)
    18.724330837              9,907      L1-icache-load-misses                                         (39.75%)
    18.724330837        117,871,959      L1-dcache-loads                                               (39.75%)
    18.724330837          7,236,328      L1-dcache-load-misses     #    6.14% of all L1-dcache accesses  (39.75%)
    18.724330837             89,587      L2-loads                                                      (31.80%)
    18.724330837             24,068      L2-load-misses            #   34.69% of all LL-cache accesses  (31.80%)
    18.724330837             49,171      LLC-loads                                                     (35.79%)
    18.724330837             12,269      LLC-load-misses           #   17.68% of all LL-cache accesses  (36.41%)
    18.774819865        129,116,403      mem_inst_retired.any                                          (36.62%)
    18.774819865          4,667,341      branch-instructions                                           (36.62%)
    18.774819865            103,660      branch-misses             #    2.22% of all branches          (36.62%)
    18.774819865        260,984,046      instructions              #    2.00  insn per cycle           (44.54%)
    18.774819865        130,629,042      cycles                                                        (39.61%)
    18.774819865             35,509      L1-icache-load-misses                                         (39.61%)
    18.774819865        104,156,382      L1-dcache-loads                                               (39.61%)
    18.774819865          8,515,667      L1-dcache-load-misses     #    8.18% of all L1-dcache accesses  (39.61%)
    18.774819865            148,159      L2-loads                                                      (31.69%)
    18.774819865             12,483      L2-load-misses            #    8.35% of all LL-cache accesses  (31.69%)
    18.774819865            150,987      LLC-loads                                                     (31.69%)
    18.774819865             15,663      LLC-load-misses           #   10.47% of all LL-cache accesses  (36.62%)
    18.825319905        151,616,944      mem_inst_retired.any                                          (36.63%)
    18.825319905          5,338,851      branch-instructions                                           (36.63%)
    18.825319905            115,626      branch-misses             #    2.17% of all branches          (36.62%)
    18.825319905        252,705,236      instructions              #    1.94  insn per cycle           (44.54%)
    18.825319905        130,564,454      cycles                                                        (42.17%)
    18.825319905             67,460      L1-icache-load-misses                                         (39.60%)
    18.825319905        111,946,644      L1-dcache-loads                                               (39.60%)
    18.825319905          9,310,930      L1-dcache-load-misses     #    8.32% of all L1-dcache accesses  (39.61%)
    18.825319905             67,169      L2-loads                                                      (31.69%)
    18.825319905             12,923      L2-load-misses            #   20.22% of all LL-cache accesses  (31.69%)
    18.825319905             60,653      LLC-loads                                                     (31.69%)
    18.825319905             11,245      LLC-load-misses           #   17.59% of all LL-cache accesses  (34.05%)
    18.875643617        170,804,342      mem_inst_retired.any                                          (36.41%)
    18.875643617          6,571,030      branch-instructions                                           (36.41%)
    18.875643617            148,671      branch-misses             #    2.26% of all branches          (36.41%)
    18.875643617        362,063,609      instructions              #    2.78  insn per cycle           (44.36%)
    18.875643617        130,324,306      cycles                                                        (44.36%)
    18.875643617             18,763      L1-icache-load-misses                                         (39.74%)
    18.875643617        136,129,221      L1-dcache-loads                                               (39.74%)
    18.875643617         10,001,967      L1-dcache-load-misses     #    7.35% of all L1-dcache accesses  (39.74%)
    18.875643617             50,289      L2-loads                                                      (31.79%)
    18.875643617              9,350      L2-load-misses            #   20.14% of all LL-cache accesses  (31.79%)
    18.875643617             42,571      LLC-loads                                                     (31.79%)
    18.875643617              8,705      LLC-load-misses           #   18.75% of all LL-cache accesses  (31.80%)
#           time             counts unit events
    18.925970946        158,488,583      mem_inst_retired.any                                          (32.56%)
    18.925970946          6,135,125      branch-instructions                                           (36.40%)
    18.925970946            229,049      branch-misses             #    3.73% of all branches          (36.40%)
    18.925970946        349,671,169      instructions              #    2.68  insn per cycle           (44.35%)
    18.925970946        130,294,779      cycles                                                        (44.37%)
    18.925970946             18,703      L1-icache-load-misses                                         (43.61%)
    18.925970946        133,580,098      L1-dcache-loads                                               (39.75%)
    18.925970946          7,203,442      L1-dcache-load-misses     #    5.39% of all L1-dcache accesses  (39.75%)
    18.925970946             55,537      L2-loads                                                      (31.80%)
    18.925970946             13,839      L2-load-misses            #   24.02% of all LL-cache accesses  (31.80%)
    18.925970946             59,674      LLC-loads                                                     (31.80%)
    18.925970946             11,105      LLC-load-misses           #   19.28% of all LL-cache accesses  (31.78%)
    18.976286856        159,782,711      mem_inst_retired.any                                          (31.80%)
    18.976286856          6,123,222      branch-instructions                                           (35.90%)
    18.976286856            301,738      branch-misses             #    4.93% of all branches          (36.40%)
    18.976286856        335,705,517      instructions              #    2.58  insn per cycle           (44.35%)
    18.976286856        130,290,869      cycles                                                        (44.35%)
    18.976286856             17,098      L1-icache-load-misses                                         (44.35%)
    18.976286856        124,386,624      L1-dcache-loads                                               (40.27%)
    18.976286856          4,932,188      L1-dcache-load-misses     #    3.97% of all L1-dcache accesses  (39.75%)
    18.976286856             67,016      L2-loads                                                      (31.80%)
    18.976286856             12,588      L2-load-misses            #   18.50% of all LL-cache accesses  (31.80%)
    18.976286856             69,063      LLC-loads                                                     (31.80%)
    18.976286856             12,302      LLC-load-misses           #   18.08% of all LL-cache accesses  (31.80%)
    19.026602718        158,496,702      mem_inst_retired.any                                          (31.80%)
    19.026602718          6,007,574      branch-instructions                                           (31.80%)
    19.026602718            277,931      branch-misses             #    4.63% of all branches          (36.40%)
    19.026602718        332,490,789      instructions              #    2.55  insn per cycle           (44.35%)
    19.026602718        130,338,898      cycles                                                        (44.35%)
    19.026602718             16,171      L1-icache-load-misses                                         (44.35%)
    19.026602718        123,062,635      L1-dcache-loads                                               (44.35%)
    19.026602718          4,397,253      L1-dcache-load-misses     #    3.57% of all L1-dcache accesses  (39.75%)
    19.026602718             64,028      L2-loads                                                      (31.80%)
    19.026602718             11,433      L2-load-misses            #   18.53% of all LL-cache accesses  (31.80%)
    19.026602718             59,402      LLC-loads                                                     (31.80%)
    19.026602718             10,459      LLC-load-misses           #   16.95% of all LL-cache accesses  (31.80%)
    19.076909559        156,475,810      mem_inst_retired.any                                          (31.80%)
    19.076909559          6,005,770      branch-instructions                                           (31.80%)
    19.076909559            288,844      branch-misses             #    4.81% of all branches          (34.65%)
    19.076909559        333,728,675      instructions              #    2.56  insn per cycle           (44.34%)
    19.076909559        130,275,366      cycles                                                        (44.34%)
    19.076909559             18,114      L1-icache-load-misses                                         (44.34%)
    19.076909559        124,152,297      L1-dcache-loads                                               (44.34%)
    19.076909559          4,743,807      L1-dcache-load-misses     #    3.82% of all L1-dcache accesses  (41.51%)
    19.076909559             64,790      L2-loads                                                      (31.81%)
    19.076909559             11,755      L2-load-misses            #   17.87% of all LL-cache accesses  (31.81%)
    19.076909559             66,759      LLC-loads                                                     (31.81%)
    19.076909559             14,142      LLC-load-misses           #   21.50% of all LL-cache accesses  (31.80%)
    19.127217558        157,930,693      mem_inst_retired.any                                          (31.80%)
    19.127217558          5,970,803      branch-instructions                                           (31.80%)
    19.127217558            287,458      branch-misses             #    4.81% of all branches          (31.80%)
    19.127217558        334,204,917      instructions              #    2.56  insn per cycle           (44.34%)
    19.127217558        130,315,991      cycles                                                        (44.34%)
    19.127217558             18,621      L1-icache-load-misses                                         (44.34%)
    19.127217558        122,614,916      L1-dcache-loads                                               (44.34%)
    19.127217558          4,469,239      L1-dcache-load-misses     #    3.64% of all L1-dcache accesses  (44.34%)
    19.127217558             55,501      L2-loads                                                      (31.80%)
    19.127217558              9,709      L2-load-misses            #   17.51% of all LL-cache accesses  (31.81%)
    19.127217558             55,409      LLC-loads                                                     (31.81%)
    19.127217558             10,186      LLC-load-misses           #   18.37% of all LL-cache accesses  (31.81%)
    19.177544537        157,173,012      mem_inst_retired.any                                          (31.79%)
    19.177544537          5,947,886      branch-instructions                                           (31.79%)
    19.177544537            291,544      branch-misses             #    4.90% of all branches          (31.79%)
    19.177544537        333,108,407      instructions              #    2.56  insn per cycle           (41.36%)
    19.177544537        130,332,638      cycles                                                        (44.36%)
    19.177544537             19,863      L1-icache-load-misses                                         (44.36%)
    19.177544537        123,549,424      L1-dcache-loads                                               (44.36%)
    19.177544537          4,780,029      L1-dcache-load-misses     #    3.87% of all L1-dcache accesses  (44.36%)
    19.177544537             57,919      L2-loads                                                      (31.79%)
    19.177544537             12,640      L2-load-misses            #   21.61% of all LL-cache accesses  (31.79%)
    19.177544537             59,038      LLC-loads                                                     (31.79%)
    19.177544537             15,054      LLC-load-misses           #   25.74% of all LL-cache accesses  (31.79%)
    19.227810962        158,204,477      mem_inst_retired.any                                          (31.83%)
    19.227810962          6,002,049      branch-instructions                                           (31.83%)
    19.227810962            288,902      branch-misses             #    4.81% of all branches          (31.83%)
    19.227810962        334,952,459      instructions              #    2.57  insn per cycle           (39.79%)
    19.227810962        130,218,643      cycles                                                        (44.30%)
    19.227810962             15,327      L1-icache-load-misses                                         (44.30%)
    19.227810962        124,057,510      L1-dcache-loads                                               (44.30%)
    19.227810962          4,985,284      L1-dcache-load-misses     #    4.02% of all L1-dcache accesses  (44.30%)
    19.227810962             56,688      L2-loads                                                      (31.83%)
    19.227810962             10,515      L2-load-misses            #   18.36% of all LL-cache accesses  (31.83%)
    19.227810962             57,875      LLC-loads                                                     (31.83%)
    19.227810962             10,530      LLC-load-misses           #   18.38% of all LL-cache accesses  (31.83%)
    19.278122145        141,094,202      mem_inst_retired.any                                          (31.80%)
    19.278122145          3,054,317      branch-instructions                                           (31.80%)
    19.278122145             65,560      branch-misses             #    2.15% of all branches          (31.80%)
    19.278122145        244,508,523      instructions              #    1.88  insn per cycle           (39.75%)
    19.278122145        130,196,287      cycles                                                        (40.19%)
    19.278122145             34,872      L1-icache-load-misses                                         (44.34%)
    19.278122145        102,309,374      L1-dcache-loads                                               (44.35%)
    19.278122145          5,035,876      L1-dcache-load-misses     #    4.92% of all L1-dcache accesses  (44.35%)
    19.278122145             38,371      L2-loads                                                      (35.98%)
    19.278122145              8,916      L2-load-misses            #   16.97% of all LL-cache accesses  (31.81%)
    19.278122145             66,735      LLC-loads                                                     (31.80%)
    19.278122145              8,647      LLC-load-misses           #   16.45% of all LL-cache accesses  (31.80%)
    19.328588394        115,734,661      mem_inst_retired.any                                          (31.70%)
    19.328588394          2,808,038      branch-instructions                                           (31.70%)
    19.328588394             59,763      branch-misses             #    2.13% of all branches          (31.70%)
    19.328588394        219,580,518      instructions              #    1.68  insn per cycle           (39.63%)
    19.328588394        130,489,241      cycles                                                        (39.63%)
    19.328588394             46,448      L1-icache-load-misses                                         (43.42%)
    19.328588394         96,920,103      L1-dcache-loads                                               (44.51%)
    19.328588394          5,886,677      L1-dcache-load-misses     #    6.07% of all L1-dcache accesses  (44.51%)
    19.328588394             79,268      L2-loads                                                      (36.59%)
    19.328588394              6,735      L2-load-misses            #    6.77% of all LL-cache accesses  (32.83%)
    19.328588394            119,836      LLC-loads                                                     (31.71%)
    19.328588394              8,649      LLC-load-misses           #    8.69% of all LL-cache accesses  (31.71%)
    19.378921515        178,046,726      mem_inst_retired.any                                          (31.79%)
    19.378921515          4,450,124      branch-instructions                                           (31.79%)
    19.378921515             95,673      branch-misses             #    2.15% of all branches          (31.79%)
    19.378921515        343,367,300      instructions              #    2.64  insn per cycle           (39.73%)
    19.378921515        130,293,306      cycles                                                        (39.73%)
    19.378921515             30,371      L1-icache-load-misses                                         (39.73%)
    19.378921515        144,848,535      L1-dcache-loads                                               (44.37%)
    19.378921515          7,081,369      L1-dcache-load-misses     #    4.89% of all L1-dcache accesses  (44.37%)
    19.378921515             69,008      L2-loads                                                      (36.43%)
    19.378921515              9,734      L2-load-misses            #   15.80% of all LL-cache accesses  (36.43%)
    19.378921515             54,238      LLC-loads                                                     (31.79%)
    19.378921515              8,968      LLC-load-misses           #   14.55% of all LL-cache accesses  (31.79%)
    19.429229491        182,637,780      mem_inst_retired.any                                          (31.81%)
    19.429229491          4,578,399      branch-instructions                                           (31.81%)
    19.429229491             95,892      branch-misses             #    2.09% of all branches          (31.80%)
    19.429229491        354,342,662      instructions              #    2.72  insn per cycle           (39.75%)
    19.429229491        130,281,995      cycles                                                        (39.76%)
    19.429229491             20,849      L1-icache-load-misses                                         (39.76%)
    19.429229491        144,711,075      L1-dcache-loads                                               (41.96%)
    19.429229491          7,101,144      L1-dcache-load-misses     #    4.91% of all L1-dcache accesses  (44.34%)
    19.429229491             57,278      L2-loads                                                      (36.39%)
    19.429229491              6,422      L2-load-misses            #   12.70% of all LL-cache accesses  (36.39%)
    19.429229491             43,836      LLC-loads                                                     (34.20%)
    19.429229491              6,539      LLC-load-misses           #   12.93% of all LL-cache accesses  (31.81%)
    19.479544337        181,995,332      mem_inst_retired.any                                          (31.80%)
    19.479544337          4,527,575      branch-instructions                                           (31.80%)
    19.479544337            100,487      branch-misses             #    2.22% of all branches          (31.80%)
    19.479544337        356,295,091      instructions              #    2.73  insn per cycle           (39.75%)
    19.479544337        130,307,712      cycles                                                        (39.75%)
    19.479544337             18,147      L1-icache-load-misses                                         (39.75%)
    19.479544337        147,467,770      L1-dcache-loads                                               (39.75%)
    19.479544337          7,158,050      L1-dcache-load-misses     #    4.85% of all L1-dcache accesses  (44.35%)
    19.479544337             48,463      L2-loads                                                      (36.41%)
    19.479544337              6,411      L2-load-misses            #   12.96% of all LL-cache accesses  (36.41%)
    19.479544337             50,441      LLC-loads                                                     (36.40%)
    19.479544337              6,157      LLC-load-misses           #   12.45% of all LL-cache accesses  (31.80%)
    19.529871853        183,349,317      mem_inst_retired.any                                          (31.79%)
    19.529871853          4,537,209      branch-instructions                                           (31.79%)
    19.529871853            250,530      branch-misses             #    5.52% of all branches          (31.79%)
    19.529871853        344,499,466      instructions              #    2.64  insn per cycle           (39.74%)
    19.529871853        130,365,492      cycles                                                        (39.74%)
    19.529871853              9,088      L1-icache-load-misses                                         (39.74%)
    19.529871853        135,578,403      L1-dcache-loads                                               (39.74%)
    19.529871853          3,987,824      L1-dcache-load-misses     #    2.94% of all L1-dcache accesses  (40.71%)
    19.529871853             55,490      L2-loads                                                      (36.41%)
    19.529871853              7,437      L2-load-misses            #   15.50% of all LL-cache accesses  (36.41%)
    19.529871853             40,470      LLC-loads                                                     (36.41%)
    19.529871853             10,211      LLC-load-misses           #   21.28% of all LL-cache accesses  (35.46%)
    19.580165163        182,570,084      mem_inst_retired.any                                          (32.07%)
    19.580165163          4,468,166      branch-instructions                                           (31.81%)
    19.580165163            236,485      branch-misses             #    5.29% of all branches          (31.82%)
    19.580165163        339,206,119      instructions              #    2.60  insn per cycle           (39.76%)
    19.580165163        130,215,423      cycles                                                        (39.76%)
    19.580165163             17,941      L1-icache-load-misses                                         (39.76%)
    19.580165163        133,465,899      L1-dcache-loads                                               (39.76%)
    19.580165163          4,029,061      L1-dcache-load-misses     #    3.02% of all L1-dcache accesses  (39.75%)
    19.580165163             50,484      L2-loads                                                      (36.11%)
    19.580165163             10,390      L2-load-misses            #   19.47% of all LL-cache accesses  (36.38%)
    19.580165163             56,228      LLC-loads                                                     (36.38%)
    19.580165163              8,542      LLC-load-misses           #   16.01% of all LL-cache accesses  (36.38%)
    19.630486998        182,800,078      mem_inst_retired.any                                          (36.41%)
    19.630486998          4,477,865      branch-instructions                                           (31.80%)
    19.630486998            241,339      branch-misses             #    5.39% of all branches          (31.80%)
    19.630486998        343,970,565      instructions              #    2.64  insn per cycle           (39.74%)
    19.630486998        130,351,359      cycles                                                        (39.74%)
    19.630486998              9,736      L1-icache-load-misses                                         (39.75%)
    19.630486998        135,823,720      L1-dcache-loads                                               (39.75%)
    19.630486998          3,507,954      L1-dcache-load-misses     #    2.58% of all L1-dcache accesses  (39.75%)
    19.630486998             69,266      L2-loads                                                      (31.80%)
    19.630486998              8,726      L2-load-misses            #   11.97% of all LL-cache accesses  (36.41%)
    19.630486998             76,531      LLC-loads                                                     (36.40%)
    19.630486998             10,427      LLC-load-misses           #   14.30% of all LL-cache accesses  (36.40%)
    19.680778902        182,655,504      mem_inst_retired.any                                          (36.37%)
    19.680778902          4,471,885      branch-instructions                                           (33.29%)
    19.680778902            235,037      branch-misses             #    5.26% of all branches          (31.81%)
    19.680778902        345,436,220      instructions              #    2.65  insn per cycle           (39.77%)
    19.680778902        130,284,666      cycles                                                        (39.77%)
    19.680778902             10,204      L1-icache-load-misses                                         (39.77%)
    19.680778902        135,835,992      L1-dcache-loads                                               (39.77%)
    19.680778902          3,767,603      L1-dcache-load-misses     #    2.77% of all L1-dcache accesses  (39.77%)
    19.680778902             73,837      L2-loads                                                      (31.81%)
    19.680778902              7,943      L2-load-misses            #   10.98% of all LL-cache accesses  (34.88%)
    19.680778902             70,889      LLC-loads                                                     (36.37%)
    19.680778902              7,785      LLC-load-misses           #   10.76% of all LL-cache accesses  (36.37%)
    19.731076996        182,667,766      mem_inst_retired.any                                          (36.38%)
    19.731076996          4,473,607      branch-instructions                                           (36.38%)
    19.731076996            242,859      branch-misses             #    5.43% of all branches          (31.81%)
    19.731076996        343,978,671      instructions              #    2.64  insn per cycle           (39.76%)
    19.731076996        130,300,060      cycles                                                        (39.76%)
    19.731076996              9,237      L1-icache-load-misses                                         (39.76%)
    19.731076996        135,950,097      L1-dcache-loads                                               (39.76%)
    19.731076996          3,761,000      L1-dcache-load-misses     #    2.77% of all L1-dcache accesses  (39.76%)
    19.731076996             64,986      L2-loads                                                      (31.81%)
    19.731076996              6,953      L2-load-misses            #   10.58% of all LL-cache accesses  (31.81%)
    19.731076996             66,413      LLC-loads                                                     (36.38%)
    19.731076996              7,006      LLC-load-misses           #   10.66% of all LL-cache accesses  (36.38%)
    19.781375938        183,325,719      mem_inst_retired.any                                          (36.38%)
    19.781375938          4,440,481      branch-instructions                                           (36.38%)
    19.781375938            238,487      branch-misses             #    5.37% of all branches          (34.48%)
    19.781375938        345,754,115      instructions              #    2.65  insn per cycle           (42.43%)
    19.781375938        130,307,990      cycles                                                        (39.76%)
    19.781375938              8,988      L1-icache-load-misses                                         (39.76%)
    19.781375938        136,411,896      L1-dcache-loads                                               (39.76%)
    19.781375938          3,619,818      L1-dcache-load-misses     #    2.65% of all L1-dcache accesses  (39.76%)
    19.781375938             67,264      L2-loads                                                      (31.81%)
    19.781375938              8,161      L2-load-misses            #   11.50% of all LL-cache accesses  (31.81%)
    19.781375938             74,712      LLC-loads                                                     (33.70%)
    19.781375938              7,028      LLC-load-misses           #    9.90% of all LL-cache accesses  (36.38%)
    19.831692721        182,929,554      mem_inst_retired.any                                          (36.41%)
    19.831692721          4,508,234      branch-instructions                                           (36.41%)
    19.831692721            245,108      branch-misses             #    5.44% of all branches          (36.41%)
    19.831692721        345,024,188      instructions              #    2.65  insn per cycle           (44.36%)
    19.831692721        130,334,925      cycles                                                        (39.75%)
    19.831692721              8,744      L1-icache-load-misses                                         (39.75%)
    19.831692721        136,386,880      L1-dcache-loads                                               (39.75%)
    19.831692721          3,955,649      L1-dcache-load-misses     #    2.90% of all L1-dcache accesses  (39.74%)
    19.831692721             74,333      L2-loads                                                      (31.79%)
    19.831692721              7,757      L2-load-misses            #    9.70% of all LL-cache accesses  (31.79%)
    19.831692721             85,673      LLC-loads                                                     (31.79%)
    19.831692721              7,737      LLC-load-misses           #    9.67% of all LL-cache accesses  (36.41%)
    19.881997429        183,307,543      mem_inst_retired.any                                          (36.39%)
    19.881997429          4,500,159      branch-instructions                                           (36.39%)
    19.881997429            238,984      branch-misses             #    5.31% of all branches          (36.39%)
    19.881997429        345,659,103      instructions              #    2.65  insn per cycle           (44.34%)
    19.881997429        130,305,167      cycles                                                        (43.67%)
    19.881997429              8,989      L1-icache-load-misses                                         (39.76%)
    19.881997429        136,077,253      L1-dcache-loads                                               (39.76%)
    19.881997429          3,914,450      L1-dcache-load-misses     #    2.88% of all L1-dcache accesses  (39.76%)
    19.881997429             71,922      L2-loads                                                      (31.81%)
    19.881997429             10,193      L2-load-misses            #   13.97% of all LL-cache accesses  (31.81%)
    19.881997429             73,985      LLC-loads                                                     (31.80%)
    19.881997429              9,212      LLC-load-misses           #   12.63% of all LL-cache accesses  (32.47%)
    19.932303508        150,853,146      mem_inst_retired.any                                          (35.86%)
    19.932303508          3,462,545      branch-instructions                                           (36.38%)
    19.932303508            166,828      branch-misses             #    4.82% of all branches          (36.39%)
    19.932303508        328,155,118      instructions              #    2.52  insn per cycle           (44.34%)
    19.932303508        130,206,402      cycles                                                        (44.34%)
    19.932303508             17,078      L1-icache-load-misses                                         (40.31%)
    19.932303508        127,487,003      L1-dcache-loads                                               (39.76%)
    19.932303508          7,363,597      L1-dcache-load-misses     #    5.78% of all L1-dcache accesses  (39.76%)
    19.932303508            102,115      L2-loads                                                      (31.80%)
    19.932303508              4,725      L2-load-misses            #    3.80% of all LL-cache accesses  (31.80%)
    19.932303508            146,341      LLC-loads                                                     (31.80%)
    19.932303508              5,137      LLC-load-misses           #    4.14% of all LL-cache accesses  (31.81%)
    19.982616067        128,576,862      mem_inst_retired.any                                          (31.81%)
    19.982616067          2,544,426      branch-instructions                                           (36.41%)
    19.982616067             59,520      branch-misses             #    2.34% of all branches          (36.40%)
    19.982616067        255,634,329      instructions              #    1.96  insn per cycle           (44.35%)
    19.982616067        130,177,466      cycles                                                        (44.35%)
    19.982616067             73,568      L1-icache-load-misses                                         (44.35%)
    19.982616067         97,261,622      L1-dcache-loads                                               (39.75%)
    19.982616067          6,542,589      L1-dcache-load-misses     #    6.73% of all L1-dcache accesses  (39.75%)
    19.982616067            151,248      L2-loads                                                      (31.79%)
    19.982616067              8,111      L2-load-misses            #    5.58% of all LL-cache accesses  (31.79%)
    19.982616067            139,629      LLC-loads                                                     (31.80%)
    19.982616067              4,342      LLC-load-misses           #    2.99% of all LL-cache accesses  (31.80%)
    20.032932388        187,494,709      mem_inst_retired.any                                          (31.80%)
    20.032932388          3,507,098      branch-instructions                                           (34.62%)
    20.032932388             71,731      branch-misses             #    2.05% of all branches          (36.40%)
    20.032932388        296,132,668      instructions              #    2.27  insn per cycle           (44.35%)
    20.032932388        130,231,739      cycles                                                        (44.35%)
    20.032932388             21,425      L1-icache-load-misses                                         (44.34%)
    20.032932388        104,780,312      L1-dcache-loads                                               (41.55%)
    20.032932388          7,048,869      L1-dcache-load-misses     #    6.73% of all L1-dcache accesses  (39.75%)
    20.032932388             75,757      L2-loads                                                      (31.80%)
    20.032932388              5,987      L2-load-misses            #    8.18% of all LL-cache accesses  (31.80%)
    20.032932388             70,651      LLC-loads                                                     (31.80%)
    20.032932388              5,732      LLC-load-misses           #    7.83% of all LL-cache accesses  (31.80%)
    20.083244701        186,260,758      mem_inst_retired.any                                          (31.80%)
    20.083244701          3,555,937      branch-instructions                                           (31.80%)
    20.083244701             80,648      branch-misses             #    2.27% of all branches          (36.39%)
    20.083244701        360,129,207      instructions              #    2.76  insn per cycle           (44.34%)
    20.083244701        130,315,540      cycles                                                        (44.34%)
    20.083244701             19,404      L1-icache-load-misses                                         (44.34%)
    20.083244701        138,043,385      L1-dcache-loads                                               (44.34%)
    20.083244701          7,550,819      L1-dcache-load-misses     #    5.47% of all L1-dcache accesses  (39.75%)
    20.083244701             52,606      L2-loads                                                      (31.80%)
    20.083244701              4,760      L2-load-misses            #    7.96% of all LL-cache accesses  (31.80%)
    20.083244701             66,960      LLC-loads                                                     (31.80%)
    20.083244701              4,898      LLC-load-misses           #    8.19% of all LL-cache accesses  (31.80%)
    20.133553528        189,980,870      mem_inst_retired.any                                          (31.81%)
    20.133553528          3,722,921      branch-instructions                                           (31.81%)
    20.133553528             87,163      branch-misses             #    2.34% of all branches          (33.38%)
    20.133553528        362,946,863      instructions              #    2.79  insn per cycle           (44.35%)
    20.133553528        130,264,343      cycles                                                        (44.35%)
    20.133553528             22,364      L1-icache-load-misses                                         (44.35%)
    20.133553528        138,304,334      L1-dcache-loads                                               (44.35%)
    20.133553528          7,660,592      L1-dcache-load-misses     #    5.54% of all L1-dcache accesses  (42.78%)
    20.133553528             60,519      L2-loads                                                      (31.79%)
    20.133553528              4,698      L2-load-misses            #    8.14% of all LL-cache accesses  (31.80%)
    20.133553528             54,926      LLC-loads                                                     (31.79%)
    20.133553528              4,476      LLC-load-misses           #    7.75% of all LL-cache accesses  (31.81%)
#           time             counts unit events
    20.183806285        189,145,748      mem_inst_retired.any                                          (31.83%)
    20.183806285          3,595,758      branch-instructions                                           (31.83%)
    20.183806285             86,221      branch-misses             #    2.40% of all branches          (31.83%)
    20.183806285        362,062,626      instructions              #    2.78  insn per cycle           (44.27%)
    20.183806285        130,151,571      cycles                                                        (44.29%)
    20.183806285             18,201      L1-icache-load-misses                                         (44.29%)
    20.183806285        136,896,002      L1-dcache-loads                                               (44.29%)
    20.183806285          7,804,851      L1-dcache-load-misses     #    5.70% of all L1-dcache accesses  (44.29%)
    20.183806285             61,857      L2-loads                                                      (31.85%)
    20.183806285              4,974      L2-load-misses            #    8.61% of all LL-cache accesses  (31.85%)
    20.183806285             53,644      LLC-loads                                                     (31.84%)
    20.183806285              4,920      LLC-load-misses           #    8.52% of all LL-cache accesses  (31.83%)
    20.234110776        186,683,072      mem_inst_retired.any                                          (31.81%)
    20.234110776          3,464,109      branch-instructions                                           (31.81%)
    20.234110776            122,395      branch-misses             #    3.53% of all branches          (31.81%)
    20.234110776        338,219,922      instructions              #    2.60  insn per cycle           (40.20%)
    20.234110776        130,226,603      cycles                                                        (44.33%)
    20.234110776             19,404      L1-icache-load-misses                                         (44.33%)
    20.234110776        128,498,550      L1-dcache-loads                                               (44.33%)
    20.234110776          6,798,166      L1-dcache-load-misses     #    5.29% of all L1-dcache accesses  (44.33%)
    20.234110776             53,822      L2-loads                                                      (31.81%)
    20.234110776              4,639      L2-load-misses            #    8.07% of all LL-cache accesses  (31.81%)
    20.234110776             61,140      LLC-loads                                                     (31.81%)
    20.234110776              4,837      LLC-load-misses           #    8.41% of all LL-cache accesses  (31.81%)
    20.284408886        172,983,399      mem_inst_retired.any                                          (31.81%)
    20.284408886          3,306,571      branch-instructions                                           (31.81%)
    20.284408886            161,517      branch-misses             #    4.88% of all branches          (31.81%)
    20.284408886        324,806,079      instructions              #    2.49  insn per cycle           (39.76%)
    20.284408886        130,281,518      cycles                                                        (43.59%)
    20.284408886             20,144      L1-icache-load-misses                                         (44.33%)
    20.284408886        117,817,482      L1-dcache-loads                                               (44.33%)
    20.284408886          4,128,409      L1-dcache-load-misses     #    3.50% of all L1-dcache accesses  (44.33%)
    20.284408886             87,358      L2-loads                                                      (32.57%)
    20.284408886              6,670      L2-load-misses            #    7.48% of all LL-cache accesses  (31.81%)
    20.284408886             91,054      LLC-loads                                                     (31.81%)
    20.284408886              5,825      LLC-load-misses           #    6.53% of all LL-cache accesses  (31.81%)
    20.334707093        175,729,416      mem_inst_retired.any                                          (31.81%)
    20.334707093          3,370,997      branch-instructions                                           (31.81%)
    20.334707093            167,240      branch-misses             #    4.96% of all branches          (31.81%)
    20.334707093        328,015,135      instructions              #    2.52  insn per cycle           (39.76%)
    20.334707093        130,277,367      cycles                                                        (39.76%)
    20.334707093             17,682      L1-icache-load-misses                                         (44.33%)
    20.334707093        117,931,289      L1-dcache-loads                                               (44.33%)
    20.334707093          4,148,682      L1-dcache-load-misses     #    3.52% of all L1-dcache accesses  (44.33%)
    20.334707093             67,826      L2-loads                                                      (36.38%)
    20.334707093              7,475      L2-load-misses            #   11.45% of all LL-cache accesses  (31.81%)
    20.334707093             62,690      LLC-loads                                                     (31.81%)
    20.334707093              6,755      LLC-load-misses           #   10.35% of all LL-cache accesses  (31.81%)
    20.385011538        174,160,207      mem_inst_retired.any                                          (31.81%)
    20.385011538          3,335,996      branch-instructions                                           (31.81%)
    20.385011538            165,118      branch-misses             #    4.95% of all branches          (31.81%)
    20.385011538        324,577,374      instructions              #    2.49  insn per cycle           (39.76%)
    20.385011538        130,297,612      cycles                                                        (39.76%)
    20.385011538             18,244      L1-icache-load-misses                                         (42.40%)
    20.385011538        117,321,100      L1-dcache-loads                                               (44.34%)
    20.385011538          4,097,677      L1-dcache-load-misses     #    3.49% of all L1-dcache accesses  (44.34%)
    20.385011538             62,633      L2-loads                                                      (36.39%)
    20.385011538              6,809      L2-load-misses            #   11.25% of all LL-cache accesses  (33.76%)
    20.385011538             58,453      LLC-loads                                                     (31.81%)
    20.385011538              6,828      LLC-load-misses           #   11.28% of all LL-cache accesses  (31.81%)
    20.435305626        174,311,171      mem_inst_retired.any                                          (31.81%)
    20.435305626          3,320,130      branch-instructions                                           (31.81%)
    20.435305626            156,670      branch-misses             #    4.72% of all branches          (31.81%)
    20.435305626        326,247,698      instructions              #    2.50  insn per cycle           (39.76%)
    20.435305626        130,273,615      cycles                                                        (39.77%)
    20.435305626             17,407      L1-icache-load-misses                                         (39.76%)
    20.435305626        117,352,935      L1-dcache-loads                                               (44.33%)
    20.435305626          3,676,686      L1-dcache-load-misses     #    3.13% of all L1-dcache accesses  (44.33%)
    20.435305626             70,832      L2-loads                                                      (36.37%)
    20.435305626              8,530      L2-load-misses            #   11.39% of all LL-cache accesses  (36.37%)
    20.435305626             78,888      LLC-loads                                                     (31.81%)
    20.435305626              7,487      LLC-load-misses           #   10.00% of all LL-cache accesses  (31.81%)
    20.485599733        173,746,095      mem_inst_retired.any                                          (31.81%)
    20.485599733          3,291,606      branch-instructions                                           (31.81%)
    20.485599733            153,820      branch-misses             #    4.67% of all branches          (31.81%)
    20.485599733        327,212,852      instructions              #    2.51  insn per cycle           (39.77%)
    20.485599733        130,265,717      cycles                                                        (39.76%)
    20.485599733             18,734      L1-icache-load-misses                                         (39.77%)
    20.485599733        117,537,505      L1-dcache-loads                                               (41.21%)
    20.485599733          3,881,902      L1-dcache-load-misses     #    3.30% of all L1-dcache accesses  (44.33%)
    20.485599733             71,907      L2-loads                                                      (36.37%)
    20.485599733              6,496      L2-load-misses            #    8.96% of all LL-cache accesses  (36.37%)
    20.485599733             73,052      LLC-loads                                                     (34.94%)
    20.485599733              6,308      LLC-load-misses           #    8.70% of all LL-cache accesses  (31.81%)
    20.535900361        173,247,641      mem_inst_retired.any                                          (31.81%)
    20.535900361          3,293,571      branch-instructions                                           (31.81%)
    20.535900361            165,470      branch-misses             #    5.02% of all branches          (31.81%)
    20.535900361        323,988,133      instructions              #    2.49  insn per cycle           (39.76%)
    20.535900361        130,292,218      cycles                                                        (39.76%)
    20.535900361             15,269      L1-icache-load-misses                                         (39.76%)
    20.535900361        117,019,480      L1-dcache-loads                                               (39.76%)
    20.535900361          4,030,944      L1-dcache-load-misses     #    3.44% of all L1-dcache accesses  (44.34%)
    20.535900361             74,970      L2-loads                                                      (36.38%)
    20.535900361              7,343      L2-load-misses            #    9.38% of all LL-cache accesses  (36.38%)
    20.535900361             81,671      LLC-loads                                                     (36.38%)
    20.535900361              6,356      LLC-load-misses           #    8.12% of all LL-cache accesses  (31.81%)
    20.586189589        175,490,193      mem_inst_retired.any                                          (31.82%)
    20.586189589          3,338,681      branch-instructions                                           (31.82%)
    20.586189589            154,817      branch-misses             #    4.64% of all branches          (31.81%)
    20.586189589        326,198,400      instructions              #    2.51  insn per cycle           (39.76%)
    20.586189589        130,214,041      cycles                                                        (39.76%)
    20.586189589             18,997      L1-icache-load-misses                                         (39.76%)
    20.586189589        118,755,595      L1-dcache-loads                                               (39.76%)
    20.586189589          3,845,470      L1-dcache-load-misses     #    3.24% of all L1-dcache accesses  (40.03%)
    20.586189589             75,655      L2-loads                                                      (36.38%)
    20.586189589              8,766      L2-load-misses            #   11.82% of all LL-cache accesses  (36.38%)
    20.586189589             72,610      LLC-loads                                                     (36.38%)
    20.586189589              7,831      LLC-load-misses           #   10.56% of all LL-cache accesses  (36.13%)
    20.636498425        177,772,616      mem_inst_retired.any                                          (32.72%)
    20.636498425          3,376,499      branch-instructions                                           (31.80%)
    20.636498425            162,713      branch-misses             #    4.82% of all branches          (31.80%)
    20.636498425        333,837,459      instructions              #    2.56  insn per cycle           (39.76%)
    20.636498425        130,320,614      cycles                                                        (39.75%)
    20.636498425             12,534      L1-icache-load-misses                                         (39.76%)
    20.636498425        120,127,067      L1-dcache-loads                                               (39.76%)
    20.636498425          3,778,502      L1-dcache-load-misses     #    3.15% of all L1-dcache accesses  (39.76%)
    20.636498425             73,329      L2-loads                                                      (35.46%)
    20.636498425              7,417      L2-load-misses            #   10.79% of all LL-cache accesses  (36.39%)
    20.636498425             64,140      LLC-loads                                                     (36.39%)
    20.636498425              6,406      LLC-load-misses           #    9.32% of all LL-cache accesses  (36.39%)
    20.686801325        173,572,284      mem_inst_retired.any                                          (36.39%)
    20.686801325          3,288,031      branch-instructions                                           (31.81%)
    20.686801325            157,320      branch-misses             #    4.78% of all branches          (31.81%)
    20.686801325        327,159,396      instructions              #    2.51  insn per cycle           (39.76%)
    20.686801325        130,307,273      cycles                                                        (39.76%)
    20.686801325             14,233      L1-icache-load-misses                                         (39.76%)
    20.686801325        117,561,355      L1-dcache-loads                                               (39.76%)
    20.686801325          4,252,476      L1-dcache-load-misses     #    3.62% of all L1-dcache accesses  (39.76%)
    20.686801325             69,506      L2-loads                                                      (31.81%)
    20.686801325              8,906      L2-load-misses            #   13.19% of all LL-cache accesses  (36.39%)
    20.686801325             65,523      LLC-loads                                                     (36.39%)
    20.686801325              8,280      LLC-load-misses           #   12.26% of all LL-cache accesses  (36.39%)
    20.737095670        174,968,226      mem_inst_retired.any                                          (36.37%)
    20.737095670          3,399,942      branch-instructions                                           (33.92%)
    20.737095670            162,300      branch-misses             #    4.77% of all branches          (31.81%)
    20.737095670        328,750,450      instructions              #    2.52  insn per cycle           (39.77%)
    20.737095670        130,284,494      cycles                                                        (39.77%)
    20.737095670             12,098      L1-icache-load-misses                                         (39.77%)
    20.737095670        117,141,937      L1-dcache-loads                                               (39.77%)
    20.737095670          3,934,261      L1-dcache-load-misses     #    3.36% of all L1-dcache accesses  (39.77%)
    20.737095670             76,307      L2-loads                                                      (31.81%)
    20.737095670              6,387      L2-load-misses            #    8.52% of all LL-cache accesses  (34.26%)
    20.737095670             73,692      LLC-loads                                                     (36.37%)
    20.737095670              8,039      LLC-load-misses           #   10.72% of all LL-cache accesses  (36.37%)
    20.787387835        173,920,217      mem_inst_retired.any                                          (36.37%)
    20.787387835          3,358,711      branch-instructions                                           (36.37%)
    20.787387835            157,458      branch-misses             #    4.69% of all branches          (31.81%)
    20.787387835        326,852,550      instructions              #    2.51  insn per cycle           (39.76%)
    20.787387835        130,286,723      cycles                                                        (39.76%)
    20.787387835             13,398      L1-icache-load-misses                                         (39.76%)
    20.787387835        116,837,125      L1-dcache-loads                                               (39.77%)
    20.787387835          3,999,601      L1-dcache-load-misses     #    3.42% of all L1-dcache accesses  (39.77%)
    20.787387835             84,121      L2-loads                                                      (31.81%)
    20.787387835              7,880      L2-load-misses            #    9.70% of all LL-cache accesses  (31.81%)
    20.787387835             78,434      LLC-loads                                                     (36.38%)
    20.787387835              7,606      LLC-load-misses           #    9.36% of all LL-cache accesses  (36.38%)
    20.837694966        176,450,327      mem_inst_retired.any                                          (36.39%)
    20.837694966          3,735,435      branch-instructions                                           (36.39%)
    20.837694966            151,847      branch-misses             #    4.07% of all branches          (35.11%)
    20.837694966        328,294,878      instructions              #    2.52  insn per cycle           (43.06%)
    20.837694966        130,329,954      cycles                                                        (39.75%)
    20.837694966             11,606      L1-icache-load-misses                                         (39.75%)
    20.837694966        117,808,612      L1-dcache-loads                                               (39.75%)
    20.837694966          4,442,053      L1-dcache-load-misses     #    3.77% of all L1-dcache accesses  (39.75%)
    20.837694966             80,205      L2-loads                                                      (31.80%)
    20.837694966             16,348      L2-load-misses            #   20.37% of all LL-cache accesses  (31.80%)
    20.837694966             80,284      LLC-loads                                                     (33.07%)
    20.837694966             17,076      LLC-load-misses           #   21.28% of all LL-cache accesses  (36.40%)
    20.888006652        134,986,158      mem_inst_retired.any                                          (36.38%)
    20.888006652          3,466,258      branch-instructions                                           (36.38%)
    20.888006652             78,236      branch-misses             #    2.26% of all branches          (36.38%)
    20.888006652        247,301,987      instructions              #    1.90  insn per cycle           (44.33%)
    20.888006652        130,174,534      cycles                                                        (39.77%)
    20.888006652             64,407      L1-icache-load-misses                                         (39.77%)
    20.888006652        112,707,798      L1-dcache-loads                                               (39.76%)
    20.888006652          6,174,807      L1-dcache-load-misses     #    5.48% of all L1-dcache accesses  (39.76%)
    20.888006652             70,037      L2-loads                                                      (31.81%)
    20.888006652              6,328      L2-load-misses            #    7.61% of all LL-cache accesses  (31.81%)
    20.888006652             96,298      LLC-loads                                                     (31.81%)
    20.888006652             10,657      LLC-load-misses           #   12.81% of all LL-cache accesses  (36.38%)
    20.938353335        170,749,301      mem_inst_retired.any                                          (36.44%)
    20.938353335          4,084,486      branch-instructions                                           (36.44%)
    20.938353335             81,931      branch-misses             #    2.01% of all branches          (36.44%)
    20.938353335        265,184,095      instructions              #    2.04  insn per cycle           (44.38%)
    20.938353335        130,247,382      cycles                                                        (44.34%)
    20.938353335             72,786      L1-icache-load-misses                                         (39.72%)
    20.938353335        116,796,102      L1-dcache-loads                                               (39.72%)
    20.938353335          6,855,040      L1-dcache-load-misses     #    5.87% of all L1-dcache accesses  (39.72%)
    20.938353335             37,273      L2-loads                                                      (31.78%)
    20.938353335              9,706      L2-load-misses            #   28.24% of all LL-cache accesses  (31.78%)
    20.938353335             31,470      LLC-loads                                                     (31.79%)
    20.938353335              7,924      LLC-load-misses           #   23.05% of all LL-cache accesses  (31.81%)
    20.988681323        180,258,503      mem_inst_retired.any                                          (35.14%)
    20.988681323          4,740,410      branch-instructions                                           (36.41%)
    20.988681323            107,184      branch-misses             #    2.26% of all branches          (36.41%)
    20.988681323        354,216,834      instructions              #    2.72  insn per cycle           (44.36%)
    20.988681323        130,339,461      cycles                                                        (44.36%)
    20.988681323             13,510      L1-icache-load-misses                                         (41.04%)
    20.988681323        147,171,421      L1-dcache-loads                                               (39.74%)
    20.988681323          7,434,301      L1-dcache-load-misses     #    5.05% of all L1-dcache accesses  (39.74%)
    20.988681323             39,713      L2-loads                                                      (31.80%)
    20.988681323              6,460      L2-load-misses            #   14.92% of all LL-cache accesses  (31.80%)
    20.988681323             46,860      LLC-loads                                                     (31.79%)
    20.988681323              6,026      LLC-load-misses           #   13.92% of all LL-cache accesses  (31.80%)
    21.038975015        180,645,246      mem_inst_retired.any                                          (31.81%)
    21.038975015          4,663,857      branch-instructions                                           (36.37%)
    21.038975015            106,850      branch-misses             #    2.29% of all branches          (36.37%)
    21.038975015        353,673,270      instructions              #    2.71  insn per cycle           (44.33%)
    21.038975015        130,293,504      cycles                                                        (44.33%)
    21.038975015             13,357      L1-icache-load-misses                                         (44.33%)
    21.038975015        146,892,059      L1-dcache-loads                                               (39.77%)
    21.038975015          7,289,031      L1-dcache-load-misses     #    4.96% of all L1-dcache accesses  (39.77%)
    21.038975015             28,295      L2-loads                                                      (31.81%)
    21.038975015              6,116      L2-load-misses            #   20.91% of all LL-cache accesses  (31.81%)
    21.038975015             30,213      LLC-loads                                                     (31.81%)
    21.038975015              6,349      LLC-load-misses           #   21.70% of all LL-cache accesses  (31.81%)
    21.089264867        180,363,497      mem_inst_retired.any                                          (31.82%)
    21.089264867          4,892,178      branch-instructions                                           (33.93%)
    21.089264867            211,719      branch-misses             #    4.33% of all branches          (36.37%)
    21.089264867        349,225,736      instructions              #    2.68  insn per cycle           (44.32%)
    21.089264867        130,252,920      cycles                                                        (44.32%)
    21.089264867             14,329      L1-icache-load-misses                                         (44.32%)
    21.089264867        146,233,926      L1-dcache-loads                                               (42.23%)
    21.089264867          7,320,520      L1-dcache-load-misses     #    5.01% of all L1-dcache accesses  (39.77%)
    21.089264867             30,144      L2-loads                                                      (31.82%)
    21.089264867              6,000      L2-load-misses            #   20.44% of all LL-cache accesses  (31.82%)
    21.089264867             28,576      LLC-loads                                                     (31.82%)
    21.089264867              9,401      LLC-load-misses           #   32.02% of all LL-cache accesses  (31.82%)
    21.139566231        179,710,459      mem_inst_retired.any                                          (31.81%)
    21.139566231          4,868,359      branch-instructions                                           (31.81%)
    21.139566231            241,166      branch-misses             #    4.95% of all branches          (36.38%)
    21.139566231        346,640,042      instructions              #    2.66  insn per cycle           (44.34%)
    21.139566231        130,314,869      cycles                                                        (44.33%)
    21.139566231             12,206      L1-icache-load-misses                                         (44.34%)
    21.139566231        134,500,904      L1-dcache-loads                                               (44.33%)
    21.139566231          3,885,788      L1-dcache-load-misses     #    2.89% of all L1-dcache accesses  (39.76%)
    21.139566231             43,834      L2-loads                                                      (31.81%)
    21.139566231              8,057      L2-load-misses            #   18.26% of all LL-cache accesses  (31.81%)
    21.139566231             44,418      LLC-loads                                                     (31.81%)
    21.139566231              7,871      LLC-load-misses           #   17.84% of all LL-cache accesses  (31.81%)
    21.189872612        179,171,561      mem_inst_retired.any                                          (31.81%)
    21.189872612          4,884,008      branch-instructions                                           (31.80%)
    21.189872612            241,204      branch-misses             #    4.94% of all branches          (32.74%)
    21.189872612        346,762,116      instructions              #    2.66  insn per cycle           (44.34%)
    21.189872612        130,302,437      cycles                                                        (44.34%)
    21.189872612             12,485      L1-icache-load-misses                                         (44.34%)
    21.189872612        134,444,349      L1-dcache-loads                                               (44.34%)
    21.189872612          3,995,687      L1-dcache-load-misses     #    2.97% of all L1-dcache accesses  (43.42%)
    21.189872612             42,247      L2-loads                                                      (31.81%)
    21.189872612              7,313      L2-load-misses            #   17.47% of all LL-cache accesses  (31.81%)
    21.189872612             41,493      LLC-loads                                                     (31.81%)
    21.189872612              7,611      LLC-load-misses           #   18.18% of all LL-cache accesses  (31.81%)
    21.240173305        182,272,600      mem_inst_retired.any                                          (31.81%)
    21.240173305          4,882,691      branch-instructions                                           (31.81%)
    21.240173305            224,980      branch-misses             #    4.61% of all branches          (31.81%)
    21.240173305        348,449,833      instructions              #    2.67  insn per cycle           (44.06%)
    21.240173305        130,281,317      cycles                                                        (44.33%)
    21.240173305             13,365      L1-icache-load-misses                                         (44.33%)
    21.240173305        135,028,967      L1-dcache-loads                                               (44.33%)
    21.240173305          3,375,346      L1-dcache-load-misses     #    2.50% of all L1-dcache accesses  (44.33%)
    21.240173305             49,534      L2-loads                                                      (31.81%)
    21.240173305              8,009      L2-load-misses            #   16.51% of all LL-cache accesses  (31.81%)
    21.240173305             47,457      LLC-loads                                                     (31.81%)
    21.240173305              8,126      LLC-load-misses           #   16.76% of all LL-cache accesses  (31.81%)
    21.290472989        180,012,707      mem_inst_retired.any                                          (31.81%)
    21.290472989          4,871,032      branch-instructions                                           (31.81%)
    21.290472989            246,808      branch-misses             #    5.07% of all branches          (31.81%)
    21.290472989        346,233,747      instructions              #    2.66  insn per cycle           (39.76%)
    21.290472989        130,313,908      cycles                                                        (44.33%)
    21.290472989             12,281      L1-icache-load-misses                                         (44.34%)
    21.290472989        134,422,460      L1-dcache-loads                                               (44.34%)
    21.290472989          3,782,993      L1-dcache-load-misses     #    2.81% of all L1-dcache accesses  (44.34%)
    21.290472989             50,342      L2-loads                                                      (31.81%)
    21.290472989              6,825      L2-load-misses            #   13.81% of all LL-cache accesses  (31.81%)
    21.290472989             48,517      LLC-loads                                                     (31.81%)
    21.290472989              7,152      LLC-load-misses           #   14.47% of all LL-cache accesses  (31.81%)
    21.340767041        180,008,597      mem_inst_retired.any                                          (31.81%)
    21.340767041          4,837,954      branch-instructions                                           (31.81%)
    21.340767041            226,782      branch-misses             #    4.69% of all branches          (31.81%)
    21.340767041        347,725,079      instructions              #    2.67  insn per cycle           (39.77%)
    21.340767041        130,290,115      cycles                                                        (42.87%)
    21.340767041             12,602      L1-icache-load-misses                                         (44.32%)
    21.340767041        134,566,394      L1-dcache-loads                                               (44.32%)
    21.340767041          3,717,151      L1-dcache-load-misses     #    2.76% of all L1-dcache accesses  (44.33%)
    21.340767041             42,211      L2-loads                                                      (33.28%)
    21.340767041              7,342      L2-load-misses            #   16.54% of all LL-cache accesses  (31.81%)
    21.340767041             46,586      LLC-loads                                                     (31.81%)
    21.340767041              7,044      LLC-load-misses           #   15.87% of all LL-cache accesses  (31.81%)
    21.391060502        179,138,340      mem_inst_retired.any                                          (31.81%)
    21.391060502          4,834,301      branch-instructions                                           (31.81%)
    21.391060502            242,643      branch-misses             #    5.02% of all branches          (31.81%)
    21.391060502        345,518,314      instructions              #    2.65  insn per cycle           (39.76%)
    21.391060502        130,283,611      cycles                                                        (39.76%)
    21.391060502             10,776      L1-icache-load-misses                                         (44.33%)
    21.391060502        134,701,986      L1-dcache-loads                                               (44.33%)
    21.391060502          3,778,509      L1-dcache-load-misses     #    2.81% of all L1-dcache accesses  (44.33%)
    21.391060502             44,142      L2-loads                                                      (36.38%)
    21.391060502              7,355      L2-load-misses            #   15.69% of all LL-cache accesses  (31.81%)
    21.391060502             49,589      LLC-loads                                                     (31.81%)
    21.391060502              7,751      LLC-load-misses           #   16.54% of all LL-cache accesses  (31.81%)
#           time             counts unit events
    21.441369229        180,893,575      mem_inst_retired.any                                          (31.80%)
    21.441369229          4,947,161      branch-instructions                                           (31.80%)
    21.441369229            241,396      branch-misses             #    4.88% of all branches          (31.80%)
    21.441369229        347,685,403      instructions              #    2.67  insn per cycle           (39.75%)
    21.441369229        130,317,128      cycles                                                        (39.75%)
    21.441369229             14,104      L1-icache-load-misses                                         (41.69%)
    21.441369229        134,872,410      L1-dcache-loads                                               (44.34%)
    21.441369229          3,874,000      L1-dcache-load-misses     #    2.87% of all L1-dcache accesses  (44.34%)
    21.441369229             39,504      L2-loads                                                      (36.39%)
    21.441369229              9,451      L2-load-misses            #   22.84% of all LL-cache accesses  (34.47%)
    21.441369229             43,251      LLC-loads                                                     (31.80%)
    21.441369229              8,130      LLC-load-misses           #   19.65% of all LL-cache accesses  (31.81%)
    21.491663419        179,972,359      mem_inst_retired.any                                          (31.81%)
    21.491663419          4,934,727      branch-instructions                                           (31.81%)
    21.491663419            227,256      branch-misses             #    4.61% of all branches          (31.81%)
    21.491663419        348,220,996      instructions              #    2.67  insn per cycle           (39.76%)
    21.491663419        130,285,195      cycles                                                        (39.76%)
    21.491663419             17,589      L1-icache-load-misses                                         (39.76%)
    21.491663419        130,463,203      L1-dcache-loads                                               (44.33%)
    21.491663419          5,662,224      L1-dcache-load-misses     #    4.34% of all L1-dcache accesses  (44.33%)
    21.491663419             61,841      L2-loads                                                      (36.38%)
    21.491663419              7,037      L2-load-misses            #   13.45% of all LL-cache accesses  (36.38%)
    21.491663419             42,817      LLC-loads                                                     (31.81%)
    21.491663419              6,648      LLC-load-misses           #   12.70% of all LL-cache accesses  (31.81%)
    21.542004159        114,947,119      mem_inst_retired.any                                          (31.79%)
    21.542004159          4,268,869      branch-instructions                                           (31.78%)
    21.542004159            101,329      branch-misses             #    2.37% of all branches          (31.78%)
    21.542004159        266,006,799      instructions              #    2.04  insn per cycle           (39.72%)
    21.542004159        130,229,937      cycles                                                        (39.72%)
    21.542004159             39,504      L1-icache-load-misses                                         (39.72%)
    21.542004159         96,839,089      L1-dcache-loads                                               (40.45%)
    21.542004159          8,691,486      L1-dcache-load-misses     #    8.98% of all L1-dcache accesses  (44.38%)
    21.542004159            166,718      L2-loads                                                      (36.44%)
    21.542004159              9,414      L2-load-misses            #    6.54% of all LL-cache accesses  (36.45%)
    21.542004159            121,122      LLC-loads                                                     (35.73%)
    21.542004159              8,224      LLC-load-misses           #    5.71% of all LL-cache accesses  (31.78%)
    21.592458563        118,538,536      mem_inst_retired.any                                          (31.71%)
    21.592458563          3,927,964      branch-instructions                                           (31.71%)
    21.592458563             92,117      branch-misses             #    2.35% of all branches          (31.71%)
    21.592458563        243,301,767      instructions              #    1.86  insn per cycle           (39.64%)
    21.592458563        130,478,203      cycles                                                        (39.64%)
    21.592458563             38,886      L1-icache-load-misses                                         (39.64%)
    21.592458563        126,253,616      L1-dcache-loads                                               (39.64%)
    21.592458563          9,604,382      L1-dcache-load-misses     #    7.61% of all L1-dcache accesses  (43.66%)
    21.592458563            114,533      L2-loads                                                      (36.58%)
    21.592458563             13,820      L2-load-misses            #   11.65% of all LL-cache accesses  (36.57%)
    21.592458563            122,735      LLC-loads                                                     (36.56%)
    21.592458563             14,587      LLC-load-misses           #   12.30% of all LL-cache accesses  (32.57%)
    21.642770442        174,360,907      mem_inst_retired.any                                          (31.80%)
    21.642770442          6,454,420      branch-instructions                                           (31.80%)
    21.642770442            138,288      branch-misses             #    2.14% of all branches          (31.80%)
    21.642770442        364,664,576      instructions              #    2.80  insn per cycle           (39.75%)
    21.642770442        130,321,526      cycles                                                        (39.75%)
    21.642770442             10,348      L1-icache-load-misses                                         (39.75%)
    21.642770442        140,758,787      L1-dcache-loads                                               (39.75%)
    21.642770442         10,314,999      L1-dcache-load-misses     #    7.33% of all L1-dcache accesses  (39.75%)
    21.642770442             67,481      L2-loads                                                      (36.40%)
    21.642770442              8,770      L2-load-misses            #   15.15% of all LL-cache accesses  (36.40%)
    21.642770442             48,294      LLC-loads                                                     (36.40%)
    21.642770442              9,300      LLC-load-misses           #   16.07% of all LL-cache accesses  (36.39%)
    21.693070030        173,403,920      mem_inst_retired.any                                          (33.86%)
    21.693070030          6,393,221      branch-instructions                                           (31.81%)
    21.693070030            140,406      branch-misses             #    2.20% of all branches          (31.81%)
    21.693070030        364,396,353      instructions              #    2.80  insn per cycle           (39.76%)
    21.693070030        130,304,748      cycles                                                        (39.76%)
    21.693070030             11,828      L1-icache-load-misses                                         (39.76%)
    21.693070030        129,054,948      L1-dcache-loads                                               (39.76%)
    21.693070030          5,927,911      L1-dcache-load-misses     #    4.59% of all L1-dcache accesses  (39.76%)
    21.693070030            103,401      L2-loads                                                      (34.32%)
    21.693070030             10,524      L2-load-misses            #   11.33% of all LL-cache accesses  (36.38%)
    21.693070030             82,410      LLC-loads                                                     (36.38%)
    21.693070030              8,608      LLC-load-misses           #    9.27% of all LL-cache accesses  (36.38%)
    21.743375943        156,626,961      mem_inst_retired.any                                          (36.39%)
    21.743375943          5,449,295      branch-instructions                                           (31.80%)
    21.743375943            297,890      branch-misses             #    5.47% of all branches          (31.80%)
    21.743375943        326,490,734      instructions              #    2.51  insn per cycle           (39.76%)
    21.743375943        130,312,700      cycles                                                        (39.76%)
    21.743375943             10,976      L1-icache-load-misses                                         (39.76%)
    21.743375943        120,951,459      L1-dcache-loads                                               (39.76%)
    21.743375943          4,860,211      L1-dcache-load-misses     #    4.02% of all L1-dcache accesses  (39.76%)
    21.743375943             86,737      L2-loads                                                      (31.81%)
    21.743375943              9,156      L2-load-misses            #   10.98% of all LL-cache accesses  (36.39%)
    21.743375943             80,061      LLC-loads                                                     (36.39%)
    21.743375943              9,274      LLC-load-misses           #   11.12% of all LL-cache accesses  (36.39%)
    21.793672013        156,970,496      mem_inst_retired.any                                          (36.38%)
    21.793672013          5,481,999      branch-instructions                                           (35.07%)
    21.793672013            300,302      branch-misses             #    5.48% of all branches          (31.81%)
    21.793672013        325,702,350      instructions              #    2.50  insn per cycle           (39.76%)
    21.793672013        130,301,209      cycles                                                        (39.76%)
    21.793672013             11,186      L1-icache-load-misses                                         (39.76%)
    21.793672013        121,003,579      L1-dcache-loads                                               (39.76%)
    21.793672013          4,437,369      L1-dcache-load-misses     #    3.67% of all L1-dcache accesses  (39.76%)
    21.793672013             89,476      L2-loads                                                      (31.81%)
    21.793672013             10,561      L2-load-misses            #   12.77% of all LL-cache accesses  (33.11%)
    21.793672013             75,907      LLC-loads                                                     (36.38%)
    21.793672013              8,815      LLC-load-misses           #   10.66% of all LL-cache accesses  (36.38%)
    21.843974088        156,065,631      mem_inst_retired.any                                          (36.39%)
    21.843974088          5,412,812      branch-instructions                                           (36.39%)
    21.843974088            285,145      branch-misses             #    5.27% of all branches          (31.81%)
    21.843974088        324,797,289      instructions              #    2.49  insn per cycle           (39.76%)
    21.843974088        130,285,904      cycles                                                        (39.76%)
    21.843974088             17,806      L1-icache-load-misses                                         (39.76%)
    21.843974088        120,353,507      L1-dcache-loads                                               (39.76%)
    21.843974088          4,588,095      L1-dcache-load-misses     #    3.81% of all L1-dcache accesses  (39.76%)
    21.843974088            110,636      L2-loads                                                      (31.81%)
    21.843974088             16,990      L2-load-misses            #   15.08% of all LL-cache accesses  (31.81%)
    21.843974088            114,680      LLC-loads                                                     (36.38%)
    21.843974088             14,975      LLC-load-misses           #   13.29% of all LL-cache accesses  (36.39%)
    21.894291243        149,301,601      mem_inst_retired.any                                          (36.40%)
    21.894291243          5,413,739      branch-instructions                                           (36.40%)
    21.894291243            301,702      branch-misses             #    5.57% of all branches          (36.29%)
    21.894291243        324,083,851      instructions              #    2.49  insn per cycle           (44.24%)
    21.894291243        130,301,155      cycles                                                        (39.74%)
    21.894291243             20,856      L1-icache-load-misses                                         (39.75%)
    21.894291243        121,553,415      L1-dcache-loads                                               (39.75%)
    21.894291243          4,421,890      L1-dcache-load-misses     #    3.64% of all L1-dcache accesses  (39.75%)
    21.894291243             90,109      L2-loads                                                      (31.80%)
    21.894291243             11,289      L2-load-misses            #   11.68% of all LL-cache accesses  (31.80%)
    21.894291243            103,225      LLC-loads                                                     (31.90%)
    21.894291243             14,234      LLC-load-misses           #   14.72% of all LL-cache accesses  (36.40%)
    21.944603681        156,883,352      mem_inst_retired.any                                          (36.40%)
    21.944603681          5,429,509      branch-instructions                                           (36.40%)
    21.944603681            300,253      branch-misses             #    5.53% of all branches          (36.39%)
    21.944603681        324,461,613      instructions              #    2.49  insn per cycle           (44.34%)
    21.944603681        130,274,290      cycles                                                        (40.89%)
    21.944603681             18,766      L1-icache-load-misses                                         (39.75%)
    21.944603681        122,798,227      L1-dcache-loads                                               (39.75%)
    21.944603681          5,074,162      L1-dcache-load-misses     #    4.13% of all L1-dcache accesses  (39.75%)
    21.944603681             89,616      L2-loads                                                      (31.80%)
    21.944603681             13,769      L2-load-misses            #   15.93% of all LL-cache accesses  (31.80%)
    21.944603681             83,201      LLC-loads                                                     (31.80%)
    21.944603681             12,833      LLC-load-misses           #   14.85% of all LL-cache accesses  (35.24%)
    21.994905961        158,211,145      mem_inst_retired.any                                          (36.39%)
    21.994905961          5,509,803      branch-instructions                                           (36.39%)
    21.994905961            297,695      branch-misses             #    5.40% of all branches          (36.38%)
    21.994905961        328,635,731      instructions              #    2.52  insn per cycle           (44.34%)
    21.994905961        130,301,397      cycles                                                        (44.34%)
    21.994905961             16,826      L1-icache-load-misses                                         (39.76%)
    21.994905961        120,507,425      L1-dcache-loads                                               (39.76%)
    21.994905961          4,758,524      L1-dcache-load-misses     #    3.95% of all L1-dcache accesses  (39.76%)
    21.994905961            108,190      L2-loads                                                      (31.81%)
    21.994905961             10,044      L2-load-misses            #    9.32% of all LL-cache accesses  (31.81%)
    21.994905961            107,261      LLC-loads                                                     (31.81%)
    21.994905961              8,897      LLC-load-misses           #    8.26% of all LL-cache accesses  (31.81%)
    22.045216455        115,435,927      mem_inst_retired.any                                          (34.05%)
    22.045216455         11,745,406      branch-instructions                                           (36.39%)
    22.045216455            392,522      branch-misses             #    3.34% of all branches          (36.39%)
    22.045216455        303,297,947      instructions              #    2.33  insn per cycle           (44.34%)
    22.045216455        130,192,313      cycles                                                        (44.34%)
    22.045216455             21,597      L1-icache-load-misses                                         (42.12%)
    22.045216455        111,670,529      L1-dcache-loads                                               (39.76%)
    22.045216455          7,664,906      L1-dcache-load-misses     #    6.86% of all L1-dcache accesses  (39.75%)
    22.045216455            110,542      L2-loads                                                      (31.80%)
    22.045216455              3,490      L2-load-misses            #    2.37% of all LL-cache accesses  (31.80%)
    22.045216455            183,462      LLC-loads                                                     (31.80%)
    22.045216455              5,458      LLC-load-misses           #    3.71% of all LL-cache accesses  (31.80%)
    22.095673124        106,536,725      mem_inst_retired.any                                          (31.72%)
    22.095673124         14,111,497      branch-instructions                                           (36.59%)
    22.095673124            477,276      branch-misses             #    3.38% of all branches          (36.59%)
    22.095673124        259,907,112      instructions              #    1.99  insn per cycle           (44.51%)
    22.095673124        130,553,728      cycles                                                        (44.51%)
    22.095673124            129,956      L1-icache-load-misses                                         (44.52%)
    22.095673124         88,559,453      L1-dcache-loads                                               (39.64%)
    22.095673124          6,748,096      L1-dcache-load-misses     #    7.62% of all L1-dcache accesses  (39.62%)
    22.095673124             76,947      L2-loads                                                      (31.70%)
    22.095673124              6,859      L2-load-misses            #    6.36% of all LL-cache accesses  (31.69%)
    22.095673124            138,631      LLC-loads                                                     (31.70%)
    22.095673124              4,819      LLC-load-misses           #    4.47% of all LL-cache accesses  (31.72%)
    22.146019099        149,711,175      mem_inst_retired.any                                          (31.79%)
    22.146019099         18,555,345      branch-instructions                                           (32.51%)
    22.146019099            575,279      branch-misses             #    3.10% of all branches          (36.45%)
    22.146019099        350,191,952      instructions              #    2.69  insn per cycle           (44.39%)
    22.146019099        130,329,674      cycles                                                        (44.39%)
    22.146019099             19,607      L1-icache-load-misses                                         (44.39%)
    22.146019099        119,894,745      L1-dcache-loads                                               (43.70%)
    22.146019099          8,320,188      L1-dcache-load-misses     #    6.94% of all L1-dcache accesses  (39.71%)
    22.146019099             68,663      L2-loads                                                      (31.76%)
    22.146019099              4,438      L2-load-misses            #    6.82% of all LL-cache accesses  (31.76%)
    22.146019099             61,532      LLC-loads                                                     (31.76%)
    22.146019099              3,824      LLC-load-misses           #    5.87% of all LL-cache accesses  (31.79%)
    22.196339499        148,627,660      mem_inst_retired.any                                          (31.80%)
    22.196339499         18,220,116      branch-instructions                                           (31.80%)
    22.196339499            601,127      branch-misses             #    3.30% of all branches          (35.80%)
    22.196339499        347,890,696      instructions              #    2.67  insn per cycle           (44.35%)
    22.196339499        130,304,163      cycles                                                        (44.35%)
    22.196339499             20,547      L1-icache-load-misses                                         (44.35%)
    22.196339499        121,071,729      L1-dcache-loads                                               (44.35%)
    22.196339499          8,264,007      L1-dcache-load-misses     #    6.83% of all L1-dcache accesses  (40.37%)
    22.196339499             77,053      L2-loads                                                      (31.80%)
    22.196339499              3,352      L2-load-misses            #    5.42% of all LL-cache accesses  (31.80%)
    22.196339499             46,610      LLC-loads                                                     (31.80%)
    22.196339499              3,846      LLC-load-misses           #    6.22% of all LL-cache accesses  (31.80%)
    22.246633388        150,654,418      mem_inst_retired.any                                          (31.81%)
    22.246633388         18,560,608      branch-instructions                                           (31.81%)
    22.246633388            555,744      branch-misses             #    2.99% of all branches          (31.81%)
    22.246633388        351,826,682      instructions              #    2.70  insn per cycle           (44.33%)
    22.246633388        130,268,102      cycles                                                        (44.33%)
    22.246633388             14,853      L1-icache-load-misses                                         (44.33%)
    22.246633388        120,917,744      L1-dcache-loads                                               (44.33%)
    22.246633388          8,288,820      L1-dcache-load-misses     #    6.85% of all L1-dcache accesses  (44.33%)
    22.246633388             72,537      L2-loads                                                      (31.81%)
    22.246633388              3,313      L2-load-misses            #    4.82% of all LL-cache accesses  (31.81%)
    22.246633388             64,860      LLC-loads                                                     (31.81%)
    22.246633388              2,813      LLC-load-misses           #    4.09% of all LL-cache accesses  (31.81%)
    22.296928888        148,087,616      mem_inst_retired.any                                          (31.81%)
    22.296928888         18,139,780      branch-instructions                                           (31.81%)
    22.296928888            603,845      branch-misses             #    3.33% of all branches          (31.81%)
    22.296928888        348,519,639      instructions              #    2.68  insn per cycle           (42.55%)
    22.296928888        130,255,876      cycles                                                        (44.33%)
    22.296928888             15,661      L1-icache-load-misses                                         (44.33%)
    22.296928888        120,077,779      L1-dcache-loads                                               (44.33%)
    22.296928888          8,190,906      L1-dcache-load-misses     #    6.82% of all L1-dcache accesses  (44.33%)
    22.296928888             80,728      L2-loads                                                      (31.81%)
    22.296928888              3,473      L2-load-misses            #    4.05% of all LL-cache accesses  (31.81%)
    22.296928888             90,898      LLC-loads                                                     (31.81%)
    22.296928888              4,073      LLC-load-misses           #    4.75% of all LL-cache accesses  (31.81%)
    22.347251341        148,078,270      mem_inst_retired.any                                          (31.80%)
    22.347251341         18,272,750      branch-instructions                                           (31.80%)
    22.347251341            624,862      branch-misses             #    3.42% of all branches          (31.80%)
    22.347251341        348,250,757      instructions              #    2.67  insn per cycle           (39.73%)
    22.347251341        130,308,396      cycles                                                        (44.35%)
    22.347251341             17,363      L1-icache-load-misses                                         (44.35%)
    22.347251341        120,499,905      L1-dcache-loads                                               (44.35%)
    22.347251341          8,378,884      L1-dcache-load-misses     #    6.95% of all L1-dcache accesses  (44.35%)
    22.347251341             57,590      L2-loads                                                      (31.80%)
    22.347251341              3,292      L2-load-misses            #    6.85% of all LL-cache accesses  (31.80%)
    22.347251341             38,510      LLC-loads                                                     (31.80%)
    22.347251341              3,317      LLC-load-misses           #    6.90% of all LL-cache accesses  (31.80%)
    22.397543905        124,642,137      mem_inst_retired.any                                          (31.81%)
    22.397543905         13,518,370      branch-instructions                                           (31.81%)
    22.397543905            799,589      branch-misses             #    5.91% of all branches          (31.81%)
    22.397543905        335,617,671      instructions              #    2.58  insn per cycle           (39.76%)
    22.397543905        130,264,674      cycles                                                        (41.32%)
    22.397543905             16,001      L1-icache-load-misses                                         (44.33%)
    22.397543905        103,016,925      L1-dcache-loads                                               (44.33%)
    22.397543905          5,700,928      L1-dcache-load-misses     #    5.53% of all L1-dcache accesses  (44.33%)
    22.397543905             65,868      L2-loads                                                      (34.83%)
    22.397543905             10,322      L2-load-misses            #   14.71% of all LL-cache accesses  (31.81%)
    22.397543905             74,472      LLC-loads                                                     (31.81%)
    22.397543905             10,376      LLC-load-misses           #   14.79% of all LL-cache accesses  (31.81%)
    22.447828451        125,413,110      mem_inst_retired.any                                          (31.82%)
    22.447828451         13,741,814      branch-instructions                                           (31.82%)
    22.447828451            786,822      branch-misses             #    5.73% of all branches          (31.82%)
    22.447828451        337,438,164      instructions              #    2.59  insn per cycle           (39.77%)
    22.447828451        130,238,438      cycles                                                        (39.77%)
    22.447828451             13,268      L1-icache-load-misses                                         (44.31%)
    22.447828451         93,513,591      L1-dcache-loads                                               (44.32%)
    22.447828451          4,143,293      L1-dcache-load-misses     #    4.43% of all L1-dcache accesses  (44.32%)
    22.447828451             75,214      L2-loads                                                      (36.36%)
    22.447828451              4,424      L2-load-misses            #    6.05% of all LL-cache accesses  (31.82%)
    22.447828451             70,995      LLC-loads                                                     (31.82%)
    22.447828451              3,073      LLC-load-misses           #    4.20% of all LL-cache accesses  (31.82%)
    22.498120616        126,034,394      mem_inst_retired.any                                          (31.81%)
    22.498120616         13,813,377      branch-instructions                                           (31.81%)
    22.498120616            774,625      branch-misses             #    5.61% of all branches          (31.81%)
    22.498120616        338,411,478      instructions              #    2.60  insn per cycle           (39.77%)
    22.498120616        130,262,847      cycles                                                        (39.77%)
    22.498120616             18,379      L1-icache-load-misses                                         (40.18%)
    22.498120616         93,504,953      L1-dcache-loads                                               (44.32%)
    22.498120616          4,359,725      L1-dcache-load-misses     #    4.66% of all L1-dcache accesses  (44.32%)
    22.498120616             48,337      L2-loads                                                      (36.37%)
    22.498120616              2,732      L2-load-misses            #    5.99% of all LL-cache accesses  (35.98%)
    22.498120616             42,897      LLC-loads                                                     (31.82%)
    22.498120616              2,652      LLC-load-misses           #    5.81% of all LL-cache accesses  (31.82%)
    22.548419724        126,124,594      mem_inst_retired.any                                          (31.81%)
    22.548419724         13,782,475      branch-instructions                                           (31.81%)
    22.548419724            798,956      branch-misses             #    5.80% of all branches          (31.81%)
    22.548419724        333,762,935      instructions              #    2.56  insn per cycle           (39.76%)
    22.548419724        130,279,964      cycles                                                        (39.76%)
    22.548419724             14,475      L1-icache-load-misses                                         (39.76%)
    22.548419724         93,619,660      L1-dcache-loads                                               (43.57%)
    22.548419724          4,430,906      L1-dcache-load-misses     #    4.73% of all L1-dcache accesses  (44.33%)
    22.548419724             58,307      L2-loads                                                      (36.38%)
    22.548419724              3,675      L2-load-misses            #    6.98% of all LL-cache accesses  (36.38%)
    22.548419724             46,950      LLC-loads                                                     (32.59%)
    22.548419724              2,561      LLC-load-misses           #    4.87% of all LL-cache accesses  (31.81%)
    22.598713611        122,363,660      mem_inst_retired.any                                          (31.81%)
    22.598713611         13,566,009      branch-instructions                                           (31.81%)
    22.598713611            804,515      branch-misses             #    5.93% of all branches          (31.81%)
    22.598713611        331,399,114      instructions              #    2.54  insn per cycle           (39.76%)
    22.598713611        130,248,557      cycles                                                        (39.76%)
    22.598713611             21,824      L1-icache-load-misses                                         (39.76%)
    22.598713611         93,291,857      L1-dcache-loads                                               (39.76%)
    22.598713611          4,252,073      L1-dcache-load-misses     #    4.56% of all L1-dcache accesses  (44.33%)
    22.598713611             72,325      L2-loads                                                      (36.38%)
    22.598713611              5,768      L2-load-misses            #    7.66% of all LL-cache accesses  (36.39%)
    22.598713611             78,234      LLC-loads                                                     (36.38%)
    22.598713611             10,544      LLC-load-misses           #   14.01% of all LL-cache accesses  (31.81%)
    22.649022174        125,228,441      mem_inst_retired.any                                          (31.80%)
    22.649022174         13,629,050      branch-instructions                                           (31.80%)
    22.649022174            785,385      branch-misses             #    5.76% of all branches          (31.80%)
    22.649022174        336,581,955      instructions              #    2.58  insn per cycle           (39.76%)
    22.649022174        130,301,846      cycles                                                        (39.76%)
    22.649022174              9,676      L1-icache-load-misses                                         (39.76%)
    22.649022174         94,427,136      L1-dcache-loads                                               (39.76%)
    22.649022174          4,018,632      L1-dcache-load-misses     #    4.26% of all L1-dcache accesses  (42.37%)
    22.649022174             67,175      L2-loads                                                      (36.39%)
    22.649022174              6,243      L2-load-misses            #    8.43% of all LL-cache accesses  (36.39%)
    22.649022174             80,996      LLC-loads                                                     (36.39%)
    22.649022174              5,031      LLC-load-misses           #    6.79% of all LL-cache accesses  (33.79%)
#           time             counts unit events
    22.699375341        125,881,439      mem_inst_retired.any                                          (31.77%)
    22.699375341         13,891,235      branch-instructions                                           (31.77%)
    22.699375341            744,086      branch-misses             #    5.36% of all branches          (31.77%)
    22.699375341        343,400,806      instructions              #    2.63  insn per cycle           (39.71%)
    22.699375341        130,422,380      cycles                                                        (39.71%)
    22.699375341             15,888      L1-icache-load-misses                                         (39.71%)
    22.699375341         95,276,465      L1-dcache-loads                                               (39.72%)
    22.699375341          3,878,556      L1-dcache-load-misses     #    4.07% of all L1-dcache accesses  (39.72%)
    22.699375341             78,914      L2-loads                                                      (36.46%)
    22.699375341              6,791      L2-load-misses            #    8.68% of all LL-cache accesses  (36.46%)
    22.699375341             77,588      LLC-loads                                                     (36.46%)
    22.699375341              7,252      LLC-load-misses           #    9.27% of all LL-cache accesses  (36.45%)
    22.749707319        127,356,818      mem_inst_retired.any                                          (35.10%)
    22.749707319         13,936,834      branch-instructions                                           (31.79%)
    22.749707319            719,462      branch-misses             #    5.16% of all branches          (31.79%)
    22.749707319        347,727,559      instructions              #    2.67  insn per cycle           (39.74%)
    22.749707319        130,355,744      cycles                                                        (39.74%)
    22.749707319             16,711      L1-icache-load-misses                                         (39.74%)
    22.749707319         96,204,509      L1-dcache-loads                                               (39.74%)
    22.749707319          3,912,324      L1-dcache-load-misses     #    4.07% of all L1-dcache accesses  (39.74%)
    22.749707319             62,668      L2-loads                                                      (33.09%)
    22.749707319              4,830      L2-load-misses            #    7.34% of all LL-cache accesses  (36.42%)
    22.749707319             68,993      LLC-loads                                                     (36.42%)
    22.749707319              6,362      LLC-load-misses           #    9.66% of all LL-cache accesses  (36.42%)
    22.800119875        126,525,380      mem_inst_retired.any                                          (36.52%)
    22.800119875         14,048,059      branch-instructions                                           (31.90%)
    22.800119875            713,614      branch-misses             #    5.08% of all branches          (31.74%)
    22.800119875        346,930,820      instructions              #    2.66  insn per cycle           (39.67%)
    22.800119875        130,582,945      cycles                                                        (39.67%)
    22.800119875             14,366      L1-icache-load-misses                                         (39.67%)
    22.800119875         94,944,670      L1-dcache-loads                                               (39.67%)
    22.800119875          4,150,887      L1-dcache-load-misses     #    4.37% of all L1-dcache accesses  (39.67%)
    22.800119875             71,548      L2-loads                                                      (31.74%)
    22.800119875              7,324      L2-load-misses            #    9.31% of all LL-cache accesses  (36.34%)
    22.800119875             85,750      LLC-loads                                                     (36.53%)
    22.800119875              6,930      LLC-load-misses           #    8.81% of all LL-cache accesses  (36.53%)
    22.850474516        127,322,970      mem_inst_retired.any                                          (36.46%)
    22.850474516         13,785,945      branch-instructions                                           (36.46%)
    22.850474516            740,166      branch-misses             #    5.37% of all branches          (31.78%)
    22.850474516        343,340,331      instructions              #    2.63  insn per cycle           (39.70%)
    22.850474516        130,337,337      cycles                                                        (39.70%)
    22.850474516             14,971      L1-icache-load-misses                                         (39.70%)
    22.850474516         94,279,783      L1-dcache-loads                                               (39.70%)
    22.850474516          4,175,402      L1-dcache-load-misses     #    4.43% of all L1-dcache accesses  (39.70%)
    22.850474516             68,307      L2-loads                                                      (31.79%)
    22.850474516              8,431      L2-load-misses            #   12.88% of all LL-cache accesses  (31.79%)
    22.850474516             62,652      LLC-loads                                                     (36.46%)
    22.850474516              7,631      LLC-load-misses           #   11.65% of all LL-cache accesses  (36.46%)
    22.900778929        125,516,749      mem_inst_retired.any                                          (36.37%)
    22.900778929         13,655,705      branch-instructions                                           (36.37%)
    22.900778929            764,815      branch-misses             #    5.60% of all branches          (33.28%)
    22.900778929        336,473,601      instructions              #    2.58  insn per cycle           (41.23%)
    22.900778929        130,257,284      cycles                                                        (39.76%)
    22.900778929             10,298      L1-icache-load-misses                                         (39.76%)
    22.900778929         94,021,193      L1-dcache-loads                                               (39.76%)
    22.900778929          4,356,269      L1-dcache-load-misses     #    4.63% of all L1-dcache accesses  (39.76%)
    22.900778929             71,002      L2-loads                                                      (31.81%)
    22.900778929             13,947      L2-load-misses            #   20.38% of all LL-cache accesses  (31.81%)
    22.900778929             65,895      LLC-loads                                                     (34.90%)
    22.900778929             10,924      LLC-load-misses           #   15.96% of all LL-cache accesses  (36.38%)
    22.951106852        128,184,038      mem_inst_retired.any                                          (36.42%)
    22.951106852         14,048,430      branch-instructions                                           (36.42%)
    22.951106852            755,086      branch-misses             #    5.37% of all branches          (36.42%)
    22.951106852        338,571,661      instructions              #    2.60  insn per cycle           (44.36%)
    22.951106852        130,343,500      cycles                                                        (39.74%)
    22.951106852             15,194      L1-icache-load-misses                                         (39.74%)
    22.951106852         94,446,434      L1-dcache-loads                                               (39.74%)
    22.951106852          4,496,731      L1-dcache-load-misses     #    4.76% of all L1-dcache accesses  (39.74%)
    22.951106852             74,413      L2-loads                                                      (31.79%)
    22.951106852              6,369      L2-load-misses            #    9.98% of all LL-cache accesses  (31.79%)
    22.951106852             53,179      LLC-loads                                                     (31.79%)
    22.951106852              6,279      LLC-load-misses           #    9.84% of all LL-cache accesses  (36.42%)
    23.001423789        127,052,381      mem_inst_retired.any                                          (36.40%)
    23.001423789         14,064,144      branch-instructions                                           (36.40%)
    23.001423789            757,739      branch-misses             #    5.39% of all branches          (36.40%)
    23.001423789        342,958,533      instructions              #    2.63  insn per cycle           (44.35%)
    23.001423789        130,283,938      cycles                                                        (42.52%)
    23.001423789             16,788      L1-icache-load-misses                                         (39.75%)
    23.001423789         94,948,812      L1-dcache-loads                                               (39.75%)
    23.001423789          4,204,922      L1-dcache-load-misses     #    4.43% of all L1-dcache accesses  (39.75%)
    23.001423789             86,776      L2-loads                                                      (31.80%)
    23.001423789              7,824      L2-load-misses            #    9.72% of all LL-cache accesses  (31.80%)
    23.001423789             74,161      LLC-loads                                                     (31.80%)
    23.001423789              5,886      LLC-load-misses           #    7.31% of all LL-cache accesses  (33.62%)
    23.051735711        125,705,650      mem_inst_retired.any                                          (36.40%)
    23.051735711         14,010,296      branch-instructions                                           (36.40%)
    23.051735711            769,710      branch-misses             #    5.49% of all branches          (36.40%)
    23.051735711        341,113,522      instructions              #    2.62  insn per cycle           (44.35%)
    23.051735711        130,319,128      cycles                                                        (44.35%)
    23.051735711             17,076      L1-icache-load-misses                                         (39.75%)
    23.051735711         95,157,417      L1-dcache-loads                                               (39.75%)
    23.051735711          4,054,420      L1-dcache-load-misses     #    4.26% of all L1-dcache accesses  (39.75%)
    23.051735711             51,555      L2-loads                                                      (31.80%)
    23.051735711              5,216      L2-load-misses            #   10.56% of all LL-cache accesses  (31.80%)
    23.051735711             47,228      LLC-loads                                                     (31.80%)
    23.051735711              4,156      LLC-load-misses           #    8.41% of all LL-cache accesses  (31.80%)
    23.102051751        128,314,332      mem_inst_retired.any                                          (32.40%)
    23.102051751         14,009,770      branch-instructions                                           (36.40%)
    23.102051751            753,946      branch-misses             #    5.38% of all branches          (36.40%)
    23.102051751        345,577,105      instructions              #    2.65  insn per cycle           (44.35%)
    23.102051751        130,306,219      cycles                                                        (44.35%)
    23.102051751             23,365      L1-icache-load-misses                                         (43.78%)
    23.102051751         94,002,363      L1-dcache-loads                                               (39.75%)
    23.102051751          4,082,409      L1-dcache-load-misses     #    4.34% of all L1-dcache accesses  (39.75%)
    23.102051751             81,771      L2-loads                                                      (31.80%)
    23.102051751              6,651      L2-load-misses            #    8.83% of all LL-cache accesses  (31.80%)
    23.102051751             68,878      LLC-loads                                                     (31.80%)
    23.102051751              6,749      LLC-load-misses           #    8.96% of all LL-cache accesses  (31.80%)
    23.152491872        125,958,549      mem_inst_retired.any                                          (31.74%)
    23.152491872         13,646,067      branch-instructions                                           (35.67%)
    23.152491872            803,017      branch-misses             #    5.88% of all branches          (36.57%)
    23.152491872        330,681,568      instructions              #    2.53  insn per cycle           (44.50%)
    23.152491872        130,515,257      cycles                                                        (44.45%)
    23.152491872             23,852      L1-icache-load-misses                                         (44.45%)
    23.152491872         94,574,107      L1-dcache-loads                                               (40.55%)
    23.152491872          4,322,418      L1-dcache-load-misses     #    4.57% of all L1-dcache accesses  (39.63%)
    23.152491872             70,539      L2-loads                                                      (31.74%)
    23.152491872              6,508      L2-load-misses            #    9.34% of all LL-cache accesses  (31.74%)
    23.152491872             68,806      LLC-loads                                                     (31.74%)
    23.152491872              6,483      LLC-load-misses           #    9.30% of all LL-cache accesses  (31.74%)
    23.202798817        124,864,729      mem_inst_retired.any                                          (31.80%)
    23.202798817         13,431,146      branch-instructions                                           (31.80%)
    23.202798817            805,127      branch-misses             #    5.99% of all branches          (36.39%)
    23.202798817        332,081,408      instructions              #    2.55  insn per cycle           (44.34%)
    23.202798817        130,317,856      cycles                                                        (44.34%)
    23.202798817             12,619      L1-icache-load-misses                                         (44.34%)
    23.202798817         93,545,433      L1-dcache-loads                                               (44.34%)
    23.202798817          4,277,878      L1-dcache-load-misses     #    4.57% of all L1-dcache accesses  (39.75%)
    23.202798817             66,164      L2-loads                                                      (31.80%)
    23.202798817              9,036      L2-load-misses            #   14.12% of all LL-cache accesses  (31.80%)
    23.202798817             61,837      LLC-loads                                                     (31.80%)
    23.202798817              8,184      LLC-load-misses           #   12.79% of all LL-cache accesses  (31.80%)
    23.253109418        125,634,500      mem_inst_retired.any                                          (31.80%)
    23.253109418         13,435,081      branch-instructions                                           (31.80%)
    23.253109418            782,423      branch-misses             #    5.82% of all branches          (34.26%)
    23.253109418        341,051,983      instructions              #    2.62  insn per cycle           (44.34%)
    23.253109418        130,287,188      cycles                                                        (44.34%)
    23.253109418             15,937      L1-icache-load-misses                                         (44.34%)
    23.253109418         93,546,580      L1-dcache-loads                                               (44.34%)
    23.253109418          4,101,223      L1-dcache-load-misses     #    4.38% of all L1-dcache accesses  (41.91%)
    23.253109418             76,666      L2-loads                                                      (31.81%)
    23.253109418              4,373      L2-load-misses            #    5.69% of all LL-cache accesses  (31.80%)
    23.253109418             77,114      LLC-loads                                                     (31.80%)
    23.253109418              4,659      LLC-load-misses           #    6.06% of all LL-cache accesses  (31.80%)
    23.303427524        126,057,925      mem_inst_retired.any                                          (31.80%)
    23.303427524         13,549,924      branch-instructions                                           (31.80%)
    23.303427524            752,212      branch-misses             #    5.55% of all branches          (31.80%)
    23.303427524        344,842,284      instructions              #    2.65  insn per cycle           (44.35%)
    23.303427524        130,337,543      cycles                                                        (44.35%)
    23.303427524             13,475      L1-icache-load-misses                                         (44.35%)
    23.303427524         93,805,759      L1-dcache-loads                                               (44.35%)
    23.303427524          4,180,532      L1-dcache-load-misses     #    4.46% of all L1-dcache accesses  (44.35%)
    23.303427524             61,307      L2-loads                                                      (31.80%)
    23.303427524              5,943      L2-load-misses            #    9.79% of all LL-cache accesses  (31.80%)
    23.303427524             60,069      LLC-loads                                                     (31.80%)
    23.303427524              8,006      LLC-load-misses           #   13.19% of all LL-cache accesses  (31.80%)
    23.353739444        125,015,836      mem_inst_retired.any                                          (31.80%)
    23.353739444         13,665,686      branch-instructions                                           (31.80%)
    23.353739444            746,731      branch-misses             #    5.46% of all branches          (31.80%)
    23.353739444        341,001,872      instructions              #    2.62  insn per cycle           (40.96%)
    23.353739444        130,296,678      cycles                                                        (44.34%)
    23.353739444             17,788      L1-icache-load-misses                                         (44.34%)
    23.353739444         94,267,144      L1-dcache-loads                                               (44.34%)
    23.353739444          4,279,923      L1-dcache-load-misses     #    4.54% of all L1-dcache accesses  (44.34%)
    23.353739444             72,107      L2-loads                                                      (31.80%)
    23.353739444              7,813      L2-load-misses            #   10.23% of all LL-cache accesses  (31.80%)
    23.353739444             80,690      LLC-loads                                                     (31.80%)
    23.353739444              7,643      LLC-load-misses           #   10.00% of all LL-cache accesses  (31.80%)
    23.404045852        124,970,157      mem_inst_retired.any                                          (31.80%)
    23.404045852         13,345,287      branch-instructions                                           (31.80%)
    23.404045852            808,000      branch-misses             #    6.05% of all branches          (31.80%)
    23.404045852        330,344,578      instructions              #    2.54  insn per cycle           (39.76%)
    23.404045852        130,305,414      cycles                                                        (44.32%)
    23.404045852             15,525      L1-icache-load-misses                                         (44.34%)
    23.404045852         93,377,581      L1-dcache-loads                                               (44.34%)
    23.404045852          4,713,467      L1-dcache-load-misses     #    5.05% of all L1-dcache accesses  (44.34%)
    23.404045852             64,445      L2-loads                                                      (31.85%)
    23.404045852              7,797      L2-load-misses            #   11.77% of all LL-cache accesses  (31.81%)
    23.404045852             68,011      LLC-loads                                                     (31.81%)
    23.404045852              8,313      LLC-load-misses           #   12.55% of all LL-cache accesses  (31.80%)
    23.454375627        105,073,229      mem_inst_retired.any                                          (31.79%)
    23.454375627          4,549,810      branch-instructions                                           (31.79%)
    23.454375627            113,180      branch-misses             #    2.49% of all branches          (31.79%)
    23.454375627        246,789,837      instructions              #    1.90  insn per cycle           (39.73%)
    23.454375627        130,190,174      cycles                                                        (39.73%)
    23.454375627             22,069      L1-icache-load-misses                                         (44.36%)
    23.454375627         96,995,528      L1-dcache-loads                                               (44.37%)
    23.454375627          9,318,717      L1-dcache-load-misses     #    9.61% of all L1-dcache accesses  (44.37%)
    23.454375627             73,043      L2-loads                                                      (36.43%)
    23.454375627             11,427      L2-load-misses            #   16.52% of all LL-cache accesses  (31.79%)
    23.454375627             65,322      LLC-loads                                                     (31.79%)
    23.454375627              8,779      LLC-load-misses           #   12.69% of all LL-cache accesses  (31.79%)
    23.504861937         97,930,799      mem_inst_retired.any                                          (31.70%)
    23.504861937          4,069,811      branch-instructions                                           (31.70%)
    23.504861937            109,332      branch-misses             #    2.69% of all branches          (31.70%)
    23.504861937        275,125,266      instructions              #    2.11  insn per cycle           (39.62%)
    23.504861937        130,544,089      cycles                                                        (39.63%)
    23.504861937             41,498      L1-icache-load-misses                                         (42.88%)
    23.504861937        121,672,535      L1-dcache-loads                                               (44.53%)
    23.504861937          9,406,048      L1-dcache-load-misses     #    7.73% of all L1-dcache accesses  (44.53%)
    23.504861937            112,593      L2-loads                                                      (36.60%)
    23.504861937             16,503      L2-load-misses            #   13.27% of all LL-cache accesses  (33.36%)
    23.504861937            136,096      LLC-loads                                                     (31.69%)
    23.504861937             13,377      LLC-load-misses           #   10.76% of all LL-cache accesses  (31.69%)
    23.555284649        169,768,200      mem_inst_retired.any                                          (31.73%)
    23.555284649          6,598,272      branch-instructions                                           (31.73%)
    23.555284649            147,343      branch-misses             #    2.23% of all branches          (31.73%)
    23.555284649        359,605,103      instructions              #    2.75  insn per cycle           (39.67%)
    23.555284649        130,554,610      cycles                                                        (39.67%)
    23.555284649             26,858      L1-icache-load-misses                                         (39.67%)
    23.555284649        138,164,426      L1-dcache-loads                                               (44.47%)
    23.555284649         10,290,298      L1-dcache-load-misses     #    7.45% of all L1-dcache accesses  (44.47%)
    23.555284649             62,944      L2-loads                                                      (36.53%)
    23.555284649             10,237      L2-load-misses            #   14.88% of all LL-cache accesses  (36.53%)
    23.555284649             74,669      LLC-loads                                                     (31.73%)
    23.555284649              9,387      LLC-load-misses           #   13.64% of all LL-cache accesses  (31.73%)
    23.605604189        168,743,933      mem_inst_retired.any                                          (31.80%)
    23.605604189          6,487,646      branch-instructions                                           (31.80%)
    23.605604189            150,213      branch-misses             #    2.32% of all branches          (31.80%)
    23.605604189        360,172,757      instructions              #    2.76  insn per cycle           (39.75%)
    23.605604189        130,270,178      cycles                                                        (39.74%)
    23.605604189             21,773      L1-icache-load-misses                                         (39.74%)
    23.605604189        129,729,374      L1-dcache-loads                                               (41.23%)
    23.605604189          7,368,079      L1-dcache-load-misses     #    5.68% of all L1-dcache accesses  (44.35%)
    23.605604189             60,479      L2-loads                                                      (36.41%)
    23.605604189             11,201      L2-load-misses            #   18.81% of all LL-cache accesses  (36.41%)
    23.605604189             58,647      LLC-loads                                                     (34.94%)
    23.605604189              9,035      LLC-load-misses           #   15.17% of all LL-cache accesses  (31.80%)
    23.655911913        156,196,506      mem_inst_retired.any                                          (31.80%)
    23.655911913          5,916,617      branch-instructions                                           (31.80%)
    23.655911913            288,968      branch-misses             #    4.88% of all branches          (31.80%)
    23.655911913        327,718,052      instructions              #    2.52  insn per cycle           (39.75%)
    23.655911913        130,273,282      cycles                                                        (39.75%)
    23.655911913             23,876      L1-icache-load-misses                                         (39.75%)
    23.655911913        120,401,321      L1-dcache-loads                                               (39.76%)
    23.655911913          4,785,817      L1-dcache-load-misses     #    3.97% of all L1-dcache accesses  (44.34%)
    23.655911913             68,221      L2-loads                                                      (36.39%)
    23.655911913             11,961      L2-load-misses            #   17.65% of all LL-cache accesses  (36.39%)
    23.655911913             67,338      LLC-loads                                                     (36.39%)
    23.655911913             10,718      LLC-load-misses           #   15.81% of all LL-cache accesses  (31.80%)
    23.706223173        157,408,790      mem_inst_retired.any                                          (31.81%)
    23.706223173          6,015,294      branch-instructions                                           (31.81%)
    23.706223173            295,494      branch-misses             #    4.91% of all branches          (31.78%)
    23.706223173        326,991,243      instructions              #    2.51  insn per cycle           (39.73%)
    23.706223173        130,172,457      cycles                                                        (39.73%)
    23.706223173             32,939      L1-icache-load-misses                                         (39.73%)
    23.706223173        119,569,042      L1-dcache-loads                                               (39.73%)
    23.706223173          4,430,489      L1-dcache-load-misses     #    3.71% of all L1-dcache accesses  (40.00%)
    23.706223173             76,642      L2-loads                                                      (36.41%)
    23.706223173             10,297      L2-load-misses            #   13.82% of all LL-cache accesses  (36.41%)
    23.706223173             72,334      LLC-loads                                                     (36.41%)
    23.706223173             10,335      LLC-load-misses           #   13.87% of all LL-cache accesses  (36.19%)
    23.756545307        155,030,372      mem_inst_retired.any                                          (32.80%)
    23.756545307          5,863,309      branch-instructions                                           (31.79%)
    23.756545307            274,620      branch-misses             #    4.68% of all branches          (31.79%)
    23.756545307        325,387,732      instructions              #    2.50  insn per cycle           (39.74%)
    23.756545307        130,306,963      cycles                                                        (39.74%)
    23.756545307             34,068      L1-icache-load-misses                                         (39.74%)
    23.756545307        120,759,151      L1-dcache-loads                                               (39.74%)
    23.756545307          4,671,655      L1-dcache-load-misses     #    3.87% of all L1-dcache accesses  (39.75%)
    23.756545307             76,833      L2-loads                                                      (35.39%)
    23.756545307             10,538      L2-load-misses            #   14.34% of all LL-cache accesses  (36.41%)
    23.756545307             70,168      LLC-loads                                                     (36.41%)
    23.756545307             11,006      LLC-load-misses           #   14.97% of all LL-cache accesses  (36.41%)
    23.806849349        156,213,782      mem_inst_retired.any                                          (36.34%)
    23.806849349          5,905,347      branch-instructions                                           (31.68%)
    23.806849349            286,760      branch-misses             #    4.86% of all branches          (31.80%)
    23.806849349        326,838,858      instructions              #    2.52  insn per cycle           (39.76%)
    23.806849349        129,942,335      cycles                                                        (39.75%)
    23.806849349             37,246      L1-icache-load-misses                                         (39.75%)
    23.806849349        120,002,139      L1-dcache-loads                                               (39.82%)
    23.806849349          4,455,508      L1-dcache-load-misses     #    3.71% of all L1-dcache accesses  (39.82%)
    23.806849349             65,581      L2-loads                                                      (31.87%)
    23.806849349             10,240      L2-load-misses            #   15.59% of all LL-cache accesses  (36.46%)
    23.806849349             65,750      LLC-loads                                                     (36.34%)
    23.806849349             11,781      LLC-load-misses           #   17.94% of all LL-cache accesses  (36.35%)
    23.857162010        154,687,142      mem_inst_retired.any                                          (36.39%)
    23.857162010          5,893,407      branch-instructions                                           (34.03%)
    23.857162010            288,582      branch-misses             #    4.90% of all branches          (31.79%)
    23.857162010        325,396,695      instructions              #    2.50  insn per cycle           (39.74%)
    23.857162010        130,260,133      cycles                                                        (39.76%)
    23.857162010             32,030      L1-icache-load-misses                                         (39.75%)
    23.857162010        116,705,626      L1-dcache-loads                                               (39.75%)
    23.857162010          4,768,981      L1-dcache-load-misses     #    4.09% of all L1-dcache accesses  (39.75%)
    23.857162010             69,997      L2-loads                                                      (31.80%)
    23.857162010             14,434      L2-load-misses            #   20.72% of all LL-cache accesses  (34.15%)
    23.857162010             69,348      LLC-loads                                                     (36.41%)
    23.857162010             13,252      LLC-load-misses           #   19.02% of all LL-cache accesses  (36.39%)
    23.907486170        158,571,317      mem_inst_retired.any                                          (36.38%)
    23.907486170          6,022,023      branch-instructions                                           (36.37%)
    23.907486170            289,885      branch-misses             #    4.81% of all branches          (31.64%)
    23.907486170        328,577,838      instructions              #    2.53  insn per cycle           (39.60%)
    23.907486170        129,936,437      cycles                                                        (39.60%)
    23.907486170             36,125      L1-icache-load-misses                                         (39.73%)
    23.907486170        117,584,008      L1-dcache-loads                                               (39.73%)
    23.907486170          4,631,285      L1-dcache-load-misses     #    3.94% of all L1-dcache accesses  (39.83%)
    23.907486170             61,223      L2-loads                                                      (31.87%)
    23.907486170             15,979      L2-load-misses            #   26.43% of all LL-cache accesses  (31.87%)
    23.907486170             59,694      LLC-loads                                                     (36.50%)
    23.907486170             13,053      LLC-load-misses           #   21.59% of all LL-cache accesses  (36.50%)
#           time             counts unit events
    23.951248745        133,987,104      mem_inst_retired.any                                          (26.77%)
    23.951248745          5,340,047      branch-instructions                                           (28.71%)
    23.951248745            254,644      branch-misses             #    4.77% of all branches          (36.62%)
    23.951248745        291,929,481      instructions              #    2.58  insn per cycle           (45.77%)
    23.951248745        113,171,851      cycles                                                        (45.77%)
    23.951248745             13,673      L1-icache-load-misses                                         (45.77%)
    23.951248745         90,912,192      L1-dcache-loads                                               (45.77%)
    23.951248745          3,056,052      L1-dcache-load-misses     #    3.36% of all L1-dcache accesses  (45.78%)
    23.951248745            137,439      L2-loads                                                      (36.62%)
    23.951248745             86,320      L2-load-misses            #   49.17% of all LL-cache accesses  (34.68%)
    23.951248745            213,673      LLC-loads                                                     (26.75%)
    23.951248745             96,286      LLC-load-misses           #   54.85% of all LL-cache accesses  (26.75%)
