// Seed: 2180860384
module module_0 (
    input uwire id_0
);
  wand id_2 = id_2, id_3 = id_3, id_4 = id_4, id_5 = id_3 < id_2;
  assign id_4 = (-1);
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 void id_1,
    input supply0 id_2,
    input wire id_3,
    output logic id_4
);
  logic id_6;
  ;
  logic id_7;
  assign id_6 = 1 & id_0 + id_1;
  logic id_8[-1 : -1];
  module_0 modCall_1 (id_2);
  assign modCall_1.id_5 = 0;
  always id_6 = -1'd0;
  assign id_7 = "";
  initial id_4 = -1;
endmodule
