INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/samin/Documents/GitHub/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/samin/Documents/GitHub/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/samin/Documents/GitHub/Digital-electronics-1/Labs/05-counter/counter/counter.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
