# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Update_G.vhd" \
"../../../../Update_G_Test.vhd" \

# Do not sort compile order
nosort
