<profile>

<section name = "Vivado HLS Report for 'mq_meta_table'" level="0">
<item name = "Date">Mon Mar  1 13:04:23 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7eg-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 3.075, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 16, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">12, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 195, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="meta_table_next_V_U">mq_meta_table_meta_table_next_V, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
<column name="meta_table_valid_U">mq_meta_table_meta_table_valid, 1, 0, 0, 0, 2048, 1, 1, 2048</column>
<column name="meta_table_isTail_U">mq_meta_table_meta_table_valid, 1, 0, 0, 0, 2048, 1, 1, 2048</column>
<column name="meta_table_value_V_U">mq_meta_table_meta_table_value_V, 8, 0, 0, 0, 2048, 64, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_159">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op53_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op5">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op53">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="meta_table_isTail_address0">21, 4, 11, 44</column>
<column name="meta_table_isTail_d0">15, 3, 1, 3</column>
<column name="meta_table_next_V_address0">21, 4, 11, 44</column>
<column name="meta_table_valid_address0">15, 3, 11, 33</column>
<column name="meta_table_value_V_address0">15, 3, 11, 33</column>
<column name="mq_metaReqFifo_V_app_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_ent_1_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_ent_3_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_ent_4_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_ent_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_idx_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_V_wri_blk_n">9, 2, 1, 2</column>
<column name="mq_metaRspFifo_V_isT_blk_n">9, 2, 1, 2</column>
<column name="mq_metaRspFifo_V_nex_blk_n">9, 2, 1, 2</column>
<column name="mq_metaRspFifo_V_val_1_blk_n">9, 2, 1, 2</column>
<column name="mq_metaRspFifo_V_val_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="tmp_append_reg_277">1, 0, 1, 0</column>
<column name="tmp_reg_269">1, 0, 1, 0</column>
<column name="tmp_write_reg_273">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mq_meta_table, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mq_meta_table, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mq_meta_table, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mq_meta_table, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, mq_meta_table, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mq_meta_table, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mq_meta_table, return value</column>
<column name="mq_metaReqFifo_V_idx_dout">in, 16, ap_fifo, mq_metaReqFifo_V_idx, pointer</column>
<column name="mq_metaReqFifo_V_idx_empty_n">in, 1, ap_fifo, mq_metaReqFifo_V_idx, pointer</column>
<column name="mq_metaReqFifo_V_idx_read">out, 1, ap_fifo, mq_metaReqFifo_V_idx, pointer</column>
<column name="mq_metaReqFifo_V_ent_dout">in, 64, ap_fifo, mq_metaReqFifo_V_ent, pointer</column>
<column name="mq_metaReqFifo_V_ent_empty_n">in, 1, ap_fifo, mq_metaReqFifo_V_ent, pointer</column>
<column name="mq_metaReqFifo_V_ent_read">out, 1, ap_fifo, mq_metaReqFifo_V_ent, pointer</column>
<column name="mq_metaReqFifo_V_ent_3_dout">in, 16, ap_fifo, mq_metaReqFifo_V_ent_3, pointer</column>
<column name="mq_metaReqFifo_V_ent_3_empty_n">in, 1, ap_fifo, mq_metaReqFifo_V_ent_3, pointer</column>
<column name="mq_metaReqFifo_V_ent_3_read">out, 1, ap_fifo, mq_metaReqFifo_V_ent_3, pointer</column>
<column name="mq_metaReqFifo_V_ent_4_dout">in, 1, ap_fifo, mq_metaReqFifo_V_ent_4, pointer</column>
<column name="mq_metaReqFifo_V_ent_4_empty_n">in, 1, ap_fifo, mq_metaReqFifo_V_ent_4, pointer</column>
<column name="mq_metaReqFifo_V_ent_4_read">out, 1, ap_fifo, mq_metaReqFifo_V_ent_4, pointer</column>
<column name="mq_metaReqFifo_V_ent_1_dout">in, 1, ap_fifo, mq_metaReqFifo_V_ent_1, pointer</column>
<column name="mq_metaReqFifo_V_ent_1_empty_n">in, 1, ap_fifo, mq_metaReqFifo_V_ent_1, pointer</column>
<column name="mq_metaReqFifo_V_ent_1_read">out, 1, ap_fifo, mq_metaReqFifo_V_ent_1, pointer</column>
<column name="mq_metaReqFifo_V_wri_dout">in, 1, ap_fifo, mq_metaReqFifo_V_wri, pointer</column>
<column name="mq_metaReqFifo_V_wri_empty_n">in, 1, ap_fifo, mq_metaReqFifo_V_wri, pointer</column>
<column name="mq_metaReqFifo_V_wri_read">out, 1, ap_fifo, mq_metaReqFifo_V_wri, pointer</column>
<column name="mq_metaReqFifo_V_app_dout">in, 1, ap_fifo, mq_metaReqFifo_V_app, pointer</column>
<column name="mq_metaReqFifo_V_app_empty_n">in, 1, ap_fifo, mq_metaReqFifo_V_app, pointer</column>
<column name="mq_metaReqFifo_V_app_read">out, 1, ap_fifo, mq_metaReqFifo_V_app, pointer</column>
<column name="mq_metaRspFifo_V_val_din">out, 64, ap_fifo, mq_metaRspFifo_V_val, pointer</column>
<column name="mq_metaRspFifo_V_val_full_n">in, 1, ap_fifo, mq_metaRspFifo_V_val, pointer</column>
<column name="mq_metaRspFifo_V_val_write">out, 1, ap_fifo, mq_metaRspFifo_V_val, pointer</column>
<column name="mq_metaRspFifo_V_nex_din">out, 16, ap_fifo, mq_metaRspFifo_V_nex, pointer</column>
<column name="mq_metaRspFifo_V_nex_full_n">in, 1, ap_fifo, mq_metaRspFifo_V_nex, pointer</column>
<column name="mq_metaRspFifo_V_nex_write">out, 1, ap_fifo, mq_metaRspFifo_V_nex, pointer</column>
<column name="mq_metaRspFifo_V_val_1_din">out, 1, ap_fifo, mq_metaRspFifo_V_val_1, pointer</column>
<column name="mq_metaRspFifo_V_val_1_full_n">in, 1, ap_fifo, mq_metaRspFifo_V_val_1, pointer</column>
<column name="mq_metaRspFifo_V_val_1_write">out, 1, ap_fifo, mq_metaRspFifo_V_val_1, pointer</column>
<column name="mq_metaRspFifo_V_isT_din">out, 1, ap_fifo, mq_metaRspFifo_V_isT, pointer</column>
<column name="mq_metaRspFifo_V_isT_full_n">in, 1, ap_fifo, mq_metaRspFifo_V_isT, pointer</column>
<column name="mq_metaRspFifo_V_isT_write">out, 1, ap_fifo, mq_metaRspFifo_V_isT, pointer</column>
</table>
</item>
</section>
</profile>
