Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jan 15 13:20:20 2022
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file tetris_timing_summary_routed.rpt -pb tetris_timing_summary_routed.pb -rpx tetris_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: divs/div_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: divs/div_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.364        0.000                      0                  320        0.152        0.000                      0                  320        4.500        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.364        0.000                      0                  320        0.152        0.000                      0                  320        4.500        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 tetris_controller_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/active_y_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 1.549ns (21.567%)  route 5.633ns (78.433%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X11Y36         FDCE                                         r  tetris_controller_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  tetris_controller_inst/state_reg[0]/Q
                         net (fo=18, routed)          1.145     6.687    tetris_controller_inst/clk_fall_op/state_reg[0]_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  tetris_controller_inst/clk_fall_op/active_x[3]_i_2/O
                         net (fo=4, routed)           0.462     7.272    tetris_controller_inst/clk_fall_op/active_x[3]_i_2_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_22/O
                         net (fo=5, routed)           1.022     8.418    tetris_controller_inst/cc_check/i_/active_y[3]_i_8_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I0_O)        0.150     8.568 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_18/O
                         net (fo=3, routed)           0.927     9.496    tetris_controller_inst/cc_check/collision413_in
    SLICE_X9Y35          LUT3 (Prop_lut3_I1_O)        0.328     9.824 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_16/O
                         net (fo=1, routed)           0.401    10.225    tetris_controller_inst/cc_check/i_/active_y[3]_i_16_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.349 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_7/O
                         net (fo=2, routed)           0.437    10.786    tetris_controller_inst/cc_check/active_rot_reg[0]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.124    10.910 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_3/O
                         net (fo=1, routed)           0.555    11.464    tetris_controller_inst/clk_fall_op/col_check
    SLICE_X11Y35         LUT5 (Prop_lut5_I1_O)        0.119    11.583 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_1/O
                         net (fo=4, routed)           0.684    12.267    tetris_controller_inst/clk_fall_op_n_2
    SLICE_X12Y33         FDCE                                         r  tetris_controller_inst/active_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.443    14.784    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  tetris_controller_inst/active_y_reg[0]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X12Y33         FDCE (Setup_fdce_C_CE)      -0.377    14.632    tetris_controller_inst/active_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 tetris_controller_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/active_y_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 1.549ns (21.567%)  route 5.633ns (78.433%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X11Y36         FDCE                                         r  tetris_controller_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  tetris_controller_inst/state_reg[0]/Q
                         net (fo=18, routed)          1.145     6.687    tetris_controller_inst/clk_fall_op/state_reg[0]_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  tetris_controller_inst/clk_fall_op/active_x[3]_i_2/O
                         net (fo=4, routed)           0.462     7.272    tetris_controller_inst/clk_fall_op/active_x[3]_i_2_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_22/O
                         net (fo=5, routed)           1.022     8.418    tetris_controller_inst/cc_check/i_/active_y[3]_i_8_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I0_O)        0.150     8.568 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_18/O
                         net (fo=3, routed)           0.927     9.496    tetris_controller_inst/cc_check/collision413_in
    SLICE_X9Y35          LUT3 (Prop_lut3_I1_O)        0.328     9.824 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_16/O
                         net (fo=1, routed)           0.401    10.225    tetris_controller_inst/cc_check/i_/active_y[3]_i_16_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.349 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_7/O
                         net (fo=2, routed)           0.437    10.786    tetris_controller_inst/cc_check/active_rot_reg[0]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.124    10.910 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_3/O
                         net (fo=1, routed)           0.555    11.464    tetris_controller_inst/clk_fall_op/col_check
    SLICE_X11Y35         LUT5 (Prop_lut5_I1_O)        0.119    11.583 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_1/O
                         net (fo=4, routed)           0.684    12.267    tetris_controller_inst/clk_fall_op_n_2
    SLICE_X12Y33         FDCE                                         r  tetris_controller_inst/active_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.443    14.784    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  tetris_controller_inst/active_y_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X12Y33         FDCE (Setup_fdce_C_CE)      -0.377    14.632    tetris_controller_inst/active_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 tetris_controller_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/active_y_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 1.549ns (21.567%)  route 5.633ns (78.433%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X11Y36         FDCE                                         r  tetris_controller_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  tetris_controller_inst/state_reg[0]/Q
                         net (fo=18, routed)          1.145     6.687    tetris_controller_inst/clk_fall_op/state_reg[0]_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  tetris_controller_inst/clk_fall_op/active_x[3]_i_2/O
                         net (fo=4, routed)           0.462     7.272    tetris_controller_inst/clk_fall_op/active_x[3]_i_2_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_22/O
                         net (fo=5, routed)           1.022     8.418    tetris_controller_inst/cc_check/i_/active_y[3]_i_8_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I0_O)        0.150     8.568 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_18/O
                         net (fo=3, routed)           0.927     9.496    tetris_controller_inst/cc_check/collision413_in
    SLICE_X9Y35          LUT3 (Prop_lut3_I1_O)        0.328     9.824 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_16/O
                         net (fo=1, routed)           0.401    10.225    tetris_controller_inst/cc_check/i_/active_y[3]_i_16_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.349 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_7/O
                         net (fo=2, routed)           0.437    10.786    tetris_controller_inst/cc_check/active_rot_reg[0]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.124    10.910 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_3/O
                         net (fo=1, routed)           0.555    11.464    tetris_controller_inst/clk_fall_op/col_check
    SLICE_X11Y35         LUT5 (Prop_lut5_I1_O)        0.119    11.583 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_1/O
                         net (fo=4, routed)           0.684    12.267    tetris_controller_inst/clk_fall_op_n_2
    SLICE_X12Y33         FDCE                                         r  tetris_controller_inst/active_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.443    14.784    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  tetris_controller_inst/active_y_reg[2]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X12Y33         FDCE (Setup_fdce_C_CE)      -0.377    14.632    tetris_controller_inst/active_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 tetris_controller_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/active_y_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 1.549ns (21.567%)  route 5.633ns (78.433%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X11Y36         FDCE                                         r  tetris_controller_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  tetris_controller_inst/state_reg[0]/Q
                         net (fo=18, routed)          1.145     6.687    tetris_controller_inst/clk_fall_op/state_reg[0]_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  tetris_controller_inst/clk_fall_op/active_x[3]_i_2/O
                         net (fo=4, routed)           0.462     7.272    tetris_controller_inst/clk_fall_op/active_x[3]_i_2_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_22/O
                         net (fo=5, routed)           1.022     8.418    tetris_controller_inst/cc_check/i_/active_y[3]_i_8_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I0_O)        0.150     8.568 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_18/O
                         net (fo=3, routed)           0.927     9.496    tetris_controller_inst/cc_check/collision413_in
    SLICE_X9Y35          LUT3 (Prop_lut3_I1_O)        0.328     9.824 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_16/O
                         net (fo=1, routed)           0.401    10.225    tetris_controller_inst/cc_check/i_/active_y[3]_i_16_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.349 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_7/O
                         net (fo=2, routed)           0.437    10.786    tetris_controller_inst/cc_check/active_rot_reg[0]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.124    10.910 f  tetris_controller_inst/cc_check/i_/active_y[3]_i_3/O
                         net (fo=1, routed)           0.555    11.464    tetris_controller_inst/clk_fall_op/col_check
    SLICE_X11Y35         LUT5 (Prop_lut5_I1_O)        0.119    11.583 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_1/O
                         net (fo=4, routed)           0.684    12.267    tetris_controller_inst/clk_fall_op_n_2
    SLICE_X12Y33         FDCE                                         r  tetris_controller_inst/active_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.443    14.784    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  tetris_controller_inst/active_y_reg[3]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X12Y33         FDCE (Setup_fdce_C_CE)      -0.377    14.632    tetris_controller_inst/active_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 2.180ns (31.149%)  route 4.819ns (68.851%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X11Y36         FDCE                                         r  keypress_controller_inst/down_hold/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  keypress_controller_inst/down_hold/pulse_reg/Q
                         net (fo=12, routed)          0.872     6.376    tetris_controller_inst/clk_fall_op/active_y_reg[0]_0[2]
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.327     6.703 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_4/O
                         net (fo=8, routed)           0.369     7.073    tetris_controller_inst/clk_fall_op/op_reg_1
    SLICE_X10Y34         LUT5 (Prop_lut5_I1_O)        0.326     7.399 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_27/O
                         net (fo=5, routed)           0.811     8.209    tetris_controller_inst/clk_fall_op/active_y[3]_i_27_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.152     8.361 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_14/O
                         net (fo=9, routed)           0.880     9.242    tetris_controller_inst/cc_check_down/collision3
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.377     9.619 r  tetris_controller_inst/cc_check_down/i_/state[2]_i_11/O
                         net (fo=3, routed)           0.680    10.299    tetris_controller_inst/cc_check_down/active_rot_reg[1]
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.331    10.630 r  tetris_controller_inst/cc_check_down/i_/state[2]_i_7/O
                         net (fo=1, routed)           0.615    11.244    tetris_controller_inst/clk_fall_op/state_reg[2]_1
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.124    11.368 r  tetris_controller_inst/clk_fall_op/state[2]_i_4/O
                         net (fo=3, routed)           0.591    11.960    tetris_controller_inst/clk_fall_op/state[2]_i_4_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.084 r  tetris_controller_inst/clk_fall_op/state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.084    tetris_controller_inst/clk_fall_op_n_22
    SLICE_X11Y36         FDCE                                         r  tetris_controller_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.446    14.787    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X11Y36         FDCE                                         r  tetris_controller_inst/state_reg[2]/C
                         clock pessimism              0.298    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X11Y36         FDCE (Setup_fdce_C_D)        0.032    15.082    tetris_controller_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 2.180ns (31.222%)  route 4.802ns (68.778%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X11Y36         FDCE                                         r  keypress_controller_inst/down_hold/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  keypress_controller_inst/down_hold/pulse_reg/Q
                         net (fo=12, routed)          0.872     6.376    tetris_controller_inst/clk_fall_op/active_y_reg[0]_0[2]
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.327     6.703 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_4/O
                         net (fo=8, routed)           0.369     7.073    tetris_controller_inst/clk_fall_op/op_reg_1
    SLICE_X10Y34         LUT5 (Prop_lut5_I1_O)        0.326     7.399 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_27/O
                         net (fo=5, routed)           0.811     8.209    tetris_controller_inst/clk_fall_op/active_y[3]_i_27_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.152     8.361 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_14/O
                         net (fo=9, routed)           0.880     9.242    tetris_controller_inst/cc_check_down/collision3
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.377     9.619 r  tetris_controller_inst/cc_check_down/i_/state[2]_i_11/O
                         net (fo=3, routed)           0.680    10.299    tetris_controller_inst/cc_check_down/active_rot_reg[1]
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.331    10.630 r  tetris_controller_inst/cc_check_down/i_/state[2]_i_7/O
                         net (fo=1, routed)           0.615    11.244    tetris_controller_inst/clk_fall_op/state_reg[2]_1
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.124    11.368 r  tetris_controller_inst/clk_fall_op/state[2]_i_4/O
                         net (fo=3, routed)           0.575    11.943    tetris_controller_inst/clk_fall_op/state[2]_i_4_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.124    12.067 r  tetris_controller_inst/clk_fall_op/state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.067    tetris_controller_inst/clk_fall_op_n_20
    SLICE_X11Y36         FDCE                                         r  tetris_controller_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.446    14.787    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X11Y36         FDCE                                         r  tetris_controller_inst/state_reg[0]/C
                         clock pessimism              0.298    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X11Y36         FDCE (Setup_fdce_C_D)        0.029    15.079    tetris_controller_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 2.180ns (32.405%)  route 4.547ns (67.595%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X11Y36         FDCE                                         r  keypress_controller_inst/down_hold/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  keypress_controller_inst/down_hold/pulse_reg/Q
                         net (fo=12, routed)          0.872     6.376    tetris_controller_inst/clk_fall_op/active_y_reg[0]_0[2]
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.327     6.703 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_4/O
                         net (fo=8, routed)           0.369     7.073    tetris_controller_inst/clk_fall_op/op_reg_1
    SLICE_X10Y34         LUT5 (Prop_lut5_I1_O)        0.326     7.399 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_27/O
                         net (fo=5, routed)           0.811     8.209    tetris_controller_inst/clk_fall_op/active_y[3]_i_27_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.152     8.361 r  tetris_controller_inst/clk_fall_op/active_y[3]_i_14/O
                         net (fo=9, routed)           0.880     9.242    tetris_controller_inst/cc_check_down/collision3
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.377     9.619 r  tetris_controller_inst/cc_check_down/i_/state[2]_i_11/O
                         net (fo=3, routed)           0.680    10.299    tetris_controller_inst/cc_check_down/active_rot_reg[1]
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.331    10.630 r  tetris_controller_inst/cc_check_down/i_/state[2]_i_7/O
                         net (fo=1, routed)           0.615    11.244    tetris_controller_inst/clk_fall_op/state_reg[2]_1
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.124    11.368 r  tetris_controller_inst/clk_fall_op/state[2]_i_4/O
                         net (fo=3, routed)           0.320    11.689    tetris_controller_inst/clk_fall_op/state[2]_i_4_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.813 r  tetris_controller_inst/clk_fall_op/state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.813    tetris_controller_inst/clk_fall_op_n_21
    SLICE_X11Y36         FDCE                                         r  tetris_controller_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.446    14.787    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X11Y36         FDCE                                         r  tetris_controller_inst/state_reg[1]/C
                         clock pessimism              0.298    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X11Y36         FDCE (Setup_fdce_C_D)        0.031    15.081    tetris_controller_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 keypress_controller_inst/l_hold/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/l_hold/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.348ns (24.634%)  route 4.124ns (75.366%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.630     5.151    keypress_controller_inst/l_hold/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  keypress_controller_inst/l_hold/counter_reg[5]/Q
                         net (fo=6, routed)           1.320     6.890    keypress_controller_inst/l_hold/counter[5]
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.327     7.217 r  keypress_controller_inst/l_hold/counter[27]_i_4/O
                         net (fo=4, routed)           0.476     7.693    keypress_controller_inst/l_hold/counter[27]_i_4_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I2_O)        0.326     8.019 r  keypress_controller_inst/l_hold/counter[0]_i_6/O
                         net (fo=1, routed)           0.689     8.709    keypress_controller_inst/l_hold/counter[0]_i_6_n_0
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.124     8.833 r  keypress_controller_inst/l_hold/counter[0]_i_2/O
                         net (fo=2, routed)           1.002     9.835    keypress_controller_inst/l_hold/counter[0]_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I0_O)        0.152     9.987 r  keypress_controller_inst/l_hold/counter[0]_i_1/O
                         net (fo=1, routed)           0.637    10.623    keypress_controller_inst/l_hold/counter[0]_i_1_n_0
    SLICE_X0Y34          FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    keypress_controller_inst/l_hold/clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)       -0.305    14.788    keypress_controller_inst/l_hold/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 keypress_controller_inst/l_hold/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/l_hold/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 1.444ns (25.461%)  route 4.227ns (74.539%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.630     5.151    keypress_controller_inst/l_hold/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  keypress_controller_inst/l_hold/counter_reg[5]/Q
                         net (fo=6, routed)           1.320     6.890    keypress_controller_inst/l_hold/counter[5]
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.327     7.217 r  keypress_controller_inst/l_hold/counter[27]_i_4/O
                         net (fo=4, routed)           0.476     7.693    keypress_controller_inst/l_hold/counter[27]_i_4_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I2_O)        0.326     8.019 r  keypress_controller_inst/l_hold/counter[0]_i_6/O
                         net (fo=1, routed)           0.689     8.709    keypress_controller_inst/l_hold/counter[0]_i_6_n_0
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.124     8.833 r  keypress_controller_inst/l_hold/counter[0]_i_2/O
                         net (fo=2, routed)           0.418     9.251    keypress_controller_inst/l_hold/counter[0]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124     9.375 r  keypress_controller_inst/l_hold/counter[27]_i_2/O
                         net (fo=27, routed)          1.323    10.699    keypress_controller_inst/l_hold/counter[27]_i_2_n_0
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.124    10.823 r  keypress_controller_inst/l_hold/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    10.823    keypress_controller_inst/l_hold/counter[19]_i_1_n_0
    SLICE_X2Y36          FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.514    14.855    keypress_controller_inst/l_hold/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  keypress_controller_inst/l_hold/counter_reg[19]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.077    15.171    keypress_controller_inst/l_hold/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_press_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/r_hold/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.448ns (25.801%)  route 4.164ns (74.199%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.624     5.145    keypress_controller_inst/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  keypress_controller_inst/key_press_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  keypress_controller_inst/key_press_reg[1]/Q
                         net (fo=9, routed)           0.963     6.527    keypress_controller_inst/r_hold/key_press[0]
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.325     6.852 r  keypress_controller_inst/r_hold/counter[27]_i_5__0/O
                         net (fo=5, routed)           0.667     7.519    keypress_controller_inst/r_hold/counter[27]_i_5__0_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I4_O)        0.332     7.851 r  keypress_controller_inst/r_hold/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.966     8.818    keypress_controller_inst/r_hold/counter[0]_i_6__0_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I0_O)        0.124     8.942 r  keypress_controller_inst/r_hold/counter[0]_i_2__0/O
                         net (fo=2, routed)           0.574     9.515    keypress_controller_inst/r_hold/counter[0]_i_2__0_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.639 r  keypress_controller_inst/r_hold/counter[27]_i_2__0/O
                         net (fo=27, routed)          0.994    10.633    keypress_controller_inst/r_hold/counter[27]_i_2__0_n_0
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124    10.757 r  keypress_controller_inst/r_hold/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.757    keypress_controller_inst/r_hold/counter[6]_i_1__0_n_0
    SLICE_X1Y30          FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.508    14.849    keypress_controller_inst/r_hold/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y30          FDCE (Setup_fdce_C_D)        0.031    15.119    keypress_controller_inst/r_hold/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  4.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tetris_controller_inst/lfsr_inst/random_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/active_type_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.562     1.445    tetris_controller_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X13Y36         FDCE                                         r  tetris_controller_inst/lfsr_inst/random_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  tetris_controller_inst/lfsr_inst/random_reg[0]/Q
                         net (fo=7, routed)           0.099     1.685    tetris_controller_inst/lfsr_inst/random[0]
    SLICE_X12Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.730 r  tetris_controller_inst/lfsr_inst/active_type[0]_i_1/O
                         net (fo=1, routed)           0.000     1.730    tetris_controller_inst/lfsr_inst_n_11
    SLICE_X12Y36         FDCE                                         r  tetris_controller_inst/active_type_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.831     1.958    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  tetris_controller_inst/active_type_reg[0]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X12Y36         FDCE (Hold_fdce_C_D)         0.120     1.578    tetris_controller_inst/active_type_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[114]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.726%)  route 0.077ns (29.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.583     1.466    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  keypress_controller_inst/key_de/key_reg[8]/Q
                         net (fo=7, routed)           0.077     1.684    keypress_controller_inst/key_de/key_reg_n_0_[8]
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.045     1.729 r  keypress_controller_inst/key_de/key_down[114]_i_1/O
                         net (fo=1, routed)           0.000     1.729    keypress_controller_inst/key_de/p_0_in[114]
    SLICE_X1Y26          FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.851     1.978    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[114]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.091     1.570    keypress_controller_inst/key_de/key_down_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.539%)  route 0.121ns (39.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.585     1.468    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y21          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.121     1.730    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[3]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.775 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.775    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_en_next
    SLICE_X2Y21          FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.854     1.981    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y21          FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDPE (Hold_fdpe_C_D)         0.120     1.601    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_press_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.585     1.468    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  keypress_controller_inst/key_de/key_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164     1.632 f  keypress_controller_inst/key_de/key_reg[5]/Q
                         net (fo=9, routed)           0.072     1.704    keypress_controller_inst/key_de/last_change[5]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.045     1.749 r  keypress_controller_inst/key_de/key_press[7]_i_1/O
                         net (fo=1, routed)           0.000     1.749    keypress_controller_inst/p_1_in[7]
    SLICE_X3Y28          FDCE                                         r  keypress_controller_inst/key_press_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.854     1.981    keypress_controller_inst/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  keypress_controller_inst/key_press_reg[7]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.092     1.573    keypress_controller_inst/key_press_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tetris_controller_inst/lfsr_inst/random_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/lfsr_inst/random_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.562     1.445    tetris_controller_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X15Y35         FDCE                                         r  tetris_controller_inst/lfsr_inst/random_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  tetris_controller_inst/lfsr_inst/random_reg[2]/Q
                         net (fo=6, routed)           0.122     1.708    tetris_controller_inst/lfsr_inst/random[2]
    SLICE_X15Y34         FDPE                                         r  tetris_controller_inst/lfsr_inst/random_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.830     1.957    tetris_controller_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X15Y34         FDPE                                         r  tetris_controller_inst/lfsr_inst/random_reg[1]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X15Y34         FDPE (Hold_fdpe_C_D)         0.070     1.529    tetris_controller_inst/lfsr_inst/random_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.378%)  route 0.099ns (34.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.583     1.466    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  keypress_controller_inst/key_de/key_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  keypress_controller_inst/key_de/key_reg[6]/Q
                         net (fo=9, routed)           0.099     1.706    keypress_controller_inst/key_de/last_change[6]
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.045     1.751 r  keypress_controller_inst/key_de/key_down[26]_i_1/O
                         net (fo=1, routed)           0.000     1.751    keypress_controller_inst/key_de/p_0_in[26]
    SLICE_X1Y26          FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.851     1.978    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[26]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.092     1.571    keypress_controller_inst/key_de/key_down_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/is_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.206%)  route 0.136ns (41.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.580     1.463    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y25          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_valid_reg/Q
                         net (fo=18, routed)          0.136     1.740    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_valid
    SLICE_X6Y25          LUT5 (Prop_lut5_I1_O)        0.048     1.788 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/is_extend_i_1/O
                         net (fo=1, routed)           0.000     1.788    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i_n_2
    SLICE_X6Y25          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/is_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.848     1.975    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X6Y25          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/is_extend_reg/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          FDCE (Hold_fdce_C_D)         0.131     1.607    keypress_controller_inst/key_de/inst/inst/is_extend_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.061%)  route 0.125ns (46.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.581     1.464    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y26          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.125     1.730    keypress_controller_inst/key_de/inst/inst/rx_data[0]
    SLICE_X4Y27          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.851     1.978    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X4Y27          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.070     1.549    keypress_controller_inst/key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.596%)  route 0.127ns (47.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.580     1.463    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y25          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=3, routed)           0.127     1.731    keypress_controller_inst/key_de/inst/inst/rx_data[5]
    SLICE_X4Y26          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.849     1.976    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X4Y26          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.072     1.549    keypress_controller_inst/key_de/inst/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.586     1.469    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y18          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.132     1.742    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X6Y18          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.855     1.982    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y18          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          FDCE (Hold_fdce_C_D)         0.120     1.602    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y34   divs/div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y36   divs/div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y36   divs/div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y37   divs/div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y35   divs/div_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y35   divs/div_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y36   divs/div_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y36   divs/div_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    keypress_controller_inst/down_hold/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   divs/div_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   divs/div_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   divs/div_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   divs/div_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   divs/div_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   divs/div_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   divs/div_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   divs/div_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   divs/div_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   divs/div_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    keypress_controller_inst/down_hold/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    keypress_controller_inst/down_hold/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    keypress_controller_inst/down_hold/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C



