design_1_xfft_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xfft_0_0/sim/design_1_xfft_0_0.vhd,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Pilot_Top.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4046/hdl/Pilot_Top.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Pilot_Insertion_v0_1_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4046/hdl/Pilot_Insertion_v0_1_S00_AXI.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Pilot_Insertion_v0_1_S00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4046/hdl/Pilot_Insertion_v0_1_S00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Pilot_Insertion_v0_1_M00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4046/hdl/Pilot_Insertion_v0_1_M00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Pilot_Insertion_v0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4046/hdl/Pilot_Insertion_v0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_Pilot_Insertion_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Pilot_Insertion_0_0/sim/design_1_Pilot_Insertion_0_0.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
QAM_2.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9874/hdl/QAM_2.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
QAM_Top.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9874/hdl/QAM_Top.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
QAM_Modulator_v0_1_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9874/hdl/QAM_Modulator_v0_1_S00_AXI.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
QAM_Modulator_v0_1_S00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9874/hdl/QAM_Modulator_v0_1_S00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
QAM_Modulator_v0_1_M00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9874/hdl/QAM_Modulator_v0_1_M00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
QAM_Modulator_v0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9874/hdl/QAM_Modulator_v0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_QAM_Modulator_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_QAM_Modulator_0_0/sim/design_1_QAM_Modulator_0_0.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
xlconcat.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/2e37/xlconcat.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
preamble.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/d52a/hdl/preamble.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Preamble_v0_1_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/d52a/hdl/Preamble_v0_1_S00_AXI.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Preamble_v0_1_S00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/d52a/hdl/Preamble_v0_1_S00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Preamble_v0_1_M00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/d52a/hdl/Preamble_v0_1_M00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Preamble_v0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/d52a/hdl/Preamble_v0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_Preamble_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Preamble_0_0/sim/design_1_Preamble_0_0.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xlconcat_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_1/sim/design_1_xlconcat_0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_1_3,../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/564d/simulation/fifo_generator_vlog_beh.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
fifo_generator_v13_1_rfs.vhd,vhdl,fifo_generator_v13_1_3,../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.vhd,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
fifo_generator_v13_1_rfs.v,verilog,fifo_generator_v13_1_3,../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
fifo_generator_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/edit_Cyclic_Prefix_v0_1.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
CP_Top.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/564c/hdl/CP_Top.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Cyclic_Prefix_v0_1_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/564c/hdl/Cyclic_Prefix_v0_1_S00_AXI.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Cyclic_Prefix_v0_1_S00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/564c/hdl/Cyclic_Prefix_v0_1_S00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Cyclic_Prefix_v0_1_M00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/564c/hdl/Cyclic_Prefix_v0_1_M00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Cyclic_Prefix_v0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/564c/hdl/Cyclic_Prefix_v0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_Cyclic_Prefix_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Cyclic_Prefix_0_1/sim/design_1_Cyclic_Prefix_0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
controller.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8cab/hdl/controller.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
FFT_Controller_v0_1_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8cab/hdl/FFT_Controller_v0_1_S00_AXI.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
FFT_Controller_v0_1_M00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8cab/hdl/FFT_Controller_v0_1_M00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
FFT_Controller_v0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8cab/hdl/FFT_Controller_v0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_FFT_Controller_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_FFT_Controller_0_1/sim/design_1_FFT_Controller_0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
