#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000283c290 .scope module, "ADSR" "ADSR" 2 162;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "A_INTERVAL"
    .port_info 2 /INPUT 16 "D_INTERVAL"
    .port_info 3 /INPUT 16 "R_INTERVAL"
    .port_info 4 /INPUT 7 "SUS_LVL"
    .port_info 5 /INPUT 1 "START"
    .port_info 6 /OUTPUT 7 "OUTVALUE"
    .port_info 7 /OUTPUT 1 "RUNNING"
o00000000028601a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000000000282d590_0 .net "A_INTERVAL", 15 0, o00000000028601a8;  0 drivers
o0000000002860388 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000000000282d9f0_0 .net "D_INTERVAL", 15 0, o0000000002860388;  0 drivers
v000000000282c7d0_0 .var "OUTVALUE", 6 0;
v000000000282cb90_0 .net "RUNNING", 0 0, L_000000000285cb20;  1 drivers
o0000000002860568 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000000000282c910_0 .net "R_INTERVAL", 15 0, o0000000002860568;  0 drivers
o00000000028606b8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000282db30_0 .net "START", 0 0, o00000000028606b8;  0 drivers
v000000000282d630_0 .net "START_fallingedge", 0 0, L_000000000285d2a0;  1 drivers
v000000000282cf50_0 .net "START_risingedge", 0 0, L_000000000285cc60;  1 drivers
v000000000282dc70_0 .var "STARTr", 2 0;
o0000000002860778 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000000000282dd10_0 .net "SUS_LVL", 6 0, o0000000002860778;  0 drivers
v000000000282c5f0_0 .net *"_s1", 1 0, L_000000000285c580;  1 drivers
L_00000000028a40b8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000000000282de50_0 .net/2u *"_s12", 3 0, L_00000000028a40b8;  1 drivers
L_00000000028a4100 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000000000282c690_0 .net/2u *"_s16", 3 0, L_00000000028a4100;  1 drivers
L_00000000028a4028 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000000000282c870_0 .net/2u *"_s2", 1 0, L_00000000028a4028;  1 drivers
L_00000000028a4148 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000000000282cc30_0 .net/2u *"_s20", 3 0, L_00000000028a4148;  1 drivers
L_00000000028a4190 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000000000282cd70_0 .net/2u *"_s24", 3 0, L_00000000028a4190;  1 drivers
L_00000000028a41d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000000000282d270_0 .net/2u *"_s28", 3 0, L_00000000028a41d8;  1 drivers
v000000000282d1d0_0 .net *"_s7", 1 0, L_000000000285d200;  1 drivers
L_00000000028a4070 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000000000282d310_0 .net/2u *"_s8", 1 0, L_00000000028a4070;  1 drivers
v00000000028139e0_0 .net "a_enable", 0 0, L_000000000285c300;  1 drivers
v00000000028151a0_0 .net "a_fire", 0 0, L_00000000027e2cb0;  1 drivers
o0000000002860088 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002814e80_0 .net "clk", 0 0, o0000000002860088;  0 drivers
v00000000028148e0_0 .net "d_enable", 0 0, L_000000000285c800;  1 drivers
v0000000002814f20_0 .net "d_fire", 0 0, L_00000000027e2ee0;  1 drivers
v0000000002813a80_0 .net "r_enable", 0 0, L_000000000285d3e0;  1 drivers
v0000000002814020_0 .net "r_fire", 0 0, L_000000000285e2b0;  1 drivers
v0000000002815380_0 .net "s_enable", 0 0, L_000000000285cee0;  1 drivers
v0000000002815420_0 .var "state", 3 0;
L_000000000285c580 .part v000000000282dc70_0, 0, 2;
L_000000000285cc60 .cmp/eq 2, L_000000000285c580, L_00000000028a4028;
L_000000000285d200 .part v000000000282dc70_0, 1, 2;
L_000000000285d2a0 .cmp/eq 2, L_000000000285d200, L_00000000028a4070;
L_000000000285c300 .cmp/eq 4, v0000000002815420_0, L_00000000028a40b8;
L_000000000285c800 .cmp/eq 4, v0000000002815420_0, L_00000000028a4100;
L_000000000285cee0 .cmp/eq 4, v0000000002815420_0, L_00000000028a4148;
L_000000000285d3e0 .cmp/eq 4, v0000000002815420_0, L_00000000028a4190;
L_000000000285cb20 .cmp/ne 4, v0000000002815420_0, L_00000000028a41d8;
S_00000000027b5410 .scope module, "t_attack" "TMR" 2 190, 2 130 0, S_000000000283c290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "fire"
L_00000000027e2cb0 .functor BUFZ 1, v000000000282ceb0_0, C4<0>, C4<0>, C4<0>;
v000000000282cff0_0 .net "clk", 0 0, o0000000002860088;  alias, 0 drivers
v000000000282d810_0 .var "cnt", 15 0;
v000000000282def0_0 .net "enable", 0 0, L_000000000285c300;  alias, 1 drivers
v000000000282ceb0_0 .var "f", 0 0;
v000000000282d4f0_0 .net "fire", 0 0, L_00000000027e2cb0;  alias, 1 drivers
v000000000282ce10_0 .net "fireD", 0 0, L_000000000285c8a0;  1 drivers
v000000000282e170_0 .net "prescale", 15 0, o00000000028601a8;  alias, 0 drivers
E_00000000028264a0 .event posedge, v000000000282cff0_0;
L_000000000285c8a0 .cmp/eq 16, v000000000282d810_0, o00000000028601a8;
S_00000000027b5590 .scope module, "t_decay" "TMR" 2 191, 2 130 0, S_000000000283c290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "fire"
L_00000000027e2ee0 .functor BUFZ 1, v000000000282d8b0_0, C4<0>, C4<0>, C4<0>;
v000000000282c9b0_0 .net "clk", 0 0, o0000000002860088;  alias, 0 drivers
v000000000282d6d0_0 .var "cnt", 15 0;
v000000000282e210_0 .net "enable", 0 0, L_000000000285c800;  alias, 1 drivers
v000000000282d8b0_0 .var "f", 0 0;
v000000000282c4b0_0 .net "fire", 0 0, L_00000000027e2ee0;  alias, 1 drivers
v000000000282d090_0 .net "fireD", 0 0, L_000000000285c9e0;  1 drivers
v000000000282ca50_0 .net "prescale", 15 0, o0000000002860388;  alias, 0 drivers
L_000000000285c9e0 .cmp/eq 16, v000000000282d6d0_0, o0000000002860388;
S_00000000027ae830 .scope module, "t_release" "TMR" 2 192, 2 130 0, S_000000000283c290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "fire"
L_000000000285e2b0 .functor BUFZ 1, v000000000282c410_0, C4<0>, C4<0>, C4<0>;
v000000000282dbd0_0 .net "clk", 0 0, o0000000002860088;  alias, 0 drivers
v000000000282c370_0 .var "cnt", 15 0;
v000000000282e030_0 .net "enable", 0 0, L_000000000285d3e0;  alias, 1 drivers
v000000000282c410_0 .var "f", 0 0;
v000000000282c550_0 .net "fire", 0 0, L_000000000285e2b0;  alias, 1 drivers
v000000000282d950_0 .net "fireD", 0 0, L_000000000285ca80;  1 drivers
v000000000282d130_0 .net "prescale", 15 0, o0000000002860568;  alias, 0 drivers
L_000000000285ca80 .cmp/eq 16, v000000000282c370_0, o0000000002860568;
S_0000000002837770 .scope module, "GEN_REG" "GEN_REG" 2 79;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "GEN_OUT"
    .port_info 2 /INPUT 16 "WDATA"
    .port_info 3 /INPUT 1 "WE"
    .port_info 4 /INPUT 1 "WCLK"
v0000000002813bc0_0 .var "GEN_OUT", 15 0;
o0000000002860b68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002813da0_0 .net "WCLK", 0 0, o0000000002860b68;  0 drivers
o0000000002860b98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002814520_0 .net "WDATA", 15 0, o0000000002860b98;  0 drivers
o0000000002860bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002813e40_0 .net "WE", 0 0, o0000000002860bc8;  0 drivers
o0000000002860bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002814200_0 .net "clk", 0 0, o0000000002860bf8;  0 drivers
E_00000000028264e0 .event posedge, v0000000002813da0_0;
S_00000000028388e0 .scope module, "MIX" "MIX" 2 297;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 7 "ENV"
    .port_info 2 /INPUT 12 "DC_PRE"
    .port_info 3 /INPUT 5 "MUL"
    .port_info 4 /OUTPUT 16 "DC_POST"
v0000000002814340_0 .var "DC_POST", 15 0;
o0000000002860d48 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v00000000027ca360_0 .net "DC_PRE", 11 0, o0000000002860d48;  0 drivers
o0000000002860d78 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000000027ca7c0_0 .net "ENV", 6 0, o0000000002860d78;  0 drivers
o0000000002860da8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000027ca860_0 .net "MUL", 4 0, o0000000002860da8;  0 drivers
L_00000000028a4220 .functor BUFT 1, C4<0000111111111111>, C4<0>, C4<0>, C4<0>;
v00000000027cafe0_0 .net/2u *"_s0", 15 0, L_00000000028a4220;  1 drivers
v00000000027caae0_0 .net *"_s2", 0 0, L_00000000028fd0d0;  1 drivers
L_00000000028a4268 .functor BUFT 1, C4<0000111111111111>, C4<0>, C4<0>, C4<0>;
v0000000002855b50_0 .net/2u *"_s4", 15 0, L_00000000028a4268;  1 drivers
o0000000002860e68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028571d0_0 .net "clk", 0 0, o0000000002860e68;  0 drivers
v0000000002857450_0 .net "outval", 15 0, L_00000000028fde90;  1 drivers
v00000000028565f0_0 .var "tmp", 15 0;
E_0000000002826620 .event posedge, v00000000028571d0_0;
L_00000000028fd0d0 .cmp/gt 16, v00000000028565f0_0, L_00000000028a4220;
L_00000000028fde90 .functor MUXZ 16, v00000000028565f0_0, L_00000000028a4268, L_00000000028fd0d0, C4<>;
S_000000000283ac90 .scope module, "NOISE" "NOISE" 2 108;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "NOISE_OUT"
v0000000002855a10_0 .net "NOISE_OUT", 0 0, L_00000000028fc6d0;  1 drivers
o0000000002861228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002855bf0_0 name=_s0
o0000000002860fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002855f10_0 .net "clk", 0 0, o0000000002860fe8;  0 drivers
o0000000002861048 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002857310_0 .net "enable", 0 0, o0000000002861048;  0 drivers
v0000000002856870_0 .net "fire", 0 0, L_000000000285e160;  1 drivers
v0000000002856af0_0 .var "noiselatch", 0 0;
o0000000002861108 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002856910_0 .net "prescale", 15 0, o0000000002861108;  0 drivers
v0000000002856690_0 .var "r", 31 0;
E_0000000002826560 .event posedge, v00000000028564b0_0;
L_00000000028fc6d0 .functor MUXZ 1, o0000000002861228, v0000000002856af0_0, o0000000002861048, C4<>;
S_00000000027ae9b0 .scope module, "t" "TMR" 2 119, 2 130 0, S_000000000283ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "fire"
L_000000000285e160 .functor BUFZ 1, v0000000002856410_0, C4<0>, C4<0>, C4<0>;
v0000000002856eb0_0 .net "clk", 0 0, o0000000002860fe8;  alias, 0 drivers
v0000000002857130_0 .var "cnt", 15 0;
v0000000002855d30_0 .net "enable", 0 0, o0000000002861048;  alias, 0 drivers
v0000000002856410_0 .var "f", 0 0;
v00000000028564b0_0 .net "fire", 0 0, L_000000000285e160;  alias, 1 drivers
v00000000028567d0_0 .net "fireD", 0 0, L_00000000028fddf0;  1 drivers
v0000000002856370_0 .net "prescale", 15 0, o0000000002861108;  alias, 0 drivers
E_0000000002827320 .event posedge, v0000000002856eb0_0;
L_00000000028fddf0 .cmp/eq 16, v0000000002857130_0, o0000000002861108;
S_000000000283ae10 .scope module, "PORT" "PORT" 2 233;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "PORT_STEP"
    .port_info 2 /OUTPUT 16 "GEN_OUT"
    .port_info 3 /INPUT 16 "WDATA"
    .port_info 4 /INPUT 1 "WE"
    .port_info 5 /INPUT 1 "WCLK"
v0000000002855970_0 .net "FS_TARGET", 12 0, L_00000000028fdf30;  1 drivers
v0000000002857090_0 .var "GEN_OUT", 15 0;
o0000000002861498 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002856b90_0 .net "PORT_STEP", 15 0, o0000000002861498;  0 drivers
v00000000028573b0_0 .var "TARGET", 15 0;
o0000000002861618 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002857270_0 .net "WCLK", 0 0, o0000000002861618;  0 drivers
o0000000002861648 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000028574f0_0 .net "WDATA", 15 0, o0000000002861648;  0 drivers
o0000000002861678 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028562d0_0 .net "WE", 0 0, o0000000002861678;  0 drivers
L_00000000028a42b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002856f50_0 .net/2u *"_s4", 15 0, L_00000000028a42b0;  1 drivers
o0000000002861378 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002855dd0_0 .net "clk", 0 0, o0000000002861378;  0 drivers
v0000000002856ff0_0 .net "enable", 0 0, L_00000000028fd5d0;  1 drivers
v0000000002856c30_0 .net "fire", 0 0, L_000000000285dfa0;  1 drivers
v0000000002855ab0_0 .var "fs_latch", 12 0;
v0000000002856d70_0 .var "step_latch", 2 0;
v0000000002855fb0_0 .net "step_target", 2 0, L_00000000028fcdb0;  1 drivers
E_0000000002826fe0 .event posedge, v0000000002857270_0;
L_00000000028fdf30 .part v00000000028573b0_0, 3, 13;
L_00000000028fcdb0 .part v00000000028573b0_0, 0, 3;
L_00000000028fd5d0 .cmp/ne 16, v00000000028573b0_0, L_00000000028a42b0;
S_00000000027c44f0 .scope module, "t" "TMR" 2 252, 2 130 0, S_000000000283ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "fire"
L_000000000285dfa0 .functor BUFZ 1, v00000000028569b0_0, C4<0>, C4<0>, C4<0>;
v0000000002856730_0 .net "clk", 0 0, o0000000002861378;  alias, 0 drivers
v0000000002856a50_0 .var "cnt", 15 0;
L_00000000028a42f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002856cd0_0 .net "enable", 0 0, L_00000000028a42f8;  1 drivers
v00000000028569b0_0 .var "f", 0 0;
v00000000028558d0_0 .net "fire", 0 0, L_000000000285dfa0;  alias, 1 drivers
v0000000002857770_0 .net "fireD", 0 0, L_00000000028fc3b0;  1 drivers
v0000000002855e70_0 .net "prescale", 15 0, o0000000002861498;  alias, 0 drivers
E_0000000002826b60 .event posedge, v0000000002856730_0;
L_00000000028fc3b0 .cmp/eq 16, v0000000002856a50_0, o0000000002861498;
S_000000000283d020 .scope module, "PWM" "PWM" 2 93;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "PWM_OUT"
    .port_info 2 /INPUT 12 "dc"
v0000000002857590_0 .var "PWM_OUT", 0 0;
o00000000028618e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002856e10_0 .net "clk", 0 0, o00000000028618e8;  0 drivers
v0000000002856550_0 .var "cnt", 11 0;
o0000000002861948 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0000000002857630_0 .net "dc", 11 0, o0000000002861948;  0 drivers
E_00000000028296a0 .event posedge, v0000000002856e10_0;
S_000000000283d1a0 .scope module, "SPI_SLAVE" "SPI_SLAVE" 2 371;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "SCK"
    .port_info 2 /INPUT 1 "MOSI"
    .port_info 3 /OUTPUT 1 "MISO"
    .port_info 4 /INPUT 1 "SSEL"
    .port_info 5 /OUTPUT 32 "DATA_OUT"
    .port_info 6 /OUTPUT 1 "DATA_READY"
    .port_info 7 /INPUT 16 "READ_OUT"
L_000000000285dec0 .functor NOT 1, L_00000000028fd670, C4<0>, C4<0>, C4<0>;
v00000000028576d0_0 .var "DATA_OUT", 31 0;
v0000000002855c90_0 .var "DATA_READY", 0 0;
v0000000002856050_0 .net "MISO", 0 0, L_00000000028fd7b0;  1 drivers
o0000000002861a98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028560f0_0 .net "MOSI", 0 0, o0000000002861a98;  0 drivers
v0000000002856190_0 .net "MOSI_data", 0 0, L_00000000028fd710;  1 drivers
v0000000002856230_0 .var "MOSIr", 1 0;
o0000000002861b28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000000000285b010_0 .net "READ_OUT", 15 0, o0000000002861b28;  0 drivers
o0000000002861b58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002859ad0_0 .net "SCK", 0 0, o0000000002861b58;  0 drivers
v000000000285a390_0 .net "SCK_fallingedge", 0 0, L_00000000028fc130;  1 drivers
v000000000285b290_0 .net "SCK_risingedge", 0 0, L_00000000028fdd50;  1 drivers
v000000000285a430_0 .var "SCKr", 2 0;
o0000000002861c18 .functor BUFZ 1, C4<z>; HiZ drive
v000000000285a890_0 .net "SSEL", 0 0, o0000000002861c18;  0 drivers
v000000000285a930_0 .net "SSEL_active", 0 0, L_000000000285dec0;  1 drivers
v000000000285b150_0 .net "SSEL_endmessage", 0 0, L_00000000028fdcb0;  1 drivers
v0000000002859cb0_0 .net "SSEL_startmessage", 0 0, L_00000000028fdad0;  1 drivers
v0000000002859fd0_0 .var "SSELr", 2 0;
v0000000002859b70_0 .net *"_s1", 1 0, L_00000000028fd030;  1 drivers
v000000000285b1f0_0 .net *"_s13", 0 0, L_00000000028fd670;  1 drivers
v000000000285a9d0_0 .net *"_s17", 1 0, L_00000000028fc090;  1 drivers
L_00000000028a43d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000000000285b6f0_0 .net/2u *"_s18", 1 0, L_00000000028a43d0;  1 drivers
L_00000000028a4340 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000000000285abb0_0 .net/2u *"_s2", 1 0, L_00000000028a4340;  1 drivers
v000000000285b470_0 .net *"_s23", 1 0, L_00000000028fd2b0;  1 drivers
L_00000000028a4418 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000000000285ad90_0 .net/2u *"_s24", 1 0, L_00000000028a4418;  1 drivers
v000000000285ae30_0 .net *"_s31", 0 0, L_00000000028fca90;  1 drivers
v000000000285ab10_0 .net *"_s33", 0 0, L_00000000028fcc70;  1 drivers
o0000000002861eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000285a7f0_0 name=_s34
v000000000285a2f0_0 .net *"_s7", 1 0, L_00000000028fd210;  1 drivers
L_00000000028a4388 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000000000285b650_0 .net/2u *"_s8", 1 0, L_00000000028a4388;  1 drivers
v00000000028598f0_0 .var "bitcnt", 4 0;
v000000000285a750_0 .var "byte_data_received", 31 0;
v000000000285aa70_0 .var "byte_data_sent", 15 0;
v000000000285ac50_0 .var "byte_received", 0 0;
o0000000002862008 .functor BUFZ 1, C4<z>; HiZ drive
v000000000285b0b0_0 .net "clk", 0 0, o0000000002862008;  0 drivers
E_0000000002827520 .event posedge, v000000000285b0b0_0;
L_00000000028fd030 .part v000000000285a430_0, 1, 2;
L_00000000028fdd50 .cmp/eq 2, L_00000000028fd030, L_00000000028a4340;
L_00000000028fd210 .part v000000000285a430_0, 1, 2;
L_00000000028fc130 .cmp/eq 2, L_00000000028fd210, L_00000000028a4388;
L_00000000028fd670 .part v0000000002859fd0_0, 1, 1;
L_00000000028fc090 .part v0000000002859fd0_0, 1, 2;
L_00000000028fdad0 .cmp/eq 2, L_00000000028fc090, L_00000000028a43d0;
L_00000000028fd2b0 .part v0000000002859fd0_0, 1, 2;
L_00000000028fdcb0 .cmp/eq 2, L_00000000028fd2b0, L_00000000028a4418;
L_00000000028fd710 .part v0000000002856230_0, 1, 1;
L_00000000028fca90 .reduce/nor o0000000002861c18;
L_00000000028fcc70 .part v000000000285aa70_0, 15, 1;
L_00000000028fd7b0 .functor MUXZ 1, o0000000002861eb8, L_00000000028fcc70, L_00000000028fca90, C4<>;
S_00000000027e5120 .scope module, "WAVETABLE" "WAVETABLE" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "Fs"
    .port_info 2 /INPUT 3 "step"
    .port_info 3 /INPUT 1 "RUNNING"
    .port_info 4 /INPUT 1 "sub_en"
    .port_info 5 /OUTPUT 8 "RADDR"
    .port_info 6 /OUTPUT 2 "rbank"
    .port_info 7 /INPUT 16 "RDATA"
    .port_info 8 /OUTPUT 1 "RCLK"
    .port_info 9 /OUTPUT 16 "dout"
    .port_info 10 /OUTPUT 1 "SUB_OUT"
    .port_info 11 /INPUT 1 "EXT_READ"
    .port_info 12 /INPUT 1 "EXT_READ_ENABLE"
o00000000028624e8 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000285e240 .functor AND 1, L_00000000028fd170, o00000000028624e8, C4<1>, C4<1>;
o00000000028628d8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000028a4538 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000285e320 .functor XNOR 1, o00000000028628d8, L_00000000028a4538, C4<0>, C4<0>;
L_000000000285e390 .functor AND 1, L_000000000285e320, L_000000000285e240, C4<1>, C4<1>;
o00000000028623c8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000285af70_0 .net "EXT_READ", 0 0, o00000000028623c8;  0 drivers
o00000000028623f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002859d50_0 .net "EXT_READ_ENABLE", 0 0, o00000000028623f8;  0 drivers
v000000000285a6b0_0 .var "EXT_READr", 1 0;
o00000000028622d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000000000285a250_0 .net "Fs", 15 0, o00000000028622d8;  0 drivers
v000000000285b330_0 .var "RADDR", 7 0;
v000000000285a610_0 .var "RCLK", 0 0;
o00000000028624b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000000000285b5b0_0 .net "RDATA", 15 0, o00000000028624b8;  0 drivers
v000000000285b3d0_0 .net "RUNNING", 0 0, o00000000028624e8;  0 drivers
v0000000002859990_0 .net "SUB_OUT", 0 0, L_00000000028fd490;  1 drivers
v0000000002859a30_0 .var "SUB_STATE", 0 0;
L_00000000028a4460 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002859df0_0 .net/2u *"_s0", 15 0, L_00000000028a4460;  1 drivers
v0000000002859e90_0 .net *"_s11", 1 0, L_00000000028fda30;  1 drivers
L_00000000028a44f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000002859f30_0 .net/2u *"_s12", 1 0, L_00000000028a44f0;  1 drivers
v000000000285a1b0_0 .net/2u *"_s16", 0 0, L_00000000028a4538;  1 drivers
v000000000285a4d0_0 .net *"_s18", 0 0, L_000000000285e320;  1 drivers
v000000000285a570_0 .net *"_s2", 0 0, L_00000000028fd170;  1 drivers
v000000000285d020_0 .net *"_s20", 0 0, L_000000000285e390;  1 drivers
o00000000028626c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000285bae0_0 name=_s22
L_00000000028a4580 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000285c620_0 .net/2u *"_s26", 15 0, L_00000000028a4580;  1 drivers
L_00000000028a44a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000000000285c440_0 .net/2u *"_s6", 1 0, L_00000000028a44a8;  1 drivers
o00000000028621b8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000285bd60_0 .net "clk", 0 0, o00000000028621b8;  0 drivers
v000000000285bc20_0 .var "cnt", 7 0;
v000000000285be00_0 .net "dataRdy", 0 0, L_00000000028fce50;  1 drivers
v000000000285d0c0_0 .var "dlatch", 15 0;
v000000000285c120_0 .net "dout", 15 0, L_00000000028fd850;  1 drivers
v000000000285cbc0_0 .net "enable", 0 0, L_000000000285e240;  1 drivers
v000000000285bcc0_0 .net "ext_read_rising", 0 0, L_00000000028fcd10;  1 drivers
v000000000285d520_0 .net "fire", 0 0, L_000000000285e0f0;  1 drivers
v000000000285d5c0_0 .var "rbank", 1 0;
v000000000285d700_0 .var "shft", 2 0;
o00000000028628a8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000000000285c6c0_0 .net "step", 2 0, o00000000028628a8;  0 drivers
v000000000285bea0_0 .net "sub_en", 0 0, o00000000028628d8;  0 drivers
L_00000000028fd170 .cmp/ne 16, o00000000028622d8, L_00000000028a4460;
L_00000000028fcd10 .cmp/eq 2, v000000000285a6b0_0, L_00000000028a44a8;
L_00000000028fda30 .part v000000000285d700_0, 1, 2;
L_00000000028fce50 .cmp/eq 2, L_00000000028fda30, L_00000000028a44f0;
L_00000000028fd490 .functor MUXZ 1, o00000000028626c8, v0000000002859a30_0, L_000000000285e390, C4<>;
L_00000000028fd850 .functor MUXZ 16, L_00000000028a4580, v000000000285d0c0_0, L_000000000285e240, C4<>;
S_00000000027b1710 .scope module, "t" "TMR" 2 40, 2 130 0, S_00000000027e5120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "prescale"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "fire"
L_000000000285e0f0 .functor BUFZ 1, v0000000002859c10_0, C4<0>, C4<0>, C4<0>;
v000000000285acf0_0 .net "clk", 0 0, o00000000028621b8;  alias, 0 drivers
v000000000285a070_0 .var "cnt", 15 0;
v000000000285b790_0 .net "enable", 0 0, L_000000000285e240;  alias, 1 drivers
v0000000002859c10_0 .var "f", 0 0;
v000000000285aed0_0 .net "fire", 0 0, L_000000000285e0f0;  alias, 1 drivers
v000000000285b510_0 .net "fireD", 0 0, L_00000000028fc1d0;  1 drivers
v000000000285a110_0 .net "prescale", 15 0, o00000000028622d8;  alias, 0 drivers
E_0000000002826d20 .event posedge, v000000000285acf0_0;
L_00000000028fc1d0 .cmp/eq 16, v000000000285a070_0, o00000000028622d8;
S_00000000027e52a0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v000000000285c940_0 .var "DATA", 31 0;
v000000000285c1c0_0 .var "DATA_READY", 0 0;
v000000000285c4e0_0 .net "RDATA", 15 0, v000000000285d340_0;  1 drivers
v000000000285bb80_0 .net "RE", 7 0, v000000000285cd00_0;  1 drivers
v000000000285d160_0 .net "WADDR", 7 0, v000000000285d480_0;  1 drivers
v000000000285b9a0_0 .net "WCLK", 0 0, v000000000285c3a0_0;  1 drivers
v000000000285b900_0 .net "WE", 20 0, v000000000285d660_0;  1 drivers
v000000000285c260_0 .var "clk", 0 0;
v000000000285ba40_0 .net "wbank", 1 0, v000000000285d7a0_0;  1 drivers
S_00000000027b1890 .scope module, "uut" "DINTERP" 3 92, 2 317 0, S_00000000027e52a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "DATA_READY"
    .port_info 2 /INPUT 32 "DATA"
    .port_info 3 /OUTPUT 2 "wbank"
    .port_info 4 /OUTPUT 8 "WADDR"
    .port_info 5 /OUTPUT 21 "WE"
    .port_info 6 /OUTPUT 8 "RE"
    .port_info 7 /OUTPUT 1 "WCLK"
    .port_info 8 /OUTPUT 16 "RDATA"
v000000000285cf80_0 .net "DATA", 31 0, v000000000285c940_0;  1 drivers
v000000000285c080_0 .net "DATA_READY", 0 0, v000000000285c1c0_0;  1 drivers
v000000000285d340_0 .var "RDATA", 15 0;
v000000000285cd00_0 .var "RE", 7 0;
v000000000285d480_0 .var "WADDR", 7 0;
v000000000285c3a0_0 .var "WCLK", 0 0;
v000000000285d660_0 .var "WE", 20 0;
L_00000000028a45c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000000000285cda0_0 .net/2u *"_s0", 1 0, L_00000000028a45c8;  1 drivers
v000000000285bfe0_0 .net "clk", 0 0, v000000000285c260_0;  1 drivers
v000000000285ce40_0 .net "latch", 0 0, L_00000000028fcef0;  1 drivers
v000000000285c760_0 .var "shft", 1 0;
v000000000285d7a0_0 .var "wbank", 1 0;
E_0000000002827460 .event posedge, v000000000285bfe0_0;
L_00000000028fcef0 .cmp/eq 2, v000000000285c760_0, L_00000000028a45c8;
    .scope S_00000000027b5410;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000282d810_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_00000000027b5410;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000282ceb0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00000000027b5410;
T_2 ;
    %wait E_00000000028264a0;
    %load/vec4 v000000000282def0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000282d810_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000282d810_0;
    %load/vec4 v000000000282e170_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000282d810_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000000000282d810_0;
    %addi 1, 0, 16;
    %assign/vec4 v000000000282d810_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000027b5410;
T_3 ;
    %wait E_00000000028264a0;
    %load/vec4 v000000000282def0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000282ceb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000282ce10_0;
    %assign/vec4 v000000000282ceb0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027b5590;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000282d6d0_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_00000000027b5590;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000282d8b0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000000027b5590;
T_6 ;
    %wait E_00000000028264a0;
    %load/vec4 v000000000282e210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000282d6d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000282d6d0_0;
    %load/vec4 v000000000282ca50_0;
    %cmp/e;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000282d6d0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000000000282d6d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000000000282d6d0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000027b5590;
T_7 ;
    %wait E_00000000028264a0;
    %load/vec4 v000000000282e210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000282d8b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000000000282d090_0;
    %assign/vec4 v000000000282d8b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000027ae830;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000282c370_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_00000000027ae830;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000282c410_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_00000000027ae830;
T_10 ;
    %wait E_00000000028264a0;
    %load/vec4 v000000000282e030_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000282c370_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000282c370_0;
    %load/vec4 v000000000282d130_0;
    %cmp/e;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000282c370_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000000000282c370_0;
    %addi 1, 0, 16;
    %assign/vec4 v000000000282c370_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000027ae830;
T_11 ;
    %wait E_00000000028264a0;
    %load/vec4 v000000000282e030_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000282c410_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000000000282d950_0;
    %assign/vec4 v000000000282c410_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000283c290;
T_12 ;
    %wait E_00000000028264a0;
    %load/vec4 v000000000282dc70_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000000000282db30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000282dc70_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000283c290;
T_13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002815420_0, 0, 4;
    %end;
    .thread T_13;
    .scope S_000000000283c290;
T_14 ;
    %wait E_00000000028264a0;
    %load/vec4 v000000000282cf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000000000282c7d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000002815420_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000028151a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000000000282c7d0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000000000282c7d0_0, 0;
    %load/vec4 v000000000282c7d0_0;
    %cmpi/e 126, 0, 7;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000002815420_0, 0;
T_14.4 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000000002814f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v000000000282c7d0_0;
    %subi 1, 0, 7;
    %assign/vec4 v000000000282c7d0_0, 0;
    %load/vec4 v000000000282c7d0_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002815420_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v000000000282c7d0_0;
    %load/vec4 v000000000282dd10_0;
    %addi 1, 0, 7;
    %cmp/e;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000002815420_0, 0;
T_14.10 ;
T_14.9 ;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v000000000282d630_0;
    %load/vec4 v000000000282dd10_0;
    %pad/u 16;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %load/vec4 v000000000282dd10_0;
    %assign/vec4 v000000000282c7d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000002815420_0, 0;
    %jmp T_14.13;
T_14.12 ;
    %load/vec4 v0000000002814020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %load/vec4 v000000000282c7d0_0;
    %subi 1, 0, 7;
    %assign/vec4 v000000000282c7d0_0, 0;
    %load/vec4 v000000000282c7d0_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_14.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002815420_0, 0;
T_14.16 ;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0000000002815420_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_14.18, 4;
    %load/vec4 v000000000282dd10_0;
    %assign/vec4 v000000000282c7d0_0, 0;
T_14.18 ;
T_14.15 ;
T_14.13 ;
T_14.7 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000002837770;
T_15 ;
    %wait E_00000000028264e0;
    %load/vec4 v0000000002813e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000000002814520_0;
    %assign/vec4 v0000000002813bc0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000028388e0;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000028565f0_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_00000000028388e0;
T_17 ;
    %wait E_0000000002826620;
    %load/vec4 v00000000027ca360_0;
    %pad/u 16;
    %load/vec4 v00000000027ca7c0_0;
    %pad/u 16;
    %load/vec4 v00000000027ca860_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v00000000028565f0_0, 0;
    %load/vec4 v0000000002857450_0;
    %assign/vec4 v0000000002814340_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000027ae9b0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002857130_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_00000000027ae9b0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856410_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_00000000027ae9b0;
T_20 ;
    %wait E_0000000002827320;
    %load/vec4 v0000000002855d30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000002857130_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000002857130_0;
    %load/vec4 v0000000002856370_0;
    %cmp/e;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000002857130_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0000000002857130_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000000002857130_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000000027ae9b0;
T_21 ;
    %wait E_0000000002827320;
    %load/vec4 v0000000002855d30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002856410_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000000028567d0_0;
    %assign/vec4 v0000000002856410_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000000000283ac90;
T_22 ;
    %pushi/vec4 4170438, 0, 32;
    %store/vec4 v0000000002856690_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_000000000283ac90;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002856af0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_000000000283ac90;
T_24 ;
    %wait E_0000000002826560;
    %load/vec4 v0000000002856690_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0000000002856690_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002856690_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0000000002856690_0;
    %parti/s 1, 25, 6;
    %xor;
    %load/vec4 v0000000002856690_0;
    %parti/s 1, 24, 6;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002856690_0, 0;
    %load/vec4 v0000000002856690_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000002856af0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_00000000027c44f0;
T_25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002856a50_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_00000000027c44f0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028569b0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_00000000027c44f0;
T_27 ;
    %wait E_0000000002826b60;
    %load/vec4 v0000000002856cd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000002856a50_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000002856a50_0;
    %load/vec4 v0000000002855e70_0;
    %cmp/e;
    %jmp/0xz  T_27.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000002856a50_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0000000002856a50_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000000002856a50_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000000027c44f0;
T_28 ;
    %wait E_0000000002826b60;
    %load/vec4 v0000000002856cd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_28.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028569b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000002857770_0;
    %assign/vec4 v00000000028569b0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000000000283ae10;
T_29 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000000002855ab0_0, 0, 13;
    %end;
    .thread T_29;
    .scope S_000000000283ae10;
T_30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002856d70_0, 0, 3;
    %end;
    .thread T_30;
    .scope S_000000000283ae10;
T_31 ;
    %wait E_0000000002826fe0;
    %load/vec4 v00000000028562d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v00000000028574f0_0;
    %assign/vec4 v00000000028573b0_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000000000283ae10;
T_32 ;
    %wait E_0000000002826b60;
    %load/vec4 v0000000002855ab0_0;
    %pushi/vec4 0, 0, 13;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002856b90_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000000002855970_0;
    %pushi/vec4 0, 0, 13;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000002855970_0;
    %assign/vec4 v0000000002855ab0_0, 0;
    %load/vec4 v0000000002855fb0_0;
    %assign/vec4 v0000000002856d70_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000002856c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000002855970_0;
    %load/vec4 v0000000002855ab0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v0000000002855fb0_0;
    %load/vec4 v0000000002856d70_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v0000000002856d70_0;
    %load/vec4 v0000000002855fb0_0;
    %cmp/u;
    %jmp/0xz  T_32.6, 5;
    %pushi/vec4 999, 0, 13;
    %load/vec4 v0000000002855ab0_0;
    %cmp/u;
    %jmp/0xz  T_32.8, 5;
    %load/vec4 v0000000002855ab0_0;
    %subi 1, 0, 13;
    %assign/vec4 v0000000002855ab0_0, 0;
    %jmp T_32.9;
T_32.8 ;
    %load/vec4 v0000000002856d70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000002856d70_0, 0;
    %pushi/vec4 1995, 0, 13;
    %assign/vec4 v0000000002855ab0_0, 0;
T_32.9 ;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0000000002855fb0_0;
    %load/vec4 v0000000002856d70_0;
    %cmp/u;
    %jmp/0xz  T_32.10, 5;
    %load/vec4 v0000000002855ab0_0;
    %cmpi/u 1995, 0, 13;
    %jmp/0xz  T_32.12, 5;
    %load/vec4 v0000000002855ab0_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000000002855ab0_0, 0;
    %jmp T_32.13;
T_32.12 ;
    %load/vec4 v0000000002856d70_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000000002856d70_0, 0;
    %pushi/vec4 999, 0, 13;
    %assign/vec4 v0000000002855ab0_0, 0;
T_32.13 ;
    %jmp T_32.11;
T_32.10 ;
    %load/vec4 v0000000002855ab0_0;
    %load/vec4 v0000000002855970_0;
    %cmp/u;
    %jmp/0xz  T_32.14, 5;
    %load/vec4 v0000000002855ab0_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000000002855ab0_0, 0;
    %jmp T_32.15;
T_32.14 ;
    %load/vec4 v0000000002855ab0_0;
    %subi 1, 0, 13;
    %assign/vec4 v0000000002855ab0_0, 0;
T_32.15 ;
T_32.11 ;
T_32.7 ;
T_32.4 ;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000000000283ae10;
T_33 ;
    %wait E_0000000002826b60;
    %load/vec4 v0000000002856ff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.0, 8;
    %load/vec4 v0000000002855ab0_0;
    %load/vec4 v0000000002856d70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %assign/vec4 v0000000002857090_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_000000000283d020;
T_34 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000002856550_0, 0, 12;
    %end;
    .thread T_34;
    .scope S_000000000283d020;
T_35 ;
    %wait E_00000000028296a0;
    %load/vec4 v0000000002856550_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000000002856550_0, 0;
    %load/vec4 v0000000002856550_0;
    %load/vec4 v0000000002857630_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0000000002857590_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_000000000283d1a0;
T_36 ;
    %wait E_0000000002827520;
    %load/vec4 v000000000285a430_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000000002859ad0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000285a430_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_000000000283d1a0;
T_37 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000002859fd0_0, 0, 3;
    %end;
    .thread T_37;
    .scope S_000000000283d1a0;
T_38 ;
    %wait E_0000000002827520;
    %load/vec4 v0000000002859fd0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000000000285a890_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002859fd0_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_000000000283d1a0;
T_39 ;
    %wait E_0000000002827520;
    %load/vec4 v0000000002856230_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000028560f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002856230_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_000000000283d1a0;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000285a750_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_000000000283d1a0;
T_41 ;
    %wait E_0000000002827520;
    %load/vec4 v000000000285a930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000028598f0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000000000285b290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v00000000028598f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000000028598f0_0, 0;
    %load/vec4 v000000000285a750_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0000000002856190_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000285a750_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000000000283d1a0;
T_42 ;
    %wait E_0000000002827520;
    %load/vec4 v000000000285a930_0;
    %load/vec4 v000000000285b290_0;
    %and;
    %load/vec4 v00000000028598f0_0;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v000000000285ac50_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_000000000283d1a0;
T_43 ;
    %wait E_0000000002827520;
    %load/vec4 v000000000285ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v000000000285a750_0;
    %assign/vec4 v00000000028576d0_0, 0;
T_43.0 ;
    %load/vec4 v000000000285ac50_0;
    %assign/vec4 v0000000002855c90_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_000000000283d1a0;
T_44 ;
    %wait E_0000000002827520;
    %load/vec4 v000000000285a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0000000002859cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v000000000285b010_0;
    %assign/vec4 v000000000285aa70_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v000000000285a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v000000000285aa70_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000000000285aa70_0, 0;
T_44.4 ;
T_44.3 ;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_00000000027b1710;
T_45 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000285a070_0, 0, 16;
    %end;
    .thread T_45;
    .scope S_00000000027b1710;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002859c10_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_00000000027b1710;
T_47 ;
    %wait E_0000000002826d20;
    %load/vec4 v000000000285b790_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_47.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000285a070_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000000000285a070_0;
    %load/vec4 v000000000285a110_0;
    %cmp/e;
    %jmp/0xz  T_47.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000285a070_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v000000000285a070_0;
    %addi 1, 0, 16;
    %assign/vec4 v000000000285a070_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_00000000027b1710;
T_48 ;
    %wait E_0000000002826d20;
    %load/vec4 v000000000285b790_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002859c10_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000000000285b510_0;
    %assign/vec4 v0000000002859c10_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_00000000027e5120;
T_49 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000285bc20_0, 0, 8;
    %end;
    .thread T_49;
    .scope S_00000000027e5120;
T_50 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000285d0c0_0, 0, 16;
    %end;
    .thread T_50;
    .scope S_00000000027e5120;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002859a30_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_00000000027e5120;
T_52 ;
    %wait E_0000000002826d20;
    %load/vec4 v000000000285a6b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000000000285af70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000285a6b0_0, 0;
    %jmp T_52;
    .thread T_52;
    .scope S_00000000027e5120;
T_53 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000285d700_0, 0, 3;
    %end;
    .thread T_53;
    .scope S_00000000027e5120;
T_54 ;
    %wait E_0000000002826d20;
    %load/vec4 v000000000285d700_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000000000285d520_0;
    %load/vec4 v000000000285cbc0_0;
    %and;
    %load/vec4 v0000000002859d50_0;
    %load/vec4 v000000000285bcc0_0;
    %and;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000285d700_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_00000000027e5120;
T_55 ;
    %wait E_0000000002826d20;
    %load/vec4 v000000000285cbc0_0;
    %inv;
    %load/vec4 v0000000002859d50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000285b330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000285d5c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000285bc20_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000000000285be00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v000000000285cbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v000000000285b5b0_0;
    %assign/vec4 v000000000285d0c0_0, 0;
T_55.4 ;
    %load/vec4 v000000000285bc20_0;
    %pushi/vec4 255, 0, 8;
    %ix/getv 4, v000000000285c6c0_0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_55.6, 4;
    %load/vec4 v000000000285d5c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000000000285d5c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000285bc20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000285b330_0, 0;
    %load/vec4 v000000000285d5c0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_55.8, 4;
    %load/vec4 v0000000002859a30_0;
    %inv;
    %assign/vec4 v0000000002859a30_0, 0;
T_55.8 ;
    %jmp T_55.7;
T_55.6 ;
    %load/vec4 v000000000285bc20_0;
    %addi 1, 0, 8;
    %assign/vec4 v000000000285bc20_0, 0;
    %load/vec4 v000000000285b330_0;
    %pushi/vec4 1, 0, 8;
    %ix/getv 4, v000000000285c6c0_0;
    %shiftl 4;
    %add;
    %assign/vec4 v000000000285b330_0, 0;
T_55.7 ;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_00000000027e5120;
T_56 ;
    %wait E_0000000002826d20;
    %load/vec4 v000000000285cbc0_0;
    %inv;
    %load/vec4 v0000000002859d50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000285a610_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v000000000285d520_0;
    %load/vec4 v0000000002859d50_0;
    %load/vec4 v000000000285bcc0_0;
    %and;
    %or;
    %assign/vec4 v000000000285a610_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_00000000027b1890;
T_57 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000285c760_0, 0, 2;
    %end;
    .thread T_57;
    .scope S_00000000027b1890;
T_58 ;
    %wait E_0000000002827460;
    %load/vec4 v000000000285c760_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000000000285c080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000285c760_0, 0;
    %jmp T_58;
    .thread T_58;
    .scope S_00000000027b1890;
T_59 ;
    %wait E_0000000002827460;
    %load/vec4 v000000000285c080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v000000000285cf80_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v000000000285cf80_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v000000000285d7a0_0, 0;
    %load/vec4 v000000000285cf80_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v000000000285d480_0, 0;
    %load/vec4 v000000000285cf80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000285cd00_0, 0;
    %pushi/vec4 1, 0, 21;
    %load/vec4 v000000000285cf80_0;
    %parti/s 4, 26, 6;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000000000285d660_0, 0;
    %jmp T_59.5;
T_59.4 ;
    %load/vec4 v000000000285cf80_0;
    %parti/s 4, 26, 6;
    %pad/u 8;
    %assign/vec4 v000000000285cd00_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000000000285d660_0, 0;
T_59.5 ;
    %load/vec4 v000000000285cf80_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000000000285d340_0, 0;
    %jmp T_59.3;
T_59.2 ;
    %load/vec4 v000000000285cf80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.6, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000285cd00_0, 0;
    %pushi/vec4 1, 0, 21;
    %load/vec4 v000000000285cf80_0;
    %parti/s 8, 22, 6;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000000000285d660_0, 0;
    %jmp T_59.7;
T_59.6 ;
    %load/vec4 v000000000285cf80_0;
    %parti/s 8, 22, 6;
    %assign/vec4 v000000000285cd00_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000000000285d660_0, 0;
T_59.7 ;
    %load/vec4 v000000000285cf80_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000000000285d340_0, 0;
T_59.3 ;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_00000000027b1890;
T_60 ;
    %wait E_0000000002827460;
    %load/vec4 v000000000285ce40_0;
    %assign/vec4 v000000000285c3a0_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_00000000027e52a0;
T_61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000285c260_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_00000000027e52a0;
T_62 ;
    %pushi/vec4 3392381859, 0, 32;
    %store/vec4 v000000000285c940_0, 0, 32;
    %end;
    .thread T_62;
    .scope S_00000000027e52a0;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000285c1c0_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_00000000027e52a0;
T_64 ;
    %delay 1, 0;
    %load/vec4 v000000000285c260_0;
    %inv;
    %store/vec4 v000000000285c260_0, 0, 1;
    %jmp T_64;
    .thread T_64;
    .scope S_00000000027e52a0;
T_65 ;
    %vpi_call 3 24 "$display", "1..13" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000285c1c0_0, 0;
    %wait E_0000000002827460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000285c1c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_65.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.1, 5;
    %jmp/1 T_65.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000002827460;
    %jmp T_65.0;
T_65.1 ;
    %pop/vec4 1;
    %load/vec4 v000000000285b9a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_65.2, 4;
    %vpi_call 3 30 "$display", "ok 1 - WCLK is correct" {0 0 0};
    %jmp T_65.3;
T_65.2 ;
    %vpi_call 3 31 "$display", "not ok 1 - WCLK is incorrect: %b", v000000000285b9a0_0 {0 0 0};
T_65.3 ;
    %load/vec4 v000000000285b900_0;
    %cmpi/e 4, 0, 21;
    %jmp/0xz  T_65.4, 4;
    %vpi_call 3 33 "$display", "ok 2 - WE is correct" {0 0 0};
    %jmp T_65.5;
T_65.4 ;
    %vpi_call 3 34 "$display", "not ok 2 - WE is incorrect: %b", v000000000285b900_0 {0 0 0};
T_65.5 ;
    %load/vec4 v000000000285d160_0;
    %cmpi/e 51, 0, 8;
    %jmp/0xz  T_65.6, 4;
    %vpi_call 3 36 "$display", "ok 3 - WADDR is correct" {0 0 0};
    %jmp T_65.7;
T_65.6 ;
    %vpi_call 3 37 "$display", "not ok 3 - WADDR is incorrect: %b", v000000000285d160_0 {0 0 0};
T_65.7 ;
    %load/vec4 v000000000285bb80_0;
    %pad/u 16;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_65.8, 4;
    %vpi_call 3 39 "$display", "ok 4 - RE is correct" {0 0 0};
    %jmp T_65.9;
T_65.8 ;
    %vpi_call 3 40 "$display", "not ok 4 - RE is incorrect: %b", v000000000285bb80_0 {0 0 0};
T_65.9 ;
    %load/vec4 v000000000285ba40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_65.10, 4;
    %vpi_call 3 42 "$display", "ok 5 - wbank is correct" {0 0 0};
    %jmp T_65.11;
T_65.10 ;
    %vpi_call 3 43 "$display", "not ok 5 - wbank is incorrect: %b", v000000000285ba40_0 {0 0 0};
T_65.11 ;
    %load/vec4 v000000000285c4e0_0;
    %cmpi/e 41891, 0, 16;
    %jmp/0xz  T_65.12, 4;
    %vpi_call 3 45 "$display", "ok 6 - RDATA is correct" {0 0 0};
    %jmp T_65.13;
T_65.12 ;
    %vpi_call 3 46 "$display", "not ok 6 - RDATA is incorrect: %b", v000000000285c4e0_0 {0 0 0};
T_65.13 ;
    %pushi/vec4 2151720100, 0, 32;
    %assign/vec4 v000000000285c940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000285c1c0_0, 0;
    %wait E_0000000002827460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000285c1c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_65.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.15, 5;
    %jmp/1 T_65.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000002827460;
    %jmp T_65.14;
T_65.15 ;
    %pop/vec4 1;
    %load/vec4 v000000000285b9a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_65.16, 4;
    %vpi_call 3 58 "$display", "ok 7 - WCLK is correct" {0 0 0};
    %jmp T_65.17;
T_65.16 ;
    %vpi_call 3 59 "$display", "not ok 7 - WCLK is incorrect: %b", v000000000285b9a0_0 {0 0 0};
T_65.17 ;
    %load/vec4 v000000000285b900_0;
    %cmpi/e 2, 0, 21;
    %jmp/0xz  T_65.18, 4;
    %vpi_call 3 61 "$display", "ok 8 - WE is correct" {0 0 0};
    %jmp T_65.19;
T_65.18 ;
    %vpi_call 3 62 "$display", "not ok 8 - WE is incorrect: %b", v000000000285b900_0 {0 0 0};
T_65.19 ;
    %load/vec4 v000000000285bb80_0;
    %pad/u 16;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_65.20, 4;
    %vpi_call 3 64 "$display", "ok 9 - RE is correct" {0 0 0};
    %jmp T_65.21;
T_65.20 ;
    %vpi_call 3 65 "$display", "not ok 9 - RE is incorrect: %b", v000000000285bb80_0 {0 0 0};
T_65.21 ;
    %load/vec4 v000000000285c4e0_0;
    %cmpi/e 42148, 0, 16;
    %jmp/0xz  T_65.22, 4;
    %vpi_call 3 67 "$display", "ok 10 - RDATA is correct" {0 0 0};
    %jmp T_65.23;
T_65.22 ;
    %vpi_call 3 68 "$display", "not ok 10 - RDATA is incorrect: %b", v000000000285c4e0_0 {0 0 0};
T_65.23 ;
    %pushi/vec4 4236452, 0, 32;
    %assign/vec4 v000000000285c940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000285c1c0_0, 0;
    %wait E_0000000002827460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000285c1c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_65.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.25, 5;
    %jmp/1 T_65.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000002827460;
    %jmp T_65.24;
T_65.25 ;
    %pop/vec4 1;
    %load/vec4 v000000000285b9a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_65.26, 4;
    %vpi_call 3 80 "$display", "ok 11 - WCLK is correct" {0 0 0};
    %jmp T_65.27;
T_65.26 ;
    %vpi_call 3 81 "$display", "not ok 11 - WCLK is incorrect: %b", v000000000285b9a0_0 {0 0 0};
T_65.27 ;
    %load/vec4 v000000000285b900_0;
    %cmpi/e 0, 0, 21;
    %jmp/0xz  T_65.28, 4;
    %vpi_call 3 83 "$display", "ok 12 - WE is correct" {0 0 0};
    %jmp T_65.29;
T_65.28 ;
    %vpi_call 3 84 "$display", "not ok 12 - WE is incorrect: %b", v000000000285b900_0 {0 0 0};
T_65.29 ;
    %load/vec4 v000000000285bb80_0;
    %pad/u 16;
    %cmpi/e 1, 0, 16;
    %jmp/0xz  T_65.30, 4;
    %vpi_call 3 86 "$display", "ok 13 - RE is correct" {0 0 0};
    %jmp T_65.31;
T_65.30 ;
    %vpi_call 3 87 "$display", "not ok 13 - RE is incorrect: %b", v000000000285bb80_0 {0 0 0};
T_65.31 ;
    %vpi_call 3 89 "$finish" {0 0 0};
    %end;
    .thread T_65;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../modules.v";
    "dinterp_tb.v";
