// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Freescale LS1024A / Mindspeed Comcerto SPACC Crypto Engine Driver
 *
 * Copyright (C) 2026 Antigravity Project
 * Based on Elliptic / Picochip SPACC architecture.
 */

#include <crypto/aes.h>
#include <crypto/engine.h>
#include <crypto/internal/skcipher.h>
#include <crypto/scatterwalk.h>
#include <crypto/skcipher.h>
#include <linux/clk.h>
#include <linux/completion.h>
#include <linux/dma-mapping.h>
#include <linux/dmapool.h>
#include <linux/err.h>
#include <linux/interrupt.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/mod_devicetable.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/reset.h>
#include <linux/scatterlist.h>
#include <linux/slab.h>
#include <linux/unaligned.h>

#define DRV_NAME			"ls1024a-spacc"

/* Hardware Register Offsets */
#define SPACC_REG_IRQ_EN		0x00000000
#define SPACC_REG_IRQ_STAT		0x00000004
#define SPACC_REG_IRQ_CTRL		0x00000008
#define SPACC_REG_FIFO_STAT		0x0000000C
#define SPACC_REG_SDMA_BRST_SZ		0x00000010
#define SPACC_REG_SRC_PTR		0x00000020
#define SPACC_REG_DST_PTR		0x00000024
#define SPACC_REG_OFFSET		0x00000028

/* SPACC 2.0 specific offsets */
#define SPACC2_REG_AAD_LEN		0x0000002C
#define SPACC2_REG_PROC_LEN		0x00000030
#define SPACC2_REG_ICV_LEN		0x00000034
#define SPACC2_REG_ICV_OFFSET		0x00000038
#define SPACC2_REG_SW_CTRL		0x0000003C
#define SPACC2_REG_CTRL			0x00000040
#define SPACC2_REG_AUX_INFO		0x0000004C

/* SPACC 3.0 specific offsets */
#define SPACC3_REG_PRE_AAD_LEN		0x0000002C
#define SPACC3_REG_POST_AAD_LEN		0x00000030
#define SPACC3_REG_PROC_LEN		0x00000034
#define SPACC3_REG_ICV_LEN		0x00000038
#define SPACC3_REG_ICV_OFFSET		0x0000003C
#define SPACC3_REG_IV_OFFSET		0x00000040
#define SPACC3_REG_SW_ID		0x00000044
#define SPACC3_REG_AUX_INFO		0x00000048
#define SPACC3_REG_CTRL			0x0000004C

/* Common offsets */
#define SPACC_REG_STAT_POP		0x00000050
#define SPACC_REG_STATUS		0x00000054
#define SPACC_REG_KEY_SZ		0x00000100
#define SPACC_REG_ID			0x00000180
#define SPACC_REG_CIPH_KEY_BASE		0x00004000
#define SPACC_REG_HASH_KEY_BASE		0x00008000

/* Status codes */
#define SPA_STATUS_OK			0
#define SPA_STATUS_ICV_FAIL		1
#define SPA_STATUS_MEMORY_ERROR		2
#define SPA_STATUS_BLOCK_ERROR		3

#define SPA_STATUS_RES_CODE_OFFSET	24
#define SPA_STATUS_RES_CODE_MASK	(0x3 << SPA_STATUS_RES_CODE_OFFSET)

/* IRQ control/status bits */
#define SPA_IRQ_EN_CMD0_EN		BIT(0)
#define SPA_IRQ_EN_STAT_EN		BIT(4)
#define SPA_IRQ_EN_GLBL_EN		BIT(31)

#define SPA_IRQ_STAT_CMD		BIT(0)
#define SPA_IRQ_STAT_STAT_MASK		BIT(4)

#define SPA_IRQ_CTRL_STAT_CNT_OFFSET	16

/* FIFO status bits */
#define SPA_FIFO_STAT_EMPTY		BIT(31)
#define SPA_FIFO_CMD_FULL		BIT(7)

/* Key size register bits */
#define SPA_KEY_SZ_CTX_INDEX_OFFSET	8
#define SPA_KEY_SZ_CIPHER_OFFSET	31

/* Control register bits */
#define SPA_CTRL_CIPH_ALG_AES		0x02
#define SPA_CTRL_CIPH_MODE_ECB		(0x00 << 8)
#define SPA_CTRL_CIPH_MODE_CBC		(0x01 << 8)
#define SPA_CTRL_CTX_IDX		16
#define SPA_CTRL_ENCRYPT_IDX		24
#define SPA_CTRL_KEY_EXP		29

#define SPACC_MAX_DDT_ENTS		64
#define SPACC_CIPHER_PG_SZ		128
#define SPACC_CRYPTO_BASE_OFFSET	0x00040000

/* DDT format matching hardware descriptor */
struct spacc_ddt {
	u32 p;
	u32 len;
};

struct spacc_dev;

struct spacc_alg {
	struct skcipher_engine_alg alg;
	struct spacc_dev *spacc;
	u32 ctrl_default;
};

struct spacc_dev {
	struct device *dev;
	void __iomem *regs;
	void __iomem *pdu_regs;
	void __iomem *crypto_regs;
	void __iomem *cipher_ctx_base;
	unsigned int cipher_pg_sz;
	int irq;
	struct clk *clk;
	struct reset_control *rst;
	struct dma_pool *req_pool;
	struct crypto_engine *ce;
	struct completion done;
	int req_err;
	unsigned int next_ctx;
	bool is_spacc3;
	struct spacc_alg algs[2];
};

struct spacc_ctx {
	struct spacc_dev *spacc;
	struct crypto_sync_skcipher *fallback_tfm;
	u32 ctrl_default;
	u8 key[AES_MAX_KEY_SIZE] __aligned(4);
	unsigned int keylen;
	bool use_fallback;
};

struct spacc_reqctx {
	bool is_encrypt;
	dma_addr_t src_addr;
	dma_addr_t dst_addr;
	int src_nents;
	int dst_nents;
	struct spacc_ddt *src_ddt;
	struct spacc_ddt *dst_ddt;
	u8 backup_iv[AES_BLOCK_SIZE];
};

static inline void spacc_memcpy_toio32(void __iomem *dst, const void *src, unsigned int bytes)
{
	u32 __iomem *dst32 = dst;
	unsigned int words = bytes / 4;
	unsigned int i;

	for (i = 0; i < words; i++) {
		u32 val = get_unaligned((const u32 *)src + i);

		writel(val, dst32 + i);
	}
}

static inline void spacc_write_proc_len(struct spacc_dev *spacc, u32 len)
{
	if (spacc->is_spacc3) {
		writel(0, spacc->crypto_regs + SPACC3_REG_PRE_AAD_LEN);
		writel(0, spacc->crypto_regs + SPACC3_REG_POST_AAD_LEN);
		writel(len, spacc->crypto_regs + SPACC3_REG_PROC_LEN);
		writel(0, spacc->crypto_regs + SPACC3_REG_ICV_LEN);
		writel(0, spacc->crypto_regs + SPACC3_REG_ICV_OFFSET);
		writel(0, spacc->crypto_regs + SPACC3_REG_IV_OFFSET);
		writel(0, spacc->crypto_regs + SPACC3_REG_SW_ID);
		writel(0, spacc->crypto_regs + SPACC3_REG_AUX_INFO);
	} else {
		writel(0, spacc->crypto_regs + SPACC2_REG_AAD_LEN);
		writel(len, spacc->crypto_regs + SPACC2_REG_PROC_LEN);
		writel(0, spacc->crypto_regs + SPACC2_REG_ICV_LEN);
		writel(0, spacc->crypto_regs + SPACC2_REG_ICV_OFFSET);
		writel(0, spacc->crypto_regs + SPACC2_REG_SW_CTRL);
		writel(0, spacc->crypto_regs + SPACC2_REG_AUX_INFO);
	}
}

static inline void spacc_write_ctrl(struct spacc_dev *spacc, u32 ctrl)
{
	if (spacc->is_spacc3)
		writel(ctrl, spacc->crypto_regs + SPACC3_REG_CTRL);
	else
		writel(ctrl, spacc->crypto_regs + SPACC2_REG_CTRL);
}

static int spacc_status_to_errno(u32 code)
{
	switch (code) {
	case SPA_STATUS_OK:
		return 0;
	case SPA_STATUS_ICV_FAIL:
		return -EBADMSG;
	case SPA_STATUS_MEMORY_ERROR:
		return -EFAULT;
	case SPA_STATUS_BLOCK_ERROR:
		return -EIO;
	default:
		return -EINVAL;
	}
}

static struct spacc_ddt *spacc_sg_to_ddt(struct spacc_dev *spacc,
					 struct scatterlist *sgl,
					 unsigned int nbytes,
					 enum dma_data_direction dir,
					 dma_addr_t *ddt_phys,
					 int *out_nents)
{
	struct spacc_ddt *ddt;
	struct scatterlist *cur;
	int nents, mapped_ents, i;

	nents = sg_nents_for_len(sgl, nbytes);
	if (nents < 0)
		return NULL;

	mapped_ents = dma_map_sg(spacc->dev, sgl, nents, dir);
	if (mapped_ents <= 0)
		return NULL;

	if (mapped_ents + 1 > SPACC_MAX_DDT_ENTS) {
		dma_unmap_sg(spacc->dev, sgl, nents, dir);
		return NULL;
	}

	ddt = dma_pool_alloc(spacc->req_pool, GFP_ATOMIC, ddt_phys);
	if (!ddt) {
		dma_unmap_sg(spacc->dev, sgl, nents, dir);
		return NULL;
	}

	for_each_sg(sgl, cur, mapped_ents, i) {
		unsigned int len = min_t(unsigned int, sg_dma_len(cur), nbytes);

		ddt[i].p = sg_dma_address(cur);
		ddt[i].len = len;
		nbytes -= len;
		if (nbytes == 0) {
			i++;
			break;
		}
	}
	ddt[i].p = 0;
	ddt[i].len = 0;

	*out_nents = nents;
	return ddt;
}

static irqreturn_t spacc_irq_handler(int irq, void *dev_id)
{
	struct spacc_dev *spacc = dev_id;
	u32 stat = readl(spacc->pdu_regs + SPACC_REG_IRQ_STAT);

	if (!(stat & (SPA_IRQ_STAT_STAT_MASK | SPA_IRQ_STAT_CMD)))
		return IRQ_NONE;

	/* Clear interrupt */
	writel(stat, spacc->pdu_regs + SPACC_REG_IRQ_STAT);
	if (spacc->crypto_regs != spacc->pdu_regs) {
		u32 cstat = readl(spacc->crypto_regs + SPACC_REG_IRQ_STAT);

		if (cstat)
			writel(cstat, spacc->crypto_regs + SPACC_REG_IRQ_STAT);
	}

	/* Check if FIFO has status */
	if (!(readl(spacc->crypto_regs + SPACC_REG_FIFO_STAT) & SPA_FIFO_STAT_EMPTY)) {
		/* Pop status from FIFO */
		writel(~0, spacc->crypto_regs + SPACC_REG_STAT_POP);
		u32 status = readl(spacc->crypto_regs + SPACC_REG_STATUS);
		u32 code = (status & SPA_STATUS_RES_CODE_MASK) >> SPA_STATUS_RES_CODE_OFFSET;

		spacc->req_err = spacc_status_to_errno(code);
	} else {
		spacc->req_err = 0;
	}

	complete(&spacc->done);

	return IRQ_HANDLED;
}

static int spacc_do_one_request(struct crypto_engine *ce, void *areq)
{
	struct skcipher_request *req = skcipher_request_cast(areq);
	struct crypto_skcipher *tfm = crypto_skcipher_reqtfm(req);
	struct spacc_ctx *ctx = crypto_skcipher_ctx(tfm);
	struct spacc_reqctx *rctx = skcipher_request_ctx(req);
	struct spacc_dev *spacc = ctx->spacc;
	unsigned int ivsize = crypto_skcipher_ivsize(tfm);
	int err = 0;
	long time_left;
	u32 ctrl;
	unsigned int ctx_id;
	void __iomem *page;

	if (req->cryptlen == 0) {
		err = 0;
		goto finalize;
	}

	if (unlikely(ctx->use_fallback))
		goto fallback;

	/* For CBC decrypt, backup the IV before hardware processing */
	if (ivsize && !rctx->is_encrypt)
		scatterwalk_map_and_copy(rctx->backup_iv, req->src,
					 req->cryptlen - ivsize, ivsize, 0);

	/* Map scatterlists into DDT descriptors */
	if (req->src == req->dst) {
		rctx->src_ddt = spacc_sg_to_ddt(spacc, req->src, req->cryptlen,
						DMA_BIDIRECTIONAL,
						&rctx->src_addr, &rctx->src_nents);
		if (!rctx->src_ddt) {
			err = -ENOMEM;
			goto fallback;
		}
		rctx->dst_ddt = rctx->src_ddt;
		rctx->dst_addr = rctx->src_addr;
		rctx->dst_nents = rctx->src_nents;
	} else {
		rctx->src_ddt = spacc_sg_to_ddt(spacc, req->src, req->cryptlen,
						DMA_TO_DEVICE,
						&rctx->src_addr, &rctx->src_nents);
		if (!rctx->src_ddt) {
			err = -ENOMEM;
			goto fallback;
		}
		rctx->dst_ddt = spacc_sg_to_ddt(spacc, req->dst, req->cryptlen,
						DMA_FROM_DEVICE,
						&rctx->dst_addr, &rctx->dst_nents);
		if (!rctx->dst_ddt) {
			dma_unmap_sg(spacc->dev, req->src, rctx->src_nents, DMA_TO_DEVICE);
			dma_pool_free(spacc->req_pool, rctx->src_ddt, rctx->src_addr);
			err = -ENOMEM;
			goto fallback;
		}
	}

	/* Load context into engine memory */
	ctx_id = (spacc->next_ctx++) & 0x1f;
	page = spacc->cipher_ctx_base + (ctx_id * spacc->cipher_pg_sz);

	/* Write key at offset 0 */
	spacc_memcpy_toio32(page, ctx->key, ctx->keylen);

	/* Write IV at offset 32 (0x20) if IV is used */
	if (ivsize)
		spacc_memcpy_toio32(page + 32, req->iv, ivsize);

	/* Write key size register */
	writel(ctx->keylen | (ctx_id << SPA_KEY_SZ_CTX_INDEX_OFFSET) |
	       (1U << SPA_KEY_SZ_CIPHER_OFFSET),
	       spacc->crypto_regs + SPACC_REG_KEY_SZ);

	/* Write DMA descriptor pointers */
	writel(rctx->src_addr, spacc->crypto_regs + SPACC_REG_SRC_PTR);
	writel(rctx->dst_addr, spacc->crypto_regs + SPACC_REG_DST_PTR);
	writel(0, spacc->crypto_regs + SPACC_REG_OFFSET);

	/* Write lengths and offsets */
	spacc_write_proc_len(spacc, req->cryptlen);

	/* Build CTRL register */
	ctrl = ctx->ctrl_default | (ctx_id << SPA_CTRL_CTX_IDX);
	if (rctx->is_encrypt)
		ctrl |= (1U << SPA_CTRL_ENCRYPT_IDX);
	else
		ctrl |= (1U << SPA_CTRL_KEY_EXP);

	reinit_completion(&spacc->done);

	/* Start operation by writing CTRL */
	spacc_write_ctrl(spacc, ctrl);

	/* Wait for completion with 1s timeout */
	time_left = wait_for_completion_timeout(&spacc->done, msecs_to_jiffies(1000));
	if (!time_left) {
		if (!(readl(spacc->crypto_regs + SPACC_REG_FIFO_STAT) & SPA_FIFO_STAT_EMPTY)) {
			writel(~0, spacc->crypto_regs + SPACC_REG_STAT_POP);
			u32 status = readl(spacc->crypto_regs + SPACC_REG_STATUS);
			u32 res = (status & SPA_STATUS_RES_CODE_MASK) >> SPA_STATUS_RES_CODE_OFFSET;

			err = spacc_status_to_errno(res);
		} else {
			dev_err(spacc->dev, "SPACC request timed out\n");
			err = -ETIMEDOUT;
		}
	} else {
		err = spacc->req_err;
	}

	/* Free DDTs and unmap SG */
	if (req->src == req->dst) {
		dma_unmap_sg(spacc->dev, req->src, rctx->src_nents, DMA_BIDIRECTIONAL);
		dma_pool_free(spacc->req_pool, rctx->src_ddt, rctx->src_addr);
	} else {
		dma_unmap_sg(spacc->dev, req->src, rctx->src_nents, DMA_TO_DEVICE);
		dma_unmap_sg(spacc->dev, req->dst, rctx->dst_nents, DMA_FROM_DEVICE);
		dma_pool_free(spacc->req_pool, rctx->src_ddt, rctx->src_addr);
		dma_pool_free(spacc->req_pool, rctx->dst_ddt, rctx->dst_addr);
	}

	if (!err && ivsize) {
		if (rctx->is_encrypt)
			scatterwalk_map_and_copy(req->iv, req->dst,
						 req->cryptlen - ivsize, ivsize, 0);
		else
			memcpy(req->iv, rctx->backup_iv, ivsize);
	}

finalize:
	local_bh_disable();
	crypto_finalize_skcipher_request(ce, req, err);
	local_bh_enable();
	return 0;

fallback:
	if (ctx->fallback_tfm) {
		SYNC_SKCIPHER_REQUEST_ON_STACK(subreq, ctx->fallback_tfm);

		skcipher_request_set_sync_tfm(subreq, ctx->fallback_tfm);
		skcipher_request_set_callback(subreq, req->base.flags, NULL, NULL);
		skcipher_request_set_crypt(subreq, req->src, req->dst, req->cryptlen, req->iv);
		if (rctx->is_encrypt)
			err = crypto_skcipher_encrypt(subreq);
		else
			err = crypto_skcipher_decrypt(subreq);
		skcipher_request_zero(subreq);
	} else {
		err = -EINVAL;
	}
	goto finalize;
}

static int spacc_cra_init(struct crypto_skcipher *tfm)
{
	struct spacc_ctx *ctx = crypto_skcipher_ctx(tfm);
	struct skcipher_alg *alg = crypto_skcipher_alg(tfm);
	struct spacc_alg *spacc_alg = container_of(alg, struct spacc_alg, alg.base);
	const char *name = crypto_tfm_alg_name(&tfm->base);

	ctx->spacc = spacc_alg->spacc;
	ctx->ctrl_default = spacc_alg->ctrl_default;

	ctx->fallback_tfm = crypto_alloc_sync_skcipher(name, 0, CRYPTO_ALG_NEED_FALLBACK);
	if (IS_ERR(ctx->fallback_tfm)) {
		dev_err(ctx->spacc->dev, "Cannot allocate fallback for %s\n", name);
		return PTR_ERR(ctx->fallback_tfm);
	}

	crypto_skcipher_set_reqsize(tfm, sizeof(struct spacc_reqctx));
	return 0;
}

static void spacc_cra_exit(struct crypto_skcipher *tfm)
{
	struct spacc_ctx *ctx = crypto_skcipher_ctx(tfm);

	if (ctx->fallback_tfm) {
		crypto_free_sync_skcipher(ctx->fallback_tfm);
		ctx->fallback_tfm = NULL;
	}
	memzero_explicit(ctx->key, sizeof(ctx->key));
}

static int spacc_aes_setkey(struct crypto_skcipher *tfm, const u8 *key,
			    unsigned int keylen)
{
	struct spacc_ctx *ctx = crypto_skcipher_ctx(tfm);

	if (keylen != AES_KEYSIZE_128 && keylen != AES_KEYSIZE_192 &&
	    keylen != AES_KEYSIZE_256)
		return -EINVAL;

	memcpy(ctx->key, key, keylen);
	ctx->keylen = keylen;

	/* If 192-bit AES is requested and not natively supported, fallback */
	ctx->use_fallback = (keylen == AES_KEYSIZE_192);

	if (ctx->fallback_tfm) {
		crypto_sync_skcipher_clear_flags(ctx->fallback_tfm,
						 CRYPTO_TFM_REQ_MASK);
		crypto_sync_skcipher_set_flags(ctx->fallback_tfm,
					       crypto_skcipher_get_flags(tfm) &
					       CRYPTO_TFM_REQ_MASK);
		return crypto_sync_skcipher_setkey(ctx->fallback_tfm, key,
						   keylen);
	}

	return 0;
}

static int spacc_aes_crypt(struct skcipher_request *req, bool is_encrypt)
{
	struct crypto_skcipher *tfm = crypto_skcipher_reqtfm(req);
	struct spacc_ctx *ctx = crypto_skcipher_ctx(tfm);
	struct spacc_reqctx *rctx = skcipher_request_ctx(req);

	if (req->cryptlen == 0)
		return 0;

	if (req->cryptlen % AES_BLOCK_SIZE)
		return -EINVAL;

	rctx->is_encrypt = is_encrypt;

	return crypto_transfer_skcipher_request_to_engine(ctx->spacc->ce, req);
}

static int spacc_aes_ecb_encrypt(struct skcipher_request *req)
{
	return spacc_aes_crypt(req, true);
}

static int spacc_aes_ecb_decrypt(struct skcipher_request *req)
{
	return spacc_aes_crypt(req, false);
}

static int spacc_aes_cbc_encrypt(struct skcipher_request *req)
{
	return spacc_aes_crypt(req, true);
}

static int spacc_aes_cbc_decrypt(struct skcipher_request *req)
{
	return spacc_aes_crypt(req, false);
}

static const struct spacc_alg spacc_algs_tmpl[] = {
	{
		.ctrl_default = SPA_CTRL_CIPH_ALG_AES | SPA_CTRL_CIPH_MODE_ECB,
		.alg = {
			.base = {
				.base.cra_name		= "ecb(aes)",
				.base.cra_driver_name	= "ecb-aes-ls1024a-spacc",
				.base.cra_priority	= 300,
				.base.cra_flags		= CRYPTO_ALG_ASYNC |
							  CRYPTO_ALG_NEED_FALLBACK,
				.base.cra_blocksize	= AES_BLOCK_SIZE,
				.base.cra_ctxsize	= sizeof(struct spacc_ctx),
				.base.cra_alignmask	= 0,
				.base.cra_module	= THIS_MODULE,

				.init			= spacc_cra_init,
				.exit			= spacc_cra_exit,
				.min_keysize		= AES_MIN_KEY_SIZE,
				.max_keysize		= AES_MAX_KEY_SIZE,
				.setkey			= spacc_aes_setkey,
				.encrypt		= spacc_aes_ecb_encrypt,
				.decrypt		= spacc_aes_ecb_decrypt,
			},
			.op = {
				.do_one_request = spacc_do_one_request,
			},
		},
	},
	{
		.ctrl_default = SPA_CTRL_CIPH_ALG_AES | SPA_CTRL_CIPH_MODE_CBC,
		.alg = {
			.base = {
				.base.cra_name		= "cbc(aes)",
				.base.cra_driver_name	= "cbc-aes-ls1024a-spacc",
				.base.cra_priority	= 300,
				.base.cra_flags		= CRYPTO_ALG_ASYNC |
							  CRYPTO_ALG_NEED_FALLBACK,
				.base.cra_blocksize	= AES_BLOCK_SIZE,
				.base.cra_ctxsize	= sizeof(struct spacc_ctx),
				.base.cra_alignmask	= 0,
				.base.cra_module	= THIS_MODULE,

				.init			= spacc_cra_init,
				.exit			= spacc_cra_exit,
				.min_keysize		= AES_MIN_KEY_SIZE,
				.max_keysize		= AES_MAX_KEY_SIZE,
				.ivsize			= AES_BLOCK_SIZE,
				.setkey			= spacc_aes_setkey,
				.encrypt		= spacc_aes_cbc_encrypt,
				.decrypt		= spacc_aes_cbc_decrypt,
			},
			.op = {
				.do_one_request = spacc_do_one_request,
			},
		},
	},
};

static int spacc_probe(struct platform_device *pdev)
{
	struct spacc_dev *spacc;
	struct resource *res;
	int ret, i;
	u32 spacc_id, major;

	spacc = devm_kzalloc(&pdev->dev, sizeof(*spacc), GFP_KERNEL);
	if (!spacc)
		return -ENOMEM;

	spacc->dev = &pdev->dev;
	init_completion(&spacc->done);

	/* Clocks & Resets */
	spacc->clk = devm_clk_get_optional(&pdev->dev, "spacc");
	if (IS_ERR(spacc->clk))
		return dev_err_probe(&pdev->dev, PTR_ERR(spacc->clk),
				     "Failed to get spacc clock\n");

	if (spacc->clk) {
		ret = clk_prepare_enable(spacc->clk);
		if (ret)
			return dev_err_probe(&pdev->dev, ret,
					     "Failed to enable spacc clock\n");
	}

	spacc->rst = devm_reset_control_get_optional_shared(&pdev->dev, "spacc");
	if (IS_ERR(spacc->rst)) {
		ret = dev_err_probe(&pdev->dev, PTR_ERR(spacc->rst),
				     "Failed to get spacc reset\n");
		goto err_clk_disable;
	}

	if (spacc->rst) {
		ret = reset_control_deassert(spacc->rst);
		if (ret) {
			dev_err(&pdev->dev, "Failed to deassert reset: %d\n", ret);
			goto err_clk_disable;
		}
	}

	/* Map MMIO registers */
	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	spacc->regs = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(spacc->regs)) {
		ret = PTR_ERR(spacc->regs);
		goto err_reset_assert;
	}

	/*
	 * If the mapped window is large enough (>= 0x48000), crypto registers
	 * reside at SPACC_CRYPTO_BASE_OFFSET (0x40000). Otherwise, if a 64KB
	 * region was mapped, the core registers reside at offset 0.
	 */
	if (resource_size(res) >= 0x48000)
		spacc->crypto_regs = spacc->regs + SPACC_CRYPTO_BASE_OFFSET;
	else
		spacc->crypto_regs = spacc->regs;

	spacc->pdu_regs = spacc->regs;
	spacc->cipher_ctx_base = spacc->crypto_regs + SPACC_REG_CIPH_KEY_BASE;
	spacc->cipher_pg_sz = SPACC_CIPHER_PG_SZ;

	/* Detect hardware version */
	spacc_id = readl(spacc->pdu_regs + SPACC_REG_ID);
	major = (spacc_id >> 4) & 0x0F;
	if (major >= 3 || of_device_is_compatible(pdev->dev.of_node, "fsl,ls1024a-spacc") ||
	    of_device_is_compatible(pdev->dev.of_node, "picochip,spacc-ls1024a"))
		spacc->is_spacc3 = true;
	else
		spacc->is_spacc3 = false;

	dev_info(&pdev->dev, "SPACC crypto engine probed (version %u.%u, mode %s)\n",
		 major, spacc_id & 0x0F, spacc->is_spacc3 ? "SPACC 3.x" : "SPACC 2.x");

	/* Set DMA mask */
	ret = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
	if (ret) {
		dev_err(&pdev->dev, "Failed to set DMA mask: %d\n", ret);
		goto err_reset_assert;
	}

	/* Allocate DMA pool for DDT descriptors */
	spacc->req_pool = dmam_pool_create(dev_name(&pdev->dev), &pdev->dev,
					   SPACC_MAX_DDT_ENTS * sizeof(struct spacc_ddt),
					   8, 0);
	if (!spacc->req_pool) {
		ret = -ENOMEM;
		goto err_reset_assert;
	}

	/* Interrupt setup */
	spacc->irq = platform_get_irq(pdev, 0);
	if (spacc->irq < 0) {
		ret = spacc->irq;
		goto err_reset_assert;
	}

	ret = devm_request_irq(&pdev->dev, spacc->irq, spacc_irq_handler, 0,
			       dev_name(&pdev->dev), spacc);
	if (ret) {
		dev_err(&pdev->dev, "Failed to request IRQ %d: %d\n", spacc->irq, ret);
		goto err_reset_assert;
	}

	/* Clear pending interrupts */
	writel(~0, spacc->pdu_regs + SPACC_REG_IRQ_STAT);
	if (spacc->crypto_regs != spacc->pdu_regs)
		writel(~0, spacc->crypto_regs + SPACC_REG_IRQ_STAT);

	/* Set IRQ threshold to 1 and enable interrupts */
	writel(1 << SPA_IRQ_CTRL_STAT_CNT_OFFSET, spacc->crypto_regs + SPACC_REG_IRQ_CTRL);
	writel(SPA_IRQ_EN_STAT_EN | SPA_IRQ_EN_GLBL_EN, spacc->pdu_regs + SPACC_REG_IRQ_EN);

	/* Initialize crypto engine */
	spacc->ce = crypto_engine_alloc_init(&pdev->dev, true);
	if (!spacc->ce) {
		ret = -ENOMEM;
		goto err_irq_disable;
	}

	ret = crypto_engine_start(spacc->ce);
	if (ret)
		goto err_ce_exit;

	platform_set_drvdata(pdev, spacc);

	/* Register algorithms */
	for (i = 0; i < ARRAY_SIZE(spacc_algs_tmpl); i++) {
		spacc->algs[i] = spacc_algs_tmpl[i];
		spacc->algs[i].spacc = spacc;
		ret = crypto_engine_register_skcipher(&spacc->algs[i].alg);
		if (ret) {
			dev_err(&pdev->dev, "Failed to register algorithm %s: %d\n",
				spacc->algs[i].alg.base.base.cra_name, ret);
			while (--i >= 0)
				crypto_engine_unregister_skcipher(&spacc->algs[i].alg);
			goto err_ce_stop;
		}
	}

	return 0;

err_ce_stop:
	crypto_engine_stop(spacc->ce);
err_ce_exit:
	crypto_engine_exit(spacc->ce);
err_irq_disable:
	writel(0, spacc->pdu_regs + SPACC_REG_IRQ_EN);
err_reset_assert:
	if (spacc->rst)
		reset_control_assert(spacc->rst);
err_clk_disable:
	if (spacc->clk)
		clk_disable_unprepare(spacc->clk);
	return ret;
}

static void spacc_remove(struct platform_device *pdev)
{
	struct spacc_dev *spacc = platform_get_drvdata(pdev);
	int i;

	for (i = 0; i < ARRAY_SIZE(spacc->algs); i++)
		crypto_engine_unregister_skcipher(&spacc->algs[i].alg);

	crypto_engine_stop(spacc->ce);
	crypto_engine_exit(spacc->ce);

	writel(0, spacc->pdu_regs + SPACC_REG_IRQ_EN);

	if (spacc->rst)
		reset_control_assert(spacc->rst);

	if (spacc->clk)
		clk_disable_unprepare(spacc->clk);
}

static const struct of_device_id spacc_of_match[] = {
	{ .compatible = "fsl,ls1024a-spacc", },
	{ .compatible = "picochip,spacc-ls1024a", },
	{ .compatible = "picochip,spacc-ipsec", },
	{ .compatible = "picochip,spacc-l2", },
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, spacc_of_match);

static struct platform_driver spacc_driver = {
	.probe		= spacc_probe,
	.remove		= spacc_remove,
	.driver		= {
		.name	= DRV_NAME,
		.of_match_table = spacc_of_match,
	},
};
module_platform_driver(spacc_driver);

MODULE_DESCRIPTION("Freescale LS1024A / Mindspeed SPACC Crypto Engine Driver");
MODULE_AUTHOR("Antigravity Team");
MODULE_LICENSE("GPL");
