module hex_reg8bit(
	input areset,
	input clk,
	input [7:0] data,
	output [7:0] q
	);
	
	always @(posedge clk, negedge areset) begin
		if(~areset)
			q <= 8'h00;
		else
			q  <= data;
	end

endmodule