STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  P-2019.03-SP4-i20190830_192731 STIL output";
   Date "Fri Jan 31 11:22:14 2020";
   Source "Minimal STIL for design `h5digtop'";
   History {
      Ann {*  Incoming_Date "Mon Jun 19 11:31:29 2017"  *}
      Ann {*  Incoming_Src "DFT Compiler K-2015.06-SP1"  *}
      Ann {*     Uncollapsed Stuck Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT        219 *}
      Ann {*   detected_by_simulation         DS       (219) *}
      Ann {* Possibly detected                PT        558 *}
      Ann {*   atpg_untestable-pos_detected   AP       (282) *}
      Ann {*   not_analyzed-pos_detected      NP       (276) *}
      Ann {* Undetectable                     UD       6811 *}
      Ann {*   undetectable-unused            UU         (2) *}
      Ann {*   undetectable-tied              UT      (4841) *}
      Ann {*   undetectable-blocked           UB      (1172) *}
      Ann {*   undetectable-redundant         UR       (796) *}
      Ann {* ATPG untestable                  AU        819 *}
      Ann {*   atpg_untestable-not_detected   AN       (819) *}
      Ann {* Not detected                     ND        820 *}
      Ann {*   not-controlled                 NC        (68) *}
      Ann {*   not-observed                   NO       (752) *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              9227 *}
      Ann {* test coverage                            20.61% *}
      Ann {* ----------------------------------------------- *}
      Ann {*     Inactive Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault model         total faults  test coverage *}
      Ann {* ----------------    ------------  ------------- *}
      Ann {* Transition                 17602          8.11% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                           8 *}
      Ann {*     #full_sequential patterns                8 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* N5    warning      564  redefined module *}
      Ann {* N20   warning        1  underspecified UDP *}
      Ann {* N21   warning        1  unsupported UDP entry *}
      Ann {* N27   warning        3  incomplete memory definition *}
      Ann {* B6    warning        2  undriven module inout pin *}
      Ann {* B7    warning      870  undriven module output pin *}
      Ann {* B8    warning     2489  unconnected module input pin *}
      Ann {* B9    warning       86  undriven module internal net *}
      Ann {* B10   warning      946  unconnected module internal net *}
      Ann {* B12   warning       60  undriven instance input pin *}
      Ann {* B13   warning        6  undriven instance inout pin *}
      Ann {* B18   warning        1  tristate and non-tristate drivers combined *}
      Ann {* S18   warning       15  scan cell disturb  (nomask) *}
      Ann {* S19   warning      141  nonscan cell disturb *}
      Ann {* S30   warning        7  unstable RAM during test procedure operation *}
      Ann {* C1    warning       15  unstable scan cells when clocks off  (nomask) *}
      Ann {* C3    warning        3  no latch transparency when clocks off *}
      Ann {* C5    warning        3  LS port captured data affected by new capture  (nomask) *}
      Ann {* C6    warning       16  TE port captured data affected by new capture  (nomask) *}
      Ann {* C12   warning        1  LE port captured data affected by clock  (mask) *}
      Ann {* C16   warning       41  nonscan cell port unable to capture *}
      Ann {* V6    warning        2  unused item *}
      Ann {* V12   warning        2  unexpected item *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* clk16w_i           0    *}
      Ann {* t_clock_i          0   master RAM shift nonscan_DLAT nonscan_DFF  *}
      Ann {* v_t_clock_i        0    *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* io_in_1             X *}
      Ann {* io_in_2             X *}
      Ann {* io_in_3             X *}
      Ann {* io_in_4             X *}
      Ann {* clk16w_i            0 *}
      Ann {* v_t_clock_i         0 *}
      Ann {* t_din_i             1 *}
      Ann {* por_i               0 *}
      Ann {* v_en_i              0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* Net Connection PI u_hdigtop/u_TSMC_buf_scanE/I -port v_en_i -disconnect -buf  *}
      Ann {* top_module_name = hdigtop_wrapper *}
      Ann {* Unified STIL Flow *}
      Ann {* min_n_shifts = 10 *}
      Ann {* serial_flag = 0 *}
      Ann {* Automatic Shift Registers Identification enabled *}
      Ann {* internal_clock = u_hdigtop/CKND4BWP7T_G1B1I1/ZN *}
   }
}
Signals {
   "io_in_1" In; "io_in_2" In; "io_in_3" In; "io_in_4" In; "t_clock_i" In; "clk16w_i" In;
   "v_t_clock_i" In; "t_din_i" In { ScanIn; } "por_i" In; "v_en_i" In; "io_out_1" Out
   { ScanOut; } "io_out_2" Out; "t_dout_o" Out;
}
SignalGroups {
   "_pi" = '"t_clock_i" + "io_in_1" + "io_in_2" + "io_in_3" + "io_in_4" +
   "t_din_i" + "v_en_i" + "clk16w_i" + "por_i" + "v_t_clock_i"'; // #signals=10
   "_in" = '"io_in_1" + "io_in_2" + "io_in_3" + "io_in_4" + "t_clock_i" +
   "clk16w_i" + "v_en_i" + "v_t_clock_i" + "t_din_i" + "por_i"'; // #signals=10
   "all_inputs" = '"t_clock_i" + "io_in_1" + "io_in_2" + "io_in_3" + "io_in_4" +
   "t_din_i" + "v_en_i" + "clk16w_i" + "por_i" + "v_t_clock_i"'; // #signals=10
   "_po" = '"io_out_1" + "io_out_2" + "t_dout_o"'; // #signals=3
   "_si" = '"t_din_i"' { ScanIn; } // #signals=1
   "all_outputs" = '"io_out_1" + "io_out_2" + "t_dout_o"'; // #signals=3
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=13
   "_so" = '"io_out_1"' { ScanOut; } // #signals=1
   "_clk" = '"clk16w_i" + "t_clock_i" + "v_t_clock_i"'; // #signals=3
   "_out" = '"io_out_1" + "io_out_2" + "t_dout_o"'; // #signals=3
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '19ns' X; } }
         "all_outputs" { H { '0ns' X; '19ns' H; } }
         "all_outputs" { L { '0ns' X; '19ns' L; } }
         "all_outputs" { T { '0ns' X; '19ns' T; } }
         "clk16w_i" { P { '0ns' D; '48ns' U; '79ns' D; } }
         "t_clock_i" { P { '0ns' D; '48ns' U; '79ns' D; } }
         "v_t_clock_i" { P { '0ns' D; '48ns' U; '79ns' D; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '19ns' X; } }
         "all_outputs" { H { '0ns' X; '19ns' H; } }
         "all_outputs" { L { '0ns' X; '19ns' L; } }
         "all_outputs" { T { '0ns' X; '19ns' T; } }
         "clk16w_i" { P { '0ns' D; '72ns' U; '100ns' D; } }
         "t_clock_i" { P { '0ns' D; '72ns' U; '100ns' D; } }
         "v_t_clock_i" { P { '0ns' D; '72ns' U; '100ns' D; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '19ns' X; } }
         "all_outputs" { H { '0ns' X; '19ns' H; } }
         "all_outputs" { L { '0ns' X; '19ns' L; } }
         "all_outputs" { T { '0ns' X; '19ns' T; } }
         "clk16w_i" { P { '0ns' D; '45ns' U; '72ns' D; } }
         "t_clock_i" { P { '0ns' D; '45ns' U; '72ns' D; } }
         "v_t_clock_i" { P { '0ns' D; '45ns' U; '72ns' D; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '19ns' X; } }
         "all_outputs" { H { '0ns' X; '19ns' H; } }
         "all_outputs" { L { '0ns' X; '19ns' L; } }
         "all_outputs" { T { '0ns' X; '19ns' T; } }
         "clk16w_i" { P { '0ns' D; '45ns' U; '72ns' D; } }
         "t_clock_i" { P { '0ns' D; '45ns' U; '72ns' D; } }
         "v_t_clock_i" { P { '0ns' D; '45ns' U; '72ns' D; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '19ns' X; } }
         "all_outputs" { H { '0ns' X; '19ns' H; } }
         "all_outputs" { L { '0ns' X; '19ns' L; } }
         "all_outputs" { T { '0ns' X; '19ns' T; } }
         "clk16w_i" { P { '0ns' D; '28ns' U; '56ns' D; } }
         "t_clock_i" { P { '0ns' D; '28ns' U; '56ns' D; } }
         "v_t_clock_i" { P { '0ns' D; '28ns' U; '56ns' D; } }
      }
   }
   WaveformTable "_default_slow_WFT_" {
      Period '300ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '19ns' X; } }
         "all_outputs" { H { '0ns' X; '19ns' H; } }
         "all_outputs" { L { '0ns' X; '19ns' L; } }
         "all_outputs" { T { '0ns' X; '19ns' T; } }
         "clk16w_i" { P { '0ns' D; '45ns' U; '190ns' D; } }
         "t_clock_i" { P { '0ns' D; '45ns' U; '190ns' D; } }
         "v_t_clock_i" { P { '0ns' D; '45ns' U; '190ns' D; } }
      }
   }
}
ScanStructures {
   ScanChain "S0" {
      ScanLength 3864;
      ScanIn "t_din_i";
      ScanOut "io_out_1";
      ScanInversion 0;
      ScanCellType A_ { CellIn "D"; CellOut "Q"; }
      ScanCellType B_ { CellIn "SI"; CellOut "Q"; }
      ScanCellType C_ { CellIn "SI"; CellOut ! "QN"; }
      ScanCells { "hdigtop_wrapper.u_hdigtop.u_tin_select.t_in_o_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.stck_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.stck_cnt_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.enable_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.prev_adc_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.prev_adc_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.prev_adc_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.prev_adc_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.enable_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.stck_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.adc_stuck_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.adc_stuck_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.prev_adc_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.stck_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.stck_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.prev_adc_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.prev_adc_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.prev_adc_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.enable_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_3.stck_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.stck_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.stck_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.stck_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.prev_adc_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_1.prev_adc_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.prev_adc_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.prev_adc_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_stuck_2.adc_stuck_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_ff_d_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_ck_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_data_sent_valid_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_ctr_out_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_ctr_out_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.byte_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.byte_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_ctr_out_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_out_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_n_start_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.TDO_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.XDR_TCK_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.XIR_TCK_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_34_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_33_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_32_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_31_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_30_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_29_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_28_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_27_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_26_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_25_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_24_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_81_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_124_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_47_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_127_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_83_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_123_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_42_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.DebugReqStep_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_128_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_88_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_82_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_89_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_122_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_130_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.DebugAckDelay_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.DebugReq_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceWrapped_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceRun_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.DebugReqFly_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.SeqA_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.SeqA_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.SeqA_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.SeqInc_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.JReset_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.TrigBrkType_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.JXIR_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_2_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.XIR2_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.DRsize_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.DRsize_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_43_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.TrigTon_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.XIR1_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_3_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_0_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_5_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_6_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.TAP_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_75_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_114_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_139_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_34_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_154_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_59_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.TrigBreak_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_159_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_119_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_79_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_39_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_39_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.TrigToff_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.DRsize_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.IR_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.SeqA_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.enable_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_25_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_39_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_42_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_40_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_41_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_26_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_38_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_27_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_31_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_30_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_30_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_36_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_28_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.iom_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.output_action_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_38_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_26_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_25_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_20_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_17_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_23_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_18_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_32_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_33_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_19_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_21_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_17_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_22_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF2_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.det_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.pin_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.con_detect_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF2_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_23_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_33_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_29_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_37_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_32_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_18_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF2_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.time_frm_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.time_frm_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.con_int_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_20_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_19_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_31_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_21_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_35_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_34_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_39_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.count_shift_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.iom_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.iom_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.count_shift_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.count_shift_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_data_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_3__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_4__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_5__u_TSMC_spare"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.time_frm_r_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.en_spi_diag_res_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.spi_write_lock_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.diag_1_res_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.cpu_has_read_lsb_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.cpu_has_read_lsb_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.r_shift_out_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_control.cr_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_control.cr_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.fsm_state_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF1_r_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_27_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.shift_op_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.last_op_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.last_op_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.master_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_25_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_24_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_30_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_31_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.oe_n_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_control.fsm_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_6_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_9_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_11_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_19_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.slave_state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.slave_state_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.slave_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.master_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.last_op_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.last_op_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.master_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.bok_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.shift_op_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_5_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_27_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_27_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_18_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_24_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_24_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_26_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_26_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_25_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_25_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_22_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_17_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_16_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_19_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_20_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_counter_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_21_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.slave_state_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_data_gen.exp_data_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_control.cr_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_control.cr_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_23_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.r_shift_out_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.master_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.bend_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.bok_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_out_data_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_out_data_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.diag_active_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.diag_0_res_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_eep_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_eep_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_eep_state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.wait_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.areg_rd_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.areg_mwait_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.wait_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.busyd_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.xram_act_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.bridge_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.areg_act_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.areg_rd_reg_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.areg_wr_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_par_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.result_h_l_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_par_xram_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.fsm_state_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.xram_rd_wr_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.fsm_state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.rom_act_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_6_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_10_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_9_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_addr_r_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_rom_ctrl.rom_diag_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.bridge_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.hci_2_reg_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.dma_ram_grant_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.dma_eep_grant_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.cpu_eep_grant_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.eep_delay_cnt_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.eep_delay_cnt_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.slave_state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.eep_delay_cnt_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.eep_delay_cnt_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.cpu_reg_grant_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.data_reg_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain3_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacval_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacpeak_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_mta3_shift_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacval_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.testin_cf_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.seltest_cf_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacval_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacval_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.enramp_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_ul_era_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_ul_prog_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_era_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.cell_curr_mon_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.cell_curr_mon_d_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.cell_curr_mon_dd_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.margin_trim_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.margin_trim_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_ipen_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.margin_trim_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_cpen_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.bulk_even_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_prog_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.bulk_odd_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.osc_mon_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.testin_cf_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.testin_cf_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacval_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.seltest_cf_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.testin_cf_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.dacpeak_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.seltest_cf_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain3_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.manual_gain3_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain3_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_cf2_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_stck3_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_stck1_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_5_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.fs_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.var_dec_cnt_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_calib_test.coil_en_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.fs_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_stck2_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.fs_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.fix_dec_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.fix_dec_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.fix_dec_cnt_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.fix_dec_cnt_reg_5_"
      B_; ! 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.spinph_o_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.fix_dec_cnt_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.fix_dec_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.hall_zeroin_o_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.dacreg_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.dacreg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.dacreg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.dacreg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.dacreg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.ramp_accu_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.z_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_timing.spinph_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.z_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.z_reg_3_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.z_reg_2_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_testdac_ctrl.z_reg_4_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eeprom_rdy_sync_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eeprom_rdy_reg" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_era_prog_d_reg" C_;
      ! "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.eep_era_prog_dd_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepctrl.margin_read_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_offs_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_data_get_valid_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_we_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_err_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.state_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.checking_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.req_data_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.state_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.crc_valid_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.req_crc2_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.req_crc_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_end_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_slow_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_slow_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_slow_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_24_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_23_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_26_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_28_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_24_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_25_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_22_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_28_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.prediv_cnt_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_30_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_23_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_31_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_29_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_27_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_up_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_psi5_sent_edge.cnt_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_9_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_11_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_12_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_prg_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_prg_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_13_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_offs_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_prg_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_psi5_slope_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_psi5_slope_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_psi5_slope_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_5_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_6_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_7_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_10_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.last_read_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.hci_type_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.hci_request_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.hci_reg_read_done_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_transaction_done_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_write_buffer_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adr_res_xram_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_chip_id_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_chip_id_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stopspin_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_rollcount_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_rollcount_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.status_diag_r_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.crc_cnt_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.crc_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.last_transaction_done_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_new_data_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.new_to_transmit_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.reg_rd_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.crc_cnt_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.crc_hidden_store_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.sys_data_sent_msb_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.status_diag_r_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.int_event_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.wr_valid_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.cancel_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.rd_valid_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.transaction_done_level_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.hi2_cmd_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_tm_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_par_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_en_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.bip_crc_off_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stopph_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.bip_crc_id_en_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.clear_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_rollcount_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_rollcount_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_crc_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_crc.crc_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fast_1_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fast_2_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_seq_res_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst0_o_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst1_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst0_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst0_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst1_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst1_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst0_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst1_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst0_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.gpadc_tst1_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fast_2_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fast_2_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fast_1_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_ovfl_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ctr_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.clsup_en_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ul_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.en_slew_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.hi_cmd_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.slew_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_stby_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.slew_asym_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.slew_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_stby_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_0_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_wakeup_cnt_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fast_1_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.io_func_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stopph_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_7__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_4__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_6__u_TSMC_spare"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hcibridge.addr_reg_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.enable_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.otp_act_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.dma_grant_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.seq_par_val_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.xram_request_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.conf_act_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.fsm_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.fsm_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_xram_arbiter.proga_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_dma.dma_addr_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_start_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_mode_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.next_seq_end_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.next_seq_end_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepdma.u_reg.dma_stop_o_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_1__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_0__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_3__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_2__u_TSMC_spare"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_eepbusmux.eep_din_r_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_h5_xmem_spare.gen_sfr_spare_5__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_l_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_l_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_l_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.insel_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.insel_l_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.insel_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.insel_l_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.resol_l_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.stop_pend_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.eoc_int_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.end_par_seq_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.next_sel_de_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.data_ready_de_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.end_seq_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.start_seq_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.start_conv_l_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.start_conv_l_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_5_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_7_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_4_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_9_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_6_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_4_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_1_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_5_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_2_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.state_reg_0_"
      B_; ! "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.wr_addr_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_0_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_value_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.start_ctrl_de_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.adc_ctrl_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.single_shot_strt_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.single_shot_done_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.inv_adc_reg_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.inv_adc_l_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_115_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_72_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_25_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_25_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.efp_done_reg_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_21_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.efp_ram_grant_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.efp_reg_grant_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_data_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.count_shift_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.fsm_state_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.count_shift_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.wr_ipc_chan0_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.last_op_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.slave_state_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.slave_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.slave_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.new_flag_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.shift_op_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.last_op_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.bok_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.master_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.master_state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.count_shift_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.count_shift_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.bend_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.eep_rd_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.spi_reg_grant_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.spi_ram_grant_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_bus_ctrl.cpu_ram_grant_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_nmi_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_1_o_reg_6_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_16_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_24_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_24_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_update_delay_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_event_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.bend_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.shift_out_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_pulse_gen.tog_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.crc_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.bit_valid_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.crc_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.crc_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.state_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.nib_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.en_crc_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.counter_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.counter_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.counter_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_43_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.counter_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.nib_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.nib_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.nib_r_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.crc_r_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.crc_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.next_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.nib_r_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.eof_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.counter_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.counter_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.counter_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_frame_transmission.state_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.counter_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.counter_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_22_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_35_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_34_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.getdata_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.autoload_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.eof_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.CONF0_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_int_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.interrupt_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_contention_det.fdiv_count_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_update_delay_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_pending_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_event_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.cpu_has_read_lsb_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_event_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_manchester_i.phase_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_manchester_i.data_d_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_frame_transmission_i.bit_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.state_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.counter_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.counter_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.counter_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.counter_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.crc_r_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.crc_r_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.counter_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.load_count_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_crc.load_count_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.slave_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.slave_state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_27_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_29_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.slave_state_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.slave_state_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_26_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_misr.misr_reg_28_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_control.fsm_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbistrom2.i_mbist_rom_addr_gen.addr_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.event_source_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.event_source_d_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_0__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.dav_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_sent_psi5_interface.D_r_reg_24_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_28_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_29_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_37_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_36_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_shared_register.data_r_reg_24_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.dav_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_0__0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_1__5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_0__4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_1__0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_1__4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_full_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_full_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_rbf_adr_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_1__1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_0__1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.inlimit_edge_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_1__2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_10__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capt_read_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_1__3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_0__2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iec_fifo_reg_reg_0__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH1.COUNT_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL2.COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL1.COUNT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTL0.COUNT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_DIV16_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_DIV16_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH2.COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2L_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_DIV16_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_DIV16_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__13_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_55_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_135_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.INTERNAL_RESET_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PMwait_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_40_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_76_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_63_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_143_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_70_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_102_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_101_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_64_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_104_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_105_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_65_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_145_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_107_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_144_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_26_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_24_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_25_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_71_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_151_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_150_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_31_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_27_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_106_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_6_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_2_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_7_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__5_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__1_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__0_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__2_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__3_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__4_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__7_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__6_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_4_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_1_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_1__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_5_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_stopped_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_stopped_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg1_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.cpt_reg2_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_res_reg_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_ctrl_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_0__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_int_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_ocp_crc.opcram_ce_d_n_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_ocp_crc.opcrom_ce_d_n_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.opcram_oe_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.opc_checksum_error_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.checksum_valid_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.ram_bus_lsb_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_ce_d_n_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.reg_sel_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.reg_sel_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.reg_sel_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.FLAGS.flags_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.FLAGS.flags_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.FLAGS.flags_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.FLAGS.flags_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.skip_execution_1_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.skip_execution_2_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_2_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_3_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_7_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_8_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_11_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_10_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_9_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_6_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_4_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_o_reg_5_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.PC.pc_ext_o_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.FLAGS.stop_o_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.DMA.dma_addr_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.opcrom_oe_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_ocp_crc.mask_opc_err_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_out_data_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_0_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_1_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__4_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__6_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__16_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__16_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__16_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__16_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__18_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__18_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__18_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_92_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_133_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_131_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_132_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_109_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_73_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_74_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_out_data_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_pending_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_pending_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_update_delay_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_update_delay_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_event_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_event_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_update_delay_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_event_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_update_delay_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_data_gen.exp_data_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg_wr_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg4_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg_wr_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg_wr_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg_wr_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg_wr_o_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_pending_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_pending_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg_wr_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg1_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.cpu_has_read_lsb_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.cpu_has_read_lsb_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_3__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_2__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan1_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg5_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan5_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan4_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.val_addr_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_control.shift_op_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_comp.data_capt_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_mer.data_shift_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_shift_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.cpu_has_read_lsb_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_pending_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_ctrl_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_adr_reg_1__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_0_"
      B_; ! "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.read_write_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.last_read_write_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.sys_data_get_valid_sync1_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.sys_data_get_valid_sync2_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.sys_data_get_valid_d_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.sys_data_sent_valid_sync1_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.sys_data_sent_valid_sync2_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.sys_csn_sync1_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.sys_csn_sync2_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_buffer_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_addr_buffer_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.wr_cmd_reg"
      B_; ! 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_status_level_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.areg_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.saveadd_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_out_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.crc_chk_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.addr_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.data_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_17_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_17_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_18_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_18_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_calib_test.calib_test_wr_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_18_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_calib_test.coil_en_reg_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_calib_test.efp_en_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_calib_test.gpadc_en_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_20_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_20_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_16_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.ovfl_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.ovfl_o_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.ovfl_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.ovfl_o_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.sample_int_reg_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.sample_int_reg_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.efp_en_reg_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.efp_trigger_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.efp_fs_en_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_25_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_25_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg3_o_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_22_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_22_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_l_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_ll_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.manual_gain1_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_l_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_ll_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_cf1_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.en_cf3_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.manual_gain2_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain2_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain2_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain2_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain1_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain1_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_l_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_ll_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_l_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_ll_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_reg_0_o_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_0_sync_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_0_dd_reg_9_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_1_sync_reg_15_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_1_dd_reg_15_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_1_sync_reg_13_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_1_dd_reg_13_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.prediv_reg_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.prediv_l_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.prediv_ll_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_l_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_ll_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_l_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_h5_gpadc_ctrl_seq.u_h5_gpadc_measure_ctrl.chsel_ll_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.gain1_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.fdec_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_1_sync_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_1_dd_reg_14_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_0_sync_reg_8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_diag.diag_0_dd_reg_8_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_23_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_23_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_19_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_19_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.accu_reg_24_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_1.down_reg_24_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_dspconfig.efp_trig_oneshot_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_26_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_24_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_30_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_25_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_31_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_31_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_30_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_27_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_29_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_data_reg_25_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_1_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_valid_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_2_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_23_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_26_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_27_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_28_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savecrc_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.savedata_reg_29_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bip_en_reg_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.starting_edge_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_2_err_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.edge_detected_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_1_err_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.edge_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.edge_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_first_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_time_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.bit_error_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.sample_cnt_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_biphase_demodulator.mod_data_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.stby_d_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.stby_dd_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.stby_ddd_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.cnt_clk_reg_6_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_clsup.clsup_rd_o_reg_3_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_18_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_17_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_17_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.ovfl_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.ovfl_o_reg"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_25_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_25_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_crc_off_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.bip_lvl_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_offs_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_en_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.bip_enable_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_14_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_22_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_en_o_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_offs_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_offs_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_crc_offs_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_ctr_in_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_ctr_in_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_ctr_in_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_18_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.otp_ctrl_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_22_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_psi5_slope_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_psi5_slope_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_psi5_slope_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.fracdiv_incr_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.test_debug_r_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_stby_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.tst_stby_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_69_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_96_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_99_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_56_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_138_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_136_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_58_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.TAP_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.TAP_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.TAP_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_iram.source_di_reg_7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.XDR1_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.XDR2_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.JXDR_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_18_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_98_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_97_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_137_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_17_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_57_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceWr_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceType_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.SeqRun_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.nResetDelay_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.Jump0_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TrigTon2_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_8__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_11__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_9__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TrigToff2_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceType_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceType_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceA_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.TraceType_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_129_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.dav_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__8_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__12_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__11_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_core.counter_reg_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__9_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__9_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__9_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__5_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__5_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__5_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__6_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__6_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__17_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__17_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__17_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__10_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__10_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__10_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__19_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__17_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_0__19_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_2__18_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__19_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_52_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_1__19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_50_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_91_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_51_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_53_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_94_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_54_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_95_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_134_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_93_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_49_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_90_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_48_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_87_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_86_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_84_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_44_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_126_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_46_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_85_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_45_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_41_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_121_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp2_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_80_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_125_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_78_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_118_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp1_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp0_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_debug.temp3_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_37_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_38_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_117_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_116_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_36_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_23_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_23_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_100_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_111_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_110_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_108_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_148_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_103_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_35_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_153_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_155_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_113_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_33_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_112_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_29_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_32_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_152_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_30_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_20_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_68_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_28_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_60_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_140_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_156_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_77_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_157_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_158_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_120_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_17_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_16_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_mer.data_shift_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_addr_gen.addr_shift_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_control.shift_op_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbist1.i_mbist_comp.data_capt_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_d_r_reg_23_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.OPCREG.urom_t1_d_r_reg_23_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_21_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_20_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_19_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_18_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_17_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_16_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_16_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_14_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_13_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_12_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_7_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_mer.data_shift_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_shift_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_control.shift_op_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_31_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_30_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_29_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_28_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_27_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_26_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_25_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_24_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_23_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_comp.data_capt_reg_22_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_3_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_4_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_6_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_7_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_hcicrc_gen_core.crc_data_reg_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_20_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_20_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_18_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_18_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan0_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_22_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_22_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_17_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_17_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan3_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg0_o_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_ipc.ipc_prereg2_o_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_15_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_23_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_23_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_21_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_21_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_20_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_20_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_22_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_22_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_21_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_21_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_16_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_19_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_19_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.accu_reg_24_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_3.down_reg_24_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_19_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_19_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.accu_reg_23_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.genblk1_u_dec_filter.u_mta_1st_2.down_reg_23_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_0_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_cmd_crc_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.last_read_ok_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.status_crc_err_i_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.crc_ok_d_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.status_frm_ok_o_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.fsm_state_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.byte_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_otpctrl.otp_wr_addr_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_ser2par_clkbased.spi_shift_in_buf_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.fsm_state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_select_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_data_select_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.fsm_state_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.csn_delay_cnt_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.byte_cnt_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.byte_cnt_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_15_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_19_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_17_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_16_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_20_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_21_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.accu_reg_23_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.csn_delay_cnt_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_fracdiv.ovfl_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.timeout_counter_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_enable_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.timeout_counter_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.timeout_counter_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.rom_monitor_control_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.ack_cmd_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_serial_decoder_hci.rd_cmd_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip_config.spi_status_r_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.reg_wr_o_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_data_gen.exp_data_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_19_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_6_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_3_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_4_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_2_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_5_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_efp.REGFILE.regfile_7_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_opc.i_mbist_addr_gen.addr_counter_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_hci_regrd_if.hci_reg_rd_dat_o_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_bip_spi_hci_bridge.spi_rx_fifo_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_spi_bip.u_spi_hci_fsm.spi_read_buffer_reg_11_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_ipc.ipc_chan2_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_149_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.BIT_ADDRESS_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.BIT_ADDRESS_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.NSOURCE_REdelay_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.INTERNAL_RESET_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_BEGIN_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.RCP2H_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.MODE0_CLK_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SEND_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.TX_SHIFTER_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.RESET_SAMPLE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.I_PCON_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.RESET_SAMPLE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.SOURCE_Adelay_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_62_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_67_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_61_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_146_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_66_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_141_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.BIT_ADDRESS_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.OPCODE_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPDR.IMMEDIATE_2_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.L_ACC_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_147_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uMUL.SUB_PRODUCT_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trigger.Trigger_reg_142_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.B_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCSFR.PSW_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.fs_err_d_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.fs_err_dd_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.udtp_source_6_TDGO_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.udtp_source_TDGO_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.udtp_source_2_TDGO_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.fs_err_d_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.fs_err_dd_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patchout_en_reg"
      B_; "hdigtop_wrapper.u_hdigtop.udtp_source_4_TDGO_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.fs_err_d_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.fs_err_dd_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_cnt_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.softres_o_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.softres_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mstart_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mstart_reg_1_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mwait_stretch_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.moffset_reg_3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.moffset_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.jtag_tdi_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_13_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_12_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_15_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_14_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_12_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_11_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_11_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_10_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_10_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_9_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_9_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_8_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.EOR_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.EOR_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_14_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_13_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.moffset_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_0_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.write_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.moffset_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_apply_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_first_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.t_mode_prev_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.softres_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_cnt_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_start_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.tend_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.jtag_tck_next_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.jtag_tck_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.treg_reg_0_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.treg_reg_1_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_c_debug.jtag_tms_reg" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_16_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_15_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_0_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_17_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_0_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_7_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_2_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_6_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_0_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_3_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_24_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_7_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_19_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_2_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_23_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_6_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_20_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_3_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_18_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_1_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_22_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_5_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_m51config.stby_ctrl_o_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_21_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.data_reg_4_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__14_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_0__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_38_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_37_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_36_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_jtag.SR_reg_35_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DATA_POINTER_reg_1__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_5_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.mdata_reg_4_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.cdata_reg_3_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_initial_reg" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_cnt_reg_3_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xmem_cnt_reg_1_" B_;
      "hdigtop_wrapper.u_hdigtop.udtp_source_10_TDGO_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.udtp_source_8_TDGO_reg" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_psi5_core.psi5_manchester_i.start_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.bit_r_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sent_core.u_sent_nibble_level.counter_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_0__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_1__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_5__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_6__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_4__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_3__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_2__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_7__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_14__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_12__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_13__8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_seq_ram_4x14_mem_reg_15__12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_dsp.u_mbist_data.i_mbist_addr_gen.addr_counter_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.NXRAMR_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.NPSWR_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.NXRAMW_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.INCREMENT_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.NPSEN_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.SOURCE_IS_SFR_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.L_NSOURCE_RE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.RAM_BYPASS_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.L_NDESTIN_WE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.WAIT_SYNC_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_4_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_STATE_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_DIV16_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI0_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_12_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI0_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI0_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.ACKNOWLEDGE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI0_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI0_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.NMI_SOURCE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.PORT_3_SAMPLE_P1_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.PORT_3_SAMPLE_P2_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_DIV16_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SAMPLE_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SAMPLE_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SAMPLE_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN1_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI0_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SERVICE_LEVEL_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SERVICE_LEVEL_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_1_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_6_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_STATE_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_DIV16_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.L_SFR_WRITE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.STATE_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.DebugVector_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.LAST_RESET_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SOURCES_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.PORT_3_SAMPLE_P1_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.PORT_3_SAMPLE_P2_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_2_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_5_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_SHIFTER_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SBUF_RX_reg_3_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.DebugReqSamp_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_9_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__9_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__10_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.PROGAdelay_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PC_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.u_oci.u_trace.PCA_reg_8_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_ram_4x20_mem_reg_3__8_" A_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.PHASE_reg" B_;
      ! "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.STATE_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.STATE_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_LCALL_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.SERVICE_LEVEL_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xtx_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.t_wd_res_0_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.t_wd_res_1_reg"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_2_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_1_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_0_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_3_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_2_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_4_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_3_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_5_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_4_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_6_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_5_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_7_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_6_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.treg_reg_8_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.addr_reg_7_" A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_11_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_13_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_9_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.L_PROGA_reg_10_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_8_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.EOR_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.EOR_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.SELECT_DATA_PTR_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.JUMP_RELATIVE_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.SELECT_ACC_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.STACK_POINTER_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DESTIN_A_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.DebugState_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.I_PCON_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.CLK_ROOT_DIV2_reg"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.T2CON_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_4_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.window_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.window_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.window_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.window_cnt_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.window_open_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.uTH0.COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.TMOD_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uDMI.DIRECT_SRC_ADDR_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.DebugState_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uSTM.I_PCON_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.SCON_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uUART.RX_DIV16_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uCNTR.I_TCON_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_EN0_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uINTR.INTR_PRI1_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_watchdog_interface.watchdog_sig_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_15_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.m8051ew.uCORE.uPMI.PROGRAM_COUNT_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_7__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_3__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.diag_ctrl_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_7_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.softres_o_reg_2_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xtx_reg_0_" B_;
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmemtif.xtx_reg_1_" B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_5_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.badr_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.diag_ctrl_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.diag_ctrl_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_0__3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.dout_pcell_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_sfr_gpio.gpio_in_data_reg_3_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_patch.patch_dat_reg_2__1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_2__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_0__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_res_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_gen_core.crc_ctrl_reg_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.iper_reg_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.pwm_delayed_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.keep_iel_edgres_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.capcom_ctrl_reg_reg_1_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.icmp_reg_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.iom_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.counter_reg_reg_16_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_15_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_9_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_12_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_14_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.upper_reg_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_13_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_8_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_int_ctrl_core.irpt_pending_reg_6_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.wr_pend_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_5_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.next_pwm_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_core.comp_reg_reg_2_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.iom_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.lower_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_capcom_interface.iom_reg_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt_interface.ien_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_ext_interrupt.irpt_pending_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_11_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_10_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.addr_cnt_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_addr_gen.oe_n_reg"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_control.fsm_state_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_control.fsm_state_reg_0_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_0_"
      B_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.r_shift_out_reg_0_"
      A_; "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.r_shift_out_reg_1_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_2_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_1_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_3_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_4_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_8_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_26_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_25_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_24_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_23_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_22_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_21_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_20_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_19_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_18_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_17_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_16_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_15_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_14_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_13_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_12_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_11_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_10_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_27_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_crc_interface.crc_poly_reg_reg_9_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_5_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_28_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_29_"
      A_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_7_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_31_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_xmem.u_mbistrom1.i_mbist_rom_misr.misr_reg_30_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_res_clk_ctrl.res_src_reg_reg_6_"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_6__u_TSMC_spare"
      B_; 
      "hdigtop_wrapper.u_hdigtop.u_core.u_core_m51.u_sfrmodules.u_h5_sfr_spare.gen_sfr_spare_1__u_TSMC_spare"
      B_; "hdigtop_wrapper.u_ip_gpadc_ctrl.insel_o_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.start_det_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.inv_conv_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.phase_o_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.dac_ctrl_o_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.inv_adc_o_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.insel_o_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.phase_cnt_reg_3_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.phase_cnt_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.phase_cnt_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.ffen_o_reg" B_; "hdigtop_wrapper.u_ip_gpadc_ctrl.count_o_reg"
      B_; "hdigtop_wrapper.u_ip_gpadc_ctrl.phase_cnt_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.fl_suvi_p3n3_o_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.wait_2us_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.sync_err_del_r_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_reg_3_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_err_r_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_back_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_3_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_5_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_7_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_10_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_13_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_12_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_15_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_14_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_9_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_11_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_8_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_4_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.adc_r_reg_6_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_back_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_back_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_back_reg_3_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.rep_cnt_reg_4_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.rep_cnt_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.rep_cnt_reg_3_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.rep_cnt_reg_5_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.rep_cnt_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.fsm_state_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_5_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.fsm_state_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.chopgm_o_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.fsm_state_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_2_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_3_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_0_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_7_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_6_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_11_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_12_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_10_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_15_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_13_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_14_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_17_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_16_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_20_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_18_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_19_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_8_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_9_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.accu_reg_4_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.rep_cnt_reg_1_" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.data_rdy_r_reg" B_; 
      "hdigtop_wrapper.u_ip_gpadc_ctrl.resol_reg_0_" B_; }
      ScanMasterClock "t_clock_i" ;
   }
}
PatternBurst "_burst_" {
   PatList { "_pattern_" {
   }
}}
PatternExec {
   PatternBurst "_burst_";
}
Procedures {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=01NNN0N000; "all_outputs"=XXX; }
      F { "io_in_1"=N; "io_in_2"=N; "io_in_3"=N; "io_in_4"=N; "clk16w_i"=0; "v_t_clock_i"=0; "t_din_i"=1; "por_i"=0; 
          "v_en_i"=0; "io_out_1"=X; "io_out_2"=X; "t_dout_o"=X; }
      V { "_pi"=\r10 # ; "_po"=XXX; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=01NNN00000; "all_outputs"=XXX; }
      F { "io_in_1"=N; "io_in_2"=N; "io_in_3"=N; "io_in_4"=N; "clk16w_i"=0; "v_t_clock_i"=0; "t_din_i"=1; "por_i"=0; 
          "v_en_i"=0; "io_out_1"=X; "io_out_2"=X; "t_dout_o"=X; }
      V { "_pi"=\r10 # ; "_po"=XXX; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=01NNN00000; "all_outputs"=XXX; }
      F { "io_in_1"=N; "io_in_2"=N; "io_in_3"=N; "io_in_4"=N; "clk16w_i"=0; "v_t_clock_i"=0; "t_din_i"=1; "por_i"=0; 
          "v_en_i"=0; "io_out_1"=X; "io_out_2"=X; "t_dout_o"=X; }
      V { "_pi"=\r10 # ; "_po"=XXX; }
   }
   "load_unload" {
      "SCAN_pre_shift":       W "_default_WFT_";
      C { "io_in_1"=N; "io_in_2"=N; "io_in_3"=N; "io_in_4"=N; "t_din_i"=1; "v_en_i"=0; "t_clock_i"=0; 
         "clk16w_i"=0; "por_i"=0; "v_t_clock_i"=0; "all_outputs"=XXX; "t_clock_i"=P; }
      V { "_clk"=0P0; "v_en_i"=1; "_si"=#; "_so"=#; }
      W "_default_WFT_";
      "SCAN_pre_shift": V { "_clk"=00P; "t_din_i"=1; "v_en_i"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=0P0; "_si"=#; "_so"=#; "v_en_i"=1; }
      }
   }
}
MacroDefs {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=01NNNN0000; "all_outputs"=XXX; }
      V { "t_clock_i"=0; "t_din_i"=0; "clk16w_i"=0; "por_i"=1; "io_in_1"=N; "io_in_2"=N; "io_in_3"=N; 
         "io_in_4"=N; "v_t_clock_i"=0; }
      Loop 10 {
         V { "clk16w_i"=P; "por_i"=1; }
      }
      Loop 120 {
         V { "clk16w_i"=P; "por_i"=0; }
      }
      V { "t_clock_i"=0; "t_din_i"=1; "clk16w_i"=0; }
      V { "t_clock_i"=P; "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_clock_i"=0; "t_din_i"=0; }
      V { "t_clock_i"=0; "t_din_i"=0; }
      V { "t_clock_i"=0; "t_din_i"=0; }
      V { "t_clock_i"=P; "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=1; }
      V { "t_din_i"=1; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_clock_i"=0; "t_din_i"=0; }
      V { "t_clock_i"=0; "t_din_i"=0; }
      V { "t_clock_i"=0; "t_din_i"=0; }
      V { "t_clock_i"=P; "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=0; }
      V { "t_din_i"=1; }
      V { "t_din_i"=1; }
      V { "t_clock_i"=0; "t_din_i"=1; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r10 0 ; "_po"=XXX; }
   Macro "test_setup";
   Ann {* full_sequential *}
   "pattern 0": Call "load_unload" { 
      "t_din_i"=
1000000111101100101011010101010001001101111100010010011001100001101010101011101010011011000000111110111100011000011010011101000101010101110100011011110101010010101001011101101100010100100000101011111100000111011101111101010101001111110011010000101100000000110110100111001011001010000011100010011011111010000011001010000111100110000111000101001001001001011000001111110101101000000110001011011100101011010011111101010010000010110001000010001101110000111011101111101001111111110010000010101001101010001111101001100011011011001100111001100100010110110110110010000111101000100010011100110000100011101001011001101110010101100100110011101100001111100110111010000001011111101110110000000111101100001101011111010101111011100010111110110010100011111101101000110011010100100000110001110010101110011100010101100111100010101010011001101011110000010001100000000111111110101000111111011001110101011110001101101010000100101010000110001001001101111011100000000010001110100010001100010000111111011011100001110000111011110011000110110101100010
0101100010011011110010110110110110010111110010100111100110101010001100111001110111000010001011010000110101110000000110010000011101010110110111110111000011111100100001111100100111100100001011001101010111000001011011010000111011010011100000000010101011000000110011110000000011010010011000110111110110101001001111010111001010110000011100001111111101011011001011100001101111101100111010001101100000111111011011011011101100110110010011101001010111010010111000011111000101100001111010010011001100100111110001101011100010011100010010110100000010000000011101001000001001011010011101100011001110101110100110000001000000101101011011100111000101011011000010000100100001101100001101011111111010011110001111100101100111100101101100010001100101010100010111101000111001111010111001011000111100110010010001111001011001010011111000010101111001100011100011011110010111000010110010101011000100001011101011011100000111101001101000000010110110111001101001100000110010100000101011101111111000010110110111000010101101011111111100011010000001101111
1100110100000101000010110011011000000101011001111111101001111110110101000011001101110111000001100111010001100001001010001111011101010011101011111010110111011100101101001001000000000000010100111101010011001110100000110111001001111001011110111100111011000001100100010011100010100001000010000010111011000100011100101110010010011110011001000101000101000001110110111011000100111111101101001111101110111011011010001101100010111100000111100011100101000110100110110101000001010100111111110011110110111111010101001010111101101101011001010011101000111111011110011101110101010011000001110010110100011010011001111011000010010110110110101110110100010010010111000000000001110100110010111000001001100100001010110100111010111100001001111101111111111100010111001111101000100010110100011001011110111110001010111011101110000111110011010001100010100000110001010100111110110111000011011010010001111001011101101001001110100101010101010001010110010010111011111010000001101010001101110011000111001100011100011110010101011111110101101111011010101010
101100011001010001011010010111010010101011111101000110010001010010101100111000100100001001000111100111101100000110100111011110100100110100011111101100101000000011001010101110001010000110101101111101011110110100100011110101110011010011011011101000110010110110010100001001100100111101101111010101111101100111010000100001100010110010100111001001111001111101101001101001100000011010110001100100111001100101011001101000100101001111101010000110011101011110011110010110000000110110111001000101011011001010011100110100100011000011111111111100100011111111111110100111100010100001001010001101110101010000001010010011000100101010011000001100100111011100100100100100000111000011101101101010101010100010110001100110100011011100001001010001101110101010001011110001100011100100010010010101011111001010011010
; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* full_sequential *}
   "pattern 1": Call "load_unload" { 
      "io_out_1"=
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
; 
      "t_din_i"=
1000000111101100101011010101010001001101111100010010011001100001101010101011101010011011000000111110111100011000011010011101000101010101110100011011110101010010101001011101101100010100100000101011111100000111011101111101010101001111110011010000101100000000110110100111001011001010000011100010011011111010000011001010000111100110000111000101001001001001011000001111110101101000000110001011011100101011010011111101010010000010110001000010001101110000111011101111101001111111110010000010101001101010001111101001100011011011001100111001100100010110110110110010000111101000100010011100110000100011101001011001101110010101100100110011101100001111100110111010000001011111101110110000000111101100001101011111010101111011100010111110110010100011111101101000110011010100100000110001110010101110011100010101100111100010101010011001101011110000010001100000000111111110101000111111011001110101011110001101101010000100101010000110001001001101111011100000000010001110100010001100010000111111011011100001110000111011110011000110110101100010
0101100010011011110010110110110110010111110010100111100110101010001100111001110111000010001011010000110101110000000110010000011101010110110111110111000011111100100001111100100111100100001011001101010111000001011011010000111011010011100000000010101011000000110011110000000011010010011000110111110110101001001111010111001010110000011100001111111101011011001011100001101111101100111010001101100000111111011011011011101100110110010011101001010111010010111000011111000101100001111010010011001100100111110001101011100010011100010010110100000010000000011101001000001001011010011101100011001110101110100110000001000000101101011011100111000101011011000010000100100001101100001101011111111010011110001111100101100111100101101100010001100101010100010111101000111001111010111001011000111100110010010001111001011001010011111000010101111001100011100011011110010111000010110010101011000100001011101011011100000111101001101000000010110110111001101001100000110010100000101011101111111000010110110111000010101101011111111100011010000001101111
1100110100000101000010110011011000000101011001111111101001111110110101000011001101110111000001100111010001100001001010001111011101010011101011111010110111011100101101001001000000000000010100111101010011001110100000110111001001111001011110111100111011000001100100010011100010100001000010000010111011000100011100101110010010011110011001000101000101000001110110111011000100111111101101001111101110111011011010001101100010111100000111100011100101000110100110110101000001010100111111110011110110111111010101001010111101101101011001010011101000111111011110011101110101010011000001110010110100011010011001111011000010010110110110101110110100010010010111000000000001110100110010111000001001100100001010110100111010111100001001111101111111111100010111001111101000100010110100011001011110111110001010111011101110000111110011010001100010100000110001010100111110110111000011011010010001111001011101101001001110100101010101010001010110010010111011111010000001101010001101110011000111001100011100011110010101011111110101101111011010101010
101100011001010001011010010111010010101011111101000110010001010010101100111000100100001001000111100111101100000110100111011110100100110100011111101100101000000011001010101110001010000110101101111101011110110100100011110101110011010011011011101000110010110110010100001001100100111101101111010101111101100111010000100001100010110010100111001001111001111101101001101001100000011010110001100100111001100101011001101000100101001111101010000110011101011110011110010110000000110110111001000101011011001010011100110100100011000011111111111100100011111111111110100111100010100001001010001101110101010000001010010011000100101010011000001100100111011100100100100100000111000011101101101010101010100010110001100110100011011100001001010001101110101010001011110001100011100100010010010101011111001010011010
; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* full_sequential *}
   "pattern 2": Call "load_unload" { 
      "io_out_1"=
XLLLLLLLLLLLLLLLLLLLLLLLHLLLLLLLLLLLHHLHHHHHLLLHLLHLLLLLLLHLLHHLLLLLLHLLLLHHHHLLLHHHHHLHHLLLLLLHHHHHLHLHLLHHLLLLLLLLLLLLLHLHLLLHHLLHLHHHHHLHLLLHHHHHHHLHLHLHLLHLHLHLLHLHHHLHHLHHLLLHLHLLHLLLLLLLHLHHHHHHLLHLLHHHLHHHLHHHHHLHLHLHLHLLHHHHHHLLHHLHLLHLHLHHHLLLLLLLHHLHHLHLLHHHLLHLHHLLHLHLLLLLHHLLLLHLLHHLHHHHHLHLLLLLHHLLHLLLLLLHHHHLLHHLLLLLLHLLHHLHHHHLHHLLHLLHLHHHHLLLHHHHHHLHLHHHHHHLLLLHHLLLHLHHLHHHLHHLHLHHLHLLHHHHHHLHLHLLHLLLLLHLHHLLLHLLLLHLLLHHLHHHHLLHHHHLHHHLHHHHHLHLLHHHHHHHHHLLHLLLLLHLHLHLLHHLHLHLLLHHHHHLHLHHHLLLHHLHHLHHLLHHLLHHHLLHHLLHLLLHLHHLLHLHHLHHLLHLLLLHHHHLHLLLHLLLHLLHHHHHLHLLHHHHLLHHHLHLLHLHHLLHHLHHHLLHLHLHHLLHLLHHLLHHHLHHLLLLHHHHHLLHHXHXHXHLLLHLHHLXHHHHHLHHHLHHLLLLLLLHHHHLHHLLLLHHLHLHHHHHLLHHHHLHHHHLLLLLHLHHHHHHHHHLHLHLLLHHHHHHHHHHHLLLHHLLHHLHLHHHHLLLLLLLLHLHHHLLHLHLHHHLLHHHLLLHLHHHHLLHHHHHLHHLHLHHHHHHHHLHHHHLHHHHLLLLLHLLLHHLLLLLLHLHHHHHHHHLHLHLLLHHHHHHLHHLLHHHLHLHLHHHHLLHHHHHHHHHLLHHHHLLHHHHHLLLLHHHHHHLLHLLHHLHHHHLHHHLLLLLLLLLHLLLLHHLHLLLHLLLHLLLLHLLLHHHHHLHHLHHHLLHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHH
HHHHHHHHHHHHHHHHHHHHLHLLLHHHLLLHLLHLHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHLLHHHLHHHLLLLHLLLHLHHLHLLLLHHLHLHHHLLLLLLLHHLLHLLLLLHHHLHLHLHHLHHLHHHHHLHHHLLLLHHHHHHLLHLLLLHHHHHHLLLLHHHHLLHLLLLLLHLLLHLLHLHLHHHLLLLLHLHHLHHLHLLLLHHHLHHHHLHHHHLLLLLHHHXHHLLHLHHLLLLLHHHLLHHHHLLHLHLLLHHLHLLHLLHHLLLHLLHHHHHLHHLHLHLLHLLHHHHLHLHHHLLHLHLHHLLLLLHHHLLLLHHHHHHHHLHLHHLHHLLHLHHHLLLLHHLHHHHHLHHLLHHHHHHLHLHLHHLHLLLHHHHHHHHHLLHLHHLHHLLHHLLHHLHLLLHLLHHHLHLHLLHLHHHLHLLHLHHLLLLLLHHHLHLLHLHHLLHHLHHHLHLLHLLHLLHLHHLHLLHHHHHLLLHHLHLHHHLLLHLLHHHLLLHLHHLHHLHLHHLLLHLLLLLHHHHHHLHLHHLLLLLHLLHLHHLHLLHHHLHHLHLHHLLHHHLHLHHHLHHLHHLLHLLHHLHLLHLHHHHHHLHHLHHHHLHHHLLLHLHLHHLHHLLLLHLLLLHLLHLLLLHHLHHLLLLHHLHLHHHHHHLHLLLLLHHHLLLHHHHHLLHLHLLLHHHHLHHHLHLLHHLLHLLLHHHHHHHHHHHHHHHHHHHLHLHHHHHHHHHHHHHHHHHLHLHLLHLHHHHHHLLHHLLHLLHLLLHHHHLLHLHHHLHLHLLHLHHHHHLLHLHLLLHHLLLLLLHHHHHHLHHHLHHHLLHLHHHLLLLHHHHHLHLHLHHHHHHLHLLLLHLHHHLHLHHLHHHLLLLLHHHHLHLLHHLHLLLLLLLHLHHLHHLHHHLLHHLHLLHHLLLLLHHLLHLHLLLLLHLHLHHHLHHHHHHHLLLLHLHHLHHLHLHLLLLHLHLHHHHLLHHHHHHHHLLLHHHLHHHHHHHHHHHHH
HHLHHHHHLLLLLHLHLLLLHLHHLLHHLHHHHLLLHLLHLHHLLHHHHHHHHLHLLHHHHHHLHHLLLHHLHLHHLLLHHHHHLHLLLLLHHLHHLHHHLHLHHHLLLLLHLLHLHLLHHHHHHHHHLHHHLLHHHLHHHHHHHHHLHHHHHHHHHHLLLLHHLLLLHHHHLLLLLLLLLLLLLHLHLLHHHHLHLLLLHHLLHHHLHLHHLLHHLHHHLLHLLHHHHLLHLHHHHLHHHLLLHHHLHHLLLLHHHLLHLLLHLLHHHLLLHLHLLHLHLLLLHLLLLLHLHHHLHHLLLHLLLHHHLLHLHHHLLHLLHLLHHHHLLHHLLHLHHHHHLHLHLHLHHHHHHHHHHLHHHLHHLLLHLHHHHHHHHHHHHHLLHHLLHHHLLLHLLHHHLHHLHHLLHLHHHHHLHHHHHHLLLLLHHHHLLLHHHHHLLHHHHHHHHLLLLHHHLHHHHHHHHHHHLHLLHHHHHLLLLLHHHHLHHLHHHHHHLHLHLLHLHLHLHHHHLHHLHHHHLHLHHHLLLLHHHLHHHLHHHLHHLHHHHLLHHHLHHHLLLHLHHLHHLLLLLHXHLLHLHHLHLLHHHLHLLHHLLHHHHLHHLLLLHLLHLHHLHHLHHLHLHHHLHLLHLLLLLLHLLHLHHHLLLLLLLLLLLLLHLHLLHHLLHLHHHLLLLLHLLHHLLHLLLLHLHLHHLHHLLLLLHLLHHLLLLLHLLHHHHHLHHHHHHHHHHLLHLHLHLHLLHHHHLLHLLLHLLLHLHHLHLLLHHLLHLHHHHLHHHHHLLLHLHLLLLLHHHLHLLLLLHLLLHLLHLLLHLLLLLHLLLHLLLLLLHHLLLHLHLLLHHHHLLLLHLHHHLLLLHLLLLLLLLHLLLHHHHLHHLHHHHLLHLLHHLLHHHLLLHHLLLLLLLLLLLLLLLLLLLLHHLLHLHHLLHHHHHLHHHLLLLHHLHLLLLLHHLHHHLLLLLHLLLLHLHHLLLLHHLLLHHHHLLHLHLHLHHHHHHHLHLHHLHHLLHHHHHHHHHHHH
HHHHHHHHHHHHHLLLHHLHLLHLLHLHHHLHLLHLHLHLHHHHHLLLLLLLHLLHLLLHLLLLHLHLLLLLLLLLLLHLLHLLLLHLLHLLLHHLHHLLLLLLLHLLLLLHHHHLLHHHLHHHHHHHLLLLHLLLLLLHHHHHHLHHLLHLHLLLLLHLLLHHLHHLHLHLLLLLLLLHLLLLHLHLLHHLHHLLLHLLLHHLHHLHLLHHLLHLHHLHLHHHLLHLLLLHHHXLLHHHLLLLLLHLLHLLHHHLLHHLHLLLLLLHHHLHLLLHLLLLLLLHHHHHLHLLHHHHHHHLLLLHHHHHHHHHLLLLLLHHLLHHHHHHHLHHHHHHLHHHLLLLLLLHHHHHLHHLHLLHHLHLLHHLLLLLLHHLHLHHLLLHHLLHLLHHHLLHHLLHLHLLHLLHHLHLLLHLLHLHLLHHHHHLHLHLLLLHHLLHHHLHLHHHHLLHHHHLLHLHHLLLLLLLHHLHHLHHHLLHLLLHLHLHHLHHLLHLHLLHHHLLHHLHLLHLLLHHLLLLHHHHHHHHHHHHHLHLLLHHHHHHHHHHHHHLHLLHHHHLLLHLHLLLLHLLHLHLLLHHLHHHLHLHLHLLLLLLHLHLHHLLHHLLLHLLHLLLLLLLLLLLLLHHLLHLLHHHLHHHLLHLLLXXXXXLLLLLLHHHLLLLHHHLHLXXLLHLHLHLHLHHLLLLHLHHLLLHHLLHHLHLLLHHLHHLLLLLHLLHLHLLLHHLHHHLHLHLHLLLHLHHHLLHHLLLHLHHHLHLHLHHLLLHHHHHHHHHLHHHLLLLLLLHHLLH
; 
      "t_din_i"=
1101101111111011000001010100010110001111101101001110001101101100111001100100011111011001100110101101011110000111011011100001111100010101000010110111101001001001000001111111010011000011111100011110001100100100100010001111000100011110110101110111000011111010011010111000000000001100111001110001011101000110101110000001111110111001100000001001001000011010100111110111101100110100011000011001100101100100000000010100101000110110111011011001011010001010000100101111100111000101001001100011001000010001011111010001001011011100111001110011001011001111101010011100010101000000100111010010101000111001001001111010101101101101100010010101111111001011010101110010111000001101011011010011100110110000001101011010111100100111011010010011001100010011110100000100011101000101000010001000101000111010000011011110001000111110100000000111011011001101011111111011010110011000011110100000101001000011000001000010001110010001101100100011110010111010100100100101100011101011100111110010101110011100100101001011001101101100111001101101000101111111
0101110101111000000100110111011000010100010101011010100000101001011111011100110010110010101111111110001110111111011100010110101100111100001110001100001111100111000110011100010010100110010111001001010000000111100010111001111111010010110000010100011110100010000110000000100010010001100000101001011010010101000000110100010100010000001010110110100101000001001001100110100100110100110001101100111111011000100101011110101100001100101111101011110010101000011110100101111000110101011101000001000000010011011110110101111001111110001111011110000001010110110000101011011100011011100101111010110101001001010010001001010111100100101101110010001000011001011110011100100110010011110100000110111000101011110010010000111110100000111111101000101101110001110010100111111101110011011001001001100100000000011101110011110111011100001001001010101100100000000111000100010011110010111011011110101101000111100011000010100111111101000001101101100110101110010000011111000110111110110010001010100010000010000011010101101001010010010011100100011000000110
1011011111110010010001110001010111100100101000011101101111100101010010011101010110000100010000001000000100101101011000000011110001011011000101101001100101001101111100100001010000010011110111110111100100010110100110100110111100110001101101010001111000110010100111100001100011110011011100010011010110001100100110111000110001111111000100000010010110001011111110010000010101000011001001101010011010101110110011011111111110011110111000101111101101100111001100000101011010110101000111000000001110011010011001101110010000010101000111110111011101111010010011111001101101100011101101110100111100111001101101000101111011111010101011011000010100100010000000001001010111000000110100101001000011111000010110000010111101010111110001000111001001001111011110000101010101100010110110000111100000011001100000111110010101011000011110110111001000101011100111010000000111010110000100010100000001100111011000101100001100100100011010100110010011011001000101110000100010110001101111010101010111100100000110010011011101101000011001010000000110011000
000000111011111000111011000110100101001010001000001110110011001110011110100010010111111010001000000011100011101110001100011111100010000000010000101011101011001001101010011101110111111111011001000111001101111110010100000111010000110000001010000110101001000100110100010100101011110101011110101001001011100110010001110110111101111001101101010101010110101010010001100101010001100101100111010000101101111111000010001100101110110000101010010010001001010110010111111000010100011100000111101101101101101101111111000101101000001111011101110011101000100101001001100000010010001000001101000000111010011010000110111101111000010001001000111101000000011000111111001000001010111111001110111110100111110001101101011001010100001000001110111011100100001100101011010101101001010100111001101110110100111001011110
; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* full_sequential *}
   "pattern 3": Call "load_unload" { 
      "io_out_1"=
XLLLLLLLLLLLLLLLLLLLLLLLHLLLLLLLLLLLHHHHHLHHLHLLHHHLLLLLLLHLLHHLLLLLLHLLLHLLHLXXHLHHLHLLHHLLHHLHLHHLHLXXXXXXXLLXLLHLLLLLLLLHHHHHLLLHLHLHLLLLHLHHLHHHHLHLLHLLHLLHLLLLLHHHHHHHLHLLHHLLLLHHHLHHLLLHLHHLLLHHLLHLLHLHHLLLHLLLHHHHLLLHLLLHHHLLHHLHLHLHLLLLLLLLLLLLLLHLLHHLHLHHHLLLHLLLLLLLLLLLHLHHHLLLLLLLLLLLLLLLLHHLHLHHHLLLLLLLHHHHHLHHHLLHHLLLHLLHLHLLLHHLLHLHLLLLLLLHHLHHHHHHHHHHHHHHHHHHHHLLLHHHHHHHLLLHHHHLHHHHHLHHHHHHLHHHHHHHHHHHHHHHHHHLHHHHHHHHHHHHHLLLHHLHHHHLLLLHHHHHHLLHHHLLLHLHLLHLLHHLLLHHLLHLLLLHLLLHLHHHHHLHLLLHLLHLHHLHHHLLHHHLLHHHLLHHLLHLHHLLHHHHHLHLHLLHHHLLLHLHLHLLLLLLHLLHHHLHLHHHLHLLHHHHLLLHLHHLLHHHHHHHHLHHLHHLHHLHHLLLHLLHLHLHHHHHHHHHHLHHHHLHLXHXHXHLLHHLHLLXHHLHHHHHHHHHHHHHHHHHHLHHLLLLLLHHLHLHHLHLHLLLHHLHHHHLLHHHHHLHLHHHHHHHHLLHLLHHHHHHHHHHHHHHHHHHLHLLLHHHHHLHHHHHHHHHHHHHHHHLHHHHHHHHHHHHLHLHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHLHLHHLLHHHLHHHLHLHHLHLHHLHHHLLLLHHHHLHLLLLLHLHLLHLLLLHHLHHHHLHHLLHLLLHHHHHHHHLHHLHHLLHLLLHHHHLLHHHHHLHLHLLHLLHHLHLHHLLLHHHLHLHHHLLHHHHHLLHLHLHHHHHHLLHLLHLHLLHHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHH
HHHHHHHHHHHHHHHHHHHHLLHHLHHHLHHLLLLHLHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHLLHHLLHLHHLLHLHLHHHHHHHHHLLLHHHLHHHHHHLHHHLLLHLHHLHLHHLLHHHHLLLLHHHLLLHHLLLLHHHHHLLHHHLLLLHLHHHHHLLHLHHLHLLLHLLHLHHLLLHLLHLHLLLHLHHHHHHLLHHLHLHLLHHHHHHHLLHHLLHHLLLLHHHHHHLHHHHLHLLLHHHLLHHLLLHHHLHLHLHLLHLLLHHLLHLLLHHLLHLHHLHLLHLHHHLLLLHLHHLHLLLHLHLLLHLLLLLLHLHHLLLHHLHLLHLHLLLLLHLLHLLHHLLHHLHLLHLLHHLHLLHHLLLHHLHHLLHHLHHHLHHLHLLLLHLHLHHHHLHLHHLLLLHHLLHLHHHHHLHLHHHHLLHLHLHLLLLHHHHLHLLHLHHHHLLLHHLHHHHHHHLHLLLLLLLLHHHLLHLLHHLHHHHLHHLHLHHHHLLHHHHHHLLLHHHHLHHHHHHLLLLHLHLHHHHHLLLLHHHLHHLHHHLLLHHLHHHLLHLHHHHLHLHHLHLHLLHLHHLHLLHLLHHLHHLHLHHHHHLHHLHHHHHHHHLLHLLLHLLLLHHLLHLHHHHLLHHHLHHHLHHHLHLHHHHHHLLLLLLHHHHLLLHHLLHLHHHHLLHLLHLLLLHHHHHLHLHLLLHHHHHHHLHLLLHHHHHHHHHHHHHHHHHHHLLHHHHHHHHHHHHHHHHHLHLHLHHHLLHLLHHLLLLHHLLHHHLHHHLLHHHHLLHHLHHLLLLHHHHHLLHLHHHLHHLLLHLHHHHHHHHHHLLHLLLHLLHHHHLLHHHHHLHHLHHLHLLHHHLLLLLHHHHLLLHHLLLLHLHLLHHHHHHHLHLLLLLHHLHHLHHLLHHLHLHHHLLHLLLLLHHHHHLLLHHLHHHHHLHHLLHLLLHLHLHLLLHLLLLLHLLLLLHLLHHHLLLLHLLHLHHLHLLHLLHHHLLHLLLHHLLLLLLHHL
HLHHLHHHHHHHLLHLLHLLLHHHLLLHLHLLHHHLLHLLHHLLLHLHLHHHHLHHHHHLHHLHLHLLHLLHHHLLLLLLLLLLLLLHLLLLLLHLHLLLLLHLHHLLHHLHLHHLLLLLHHHHHHHLHLHHHHHHHLHLHHHHLHHHLLHHLLLHHHHHHHHLLHHLLLHHLHLLLLLHLLHHHHLHHHHHLHHHLHHHLLLHLHHLHLHHHLHLLHHLHHHHLLHHLLLHHLHHLHLHHLHHHHHLLLHHLLHHHHHHHHHHHHHHHHHHHHHHLHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHLLLHLLHLHHLHLHLHHHHHHHLLHLLLLLHLHLHLLHHHHHHHHHHHLHHHHHHHHLLLHLHHHHHHLHHHHHHHHHLLHHHHHHHHLHHHLLLHLHHHHHHHLHHHHHHHHLLHHHHHHLHHHHHHHHHHHLHLHLLLHHLLLLLLLLLHHHLLHHLLLLHHLLHHLHHHHLHLLLHLHLHHHLHHHHHLLLHHHLHHHHHHHHLHLLHLLHHHHHLLHHLHHLHHLLLHHHLHHLHXHLLHLHHHHLLHHHLLHHLHHLHLLLHHHHHHLHLHHHLHLHLHLHHHHHLHHLLLHLLHLHLHLLLLLLLLLHLLHLHLHHHLLLLLLHHLHLLLHHLLHLLLLHHHHHLLLLHLHHLLLLLLLLHLHLHHHLLLHHHLLLHLLHLLLLHHLLHLLHLHLLHHHLLLLLHLHLLLHLHHLLLHLHHLHHLLLLHHHHLHLLLLHHLLHHLLLLLHHHHHLHHLLLLLHLLLLLLLHHLLHHHHLLLHLHHHLHLHHHLLHHHLHLLLLLLHLLLLHLHHLLLLLLLLLLLLLLLLLLHHLLHLHLHHLLLLLLHLLLLHHLLHLLHLLLHHLHLHLLHHLLHLLHHLHHLLHLLLHLHHHLLLLHLLLHLHLLLLLLLHHHHLHLHLHLLHHLLHLLHLLLLLHHLLHHLHHLHHHLHHLHLLLLHHLLHLHHHLLHHHHLHHHHHHH
HHHHHHHHHHHHHHHLLLHHLLHLLLLHHLHLLHLHLLHLHLLLHLLLLLLLHLHHLLHHLHHHHLLLLLLLLLLLHLLHLHHHHHHLHHLHLLLLLLLLLLLLLLHLHLLHLHLLHLHHHHHHHLHLHHHLLHHLLLLHLLLLLHHHHHLLHLHHLLHLLLHLHLHHHHHLLLLLLHLLHLHLHHLHHHHLLLLLLHLLLLLHHHHHHLLHLLLHLLLHHHLHLLHLLLLLLLXLLHHLLLLHHLHLHLLHLLLHLLHHLHLLLHLHLLHLHLHHLHLLLLLHHLHLHHHLHHLLLLLLLLLLLHLLHLHLLHLHHLLHLLHLHHHLHLHHHHLLLHHHLLLLLLLLHLHLLLLHLLLHHLLHLHLHLLLHHLLHLHHLLHHHLHLLLLHLHHLHHHHHLLLLLLHLLLHHLLHLHHHLHHLLLLHHLLLLLLLLHHLLHHLHLHLHHLLLLHHHHHHLLLLLHLLLLHHHLLLLLHLHLLHHLHHLHHLHHLHHLHHHHHHHLLLHLHHLHLLLLLLHHHLHHHLHHHLLLHLLLLLLHLLHLHLLHLLHHLLLLLLHLLHLLLHLLLLLHHLHLLLLLLHHHLHLLHHLHLLLLHHLHHHHLHHHHLLLLLLLLHLLLLLLHHHHLHLLLLLLLHHLLLHHHLHHLLHLLLLLHLHLHHHHHHLLLHHLHHHHHLHLLHHHLLHLHHHLHHLHLHHLLHLHLHLHLLHHLLLLHHHLHHLLHHHLLHLLLLHHLLHLHLHHLLLLHHLLLLLHHLHLHHLHLLLLHHHLLLLLLLLLLHLLLLHLHLLH
; 
      "t_din_i"=
1000011111011110001001010001010101011101000110111101010100101010010111011011000101001000001010111111000001110111011111010101010011111100110100001010000000011011010011100101100101000001110001011111110100000110010100001111001100001110101101101101101001111101010011111100111010010001110101001011000000101011011111010011110111101110010000100001110111011110100111111111001000001001010011010100011111010011000110110110011001110011001000101101101101100010111000011110100010001001110011000000011101001011001101110010101100100110011101100001111100110111010000001011111101110110000000111101100001101011111010101111110001011111011001010001111110110100011001101010010000011000111001010111001110001011100111100010101010011000110101111000001000110000000011111111110101000111111111011001111010101111000110110100011000010010001011010000011111000100100110111101110000000001000111010001000110001000011111101101110000111000011101111001100011011010110001001011000100110111100101101101101100101111100101001111001101010100011001110011101110000100
0101101000011010111000000011001000001110101011011011111011100001111110010000111110010011110010000101100110101011100000101101101000011101101001110000000001010101100000011001111000000001101001001100011011111011010100101111010111001010110000011100001111111101011011001011100001101111101100111000011111101101010110111011001101100100111010010011101001011100001111100010110000111101001010000101100011001100100111110001101011100010011100010010111010000001000000001110100100000100101101001110110001100111010111010011000000100000010110101101110011100010101101100001000100100001101100001010100000000101100001110000011010011000011010011100010001100101010100001011110100011100111010100011010011100001100110110111000011010011011001111100001010111100110001110001101111001011100001011001010101100010000101110101101110000011110100110100000001011011011100110100110000011001010000010101110111111100001011011011100001010110101111111110001101000000110111111001101000001010000101100110110000001010110011111111010011111101101010000110011011101110
0000110011101000100001001010001110110100011010111100110111011100101101010000000000000001010011110101011001110100000110111001001111001011110111001110110000011001000100111000101000010000100000101110110001000111001011100100100111100110010001010001010000011101101110110001001111111011010011111011101110110110100011011000101111000001111000111001010001101001101101010000010101001111111100111101101111110101010010101111011011010110010100111010001111110111100111011101010100110000011100101101000110100110011110110000100010010010010100010010111011011010001111111111100010110011010001111101100110111101010010110001010000100010011111011111111111000101110011110001000101101000110010111101111100010101110111010011111001101000110001010000011000101010011111011101101100001101101001000111100101110110100100111010011110000100011101111101000000110101000110111001100011100110001110001111001010101111111010110100010010101001010101011001010101010011110011010111101101001011101001010101111110100011001000101001010110011100010010000011011100001100
001001111100101101101111010010011010001111110110010100000001100101010111000101000011010110111110101111011010010001111010111001101001101101110100011001011011001010000100110010011110110111101010111110110011101000010000110001011001010011100100111100111110110100110100110000011010110001100100111001100101011001101000100101001111101010000110011101011110011110010110000000110110111001000101011011001010011100110100100011000011111111111100100011111111111110100111100010100001001010001101110101010000001010010011000101010100110000011001001110111001001001001000001110000111011011010101010101000101100011001101000110111000010010100011011101010100010111100000110100011100100010010010101011111001101001101000001110100100000110001001100010110010101011100011010111100111000000101111101001110101001011011000
; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* full_sequential *}
   "pattern 4": Call "load_unload" { 
      "io_out_1"=
XLLHLHHHHHLHHHHLLHLLLHLHLLHHLHLHLHLHHHLHLLLHHLHHHHLHLHLHLLHHHLHHLHLHLHLHHLHHLLXXHHHLLLLLLLLHLHLHHHHHHLXXXXXXXLLXLLLHHHHHHHLHLHLLHLHHHHLLHHLHLLLLHHHLLLLLLLLHHLHHLHLLHHHLLHLHHLLHLHLLLLLHHLHLLHLHLHHHHHLHLLHLLHHLLHLHLLLLHHHHLLHHLLLLHHLLHLHHLHLLLLLLLLLLLLLLLLLHLHLLHHHHHHLLHLLLLLLLLLLLLHHHHLLLLLLLLLLLLLHLHLHHLHHHHHLHLLLLHHLHHHHLHHHLLLLLHLHLLHLHHHLHHHHHLHLLLLLHHLHHLLLLLHHHHLHLHHHHHHLLLHHHHHHHLHHHHLHLHHHHHHHHHHHHLHHHHHHHHHHHHHHHLLHLHHHHHHHHHHHHHHHLHLLHLHLHLLLHHHHLHLLLHLLLHLLHHHLLHHLLLLLLLHHHLHLLHLHHLLHHLHHHLLHLHLHHLLHLLHHLLHHHLHHLLLLHHHHHLLHHLHHHLHLLLLLLHLHHHHHHLHHHLHHLLLLLLLHHHHHHHHLLHHHHLLHHHHHLHLHHHHHHHHLLLHLHHHHHLHHLLHLHLLLHHHHHHHHHHHLHHHHLLXHXHXHLLHHLHLLXHLLHHHHHHHHHHHHHHHHHHLLLHLHHHLLHHLHLLHLLHLHHHHLHHHHLLHHHHHHHHHHHHHHHHLHHLLHHHHHHHHHHHHHHHHHHLHLLLHHHHHLHHHLHHLHHHHHHHHHHHHHHHHHHHHHHLHHLLHHHHHHHLHLHHHHHHHLHLLLLHHHHHHHLLHLLHLLHHLHHHHLHHHLLLLHHLLLHLLLHHHLHLLLHLLLHHLLLHLLLLHHHHLHLHHLHHLLHHHHHHHHHLHHHLHHHHHLHHHLLHHLHHLHLHHLLLHLHHLHHLLLHLLHHHHHHHLHHLHHLHLLHHLHHLLHHHHHLLHLHLLHHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHH
HHHHHHHHHHHHHHHHHHHXLXLXLXLXLXLXLXLXLHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHLLLHHHHHLLHLLHHHHLLHLLLLHLHHLLHHLHLHLHHHLLLLLHLHHLHHLHLLLLHHHLHHLHLLHHHLLLLLLLLLHLHLHHHHLLLLLLLHHLHHHHLHHLLLLHHHLHLLHLLLHLHLHHLHHHHLHHHLHLHLLHLHHHHLHLHHHLLHHHLHHLLLLHHHHLLLLHHHHHHHHLHHHHLHHLLHHHHHLHLHHHLHHHHHLHHLLHLHLLLLHHHHHHLHHHHLHLHHLHHHLHHLLHHLHHLLHLLHHHLHHLLLLHHHLHLLHLHHHLLLLHHHHHLLLHLHHLLLLHHHHLHLLHHHHLHHHLHHLLLHHLHHHHLLLLHHHHHLLLHHLHLHHHLLLHLLHHHLLLHLLLLHHHLHLLLLLLHLLLLLLLLHHHLHLLHLLLLLLLLLLHHLHLLHHHLLLLHHHHLLHHHLHLHHHLHLLHHLLLLLLHLLLLLLHLHHLHLHHLLHHLLHHHLLLHHHLHHLHHHLLLHLLLHLLHLLLLHHLHHLLLHLLLLLLLLLLLLLHLHHLLLLHHHLLLLLHHLHLLHHLLLLHHLHLLHHHLLLHLLLHHLLHLHLHLHLLLLHLHHHHLHLLLHHHLLHHHLHLHLLHHHLLHHLLLLLLLHHLLHHLLHLHHHHLLLHHLLHLLLLHHLLHHHHLLLHHHHHHHHHHHHHHHHHHXLXLHHHHHHHHHHHHHHHHLHLHHLHLHHLHLLLHHLLLHLLLLHLHHHLHLHHLHHHHLLLLHLHHHHHLHHLHLLLHLLLLHHHHHHLHHHHHHLLHLLHHLLLLLHHLLHLHLLHLLHLHLHHHLHLHHHHHLLLLHLHHLHHLHHHLLLLHLHLHHLHLHHHHHHHHHLLLHHLHLLLLLLHHLHHHHHHLLHHLHLLLLLHLHLLLLHLHHLLHHLHHLLLLLLHLHLHHLLLLHHHHHHLHLLHHHHHHHHHLHLHLLLLHHHHHHHHHHHHHHH
HHHLHHHHHHHLHLLLHLLLLHLLHLHHLLHHLLHLLHHLLHHHHLHLHHHHHHLHHHLHHLHLLLHHLHLLHLLLLLLHHLLLLHLHLLHHHHHLLHHHLHHLHHLLLHLLLLLHHLHHLHLHLHHHHHLHHLHHHHLHHHLLHHHLHHLHLLLHHLLHLHLHLHHHHLLHHLHLLLLHLLHLHHLLHLHHHHHLHLHLLHLLLHHHLLHLHHHLLHLLHLLHHHHLLHHLLHLLLHLHHLHHHHLLLLLHHHLHHHHHHHHHHHHHHHHHHHLHHLHLLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLHHHLHHHHHHHHHHHHHLHLHHHLHLLLHHLHHHHHHHHHHLLHHLLHHHHHLHHHHLHHHHLHHHLHLHHHHHHHHHHHHHLHHLLHLHHHLHLHHHLHHHHHHHHHLHHHHHHHHHHHHHHHHHHLLLLLHHHLHLLHHHHHHHHHLHLHHHLHHHHHHHHLLLLHLLLHLLHLHLHLHHHHHLLLLHLHHHHHLHHHLHLLLHHHHHHHHHHHLLXLLHHHLHHLHLLLHXHHHLHHLHHHHLLLHLHLHLHHLHHLLHHLHHLLLHLLLHLLHHHHHLHHHHHHLHLHLLLLHLLLLLLHHHHLLLHLLLLLLLLHHLLHHLLHLHLLHHLHHHHLLLHLHLHLLLHHHLLHHHHLLLLLLHLHLLHHHLLLHLHHLHLHHHLLLHLHHHLLHHHLHLHHHLHHLHHLLLLHHLHHLHLLHLLLHHHHLLHLHHHLHHLHLLHLLHHHLHLLHHHHLLLLHLLLHHLLLLHHHLLLLLLHHHHLHLHLLLHHLHHHHHHHLLLHLHLLHHLLLHLLLLLLLLHLLHLHLHLHHLHHHHLLLLLHHLLLHLLHLHLHLLLLLLLLLLLHHLLLLLLLHLHLLLHHHLLHHLHLHHHHLHHLHLLHLLLLLHLLHLHLHLHHHHHLLHHHLLHLLHLLLHLLLLHLHLHHHLLLHLLLHLLHLLLLLHLHHHHLHHHHHHH
HHHHHHHHHHHHHLHHHHHLLLHLLHLLHLLHHLHLLLHHHHHHLLLLLLLLLLLLLLLHHHHHLHLLLLLLLLLLLHLLLLHHLHLHHLLLHLHHLHHLLLLLLLHLLLLHLHHHLHHLHHHLLHLLHHLHHLHLHHHHLHLLLHHLLHLHHLHHLLHLLLHLHHLHHHLLLLLLLHHLHHLHLHHLHLLLHHHHHLLLLHHHHLHLLLLHLLLLHHLLLHLHHLHLLLLHHHXLLHHHLLXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHLLXHLLLLLLLHHHLLHLHLHHHLHLLLLLLHHHHHHHHHLLLLLLHHLLHHHHHHHLLHHHHHLHHHLLLLLLLLLHHHLLLHLHHLLLLLLLLHLHLLHHHLLHLLLHLHLHHLHHLLHLHLLHHLHHHLLHLLHLLLHHLLHLHHHHHHHHHLLLLLLHLHLHLHLLLHHHLLHHLLLHHHHLLLHLHHLLLHLLHLHLLLHHLHLHLHLHLHLLLLLLHLHLLHLLHHLLLHLHLHLHLLHLLLLLLHHLLHLLHHHLLHLLLHLLHLLHLHLLLLLHHHHLLLLHHHLHHLHHLHLHLLLHHHLHLLLLLHHLLHHHLLHHLLLLLHHLHHHLLLLHLLHLHLLLHHLHHHLHLHLHLLLHLHHHHLLLLLHHLLLLLHHHLLHLLLHLLHLHHLLLHLHHHHHLLHLHHLLHHLHLHLLLLHLLHLLHLLLLLHHLLLHLLHHLLLHLHHLLHLHLHLHHHLLLHHLLLLHLLLHHHHLLLLHHLLLLLHLLHHLHLHHLHHLLLLLLHLHLLH
; 
      "t_din_i"=
1110000111110001010100001011011110100100100100000111111101001100001111110001111000110010010010001000111100010001111011010111011100001111101001101011100000000000110011100111000101110100011010111000000111111011100110000111011011011110010101100000100001001100101110011110011001101001110111111111010110101110010010001001001101001011101100100001001011111001110001010010011000110010000100010111110100010010110111001110011100110010110011111010100111000010111010100000010011101001010100011001001001111010101101101101100010010101111111001011010101110010111000001101011011010011100110110000001101011010111100100110110100100110011000100111101000001000111010001010000100010001010001110100000110111100010001111101000000001110101011001101011111111110110101111001100001111010010101010101010000110000010000100001011100100010010110010001001000111100101110101001001001011000111010111001111100101011100111001001010010110011011011001110011011010001011111110101110101111000000100110111011000010100010101011010100000101001011111011100110010110010
1011111111100011101111110111000101101011001111000011100011000011111001110001100111000100101001100101110010010100000001111000101110011111110100101100000101000111101000100001100000001000100100011000001010010110100101010000001101000101000100000010101101101001010000010010011001101001001101001100011011001111110110001001010111101011000011001011111010111100101010000111101001011110001101010111010000010000000100110111101101011110011111100011011110000001010110110000101011011100011011100101111010110101001001010010001001010111100100101101110010001000011001011110011100100110010011110011111001000111010100001101101111000001011111001111101000101101110001110010100111111101110100100110110110011011111111100010001100001000101100001001001010101100100000000111000100010011110010111011011110101101000111100011000010100111111101000001101101100110101110010000011111000110111110110010001010100010000010000011010101101001010010010011100100011000000110101101111111001001000111000101011110010010100001110110111110010101001001110101011000010001
0000001000000100101101011000000011110001011011000101101001100101001101111100100001010000010011110111110111100100010110100110100110111100110001101101010001111000110010100111100001100011110011011100010011010110001100100110111000110001111111000100000010010110001011111110010000010101000011001001101001101010111011001101111111111001111011100010111110110110011100110000010101101011010100011100000000111001101001100110111001000001001000111110111011101111010010011111001101101100011101101110100111100111001101101000101111011100101010100100111101011011101111111110110101000111111001011010110111100000111101001111101000001011111100010001110010010011110111100001010101011000101101100001111000000110011000001111100101010110000111101101110010001010111001110100000001110101100001000101000000011001110110001011000011001001000110101001100100110110010001011100001000101100011011110101010101111001000001100100110111011010000110010101111110011001111111110001000001101110110001101001010010100010000011101100110011100111101000100010000001011101
111110001100100010011000111111000000000010000101011101011001001101010011101110111111011000111001101111110010100011101000011000001010000110101001000100110100010100101011110101011110101001001011100110010001110110111101111000101010101010110101010010001100101010001100101100111010000101101111111000010001100101110110000101010010010001001010110010111111000010100011100000111101101101101101101111111000101101000001111011101110011101000100101001001100000010010001000001101000000111010011010000110111101111000010001001000111101000000011000111111001000001010111111001110111110100111110001101101011001010100001000001110111011100100001100101011010101101001010010011100110111011010010110010111111010111001101111100011111000000000100011010111111001101111010010111011001110010111100001001101110100100000000
; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* full_sequential *}
   "pattern 5": Call "load_unload" { 
      "io_out_1"=
XLLLLLLLLLLLLLLLLLLLLLLLHLLLLLLLLLLLLHLLHLLHLLLLLHHHLLLLLLLLLHHLLLLLLHLLLLLHHHLHHLHHLHLLHLLHLLLHLLLHHLLHHLLLLHLHLLHLLLLLLHHHLHHHLLLLHHHHHLHLLHHLHHHHHLLLLLLLLLLLHHLLHHHLLHHHLLLHLHLHLHLLLLHLHLLHHLLLLLLHHHLHHLHHHLLHHLLLLHHHLHHLHHLHHHLLLHLHLHLLLLLLLLLLLLLLLLLLHLHHHLLHHHHLHLLLLLLLLLLLLHHHHLLLLLLLLLLLLLHHHLHHLLLLHLLLHLLLLLHHLHLLHLHHHLLLHLHLLLLHLLHLHHHHLLLHLHLLHLHHHHHHHHHHHHHLHHHHHLLHLHHHHHHHLHLHHLHLHHHHHHHHHHHHLHHHHHHHHHHHHHHHLHLLHHHHHHHHHHHHHHLLHLLHLHLLLLLHHHLLLHLLHHHLHLLHLHLHLLLHHLLHLLHLLHHHHLHLHLHHLHHLHHLHHLLLHLLHLHLHHHHHHHLLHLHHLHLHLHHHLLHLHHHLLLLLHHLHLHHLHHLHLLHHHLLHHLHHLHHHLHLHHHHHLLHLHHHHLLHHHHHHHLLHLHHLLLHLLLHHLHHLLHHHHHHHHHHHHLHHHHHLLXLXHXHLLLHHHLLXLLLHHHHHHHHHHHHHHHHHHLHHHHHLLHLLLHHHHHLHLLHHHHHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHLHHHHHHLHHHHLHHLHLHLHLHHHHHHHHHLHHHHHHHHHHHHHHHLHHHLHHHHHHHLHLHHHHHHLLHLLLHHHHHHLHHHHLLHLHHHLHLHLHLLHHLHHHHHLLLHHHLHLHHHLLHHHHHLLHLHLHHHHHHHHHHHLLHLLLHHHHHHHHHLHHHHHLHHHHHHHHLHHLHLLLHLHHHHHHLLHLHHHLHLHHHHLLLLLLHLLHHLHHHLHHLLLLHLHLLLHLHLHLHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHH
HHHHHHHHHHHHHHHHHHHHHLLHLLLLLHLLLHLLLHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHLLHHLLHHHLLLHLLHLHLLHHLLHLHHHLLHLLHLHLLLLLLLHHHHLLLHLHHHLLHHHHHHHLHLLHLHHLLLLLHLHLLLHHHHLHLLLHLLLLHHLLLLLLLHLLLHLLHLLLHHLLLLLHLHHLHLHHHHLLHLHLHLLLLLLHHHHLHHHLHLLLHLLHHHHLHLLHHLHHLHLLHLHLLLLLHHHHLLHHLLHHLHLLHLLHHLHHHLHLLLHHLHHLLHHHHHHLHHLLLHLLHLHLHHHHLHLHHLLLHHHLLHLHHHHHLHLHHHHLLHLHLHLLLLHHHHLHLLHLHHHHLLLLLLLLLLLLLLLLLHHLHLHHHHHLLLLHHLLHLHHLLLHHLHHHHLHLLLHHLLLHHHHHHHLLLHHLHLLLHHLLHLLLLHLHLHHLHHHHHHHHHHHLLHHLHHHHHHHHHLLLLLLHLLHLHLLHLLLHLLHLHLHHHHLLHLLHLHHLHHHLLHLLLHLLLLHHLLHLHHHHLHHHHLLHHHHHLLHHHHHHHLLHHHHHLLHLLLHHHLHLHHLLHHHHHHHHHHHLHLLHHLHHHHHLHHHHHHLHLLLHLHHLHHHLLLHHHLLLLLLHHHHHHHHHHHHHLLLHLLHHHLHHLLLLLHLHHHHHHHHHLLLHLLLHHLLLLLLLHHLHHHLLLHLLHHHHHHHHHHHHHHHHHHHLLLLHHHHHHHHHHHHHHHHLHLLHHLLHHLHHHHLHLHHHHLLLHHHHLLLHHLLLLHHHLLLLLLHHHHHLLLLLLLLHHLLLHLHHHHHHLHHHLLLLLLHHHHHLLLHHLHHHHHLHHLLHLLHHLHLHLLLHLLLLLHLLLLLHHLHLHLHHLHLLHLHLLHLLHLLHHHLLHLLLHHLLLLLLHHLHLHHLHHHHHHHLLHLLHLLLHHHLLLHLHLHHHHLLHLLHLHLLLHLHHHHHHLHHHHLLHLHHHLLHLLHHHLHLLLHHLLLLHLLLH
LLHHLLHLLLLLLHLLHLHHLHLHHLLLLLHLLHHHLLLHLHHLHHLHLHHHHLHLLHLHHHLHLLHHLHLHHHLLHHLLHHLHLLLLLLLLLLLLLHHHHHLHHHLLLHLLLHLHHLHLLHHLLLHHHHHHHHLLHHLLLHHLHHHHLLLHLHHHHLLHHHLLLLHLLHHHHLLLLHHLLLHHHHLLHHLHHHLLHHHLHHLHLHHLLLHLLLHLLHHLHHHLLLHHLLLHHHHHHHLLLLHHHHLLHLLHLHHLLHHHHHHHHHHHHHHHHHLHLHLHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLLLHLHHHHHLHHLHHLLHHHLLHHLLLLLHLHLHHHHLLLLLLLLHLLHHHLHHHHHHLHLLLHHHHLLHHLLHHHHHHHHHLHHLLHLLHLLLHHHHHLHHHLHHHHHHHHLHHHLHHHHHHHHHHLHHHHHHLLLHHHLLHLHHHHHHHHHHHLHHHHHLHHLHHLHLLLHLHHHHHHHHHHHHHLHHLLLHLLHHHHHHHHHLHHHLHHHHHHHHHLHHLLLHLLLHHHHHHLLHXLHHHLHHHHHHHLLLLLHHHHLHLLHHHHLHHLHLLLLLLHLHLHLLHLHHLLHLLLLLLLLLLLLLLHHHHLLLLHLHLHLHLHHLLLHLHHLHHLLLLHHHHLLLLLLHHLLLHLLLLLHHHHLLLLLLLHLHHLLLLHHHHLHHLHHHLLHLLLHLHLHHHLLHHHLHLLLLLLLHHHLHLHHLLLLHLLLHLHLLHLLLLHHLLHHHLHHLLLLLHHLLLLLLLLLLLHLLLHHLLLHLLLLHLLLLLHLLLLLHLLLHLHHHLLLLHLLLLLHHLLLHHLLLLLLHLHLHLHLHHHHLLHLLLLLLLLHHHLLHHLHHLHHLHHHHHHHHHHHHHHHHHHHLLHHLLHHHHHHHHHLLLHLLLLLHHLHLLLLHLLLHHHHLLHLLLLLHHLLLLLLLLLHHHLHHLLHHLLHHHLLHHHHLHLLLHLLLLLLHLLLLLHHHLH
HHHHHHHLHHLLHLLLLLLHLLLLHHLHHHLLLLLLLLLLHLLLLHLHLHHHLHLHHLLHLHHHLHLHLLHHHLHHHLHHHHHHLHHLLLLLLLHLHLLLLLLLLLHLHLLLHHLLXLLLLLLLLLLLHLHLLLLLHLHLHLLLLLLLLHLHLHLLLHLHLLHLHLHHHHLHLLLLLHHLHLHHLHLHLLLLHLLHHHLLLHLHHHLHHLHLLHHLHHHLLLHLHLHLLLLHLLXLLHLHLLLHHHHLLHLHLLHHHHLHLLHLLHHHLHLHHLLHLLLLLLLHHLHHHHHLHHLHLHHLLLLHHLHLHLLHLLLHLHHHHHLLHLLHHLHLLHLLLHHHLLLLLLLHLLLLLLLLLLHHLLLLLLLHHHLHHLHHLHHLHHLHHLHHHHHHHLLLHLHHHHHHLLLHHHHLHHHLHHHLLHHHLHLHLHLLLHLLLLLHLLHLLLLLHLLHLLLHLLLLLHHLLLLLLLLHHHLHLLLHLHLLLLHHLLHHLLHLHHLLLLHLLLHHLHLLLHHHHLLLLLLLLLHHLLLHHHLHLLLHLLLLLHLHLHHHHHHLLHHHLHHHHHLHLLHHHHHLLLHHLHHLHLHHLLHLHLHLLLLLLLLLLHHHLHHHLHLHLLLLLLLHHLLHLHLHHLHLHLHHLHLLHLLLHLLLLHHLLHHLHHHLHHHHLLLHLHLLHLHHHLHHLLLLHHLLHHLHHHHHLLLHHHHHLLLLLLLLLHLLLHLHHLHHHHHHLLHHLHHHHLHLLLHHHLHLLHLHLHHLLLHLHLHLLLLLHHHHLHHHHLLHLLLLLLHH
; 
      "t_din_i"=
1101010100010011011111000100100110011000011010101010111010100110110000001111101111000100101000101010101110100011011110101010010101001011101101100010100100000101011111100000111011101111101010101001111110011010000101000000001101101001110010110010100000111000101111111010000011001010110001111001101000111010110110110110110011111010100101000001100010110111001010110100111111010100010000010110001000010001101110000111011101111010011111111100100000101110100110101000111110100110001101101100110011100110010001011011011011001000011110100010001001110011000000011101001011001101110010101100100110011101100001111100110111010000001011111101110110000000111101100001101011111010101111110001011111011001010001111110110100011000110101001000001100011100101011101011100010111001111110100010101011001100110101111000100001000110000010001011111111010100011111101100111010101111000110110101000010010101000011000100100110111101110000000001000111010001000110001000011111101101110000111000011101111001100011011010110001001011000100110111100101101101
1011001011111001010011110011010101000110011100111011100001000101101000011010111000000011001000001110101011011011111011100001111110010000111110010011110010000101100110101011100000101101101000011101101001110000000001010101100000001100111100000000110100100110001101111101101010010111101011100101011000001110000011111111010110110010111000011011111011001110000111111011011011011101100010100101110101100100111010010011101001011100001111100010111000011110100100110011001001111100011010111000100111000100101101000000100000000111010010000010010110100111011000110011101011101001100000010000001011010110111001110001010110110000100010010000110110000101010000000001011000011100000001011001111001011000111011100110101010111010001010001110011110101110010110001111001100100100011110010110010100111110000101011110011000111000110111100101110000101100101010110001000010111010110111000001111010011010000000101101101110011010011000001100101000001010111011111110000101101101110000101011010111111111000110100000011011111100110100000101000010110011
0110000001010110011111111010011111101101010000110011011101110000011001110100010000100101000111011010001101011110011011101110010110101000000000000000101001111010101100111010000011011100100111100101111011100111011000001100100010011100010100001000010000010111011000100011100101110010010011110011001000101000101000001110110111011000100111111101101001111101110111011011010001101100010111100000111100011100101000110100110110101000001010100111111110011110110111111010101001010111101101101011001010011101000111111011110011101110101010011000001110010110100011010011001111011000010001001001001010001001011101101101000111100000001110100110010111000001001100100001010110100111010111100001001111101111111111100010111001111000100010110100011001011110111110001101100111011101001111100110100011000101000001100010101110000111110110111000011011010010001111001011101101001001110100110010001110111110100000011010100011011101010101010001010100110010111001100011100011110010101011111110101101000100101010101010011100110101111011010101000101101010
100000010111001100001010010101100111000100100001001000111100111101100000110100111011110100100110100011111101100101000000011001010101110001010000110101101111101011110110100100011110101110011010011011011101000110010110110010100001001100100111101101111010101111101100111010000100001100010110010100111001001111001111101101001101001100000110101100011001001110011001010110011010001001010011111010100001100111010111100111100101100000001101101110010001010110110010100111001101001000110000111111111111001000111111111111101001111000101000010010100011011101010100000010100100110001010101001100000110010011101110010010010010000011100001110110110101010101010001011000110011010001101110000100101000110111010101000101111000110001110010001001001010101111100101001101000001110100100000110001001100010110010100
; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* full_sequential *}
   "pattern 6": Call "load_unload" { 
      "io_out_1"=
XHLHLHLHLLLHLLLHLHHHHHLLLHLLHLLHHLLHHLLLLHHLHLHLHLHLHXHLHLHLLHHHHHLLLLLHHHHHHLHLHLHLHHLLHLHLLLHLHLHLHLLLHLHHLHLHLLHHHHHHHLHLLHLHHLLLHLHHHHHHHHLLLHHLHLHLLLLLHHLLLHHHHHHLLLLLHHHLHHHLHHLHHLHLHLLLHLLHHHHHHLHHHLHLLLLHLHLLLLLLLLHHLHHLHLLHHHLLHLHHLLHLHLLLHLHHHLLLHLHHHHHHHLHLHLLLHHLLHHHLLHLLLHLLLLLHHLHLLLLLLLHLHLLLHLLLHLLLHHLLHHHHHLHLHHHLLHLLLLHLLLHLLLHHLHHHLLHHHLHHLLLLLHHHHLLHHHHLHHLLLLLHLHHLLLHLLHHLHLLHHLHHHLLLLHHHLHHHLHHHHHHHLHHHHHHHHHLLHLLLHLHLHHLHHHHLLLLLHHLLHHHHHLHLLHHLLLHHLHHLHHLLHHLLHHHLLHHLLHLLLHLHHLHHLHHLHHLLHLLLLHHHHLHHLLHLLLHLLHHHLLHHLLLLHLLHHHLHLLHLHHLLHHLHHHLLHLHLHHHHHHLHHHHHLLLHHLLLLHHHHHLLLHLHHHLHLHLHHHLHLHHHHHLHHHLHHLLLLLHLHHHLHXLXHXHLLLHLHHHXHLHLHLHHHHHHLLLHLHHHHLHLHHHLHHHLHHHHHHHLHLHHHHLHHHHLLHLHLHLHHHHHHHHHLLLHHHLLHHHHHHHHHLHHHLLLHLHHHLHHHHLHHLHHHLHLHLHLHHLLHHLLHHLHLHHHHLLLHLLLLHLHLHLLLLLHLLHHHHHHHHHHHHLHLHLLLHHHHHHLHHHHHHHLHLHHHHHHLLLHHLHHLHLHLLLLHLLHLHLHLHHHHLLLLHLLHLHHHHHHHHLHLHLHLLLLLLHHHHLHHHLHLLLHLLLHHLLHHLLLLHHHHHHLHHLHHHLLLLHHHHLLLHHHLLHHLLHHHLLLHLLHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHH
HHHHHHHHHHHHHHHHHHHLLHLLHLLHHHLLHLLHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHLHLHHHLLLLLLLHHLLHLLLLLHHHLHLHLHHLHHLHHHHHLHHHLLLLHHHHHHLLHLLLLHHHHHLLHLLHHHHLLHLLLHHLHHLLHHLHLHLHHHLLLLLHLHHLHHLHLLLLHHHLHHLHLLHHHHLHHLLLLLHLHLHLHHLLLHLLLHLHLHHHHLLHLHXLLLHLHLLHLLHHHHLHHLHHHHHHHHLHLHLLHLHHHHLHHHHLHLHLHLHHLLLLLHHHHLLLLHHHHHHHHLHLHHLHHLLHLHHHLLHLLHLHHHHHLHHLLHHHLLLLLHHHHHLHHLHLLHHLHHHLHHLLHHHHHHHLHHHHHLHHHLHLLLHHLHLLHLLHHHLHLLHLHHHLLLLHHHHHLLLLHHHHLLLLHHHHLHLLHLLHHLLHHHLHLLHHHHHHHHHHLHLHHHLLHHHHHHHLLLHLLHLHHLHLLLLLLHLLLLLLLLHHHLHLLHLLLLLHHHHLHHLHLLHHHHHHLLLHHLLHHHLHLHHHLHLLHHLLLLLLLLLLLLLHLHHLHLHHLHHHLHHHHLLHHLHLHHLHHLLHLHHLLHLLHLLLLHHLHHLLLLHLHLHLLLLLLLLLHLHHLLLLHHHLLLLLLLHHHLLLHHLLHHHLLHLLLHHHLHHHLLLHLLLHHHHHLHLLLLLLLHLLLHHLLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLHLLLHLHHHLHLHLLHHHHHLLLLHLHLHHHHLLHHHLHHLHHLLLHHHHHHLLHLHHHLLLLHLHHHHHHHLHHHHLLLHLLLLHLHHHLHLHHLHHHLLLLLHHLHLHLLHHLHLLLLLLLHLHHLHHLHHHLLHHLHLLHHLLLLLHHLLHLHLLLLLHLHLHHHLHHHHHHHLLLLHLHHLHHLHHHLLLLHLHLHHLHLHHHHHHHHHLLLHHHHLLLLLLHHLHHHLHHHLHHLHLLLLLHLHHHHHHHHHHHHH
HHLHHHHHLHLHLHHLLHHHHHHHHLHHLHHLLLLLHHHHLHLLLLHHHLLHLHHHLHHHLLLLLHHLLHLHHHLLLHLLHLHLLLHLLLHHHLHLHLHLLHLLLHLLHHHLLHHLHLHHHHLHHHLLHHHLLLLLLLLLLLLLLLLLHHHLHHHHHLHHHLLLLLHLHHHLLLLLHHHHHHLLHLLHHHHLHHHHHHHLHHHLLHHHLHHHLLLLHHLLHLLLHLLHHHLLLHLHLLLLHLLLLHLLLLLHLHHHLHHLLLHLLLHHHLLHLHHHLLHLLHLLHHHHLLHHLLHLLLHLHLLLHLHLLLLLHHHLHHLHHHLHHLLLHLLHHHHHHHHHHLLLHHHHHHHHHHHHHHLLLHHLLHLLLHHLHHHHHHHHHHLLHHLHHHHHLHLHHHLHHHHLHHHHHLHHHLHLHHHHLLLLHLLHHLHHHHHHHHHHHHHHHHHLHHHHHLHHHLHLLLLHHHLHLHHHHLHHLLHHHLHHHHHHHLLHHHLHHLLHHLLHHHHHLHLLHLHLHHHHHHLLHHLLLLLLLLHHHLHHHLHLLHLLHHLHHLHHLLHLLHLHHLLLLHLLLHXHHHHHLLHHHHLHLLLHLHHHLHHLHHHHLHHHHHLLLLLLLLHHHLLHHLLLLLLHHHHLLHLHLLHHLLHLLLLHLHLHHLHLLHHHLHLHHHHLLLLHLLHHHHHLHHHHLHHHHHHLLLHLLLLLLLHHHLLLHLLLHLHHLHLLLHHLLHLHHLHHLHHHLLLLHHLHHLLHHHLHHHLHLLHHHHHLLHHLHLLLHHLLLHLHLLLLLHHLLLHLHLHHHLLLLHLLHHLLLLLHHHLHHHHHLLLHLLHLLLHHHHLLHLHHHLHLLLLLHLLHHHLLLLLLLLLLLLHHHLHHHHLLHLLLLLLLHLLLLLLLHHLHHHLLLLLLLLLLLLLLLLLLLLHHLLHLHHHLLHHLLLHHHLLLHHHHLLLLLLHLHHHHHHHLHLHHLHLHLHLLHLHLHLHLHLHLLHHHLLHHLHLHHHHLHHLHHHLLHHHHHHHHHHHH
HHHHHHHHHHHHHHHHLLLLLLHLLHLHLHHLLHHHLLLHLLHLLLLLLLLLLLHHHHLLHHHHLHHLLLLLLLLLLLHHHLHHHHLHLLLLLHHLHLLLLLLLLHLLHLLHLHLLHLLLLHHLLHLHLHLHHLLLLHLHLLHLHHLLHLHLHHHHHLLLLHHLHHHLHLLHLLLLLHHLHLHHHLLHHLHLLHHLHHLLLHLHLLLHHLLHLHLHHHLLHLHLLLHLLLLHHHXLLLLHLLHLHHHLLLHHHHHLLLLLHHHLHHHHHLLLLLLHLLLLLLLHHHHLLHLLHHHHHLLLLLLHHHLHHHLHLLLLLLLLLLHLLHHHLLHHLLLHLHHHLLLLLLLHLLHHLLHHHLLHLHLHHLLHLHLLLLHLLHLHLLHHHHHLHLHLLLLHHLLHHLHHLHHHHLLHHHHLLHLHHLLLLLLLLHLLLHLLLHLLLLHHLHHHHHLHLLHLHLLHHHLLHLLHLLHLLLHHLLLLLHHHHHHHHHHHLLHLLLHHHHHHHHHHHHHLHLLHHLLLLLHLHLLLLHLLHLHLLLHHLHHHHHHHLLHLHLLLHLHLLHLLHHLLLHLHLHLLLLLHLLLLLLLLLLHHHHHLHHHLHHLLHLLHLLHLLLLLHHHLLLLHHHLHHLHHLHLHLHLHLHLHLLXXXXXLLLHHLLHHLHLLLHHLHLXXLLLHLLHLHLLLLHHHHHLHLHLHLLLHLHHHHLLLHHHLLHHHLLHLLLHLLHLLHLHLHLHHHHHLLHLHLLLHHHLLHLLHHLHLLLLLLLHLLLLLLHLHHLHHLLLHHHLLLHHH
; 
      "t_din_i"=
1001010010011010111101100111001011111011011111110000110111010100010110000111101100110110001000011100011100000110100010000100101111011100000101100110000111100010101110110011101000010000011100111010111011111101000111000001101101011101111011000001111001100100000101101110100111001100011110000101011101000101010001101100111110110010001000001011101011100111011011011010011001001000000010101010110101101000001001001001110110010100000111111110010000100011110110011110111010001101110100001010100001011101110000000000011000000101100101011101011111110010100000100000110001011110000000000001100101011111010010111010000011000011000010101000010111111110011000100110111000101111111110000010010010001101110011011110000111101100010111010111111111011001001001011000101010010111111111101001011101000111010001011100010111010100001110000101000000011111011000111010010011010010111000101101110111001100110010011111010011110101110110010011011101011111011000110010111100011100000111100011100011111100111111111111000010000110011011100100101111110110
0101010010010000011101010110111001111010010000101100011100000000010011111100101000111111001010110110011000010110111001010010110000001101100101000000110001011100101010100101100011011001100010110110010100000001101110100111010111011001111101100001011010011101001001110101101110111010111110111010110011011101011000101001000001101101111010011110100001101101101110011110100001010101001010100101100101111110111100111111100000000010010101001101011100100111110011010000111011000110101101100110110010110110111010001110000101110101110100110100110010011111110101001010100111110000101111110110110010110101111110100110110000100100010110000010100000100000111001101010010000001101000101000111100101101011001000111101010001101011000010011100100010011001110110011000010101001111001100111001110100001111000110100010110011001101011011110101110011111010110011011100001111000010100111000101000000110010001111100001111000100000100000001010001111100100000011011110110010000001111000100010110000100000100011001101110001100000110000010001100001000001
1111100111101011100001111111110001100110001101001000101101011110000001110110100010001011000100000111001111101010100011101001100010100100111111111101111011000001111111100101111100110100001110011110111010111010110110001111010010101110010111011011101000010101101101000110100001101010100100100111110010001011001010001011111101101000010100110101001001100100001001101000011010111000000110101101011101100001110111101111001011010111001101101010101100001011000111000001111001011001111101010011010100010101001011010100111000010011111100101111011001001001010111011010001000000000011110011011111111111010110110111100010010001001000101000010011001101011000111000001111010010100100100001110000000011001111001000001000100110000110011111101111000000100010000011101100101010010001100000110110001000011011101101101011110000111010010010101001111000001100111100000101001011110110101111101011000111000110101001110101101010101010101011110010001101111000000100000010011110001101101010111100101111111110011000001000000011000110101000000010100101101
001100111010111101110001011110010101001011010110010001100011111011110110100100110000000100001111101000101100000111010010000100101000111011001100110101100000010101110000101101000011101101001110111010111110100011110000111001100000011000101011000101110111111011110011111010110110100010011001000001011101010111101100100000101011110010011001000000111111011110010110101010111111100110010010010101011000000001000101100000001110001101010100111001010011111111010010111011011011011001101110111000000110010011011111101001100100010011011001100111110011001111010100010111111101100101011101101111011100010101100011111110011100110111110010001000010000010100011111101100101111110101110110001000100011010011010100100110100000011111001110001011100000110101100110101110011111010001100100000110100000111010101110
; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* full_sequential *}
   "pattern 7": Call "load_unload" { 
      "io_out_1"=
XLLHLHLLHLLHHLHLHHHHLHHLLHHHLLHLHHHHHLHHLHHHHHHHLLLLHHLHHHLHLHLLLHLHHLLHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLLHLLHLLLLLLHLLHLHHHLLHHHHHLLLHLHHLLHHLLLLHHHHLLLHLHLHHHLHHLLHHHLHLLLLHLLLLLLHHLLLHLLHLHHHLHHHHHHLHLLLHHHLLLLHHHLHHLHLHHHLLHHHLHHLLLLLLLLLLLLLLLLLLLLLHLHHLHHHLHLLLLLLLLLLLLHHHHLLLLLLLLLLLLLLHLHLHLLLHLHHHHLLLHHHHHLHHLLHLLLLLHLLLHHHHHHLLHLHLLHLHLHLHLLHHHHHHHHHHHHHLHHHHHLLLLHHHHHHHLLHHHHHLHHHHHHHHHHHHLHHHHHHHHHHHHHHHLLLHHHHHHHHHHHHHHLHLHLLHLHLLLLLHHHHLHHHLHLLLHHLHHHLHLLLLHLHLHLLLLHLHHHLHHHLLLLLLLLLLLHHLLLLLLHLHHLLHLHLHHHLHLHHHHHHHLLHLHLLLLLHLLLLLHHLLLHLHHHHLLLLLLLLLLHHHHHLHHHHHLHHHLHLHLLHHHHHHLHLLHLLLLHHLLHLLHLHLHLLLHHHHHHHHHHLHHHHLLXLXHXHLLHHLHLHXHHHHHHHHHHHHHHHHHHHHHLHLLHHHLHHLHHLHHHLLLLLLHHLHHHHLLHHHHHLHLHHHHHHHHHLHHLHHHHHHHHHHHLHHHHHHHLLHLHHHHHLHHHHLHLHHHHHHLHHHHHHHHHHHHHHHLHHLLHHHHHHHLHLHHHHHHLLLLHLHHHHHHLHHHHHHLHHLLLHHHLLLLHLLHHHHLLHLHHHLLLHLHHLHHHLHHHLLHHLLHHHHHLLHHHHHLLLHHHHHHHLHHHHHHLHHLLHHHHHHLHLHHHHHLHHLLLHHLLHLHHHHLLLHLHLLLLLHHHHLLLHHHLLLHHHHHLLHHHHHHHHHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHH
HHHHHHHHHHHHHHHHHHHHLHLHLHHLHHHLLHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHLLHLHLLLHHHHHHLLHLHLHHLHHHLHHLLLLHLHHLHHHLLHLHLLHLHHLLLLLLHHLHHLLHLHLLHLLLHHLHLHLHHHLHHLHLLLHLLHLHHLLLHHLHHLLHHLLLHLHHLHHLLHLHLHLHHHHHHLHHHLHLLHHHLHLHHHLHHHHHHHHHLHHLHHLLLHHLHLLHHHLHHLHLLHHHHHHHHLHHHLHHHLHLHHHHHLHLHLHLHHLLHHLHHHHHLHHLHLHLHLLHLLLLLHHLHHLHHHHLHHLLHHHLHLLLLHHLHHLHHLHHHLLHHHHLHLLLLHLHLHLHLLHHHHHHLHLHHLLHLHHHHHLLHLLHLLHHLHHHHHLLLHHHLLHHLHHLHHHLHHHHLHHHHHHHLLHLHHLLHHHHLHHLHHHLHHLLLHHLLLHHLHHLLHHLLLLHHHHHLHHLHHHLHLLLHHHLLLLHLHHHLHLHHHHHHLHHLHLLHHLLHLLHHHHHHHLHLHLHHLHLHHHHHHHHHLLLHHHHHHHHLHHLHHLLHLHHLHHHHHHHHLHHLHHLHHLLHLHHLHHLLHLHHLLHLLHLHLLLLLHLLLLLHHHLLHHLLLLLHHLLLLLLHHHHLLHHLHLLLHHLLHLHHHLLHLHHLLHLLLHHHLLHHHLLLHLHHLHLLLLLHLLHHHLLHHHHHHHHHHHHHHHHHHLHHLHHHHHHHHHHHHHHHHLHLLHHHLHHHHLHHLLLHHHHLLLHHLHLLLHLHHLLHHLHHLLLLHHHHHHHLHLHHHLLHHHHHHHHHHHLHHLHHHLLLLHHHHLLLLHLHLLHHHLLLHLHLHLLLLHHLLHLLLHHHHHLLLLHHHHLLLHLLLLLHLLLLLLLHLHLLLHHHHHLLHLLLLLLHHLHHHHLHHLLHLLLLLLHHHHLLLHLLLHLHHLLLLHLLLLLHLLLLHLLHHLHHHLLLHHHHLHLHHLLLLLHLLLHHLLLLHLLLLLH
HHHHHLLHHHHLHLHHHLLLLHHHHHHHHHLLHLHLLHHLLLHHLHLLLLLLHLHHLHLHHHHLLLLLLHHHLHHLHLLLHLLLHLLLLLLHLLLHLHHHLHHHHHLLHLHLHLLLHHHLLHHHHLHHHLLHHHLHHHHHHHHHHLHHHHLHHHLLHLLHHHHHHHHLLHHHHHHHLLHHLHHLLHHHHLLHHHLLHHHLHLHHHLHLHHHLHLLLHHHHLHLLHLHLHHHLLLLHHHLHHLHHHHHLLLLHLHLHHHHHHHHHHHHHHHHHHHHLHLHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLLHLLHHHHHHHHHHHHLHLHLLLLHHLHHHHHLLLLLLLLHLLHHLLHHHHLHLLLHHHHHHHHHLLHHHHHLHHHHLHHHHHLLHHLHHLHLHLHHHHLHHHHLHHLLHHHLHLLLHHHHHHHHLHHLLHHHHHLLHHLLHHLHLHLLLHLHLHLLHLHHLHLLLHLHLLLHLHLHHHHHHHHHLLLHHHLHHHHLHHHLHHHHLHHHLHHLHLLLHLLLLLLLLLLHHHHLXHHLLHHHHHHHHHLLHLHHLHHLHHHHLLLHLLHLLHHLLHLLLHLHLLLLHLLLHLLLLLLLHHLLLHHHLLLLLHHHHLHLLHHHLLHLLHLLHHHLHLLLLLLLLHHLLHLLHLLHLLHLLHLLLLLLHHLLLHHHLLHHHHHHHHHHHLLLLLLLLHLHLLLLLHHHLHHLLHLHLHLLHLLLHHLLLLLHHLHHLLLHLLLLHHLHHHLHLLLLLHLHHHHLLLLHLLLHLLLLLHLLLLLLHLLHLLLLLLHLLHHHHLLLLLHLHLLLLHHHHLLLLLLLLLLLLHLHHLLLHHHLLLHHLHLLLLLLHLHLHLLHLLLLLLLLLLLLLLHHHLLLLHLLHHHLLHLLLHLLHHLLLLLHLLLLLHLLLLLLLLLLLLLHHHHLLLHLHHHLLHHLLHHLHLLLLHLLLLLLLHHLLLHHLHLHLLHHHHHHHHLHHHHHHH
HHHHHHHHHHHHHHLHHHLHHLLLLHLHHLLHLHLHLLHLHHLHLLLLLLLLLHHLLLHHHLLLHHHLLLLLLLLLLLHHLLLLLLLHLLLLHHHHHLHLLLLLLHLLLLLHHHLLHLHHLLLLLLLLHHLLHLHLHHLLHHLLHHLHLHHLLLLLLHLHLHHHLLLLHLHHLLLLLLHHHLHLLHLLHHHLHHHLHHLLLHHLHLLLHHHHLHHLHHHLLHHLLLHLLLHHHLXLLHHHLLLHLHHHLHHHHHHLHHHHLLHHHHHLHLHHLHHLLLLLLLLHHHLHLLLLHHLHHHLLLLLHHHHHHHHHLLLLLLHHHHHHHHHHHLHHHHHHLHHHLLLLLLLHLHHHLLHHLHHLLLHLHLLHHHLHHLLHHLLHLLHLLHLHLHLHHLLLLLLHHHHHLHLHHLLLLLLLLHHLLLHHLHLHLHLLHLLLHHLLLLLHHHLLHHLLLLHLHHHLHHLHLLLHLHHLLHHLHHLLLHHLLLLLLLHLLHLLHHLHHLHHLLHHLHLLLHLLLLLLHHLHHLLHHLLHHHLHLLHHLLHHHHLHLHLLLHLHHHHHHHLHHLLHLHLHHHLHHLHHHHLHHHLLLHLHLHHLLLHLHHHHHLLHHHHLLHLHHHHHLLHLLLLLHLLHLLLLLHLHLLLHLHHHLLHLLLHLHHHHHHLHHLLHLLHLLHLLLLHLLLHHLHLLHHLHLHLLHLLHHLHLLLLLLHHLHHLLHHHLLHHLLHHLLLLLHHHLHHLLHHLHHHLLHHLLLHHHHLLHLHHHLLLHLHLLLLLLLLLLLHLLLLHHHLLH
; 
      "t_din_i"=
1001000011100011100000110100010000100101111011100000101100110000111100010101110110011101000010000011100111010111011111101000111000001101101011101111011000001111001100100000101101110100111001100011100001010111010001010100011011001111011001000101101000101000110001001001001011001101110111111010101010010100101111101101101100010011010100000001111111100100001010110011110111010001101110100001010100001011101110000000000011000000101100101011101011110011111100101000001000001100010111100000000000011001010111110100101110100000110000110000101010000101111111100110001001101110001011111111100000100100100011011100110111100001111011001011101011111111011001001000100010101001011111110100011101000111010001011100111010100110100000111110110110011101001001111010010111000101110111110111100110011001001111101000011111010110010111000110010011001110101111101100011001011110001110000011110001110001111110011111111111100001000011001101110010010111111011001010100100100000111010101101110011110100100001011000111000000000100111111001010001111110
0101011011001100001011011100101001011000000110110010100000011000101110010101010010110001101100110001011011001010000000110111010011101011101100111110110000101101001110100100111010110111011101011111011101011001101110111000101001000001101101111010011110100001101101101110011110100001010101001110111111011110011111110000000001001010100110101100100111110011010000111011000110101101100110110010110110111010001110000101110101110100110100110010011111110101001010100111110000101111110110110010110101111110100110110000100100010110000010100000100000111001110100100000011010000101110000110100101001101110000101011100101001100100111001000100110011101100110000101010011110011001110100010111100001110010111010011001100101001000011011100111110101100110111000011110000101001110001010000001100100011111000011110001000001000000010100011111001000000110111101100100000011110001000101100001000001000110011011100011000001100000100011000010000011111100111101011100001111111110001100110001101001000101101011110000001110110100010001011000100000111001
1111010101000111010011000101001001111111111011110110000011111111001011111001101000011100111101110101110101101100011110100101011100101110110111010000101011011010001101000011010101001001001111100100010110010100010111111011010000101001101010010001100100001001101000011010111000000110101101011101100001110111101111001011010111001101101010101100001011000111000001111001011001111101010011010100010101001011010100111000010011111100101111011001001001010111011010001000000000011110011011111111111010110110111100010010010110111010111101100110010100111000111110000101101011011011110001111111100110000110111110111011001111010011111101111000000100010000011010101010010001100000110110001000011011101101101011001110100100101010011110000011001111000001010010111101101011111010110001110001101010011101011010101011011100000010000001001111000110110101011110010111111111001100000100000001100011010100011110101101001011001100010100001111000101111001010100101101011001000110001111101111011010010011000000010000111110100010110000011010110111101101
011100010011001101010110000001010111000010110100001110110100111011101011111010001111000011100110000001100010101100010111011111101111001111101011011010001001100100000101110101011110110010000010101111001001100100000011111101111001011010101011111110011001001001010101100000000100010110000000111000110101010011100101001111111101001011101101101101100110111011100000011001001101111110100110010001001101100110011111001100111101010001011111110110010101110110111101110001010110001111111001110011011111001000100001000001010001111100101111110101110110001000100010100110101001001101000000111110011100010111000001101011001101011100111110100011001000001101000001011101010111001100100000101001000001100111001110011110000110111111000011100011111111010101000101000101001001100011010111101101110011110111100100
; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=PNNNN10000; "_po"=XXX; }
   Ann {* full_sequential *}
   "end 7 unload": Call "load_unload" { 
      "io_out_1"=
XLLLLLLLLLLLLLLLLLLLLLLLHLLLLLLLLLLLLHLHHHHLHHHLLLLLLLLLLLHLLHHLLLLLLHLLLHLHHHXXLLHHHLHLHLLLLHLLLLLHHHXXXXXXXLLXLLHLLLLLLLLLHHHHHLLLHHHHHHHLHHHLHHHHLHHLLLLLHHHHLLHHLLHLLLLLHLHHLHLHLHHLHLLLLHLLLLHHHLLLLHHHLHHHLHLLLHLHLHLLLHHLHHLLHHLLLHHLLHLLLLLLLLLLLLLLLLLLHHLLLHLLHLLHLLLLLLLLLLLLLHHHHLLLLLLLLLLLLLLHLHLLHLHHHHHLHHLLHLHHLLLHLLHHLLLLHLLLLLHHHHHHHHHLLHLLLLLHHLHHHHHHHHHHHHHLHHHHHLLHLHHHHHHHLHLHHLLLHHHHHHHHHHHHLHHHHHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHLHLLHLHLLLLLHHHLLLLHLLLLLHLLLLLHLHHHLLLLLLLLLLLLHHLLHLHLHHHHHLHLLHLHHHHHLLLHLHHLLLLHHLLLLHLHLHLLLLHLHHHHHHHHLLHHLLLHLHHLHHLHLLLHLHHHHHHHHHHLLHHHHLHLLHHHHLLHHHHHHHHLHHHHLLLLHHHHLHHLLHLHHHHHHHHHHHHHHHHHLLXLXLXHLLLHLHLHXHLLHHHHHHHHHHHHHHHHHHHLLLHHHLHLLLLLHHHLLHLLLHHLHHHHLLHHHHHHHHHHHHHHHHLLHHHHHHHHHHHHHHLHHHHHHHHLLLHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLHHLLHHHHHHHLHLHHHHHHHLLLHHLHHHHHHHLHHHLHLHHHHHLHHLLLHHLLHHHHHHLLLHHHLLLLLHHHHLLLHHHLLLHHHHHHLLHHHHHHLHHHHHHHHLHLLHHHHLLHHLHHHLLHLLHLHHHHHHLHHLHHLHLHLLHLLHLHLLLHHLLHLHLHHLHHHLLHHHHLHLLHLLLLHLHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHH
HHHHHHHHHHHHHHHHHHHLHHLHHHLLHLHLLHLHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHLHLHLLHLHHLLLHHLHHLLHHLLLLLHHLHHLLHLHLLLLLLLHHLHHHLHLLHHHLHLHHHLLHLLHHLLHLHHLHHLHLHHLHHHHHLHHLLHLHHHHLHLHHHHHHLHHLHHLHHHHHLHHHLHLHHHHHHLHHHLHHHLLLHLHLHHLLHLHHHLHHLHHHHLHLHHHHHLHLLLLHHLHHLHHLHHHLHHHHHLHLLLLHLHLHHHHHHHHLHHHHHHLHHHHHLHHHHHHHLLLLLLLLLHLLHLHLHLLHHLHHHHLLHLLHHHHHLLHHLHLLLLHHHLHHLLLHHLHLHHLHHLLHHHHHHLHLHHHHHLHHHLLLHLHHHLLLLHLHHHLHLHHHLHLLHHLHLLHHLLHHLHHHHHHHLHLHLLHLHLHLLHHHHHLLLLHLHLLHHHLHHLHHLLHLLHLHHHHHHHHLHLLHHLHHLLLLHLLHLHLHLHHLLLHHHLHLLLLHHLLLLLHHHLHHHHLHLLHHLLLLHHHLHLLHHHLHHHHHHLHLHLHLHLHLLHHLHHHLLLLHLHLHHHLLHLHLLHHLLHLLHHHLLHLLLHLLHHLLHHHLHHLLHHLLLLHLHLHLLHHHHLLHHLLHHHHHLLLHLHHLLLLHLLLLLLHLHHHLHLLHHLLHHLLHLHLHLLLHLHHLHHHLLLLHHHHHHHHHHHHHHHHHHHLHHHHHHHHHHHHHHHHHHHLHLLHLLLLHHLLLLHLHHHHHLLLLHHHHLLLHLLLLLHLLLLLLLHHHHLLHHHHHLLHLLLLLLHHHHHHHHHHLLHLLLLLLHHHHLHLHLLLHLHLLHLLHLHLLLHLLLHHLLHHLHHHLLLHHLLLLLHHLLLLLHLLLHHLLLLHLLLLLHHHHHHLLHHHHLHLHHHLLLLHHHHHHHHHLLLHHLLHHLLLHHLHLLHLLLHLHHLHLHHHHLLLLLLHHLLHHHHHLLHLLLHLHHLLLHLLLLLHHHLLH
HHHHLHLHLHLLLHHHLHLLHHLLLHLHLLLHHHHLLHHLHHHHLHHHLHHLLLLLHHHHHLLHLLHLHHHLHLLHHLHLHLLHHHLLHHHHLHHHLHHHHHLLLHLLHHLLLHHHHLLLLHLHHHHLHHHHHLLLHHHHHHLLLLHLHHHHLHHHHLLLLHLHHHHLHHHHLHLHLHLLHLHHLHHHHHHHLHLHHHHHHLLHLHLLLHHLHHHHHLHHLHLLLLHLHLLHHHHHHLLHHLHHHHLHLLLLHLLHHHHHHHHHHHHHHHHHHHLHLHLLLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLHHHLLLHLHHHLLHHHLLLLLHHHHHHLLHHHHHHLLLLLLLLLLHHLHHLLHHLLLHLLHLHHHHHHLHHHHLHHHHHHHHHHHHLLHHHLHLLHHLLHHHHLHHHHHHHHLHHHLHHHHLHLHHHHHHLHHHHLLHHLHHHHHHHHHHHLHLHHLHHHHHHHLHHHLHHHLHHHHHHHHHHHHHHHHHLLLHHLLHHHHLHHHLHLHHHHHLLHHHLHHLHLHHLHHLHHHHLLLLXHHHHHLLLHHLLHLHHLHHHHHLHHHLHHLHHHHHLHLLHLHLHLHLHHHLLLLLLHLLLLLLLLLHHLHLHLHLHLLHLLLLLLHLLLHHLHHLLHLLHLLHHLLHHLHHLHLLHLHHLLHHHLLLLLLLHLHLHLLHHHHLLLLLLLHLHHHHLLLLLLLHLLLLHHHHLHHLHLHHHHLLHLHHLLLHHHLLLHHLHLHLLHHHLHLHHLHLHLHLHHLHHHLLLLLLLLLLHLLLLLHHHLHLLHHHHHLHLHLHHHHLLHLLHLHHLLHHLLHHLLLLLLLLLLLLLHHLLLHHLHLHLLLHHHLLLLLHHHLLHLHHLLHHLLLLLLLLLLHLHLLLLLLHHHHLLHLHLHLLHLHHLHLHHLLHLLLLLLLLHHHHHLHHHHLLHLLHLLLLHHLLLLLLLHHLLLHHHHHLHLLLHLHHLLLLLHHHHLHHHHLHHHHHHH
HHHHHHHHHHHHHLLLHLHHHLHLLLLLLHLHLHHHLLLLHLHHLLLLLLLLHLHHLHLLHLLLHHHLLLLLLLLLHLLLHHHHLLLLHHHLLHHLLLLLLLLLLLHLHLHHLLLLHHLLHLLLLHHLHHHHLLHLHHHLHLHHLHHLHLLLHLLHHLLHLLLHLHHLHHLLHLHLLHHLHHLLHLHLLLHLHLHHHHLLLLLHHLLHLLLHLHLLHHHHLHHHHLHLLLLHLLXLLLHHLLHHHLLHHLLHLLHLLHLHLHLHHLLLLLLLLHLLLHLLLLLHHLLLHHHLHHHHLHLLLLLLHHHHLLHHLLHHHHLHHHHLHLLLHLHHHLLLLHHHLLLLLLLLHHHLLHHLLLLLLHHLLHLLHHLHHHHHHLHLLHHLLHLLLHLLHHLHHLLHHLLHHHHHLLHHLLHHHHLHLHLLLHLHHHHHHHLHHLLHLHLHHHLHHLHHHHLHHHLLLHLHLLLLLLHHHHHHHLLHLHLLHHLHHLHHLLHLLLLLLLLHLLLLLHLHLLLHHLLLLLHLHHHHHHLHLHLHLHHLLLHLLLHHHLLLLLLHHLHLHLLHLLHHLHLLLLLLLLHLLHHLLLLLLLHHHHLLLLLLLLHLHHLLHHLHLHLHLLHHLHHLHLHLLHLLHLLLLLHHLHLLLHLHLHHLLHLHLHHHLLHLLHLLLLHLLLHLLHLLLLLHLHLHHHLLHHHLLHHHHLLLLHHLHHHHHHLLLLHHHHLHLHHHHHHHLHLHLLLHLHLHHLLLHLLHLHLHLHHLHLLLLLHLLLLLLHHLHHHHHLLHHHLLLHHH
; }
}

// Patterns reference 113 V statements, generating 34999 test cycles
