Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=H:/SeniorYear/ENGR325/Lab/Lab1/ --output-directory=H:/SeniorYear/ENGR325/Lab/Lab1/nios_system/ --report-file=bsf:H:/SeniorYear/ENGR325/Lab/Lab1/nios_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=H:/SeniorYear/ENGR325/Lab/Lab1/nios_system.qsys
Progress: Loading Lab1/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding Serial [altera_up_avalon_rs232 13.0]
Progress: Parameterizing module Serial
Progress: Adding LCD [altera_up_avalon_character_lcd 13.0]
Progress: Parameterizing module LCD
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=H:/SeniorYear/ENGR325/Lab/Lab1/ --output-directory=H:/SeniorYear/ENGR325/Lab/Lab1/nios_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:H:/SeniorYear/ENGR325/Lab/Lab1/nios_system.sopcinfo --report-file=html:H:/SeniorYear/ENGR325/Lab/Lab1/nios_system.html --report-file=qip:H:/SeniorYear/ENGR325/Lab/Lab1/nios_system/synthesis/nios_system.qip --report-file=cmp:H:/SeniorYear/ENGR325/Lab/Lab1/nios_system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=H:/SeniorYear/ENGR325/Lab/Lab1/nios_system.qsys --language=VHDL
Progress: Loading Lab1/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding Serial [altera_up_avalon_rs232 13.0]
Progress: Parameterizing module Serial
Progress: Adding LCD [altera_up_avalon_character_lcd 13.0]
Progress: Parameterizing module LCD
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 18 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 11 modules, 39 connections
Info: merlin_domain_transform: After transform: 22 modules, 104 connections
Info: merlin_router_transform: After transform: 28 modules, 125 connections
Info: merlin_traffic_limiter_transform: After transform: 29 modules, 129 connections
Info: merlin_burst_transform: After transform: 30 modules, 133 connections
Info: reset_adaptation_transform: After transform: 32 modules, 119 connections
Info: merlin_network_to_switch_transform: After transform: 43 modules, 143 connections
Info: merlin_width_transform: After transform: 45 modules, 149 connections
Info: limiter_update_transform: After transform: 45 modules, 150 connections
Info: merlin_mm_transform: After transform: 45 modules, 150 connections
Info: merlin_interrupt_mapper_transform: After transform: 46 modules, 153 connections
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13sp1/quartus/sopc_builder/bin/europa -I C:/altera/13sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13sp1/quartus/sopc_builder/bin -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys_0 --dir=C:/Users/dma2/AppData/Local/Temp/alt8144_7485313605184944082.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13sp1/quartus --verilog --config=C:/Users/dma2/AppData/Local/Temp/alt8144_7485313605184944082.dir/0001_nios2_qsys_0_gen//nios_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2019.09.05 10:42:40 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2019.09.05 10:42:40 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2019.09.05 10:42:41 (*)   Couldn't query license setup in Quartus directory C:/altera/13sp1/quartus
Info: nios2_qsys_0: # 2019.09.05 10:42:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2019.09.05 10:42:41 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2019.09.05 10:42:41 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2019.09.05 10:42:42 (*)   Couldn't query license setup in Quartus directory C:/altera/13sp1/quartus
Info: nios2_qsys_0: # 2019.09.05 10:42:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2019.09.05 10:42:42 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2019.09.05 10:42:42 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2019.09.05 10:42:42 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2019.09.05 10:42:42 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2019.09.05 10:42:44 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2019.09.05 10:42:46 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2019.09.05 10:42:46 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: RAM: Starting RTL generation for module 'nios_system_RAM'
Info: RAM:   Generation command is [exec C:/altera/13sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13sp1/quartus/sopc_builder/bin/europa -I C:/altera/13sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13sp1/quartus/sopc_builder/bin -I C:/altera/13sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_RAM --dir=C:/Users/dma2/AppData/Local/Temp/alt8144_7485313605184944082.dir/0002_RAM_gen/ --quartus_dir=C:/altera/13sp1/quartus --verilog --config=C:/Users/dma2/AppData/Local/Temp/alt8144_7485313605184944082.dir/0002_RAM_gen//nios_system_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'nios_system_RAM'
Info: RAM: "nios_system" instantiated altera_avalon_onchip_memory2 "RAM"
Info: Serial: Starting Generation of RS232 UART
Info: Serial: "nios_system" instantiated altera_up_avalon_rs232 "Serial"
Info: LCD: Starting Generation of Character LCD
Info: LCD: "nios_system" instantiated altera_up_avalon_character_lcd "LCD"
Info: nios2_qsys_0_instruction_master_translator: "nios_system" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "nios_system" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "nios_system" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_system" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_system" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios_system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios_system" instantiated altera_merlin_router "id_router"
Info: id_router_002: "nios_system" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "nios_system" instantiated altera_merlin_router "id_router_003"
Info: limiter: "nios_system" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "nios_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file H:/SeniorYear/ENGR325/Lab/Lab1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file H:/SeniorYear/ENGR325/Lab/Lab1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "nios_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file H:/SeniorYear/ENGR325/Lab/Lab1/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file H:/SeniorYear/ENGR325/Lab/Lab1/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: nios_system: Done nios_system" with 27 modules, 115 files, 2343162 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
