{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z007sclg400-1",
      "gen_directory": "../../../../test1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "c_addsub_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "sim_clk_gen_0": "",
      "xlconstant_2": ""
    },
    "components": {
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "design_1_c_addsub_0_0",
        "xci_path": "ip\\design_1_c_addsub_0_0\\design_1_c_addsub_0_0.xci",
        "inst_hier_path": "c_addsub_0"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "4"
          },
          "CONST_WIDTH": {
            "value": "15"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "xci_path": "ip\\design_1_xlconstant_1_0\\design_1_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "5"
          },
          "CONST_WIDTH": {
            "value": "15"
          }
        }
      },
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "design_1_sim_clk_gen_0_0",
        "xci_path": "ip\\design_1_sim_clk_gen_0_0\\design_1_sim_clk_gen_0_0.xci",
        "inst_hier_path": "sim_clk_gen_0"
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0",
        "xci_path": "ip\\design_1_xlconstant_2_0\\design_1_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2"
      }
    },
    "nets": {
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "c_addsub_0/CLK"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "c_addsub_0/A"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "c_addsub_0/B"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "c_addsub_0/CE"
        ]
      }
    }
  }
}