OpenROAD c1c315118e68926dfff368f85e13bf50adaa920f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_48/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/current/runs/RUN__2022_06_04__22_38_48/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_48/tmp/routing/13-resizer_timing.def
[INFO ODB-0128] Design: xor_gate
[INFO ODB-0130]     Created 5 pins.
[INFO ODB-0131]     Created 88 components and 273 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 264 connections.
[INFO ODB-0133]     Created 6 nets and 9 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_48/tmp/routing/13-resizer_timing.def
###############################################################################
# Created by write_sdc
# Sat Jun  4 19:38:55 2022
###############################################################################
current_design xor_gate
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name __VIRTUAL_CLK__ -period 10.0000 
set_clock_uncertainty 0.2500 __VIRTUAL_CLK__
set_input_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {in1}]
set_input_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {in2}]
set_output_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {out}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[WARNING STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met5 and clock max routing layer to met5. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal       1980          1138          42.53%
met2       Vertical         1485          1060          28.62%
met3       Horizontal        990           664          32.93%
met4       Vertical          594           394          33.67%
met5       Horizontal        198            88          55.56%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 17
[INFO GRT-0198] Via related Steiner nodes: 0
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 22
[INFO GRT-0112] Final usage 3D: 87

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1              1138            10            0.88%             0 /  0 /  0
met2              1060            11            1.04%             0 /  0 /  0
met3               664             0            0.00%             0 /  0 /  0
met4               394             0            0.00%             0 /  0 /  0
met5                88             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             3344            21            0.63%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 282 um
[INFO GRT-0006] Repairing antennas, iteration 1.
[WARNING GRT-0043] No OR_DEFAULT vias defined.
Notice 0: Split top of 1 T shapes.
[INFO GRT-0012] Antenna violations: 0
[INFO GRT-0014] Routed nets: 6
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: in1 (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ in1 (in)
     1    0.01                           in1 (net)
                  0.03    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.10    0.11    2.13 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.10    0.00    2.13 ^ _0_/B (sky130_fd_sc_hd__xor2_1)
                  0.05    0.08    2.21 v _0_/X (sky130_fd_sc_hd__xor2_1)
     1    0.01                           net3 (net)
                  0.05    0.00    2.21 v output3/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.18    2.38 v output3/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out (net)
                  0.09    0.00    2.39 v out (out)
                                  2.39   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  4.14   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: in1 (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ in1 (in)
     1    0.01                           in1 (net)
                  0.03    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.10    0.12    2.14 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.10    0.00    2.14 ^ _0_/B (sky130_fd_sc_hd__xor2_1)
                  0.16    0.20    2.33 ^ _0_/X (sky130_fd_sc_hd__xor2_1)
     1    0.01                           net3 (net)
                  0.16    0.00    2.33 ^ output3/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.26    2.59 ^ output3/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out (net)
                  0.18    0.00    2.60 ^ out (out)
                                  2.60   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.60   data arrival time
-----------------------------------------------------------------------------
                                  5.15   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: in1 (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ in1 (in)
     1    0.01                           in1 (net)
                  0.03    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.10    0.12    2.14 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.10    0.00    2.14 ^ _0_/B (sky130_fd_sc_hd__xor2_1)
                  0.16    0.20    2.33 ^ _0_/X (sky130_fd_sc_hd__xor2_1)
     1    0.01                           net3 (net)
                  0.16    0.00    2.33 ^ output3/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.26    2.59 ^ output3/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out (net)
                  0.18    0.00    2.60 ^ out (out)
                                  2.60   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.60   data arrival time
-----------------------------------------------------------------------------
                                  5.15   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 5.15

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 4.14
worst_slack_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          4.94e-07   1.20e-06   1.40e-10   1.69e-06 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.94e-07   1.20e-06   1.40e-10   1.69e-06 100.0%
                          29.1%      70.9%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 226 u^2 7% utilization.
area_report_end
