[
	{
		"opcode": 74,
		"bytes": 1,
		"minimumCycles": 2,
		"maximumCycles": 0,
		"mnemonic": "LSR A"
	},
	{
		"opcode": 70,
		"bytes": 2,
		"minimumCycles": 5,
		"maximumCycles": 0,
		"mnemonic": "LSR oper"
	},
	{
		"opcode": 86,
		"bytes": 2,
		"minimumCycles": 6,
		"maximumCycles": 0,
		"mnemonic": "LSR oper,X"
	},
	{
		"opcode": 78,
		"bytes": 3,
		"minimumCycles": 6,
		"maximumCycles": 0,
		"mnemonic": "LSR oper"
	},
	{
		"opcode": 94,
		"bytes": 3,
		"minimumCycles": 7,
		"maximumCycles": 0,
		"mnemonic": "LSR oper,X"
	}
]