# do lab1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/sahasra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/sahasra/Documents/dld/lab1/orGate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:37:39 on Jan 25,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/lab1/orGate.vhd 
# -- Loading package STANDARD
# -- Compiling entity orGate
# -- Compiling architecture orStruct of orGate
# End time: 05:37:39 on Jan 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sahasra/Documents/dld/lab1/notGate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:37:39 on Jan 25,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/lab1/notGate.vhd 
# -- Loading package STANDARD
# -- Compiling entity notGate
# -- Compiling architecture notStruct of notGate
# End time: 05:37:39 on Jan 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sahasra/Documents/dld/lab1/lab1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:37:39 on Jan 25,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/lab1/lab1.vhd 
# -- Loading package STANDARD
# -- Compiling entity lab1
# -- Compiling architecture lab of lab1
# End time: 05:37:39 on Jan 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sahasra/Documents/dld/lab1/andGate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:37:39 on Jan 25,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/lab1/andGate.vhd 
# -- Loading package STANDARD
# -- Compiling entity andGate
# -- Compiling architecture andStruct of andGate
# End time: 05:37:40 on Jan 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/sahasra/Documents/dld/lab1/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:37:40 on Jan 25,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/lab1/Testbench.vhd 
# -- Loading package STANDARD
# -- Compiling entity Testbench
# ** Error: /home/sahasra/Documents/dld/lab1/Testbench.vhd(4): near "architecture": (vcom-1576) expecting ';'.
# End time: 05:37:40 on Jan 25,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/sahasra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./lab1_run_msim_rtl_vhdl.do line 13
# /home/sahasra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/sahasra/Documents/dld/lab1/Testbench.vhd}"
# 
# stdin: <EOF>
run 50ns
# No Design Loaded!
