--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml pcb.twx pcb.ncd -o pcb.twr pcb.pcf

Design file:              pcb.ncd
Physical constraint file: pcb.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_50m_in" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50m_in" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_gen_inst/DCM_SP_INST/CLKIN
  Logical resource: clock_gen_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk_50m_in
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_gen_inst/DCM_SP_INST/CLKIN
  Logical resource: clock_gen_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk_50m_in
--------------------------------------------------------------------------------
Slack: 16.001ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: clock_gen_inst/DCM_SP_INST/CLKIN
  Logical resource: clock_gen_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk_50m_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_gen_inst/CLKFX_BUF" derived 
from  NET "clk_50m_in" PERIOD = 20 ns HIGH 50%;  divided by 1.50 to 13.333 nS 
and duty cycle corrected to HIGH 6.666 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11177 paths analyzed, 1191 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.201ns.
--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop (SLICE_X7Y39.CIN), 162 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop (FF)
  Requirement:          13.333ns
  Data Path Delay:      13.178ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.257 - 0.280)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA5     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X8Y36.F2       net (fanout=10)       1.585   ddr_mgr_main_inst/picoblaze_inst/instruction<5>
    SLICE_X8Y36.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<7>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_7.SLICEM_F
    SLICE_X5Y37.G4       net (fanout=1)        0.897   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<7>
    SLICE_X5Y37.Y        Tilo                  0.648   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result<7>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_7
    SLICE_X9Y37.F2       net (fanout=4)        0.455   ddr_mgr_main_inst/port_id<7>
    SLICE_X9Y37.X        Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X8Y39.F2       net (fanout=4)        0.435   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X8Y39.X        Tilo                  0.692   ddr_mgr_main_inst/pi_ddr2_mgr_rd_data<0>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data<0>
    SLICE_X9Y38.F2       net (fanout=1)        0.430   ddr_mgr_main_inst/pi_ddr2_mgr_rd_data<0>
    SLICE_X9Y38.X        Tilo                  0.643   ddr_mgr_main_inst/in_port<0>
                                                       ddr_mgr_main_inst/in_port<0>
    SLICE_X6Y39.F4       net (fanout=1)        0.358   ddr_mgr_main_inst/in_port<0>
    SLICE_X6Y39.X        Tif5x                 0.987   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result<0>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0
    SLICE_X7Y38.F3       net (fanout=2)        0.077   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result<0>
    SLICE_X7Y38.COUT     Topcyf                1.195   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux
    SLICE_X7Y39.CIN      net (fanout=1)        0.000   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry
    SLICE_X7Y39.CLK      Tcinck                0.943   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     13.178ns (8.941ns logic, 4.237ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop (FF)
  Requirement:          13.333ns
  Data Path Delay:      13.140ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.257 - 0.280)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA7     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X6Y32.F4       net (fanout=10)       1.923   ddr_mgr_main_inst/picoblaze_inst/instruction<7>
    SLICE_X6Y32.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F
    SLICE_X9Y37.G2       net (fanout=1)        0.665   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
    SLICE_X9Y37.Y        Tilo                  0.648   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4
    SLICE_X22Y38.G3      net (fanout=21)       1.100   ddr_mgr_main_inst/port_id<4>
    SLICE_X22Y38.Y       Tilo                  0.707   ila0_trig0<6>
                                                       ddr_mgr_main_inst/in_port<0>_SW0_SW0
    SLICE_X9Y38.F3       net (fanout=1)        0.704   ddr_mgr_main_inst/N2
    SLICE_X9Y38.X        Tilo                  0.643   ddr_mgr_main_inst/in_port<0>
                                                       ddr_mgr_main_inst/in_port<0>
    SLICE_X6Y39.F4       net (fanout=1)        0.358   ddr_mgr_main_inst/in_port<0>
    SLICE_X6Y39.X        Tif5x                 0.987   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result<0>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0
    SLICE_X7Y38.F3       net (fanout=2)        0.077   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result<0>
    SLICE_X7Y38.COUT     Topcyf                1.195   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux
    SLICE_X7Y39.CIN      net (fanout=1)        0.000   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry
    SLICE_X7Y39.CLK      Tcinck                0.943   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     13.140ns (8.313ns logic, 4.827ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop (FF)
  Requirement:          13.333ns
  Data Path Delay:      13.007ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.257 - 0.280)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA7     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X4Y35.F4       net (fanout=10)       1.430   ddr_mgr_main_inst/picoblaze_inst/instruction<7>
    SLICE_X4Y35.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<6>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_6.SLICEM_F
    SLICE_X5Y38.G2       net (fanout=1)        0.349   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<6>
    SLICE_X5Y38.Y        Tilo                  0.648   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result<6>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_6
    SLICE_X9Y37.F3       net (fanout=4)        0.987   ddr_mgr_main_inst/port_id<6>
    SLICE_X9Y37.X        Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X8Y39.F2       net (fanout=4)        0.435   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X8Y39.X        Tilo                  0.692   ddr_mgr_main_inst/pi_ddr2_mgr_rd_data<0>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data<0>
    SLICE_X9Y38.F2       net (fanout=1)        0.430   ddr_mgr_main_inst/pi_ddr2_mgr_rd_data<0>
    SLICE_X9Y38.X        Tilo                  0.643   ddr_mgr_main_inst/in_port<0>
                                                       ddr_mgr_main_inst/in_port<0>
    SLICE_X6Y39.F4       net (fanout=1)        0.358   ddr_mgr_main_inst/in_port<0>
    SLICE_X6Y39.X        Tif5x                 0.987   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result<0>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0
    SLICE_X7Y38.F3       net (fanout=2)        0.077   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result<0>
    SLICE_X7Y38.COUT     Topcyf                1.195   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux
    SLICE_X7Y39.CIN      net (fanout=1)        0.000   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry
    SLICE_X7Y39.CLK      Tcinck                0.943   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     13.007ns (8.941ns logic, 4.066ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15 (SLICE_X5Y82.CE), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.981ns (Levels of Logic = 5)
  Clock Path Skew:      -0.113ns (0.570 - 0.683)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA5     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X8Y36.F2       net (fanout=10)       1.585   ddr_mgr_main_inst/picoblaze_inst/instruction<5>
    SLICE_X8Y36.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<7>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_7.SLICEM_F
    SLICE_X5Y37.G4       net (fanout=1)        0.897   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<7>
    SLICE_X5Y37.Y        Tilo                  0.648   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result<7>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_7
    SLICE_X9Y37.F2       net (fanout=4)        0.455   ddr_mgr_main_inst/port_id<7>
    SLICE_X9Y37.X        Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X9Y41.G3       net (fanout=4)        0.437   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X9Y41.Y        Tilo                  0.648   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_23_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/wr_mem_req_and000011
    SLICE_X5Y45.F4       net (fanout=6)        0.650   ddr_mgr_main_inst/ddr2_mgr_inst/N3
    SLICE_X5Y45.X        Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not00011
    SLICE_X5Y82.CE       net (fanout=4)        2.874   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001
    SLICE_X5Y82.CLK      Tceck                 0.311   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0<15>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15
    -------------------------------------------------  ---------------------------
    Total                                     12.981ns (6.083ns logic, 6.898ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.810ns (Levels of Logic = 5)
  Clock Path Skew:      -0.113ns (0.570 - 0.683)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA7     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X4Y35.F4       net (fanout=10)       1.430   ddr_mgr_main_inst/picoblaze_inst/instruction<7>
    SLICE_X4Y35.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<6>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_6.SLICEM_F
    SLICE_X5Y38.G2       net (fanout=1)        0.349   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<6>
    SLICE_X5Y38.Y        Tilo                  0.648   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result<6>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_6
    SLICE_X9Y37.F3       net (fanout=4)        0.987   ddr_mgr_main_inst/port_id<6>
    SLICE_X9Y37.X        Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X9Y41.G3       net (fanout=4)        0.437   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X9Y41.Y        Tilo                  0.648   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_23_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/wr_mem_req_and000011
    SLICE_X5Y45.F4       net (fanout=6)        0.650   ddr_mgr_main_inst/ddr2_mgr_inst/N3
    SLICE_X5Y45.X        Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not00011
    SLICE_X5Y82.CE       net (fanout=4)        2.874   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001
    SLICE_X5Y82.CLK      Tceck                 0.311   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0<15>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15
    -------------------------------------------------  ---------------------------
    Total                                     12.810ns (6.083ns logic, 6.727ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.809ns (Levels of Logic = 5)
  Clock Path Skew:      -0.113ns (0.570 - 0.683)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA7     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X6Y32.F4       net (fanout=10)       1.923   ddr_mgr_main_inst/picoblaze_inst/instruction<7>
    SLICE_X6Y32.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F
    SLICE_X9Y37.G2       net (fanout=1)        0.665   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
    SLICE_X9Y37.Y        Tilo                  0.648   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4
    SLICE_X9Y37.F4       net (fanout=21)       0.177   ddr_mgr_main_inst/port_id<4>
    SLICE_X9Y37.X        Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X9Y41.G3       net (fanout=4)        0.437   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X9Y41.Y        Tilo                  0.648   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_23_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/wr_mem_req_and000011
    SLICE_X5Y45.F4       net (fanout=6)        0.650   ddr_mgr_main_inst/ddr2_mgr_inst/N3
    SLICE_X5Y45.X        Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not00011
    SLICE_X5Y82.CE       net (fanout=4)        2.874   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001
    SLICE_X5Y82.CLK      Tceck                 0.311   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0<15>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15
    -------------------------------------------------  ---------------------------
    Total                                     12.809ns (6.083ns logic, 6.726ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14 (SLICE_X5Y82.CE), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.981ns (Levels of Logic = 5)
  Clock Path Skew:      -0.113ns (0.570 - 0.683)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA5     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X8Y36.F2       net (fanout=10)       1.585   ddr_mgr_main_inst/picoblaze_inst/instruction<5>
    SLICE_X8Y36.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<7>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_7.SLICEM_F
    SLICE_X5Y37.G4       net (fanout=1)        0.897   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<7>
    SLICE_X5Y37.Y        Tilo                  0.648   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result<7>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_7
    SLICE_X9Y37.F2       net (fanout=4)        0.455   ddr_mgr_main_inst/port_id<7>
    SLICE_X9Y37.X        Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X9Y41.G3       net (fanout=4)        0.437   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X9Y41.Y        Tilo                  0.648   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_23_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/wr_mem_req_and000011
    SLICE_X5Y45.F4       net (fanout=6)        0.650   ddr_mgr_main_inst/ddr2_mgr_inst/N3
    SLICE_X5Y45.X        Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not00011
    SLICE_X5Y82.CE       net (fanout=4)        2.874   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001
    SLICE_X5Y82.CLK      Tceck                 0.311   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0<15>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14
    -------------------------------------------------  ---------------------------
    Total                                     12.981ns (6.083ns logic, 6.898ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.810ns (Levels of Logic = 5)
  Clock Path Skew:      -0.113ns (0.570 - 0.683)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA7     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X4Y35.F4       net (fanout=10)       1.430   ddr_mgr_main_inst/picoblaze_inst/instruction<7>
    SLICE_X4Y35.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<6>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_6.SLICEM_F
    SLICE_X5Y38.G2       net (fanout=1)        0.349   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<6>
    SLICE_X5Y38.Y        Tilo                  0.648   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result<6>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_6
    SLICE_X9Y37.F3       net (fanout=4)        0.987   ddr_mgr_main_inst/port_id<6>
    SLICE_X9Y37.X        Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X9Y41.G3       net (fanout=4)        0.437   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X9Y41.Y        Tilo                  0.648   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_23_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/wr_mem_req_and000011
    SLICE_X5Y45.F4       net (fanout=6)        0.650   ddr_mgr_main_inst/ddr2_mgr_inst/N3
    SLICE_X5Y45.X        Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not00011
    SLICE_X5Y82.CE       net (fanout=4)        2.874   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001
    SLICE_X5Y82.CLK      Tceck                 0.311   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0<15>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14
    -------------------------------------------------  ---------------------------
    Total                                     12.810ns (6.083ns logic, 6.727ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.809ns (Levels of Logic = 5)
  Clock Path Skew:      -0.113ns (0.570 - 0.683)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA7     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X6Y32.F4       net (fanout=10)       1.923   ddr_mgr_main_inst/picoblaze_inst/instruction<7>
    SLICE_X6Y32.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F
    SLICE_X9Y37.G2       net (fanout=1)        0.665   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
    SLICE_X9Y37.Y        Tilo                  0.648   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4
    SLICE_X9Y37.F4       net (fanout=21)       0.177   ddr_mgr_main_inst/port_id<4>
    SLICE_X9Y37.X        Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X9Y41.G3       net (fanout=4)        0.437   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X9Y41.Y        Tilo                  0.648   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_23_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/wr_mem_req_and000011
    SLICE_X5Y45.F4       net (fanout=6)        0.650   ddr_mgr_main_inst/ddr2_mgr_inst/N3
    SLICE_X5Y45.X        Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not00011
    SLICE_X5Y82.CE       net (fanout=4)        2.874   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001
    SLICE_X5Y82.CLK      Tceck                 0.311   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0<15>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14
    -------------------------------------------------  ---------------------------
    Total                                     12.809ns (6.083ns logic, 6.726ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_gen_inst/CLKFX_BUF" derived from
 NET "clk_50m_in" PERIOD = 20 ns HIGH 50%;
 divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/F (SLICE_X2Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0 (FF)
  Destination:          ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.732ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.053 - 0.039)
  Source Clock:         clk_75m rising at 13.333ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0 to ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.XQ       Tcko                  0.473   ddr_mgr_main_inst/picoblaze_inst/address<0>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0
    SLICE_X2Y23.BY       net (fanout=3)        0.385   ddr_mgr_main_inst/picoblaze_inst/address<0>
    SLICE_X2Y23.CLK      Tdh         (-Th)     0.126   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data<0>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/F
    -------------------------------------------------  ---------------------------
    Total                                      0.732ns (0.347ns logic, 0.385ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/G (SLICE_X2Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0 (FF)
  Destination:          ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.732ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.053 - 0.039)
  Source Clock:         clk_75m rising at 13.333ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0 to ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.XQ       Tcko                  0.473   ddr_mgr_main_inst/picoblaze_inst/address<0>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0
    SLICE_X2Y23.BY       net (fanout=3)        0.385   ddr_mgr_main_inst/picoblaze_inst/address<0>
    SLICE_X2Y23.CLK      Tdh         (-Th)     0.126   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data<0>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/G
    -------------------------------------------------  ---------------------------
    Total                                      0.732ns (0.347ns logic, 0.385ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_2/F (SLICE_X2Y22.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_2 (FF)
  Destination:          ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_2/F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.053 - 0.045)
  Source Clock:         clk_75m rising at 13.333ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_2 to ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_2/F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y22.XQ       Tcko                  0.473   ddr_mgr_main_inst/picoblaze_inst/address<2>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_2
    SLICE_X2Y22.BY       net (fanout=3)        0.432   ddr_mgr_main_inst/picoblaze_inst/address<2>
    SLICE_X2Y22.CLK      Tdh         (-Th)     0.126   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data<2>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_2/F
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.347ns logic, 0.432ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_gen_inst/CLKFX_BUF" derived from
 NET "clk_50m_in" PERIOD = 20 ns HIGH 50%;
 divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 

--------------------------------------------------------------------------------
Slack: 10.157ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKA)
  Physical resource: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18/CLKA
  Logical resource: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_75m
--------------------------------------------------------------------------------
Slack: 10.331ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clock_gen_inst/DCM_SP_INST/CLKFX
  Logical resource: clock_gen_inst/DCM_SP_INST/CLKFX
  Location pin: DCM_X2Y3.CLKFX
  Clock network: clock_gen_inst/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 11.731ns (period - (min low pulse limit / (low pulse / period)))
  Period: 13.333ns
  Low pulse: 6.666ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: ddr_mgr_main_inst/ddr2_mgr_inst/ddr_bank_reg<1>/CLK
  Logical resource: ddr_mgr_main_inst/ddr2_mgr_inst/ddr_bank_reg_1/CK
  Location pin: SLICE_X10Y23.CLK
  Clock network: clk_75m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: mem_clk_s
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: mem_clk_s
--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: mem_clk_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm" 
derived from  NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;  duty cycle 
corrected to 7.519 nS  HIGH 3.759 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3687 paths analyzed, 1367 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.430ns.
--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17 (SLICE_X22Y9.BY), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/rd_req_r (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.264ns (Levels of Logic = 3)
  Clock Path Skew:      -0.166ns (0.582 - 0.748)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/rd_req_r to ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.YQ      Tcko                  0.676   ddr_mgr_main_inst/rd_req_r
                                                       ddr_mgr_main_inst/rd_req_r
    SLICE_X29Y11.F2      net (fanout=7)        1.069   ddr_mgr_main_inst/rd_req_r
    SLICE_X29Y11.X       Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>111
    SLICE_X22Y8.G2       net (fanout=1)        0.715   ddr_mgr_main_inst/ddr2_mgr_inst/N7
    SLICE_X22Y8.Y        Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/N41
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>11
    SLICE_X29Y9.F3       net (fanout=22)       1.302   ddr_mgr_main_inst/ddr2_mgr_inst/N0
    SLICE_X29Y9.X        Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<17>10
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<17>10
    SLICE_X22Y9.BY       net (fanout=1)        0.680   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<17>10
    SLICE_X22Y9.CLK      Tsrck                 0.829   ddr_mgr_main_inst/mig_user_input_addr<17>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17
    -------------------------------------------------  ---------------------------
    Total                                      7.264ns (3.498ns logic, 3.766ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.792ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.234 - 0.305)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active to ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y10.XQ      Tcko                  0.631   ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active
    SLICE_X29Y11.F1      net (fanout=6)        0.642   ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active
    SLICE_X29Y11.X       Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>111
    SLICE_X22Y8.G2       net (fanout=1)        0.715   ddr_mgr_main_inst/ddr2_mgr_inst/N7
    SLICE_X22Y8.Y        Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/N41
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>11
    SLICE_X29Y9.F3       net (fanout=22)       1.302   ddr_mgr_main_inst/ddr2_mgr_inst/N0
    SLICE_X29Y9.X        Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<17>10
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<17>10
    SLICE_X22Y9.BY       net (fanout=1)        0.680   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<17>10
    SLICE_X22Y9.CLK      Tsrck                 0.829   ddr_mgr_main_inst/mig_user_input_addr<17>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17
    -------------------------------------------------  ---------------------------
    Total                                      6.792ns (3.453ns logic, 3.339ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0 (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.763ns (Levels of Logic = 2)
  Clock Path Skew:      -0.092ns (0.582 - 0.674)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0 to ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y8.YQ       Tcko                  0.676   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r<1>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0
    SLICE_X22Y8.G3       net (fanout=23)       1.926   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r<0>
    SLICE_X22Y8.Y        Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/N41
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>11
    SLICE_X29Y9.F3       net (fanout=22)       1.302   ddr_mgr_main_inst/ddr2_mgr_inst/N0
    SLICE_X29Y9.X        Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<17>10
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<17>10
    SLICE_X22Y9.BY       net (fanout=1)        0.680   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<17>10
    SLICE_X22Y9.CLK      Tsrck                 0.829   ddr_mgr_main_inst/mig_user_input_addr<17>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17
    -------------------------------------------------  ---------------------------
    Total                                      6.763ns (2.855ns logic, 3.908ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18 (SLICE_X22Y10.BY), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/rd_req_r (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.206ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (0.590 - 0.748)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/rd_req_r to ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.YQ      Tcko                  0.676   ddr_mgr_main_inst/rd_req_r
                                                       ddr_mgr_main_inst/rd_req_r
    SLICE_X29Y11.F2      net (fanout=7)        1.069   ddr_mgr_main_inst/rd_req_r
    SLICE_X29Y11.X       Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>111
    SLICE_X22Y8.G2       net (fanout=1)        0.715   ddr_mgr_main_inst/ddr2_mgr_inst/N7
    SLICE_X22Y8.Y        Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/N41
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>11
    SLICE_X23Y19.F3      net (fanout=22)       1.025   ddr_mgr_main_inst/ddr2_mgr_inst/N0
    SLICE_X23Y19.X       Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>10
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>10
    SLICE_X22Y10.BY      net (fanout=1)        0.899   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>10
    SLICE_X22Y10.CLK     Tsrck                 0.829   ddr_mgr_main_inst/mig_user_input_addr<18>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18
    -------------------------------------------------  ---------------------------
    Total                                      7.206ns (3.498ns logic, 3.708ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/rd_req_r (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.984ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (0.590 - 0.748)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/rd_req_r to ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.YQ      Tcko                  0.676   ddr_mgr_main_inst/rd_req_r
                                                       ddr_mgr_main_inst/rd_req_r
    SLICE_X30Y10.G3      net (fanout=7)        0.977   ddr_mgr_main_inst/rd_req_r
    SLICE_X30Y10.Y       Tilo                  0.707   ddr_mgr_main_inst/mig_user_input_addr<3>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>21
    SLICE_X23Y19.G2      net (fanout=26)       1.561   ddr_mgr_main_inst/ddr2_mgr_inst/N5
    SLICE_X23Y19.Y       Tilo                  0.648   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>10
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>7
    SLICE_X23Y19.F4      net (fanout=1)        0.044   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>7
    SLICE_X23Y19.X       Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>10
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>10
    SLICE_X22Y10.BY      net (fanout=1)        0.899   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>10
    SLICE_X22Y10.CLK     Tsrck                 0.829   ddr_mgr_main_inst/mig_user_input_addr<18>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18
    -------------------------------------------------  ---------------------------
    Total                                      6.984ns (3.503ns logic, 3.481ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/rd_req_r (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.906ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (0.590 - 0.748)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/rd_req_r to ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.YQ      Tcko                  0.676   ddr_mgr_main_inst/rd_req_r
                                                       ddr_mgr_main_inst/rd_req_r
    SLICE_X28Y10.G3      net (fanout=7)        0.990   ddr_mgr_main_inst/rd_req_r
    SLICE_X28Y10.Y       Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd7
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/xfr_len_nxt<0>11
    SLICE_X23Y19.G3      net (fanout=16)       1.470   ddr_mgr_main_inst/ddr2_mgr_inst/N11
    SLICE_X23Y19.Y       Tilo                  0.648   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>10
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>7
    SLICE_X23Y19.F4      net (fanout=1)        0.044   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>7
    SLICE_X23Y19.X       Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>10
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>10
    SLICE_X22Y10.BY      net (fanout=1)        0.899   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<18>10
    SLICE_X22Y10.CLK     Tsrck                 0.829   ddr_mgr_main_inst/mig_user_input_addr<18>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18
    -------------------------------------------------  ---------------------------
    Total                                      6.906ns (3.503ns logic, 3.403ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13 (SLICE_X31Y8.BY), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/rd_req_r (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.147ns (Levels of Logic = 3)
  Clock Path Skew:      -0.143ns (0.605 - 0.748)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/rd_req_r to ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.YQ      Tcko                  0.676   ddr_mgr_main_inst/rd_req_r
                                                       ddr_mgr_main_inst/rd_req_r
    SLICE_X29Y11.F2      net (fanout=7)        1.069   ddr_mgr_main_inst/rd_req_r
    SLICE_X29Y11.X       Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>111
    SLICE_X22Y8.G2       net (fanout=1)        0.715   ddr_mgr_main_inst/ddr2_mgr_inst/N7
    SLICE_X22Y8.Y        Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/N41
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>11
    SLICE_X30Y9.F1       net (fanout=22)       1.419   ddr_mgr_main_inst/ddr2_mgr_inst/N0
    SLICE_X30Y9.X        Tilo                  0.692   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<13>10
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<13>10
    SLICE_X31Y8.BY       net (fanout=1)        0.438   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<13>10
    SLICE_X31Y8.CLK      Tsrck                 0.788   ddr_mgr_main_inst/mig_user_input_addr<13>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13
    -------------------------------------------------  ---------------------------
    Total                                      7.147ns (3.506ns logic, 3.641ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.257 - 0.305)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active to ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y10.XQ      Tcko                  0.631   ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active
    SLICE_X29Y11.F1      net (fanout=6)        0.642   ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active
    SLICE_X29Y11.X       Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>111
    SLICE_X22Y8.G2       net (fanout=1)        0.715   ddr_mgr_main_inst/ddr2_mgr_inst/N7
    SLICE_X22Y8.Y        Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/N41
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>11
    SLICE_X30Y9.F1       net (fanout=22)       1.419   ddr_mgr_main_inst/ddr2_mgr_inst/N0
    SLICE_X30Y9.X        Tilo                  0.692   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<13>10
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<13>10
    SLICE_X31Y8.BY       net (fanout=1)        0.438   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<13>10
    SLICE_X31Y8.CLK      Tsrck                 0.788   ddr_mgr_main_inst/mig_user_input_addr<13>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13
    -------------------------------------------------  ---------------------------
    Total                                      6.675ns (3.461ns logic, 3.214ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0 (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.646ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.605 - 0.674)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0 to ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y8.YQ       Tcko                  0.676   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r<1>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0
    SLICE_X22Y8.G3       net (fanout=23)       1.926   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r<0>
    SLICE_X22Y8.Y        Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/N41
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>11
    SLICE_X30Y9.F1       net (fanout=22)       1.419   ddr_mgr_main_inst/ddr2_mgr_inst/N0
    SLICE_X30Y9.X        Tilo                  0.692   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<13>10
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<13>10
    SLICE_X31Y8.BY       net (fanout=1)        0.438   ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<13>10
    SLICE_X31Y8.CLK      Tsrck                 0.788   ddr_mgr_main_inst/mig_user_input_addr<13>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13
    -------------------------------------------------  ---------------------------
    Total                                      6.646ns (2.863ns logic, 3.783ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm" derived from
 NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_read_fifo_rden/SRL16E (SLICE_X4Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/u_mem_controller/top_00/controller0/rst_dqs_div_r (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_read_fifo_rden/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.778ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.004 - 0.010)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/u_mem_controller/top_00/controller0/rst_dqs_div_r to ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_read_fifo_rden/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y66.XQ       Tcko                  0.505   ddr_mgr_main_inst/u_mem_controller/top_00/controller0/rst_dqs_div_r
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/controller0/rst_dqs_div_r
    SLICE_X4Y65.BY       net (fanout=2)        0.399   ddr_mgr_main_inst/u_mem_controller/top_00/controller0/rst_dqs_div_r
    SLICE_X4Y65.CLK      Tdh         (-Th)     0.126   ddr_mgr_main_inst/u_mem_controller/top_00/read_fifo_rden
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_read_fifo_rden/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.778ns (0.379ns logic, 0.399ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_1/SRL16E (SLICE_X4Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_1 (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_1/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.913ns (Levels of Logic = 1)
  Clock Path Skew:      0.118ns (0.345 - 0.227)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_1 to ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_1/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y23.XQ      Tcko                  0.473   ddr_mgr_main_inst/mig_user_input_addr<1>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_1
    SLICE_X4Y22.BX       net (fanout=2)        0.586   ddr_mgr_main_inst/mig_user_input_addr<1>
    SLICE_X4Y22.CLK      Tdh         (-Th)     0.146   ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ba_address_reg2<1>
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_1/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.327ns logic, 0.586ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_0/SRL16E (SLICE_X4Y22.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_0 (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_0/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 1)
  Clock Path Skew:      0.118ns (0.345 - 0.227)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_0 to ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_0/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y23.YQ      Tcko                  0.464   ddr_mgr_main_inst/mig_user_input_addr<1>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_0
    SLICE_X4Y22.BY       net (fanout=2)        0.621   ddr_mgr_main_inst/mig_user_input_addr<0>
    SLICE_X4Y22.CLK      Tdh         (-Th)     0.126   ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ba_address_reg2<1>
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_0/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.338ns logic, 0.621ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm" derived from
 NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0
  Logical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0
  Location pin: DCM_X2Y0.CLK0
  Clock network: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm
--------------------------------------------------------------------------------
Slack: 5.916ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd7/CLK
  Logical resource: ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd7/CK
  Location pin: SLICE_X28Y10.CLK
  Clock network: ddr_mgr_main_inst/mig_clk0
--------------------------------------------------------------------------------
Slack: 5.916ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd7/CLK
  Logical resource: ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd7/CK
  Location pin: SLICE_X28Y10.CLK
  Clock network: ddr_mgr_main_inst/mig_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm" 
derived from  NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;  duty cycle 
corrected to 7.519 nS  HIGH 3.759 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1207 paths analyzed, 556 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.224ns.
--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (SLICE_X44Y36.BY), 70 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/data_fault (FF)
  Destination:          ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.119ns (Levels of Logic = 4)
  Clock Path Skew:      -0.105ns (0.578 - 0.683)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/data_fault to ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y54.YQ      Tcko                  0.580   ila0_trig0<1>
                                                       ddr_mgr_main_inst/data_fault
    SLICE_X44Y39.G1      net (fanout=3)        2.230   ila0_trig0<1>
    SLICE_X44Y39.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en
                                                       ddr_mgr_main_inst/dumo_fifo_wr1
    SLICE_X46Y36.G3      net (fanout=4)        0.456   ddr_mgr_main_inst/dumo_fifo_wr
    SLICE_X46Y36.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/N11
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X46Y36.F4      net (fanout=11)       0.076   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X46Y36.X       Tilo                  0.692   ddr_mgr_main_inst/dumo_fifo_inst/N11
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW1
    SLICE_X46Y37.F1      net (fanout=1)        0.155   ddr_mgr_main_inst/dumo_fifo_inst/N11
    SLICE_X46Y37.X       Tilo                  0.692   ila0_trig0<7>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000
    SLICE_X44Y36.BY      net (fanout=1)        0.438   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000
    SLICE_X44Y36.CLK     Tdick                 0.386   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      7.119ns (3.764ns logic, 3.355ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1 (FF)
  Destination:          ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.825ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.439 - 0.488)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1 to ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y28.XQ      Tcko                  0.631   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<1>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1
    SLICE_X55Y33.F3      net (fanout=3)        1.253   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<1>
    SLICE_X55Y33.COUT    Topcyf                1.195   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<1>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_0_and00001
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[1].gms.ms
    SLICE_X55Y34.CIN     net (fanout=1)        0.000   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<1>
    SLICE_X55Y34.COUT    Tbyp                  0.130   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<3>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[2].gms.ms
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[3].gms.ms
    SLICE_X55Y35.CIN     net (fanout=1)        0.000   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<3>
    SLICE_X55Y35.XB      Tcinxb                0.296   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms
    SLICE_X46Y36.F2      net (fanout=2)        0.957   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
    SLICE_X46Y36.X       Tilo                  0.692   ddr_mgr_main_inst/dumo_fifo_inst/N11
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW1
    SLICE_X46Y37.F1      net (fanout=1)        0.155   ddr_mgr_main_inst/dumo_fifo_inst/N11
    SLICE_X46Y37.X       Tilo                  0.692   ila0_trig0<7>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000
    SLICE_X44Y36.BY      net (fanout=1)        0.438   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000
    SLICE_X44Y36.CLK     Tdick                 0.386   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      6.825ns (4.022ns logic, 2.803ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1 (FF)
  Destination:          ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.775ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.439 - 0.488)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1 to ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y28.XQ      Tcko                  0.631   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<1>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1
    SLICE_X55Y33.F3      net (fanout=3)        1.253   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<1>
    SLICE_X55Y33.COUT    Topcyf                1.195   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<1>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_0_and00001
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[1].gms.ms
    SLICE_X55Y34.CIN     net (fanout=1)        0.000   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<1>
    SLICE_X55Y34.COUT    Tbyp                  0.130   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<3>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[2].gms.ms
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[3].gms.ms
    SLICE_X55Y35.CIN     net (fanout=1)        0.000   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<3>
    SLICE_X55Y35.XB      Tcinxb                0.296   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms
    SLICE_X46Y37.G2      net (fanout=2)        1.004   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
    SLICE_X46Y37.Y       Tilo                  0.707   ila0_trig0<7>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW0
    SLICE_X46Y37.F3      net (fanout=1)        0.043   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW0/O
    SLICE_X46Y37.X       Tilo                  0.692   ila0_trig0<7>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000
    SLICE_X44Y36.BY      net (fanout=1)        0.438   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000
    SLICE_X44Y36.CLK     Tdick                 0.386   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (4.037ns logic, 2.738ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8 (SLICE_X55Y32.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/data_fault (FF)
  Destination:          ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.548 - 0.683)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/data_fault to ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y54.YQ      Tcko                  0.580   ila0_trig0<1>
                                                       ddr_mgr_main_inst/data_fault
    SLICE_X44Y39.G1      net (fanout=3)        2.230   ila0_trig0<1>
    SLICE_X44Y39.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en
                                                       ddr_mgr_main_inst/dumo_fifo_wr1
    SLICE_X46Y36.G3      net (fanout=4)        0.456   ddr_mgr_main_inst/dumo_fifo_wr
    SLICE_X46Y36.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/N11
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X55Y32.CE      net (fanout=11)       1.853   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X55Y32.CLK     Tceck                 0.311   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<8>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.844ns (2.305ns logic, 4.539ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/data_fault_1d (FF)
  Destination:          ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8 (FF)
  Requirement:          7.518ns
  Data Path Delay:      5.151ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (0.409 - 0.520)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/data_fault_1d to ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.YQ      Tcko                  0.676   ddr_mgr_main_inst/data_fault_1d
                                                       ddr_mgr_main_inst/data_fault_1d
    SLICE_X44Y39.G2      net (fanout=1)        0.441   ddr_mgr_main_inst/data_fault_1d
    SLICE_X44Y39.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en
                                                       ddr_mgr_main_inst/dumo_fifo_wr1
    SLICE_X46Y36.G3      net (fanout=4)        0.456   ddr_mgr_main_inst/dumo_fifo_wr
    SLICE_X46Y36.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/N11
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X55Y32.CE      net (fanout=11)       1.853   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X55Y32.CLK     Tceck                 0.311   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<8>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (2.401ns logic, 2.750ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Destination:          ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8 (FF)
  Requirement:          7.518ns
  Data Path Delay:      4.236ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (0.409 - 0.482)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i to ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y33.XQ      Tcko                  0.591   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X46Y36.G4      net (fanout=5)        0.774   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X46Y36.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/N11
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X55Y32.CE      net (fanout=11)       1.853   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X55Y32.CLK     Tceck                 0.311   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<8>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (1.609ns logic, 2.627ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9 (SLICE_X55Y32.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/data_fault (FF)
  Destination:          ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.548 - 0.683)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/data_fault to ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y54.YQ      Tcko                  0.580   ila0_trig0<1>
                                                       ddr_mgr_main_inst/data_fault
    SLICE_X44Y39.G1      net (fanout=3)        2.230   ila0_trig0<1>
    SLICE_X44Y39.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en
                                                       ddr_mgr_main_inst/dumo_fifo_wr1
    SLICE_X46Y36.G3      net (fanout=4)        0.456   ddr_mgr_main_inst/dumo_fifo_wr
    SLICE_X46Y36.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/N11
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X55Y32.CE      net (fanout=11)       1.853   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X55Y32.CLK     Tceck                 0.311   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<8>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.844ns (2.305ns logic, 4.539ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/data_fault_1d (FF)
  Destination:          ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9 (FF)
  Requirement:          7.518ns
  Data Path Delay:      5.151ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (0.409 - 0.520)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/data_fault_1d to ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.YQ      Tcko                  0.676   ddr_mgr_main_inst/data_fault_1d
                                                       ddr_mgr_main_inst/data_fault_1d
    SLICE_X44Y39.G2      net (fanout=1)        0.441   ddr_mgr_main_inst/data_fault_1d
    SLICE_X44Y39.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en
                                                       ddr_mgr_main_inst/dumo_fifo_wr1
    SLICE_X46Y36.G3      net (fanout=4)        0.456   ddr_mgr_main_inst/dumo_fifo_wr
    SLICE_X46Y36.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/N11
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X55Y32.CE      net (fanout=11)       1.853   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X55Y32.CLK     Tceck                 0.311   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<8>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (2.401ns logic, 2.750ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Destination:          ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9 (FF)
  Requirement:          7.518ns
  Data Path Delay:      4.236ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (0.409 - 0.482)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i to ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y33.XQ      Tcko                  0.591   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X46Y36.G4      net (fanout=5)        0.774   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X46Y36.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/N11
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X55Y32.CE      net (fanout=11)       1.853   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X55Y32.CLK     Tceck                 0.311   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<8>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (1.609ns logic, 2.627ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm" derived from
 NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E (SLICE_X2Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_5 (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.053 - 0.041)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_5 to ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y51.XQ       Tcko                  0.473   ddr_mgr_main_inst/mig_user_input_data<5>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_5
    SLICE_X2Y48.BX       net (fanout=1)        0.332   ddr_mgr_main_inst/mig_user_input_data<5>
    SLICE_X2Y48.CLK      Tdh         (-Th)     0.146   ddr_mgr_main_inst/u_mem_controller/top_00/write_data_falling<5>
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.327ns logic, 0.332ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data4_29/SRL16E (SLICE_X0Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_29 (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data4_29/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.295 - 0.264)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_29 to ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data4_29/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y59.XQ       Tcko                  0.473   ddr_mgr_main_inst/mig_user_input_data<29>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_29
    SLICE_X0Y61.BX       net (fanout=1)        0.357   ddr_mgr_main_inst/mig_user_input_data<29>
    SLICE_X0Y61.CLK      Tdh         (-Th)     0.146   ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_data4<29>
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data4_29/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.684ns (0.327ns logic, 0.357ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E (SLICE_X4Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_13 (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.273 - 0.218)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_13 to ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y83.XQ       Tcko                  0.505   ddr_mgr_main_inst/mig_user_input_data<13>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_13
    SLICE_X4Y83.BX       net (fanout=1)        0.349   ddr_mgr_main_inst/mig_user_input_data<13>
    SLICE_X4Y83.CLK      Tdh         (-Th)     0.146   ddr_mgr_main_inst/u_mem_controller/top_00/write_data_falling<13>
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.359ns logic, 0.349ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm" derived from
 NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90
  Logical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90
  Location pin: DCM_X2Y0.CLK90
  Clock network: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm
--------------------------------------------------------------------------------
Slack: 5.916ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/fifo1_rd_addr_r<3>/CLK
  Logical resource: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/fifo1_rd_addr_r_3/CK
  Location pin: SLICE_X2Y64.CLK
  Clock network: ddr_mgr_main_inst/mig_clk90
--------------------------------------------------------------------------------
Slack: 5.916ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/fifo1_rd_addr_r<3>/CLK
  Logical resource: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/fifo1_rd_addr_r_3/CK
  Location pin: SLICE_X2Y64.CLK
  Clock network: ddr_mgr_main_inst/mig_clk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x" derived 
from  NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;  divided by 2.00 to 3.759 nS 
and duty cycle corrected to HIGH 1.879 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1533 paths analyzed, 754 endpoints analyzed, 123 failing endpoints
 123 timing errors detected. (123 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.167ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG (SLICE_X28Y82.CIN), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[9].U_TREG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG (FF)
  Requirement:          3.759ns
  Data Path Delay:      4.991ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.176ns (0.272 - 0.448)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[9].U_TREG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y73.XQ      Tcko                  0.591   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly2<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[9].U_TREG
    SLICE_X28Y73.F4      net (fanout=1)        1.151   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly2<9>
    SLICE_X28Y73.COUT    Topcyf                1.305   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.I_SRLT_EQ_2.U_SRLL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH
    SLICE_X28Y74.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O
    SLICE_X28Y74.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH
    SLICE_X28Y75.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O
    SLICE_X28Y75.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH
    SLICE_X28Y76.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O
    SLICE_X28Y76.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH
    SLICE_X28Y77.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O
    SLICE_X28Y77.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH
    SLICE_X28Y78.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O
    SLICE_X28Y78.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH
    SLICE_X28Y79.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O
    SLICE_X28Y79.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH
    SLICE_X28Y80.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O
    SLICE_X28Y80.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH
    SLICE_X28Y81.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O
    SLICE_X28Y81.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH
    SLICE_X28Y82.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O
    SLICE_X28Y82.CLK     Tcinck                0.696   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_XORH
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      4.991ns (3.840ns logic, 1.151ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[2].U_IREG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG (FF)
  Requirement:          3.759ns
  Data Path Delay:      5.037ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.043ns (0.481 - 0.524)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[2].U_IREG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.YQ      Tcko                  0.676   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[2].U_IREG
    SLICE_X28Y71.G1      net (fanout=2)        0.809   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<2>
    SLICE_X28Y71.COUT    Topcyg                1.296   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[0].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLH
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[0].I_YES_RPM.U_MUXH
    SLICE_X28Y72.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[0].I_YES_RPM.U_MUXH/O
    SLICE_X28Y72.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXH
    SLICE_X28Y73.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXH/O
    SLICE_X28Y73.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH
    SLICE_X28Y74.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O
    SLICE_X28Y74.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH
    SLICE_X28Y75.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O
    SLICE_X28Y75.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH
    SLICE_X28Y76.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O
    SLICE_X28Y76.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH
    SLICE_X28Y77.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O
    SLICE_X28Y77.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH
    SLICE_X28Y78.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O
    SLICE_X28Y78.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH
    SLICE_X28Y79.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O
    SLICE_X28Y79.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH
    SLICE_X28Y80.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O
    SLICE_X28Y80.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH
    SLICE_X28Y81.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O
    SLICE_X28Y81.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH
    SLICE_X28Y82.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O
    SLICE_X28Y82.CLK     Tcinck                0.696   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_XORH
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (4.228ns logic, 0.809ns route)
                                                       (83.9% logic, 16.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[18].U_IREG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG (FF)
  Requirement:          3.759ns
  Data Path Delay:      4.802ns (Levels of Logic = 8)
  Clock Path Skew:      -0.167ns (0.272 - 0.439)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[18].U_IREG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.YQ      Tcko                  0.580   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<19>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[18].U_IREG
    SLICE_X28Y75.G1      net (fanout=2)        1.294   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<18>
    SLICE_X28Y75.COUT    Topcyg                1.296   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.I_SRLT_EQ_2.U_SRLH
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH
    SLICE_X28Y76.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O
    SLICE_X28Y76.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH
    SLICE_X28Y77.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O
    SLICE_X28Y77.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH
    SLICE_X28Y78.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O
    SLICE_X28Y78.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH
    SLICE_X28Y79.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O
    SLICE_X28Y79.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH
    SLICE_X28Y80.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O
    SLICE_X28Y80.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH
    SLICE_X28Y81.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O
    SLICE_X28Y81.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH
    SLICE_X28Y82.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O
    SLICE_X28Y82.CLK     Tcinck                0.696   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_XORH
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (3.508ns logic, 1.294ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAMB16_X0Y5.WEB1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAM)
  Requirement:          3.759ns
  Data Path Delay:      5.040ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.581 - 0.674)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y72.YQ      Tcko                  0.676   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X0Y5.WEB1     net (fanout=48)       3.112   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    RAMB16_X0Y5.CLKB     Trcck_WEB             1.252   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
    -------------------------------------------------  ---------------------------
    Total                                      5.040ns (1.928ns logic, 3.112ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAMB16_X0Y9.WEB0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAM)
  Requirement:          3.759ns
  Data Path Delay:      5.045ns (Levels of Logic = 0)
  Clock Path Skew:      -0.087ns (0.587 - 0.674)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y72.YQ      Tcko                  0.676   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X0Y9.WEB0     net (fanout=48)       3.117   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    RAMB16_X0Y9.CLKB     Trcck_WEB             1.252   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (1.928ns logic, 3.117ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x" derived from
 NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
 divided by 2.00 to 3.759 nS and duty cycle corrected to HIGH 1.879 nS 

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X12Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.498 - 0.415)
  Source Clock:         ila0_clk rising at 3.759ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.XQ      Tcko                  0.505   U_ila_pro_0/U0/iTRIG_IN<21>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ
    SLICE_X12Y73.BX      net (fanout=2)        0.408   U_ila_pro_0/U0/iTRIG_IN<21>
    SLICE_X12Y73.CLK     Tdh         (-Th)     0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.767ns (0.359ns logic, 0.408ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.241 - 0.212)
  Source Clock:         ila0_clk rising at 3.759ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.XQ      Tcko                  0.505   U_ila_pro_0/U0/iTRIG_IN<9>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ
    SLICE_X14Y71.BX      net (fanout=2)        0.358   U_ila_pro_0/U0/iTRIG_IN<9>
    SLICE_X14Y71.CLK     Tdh         (-Th)     0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.359ns logic, 0.358ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y72.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.689ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.247 - 0.214)
  Source Clock:         ila0_clk rising at 3.759ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y72.YQ      Tcko                  0.464   U_ila_pro_0/U0/iTRIG_IN<33>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ
    SLICE_X14Y72.BY      net (fanout=2)        0.384   U_ila_pro_0/U0/iTRIG_IN<32>
    SLICE_X14Y72.CLK     Tdh         (-Th)     0.126   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<33>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.338ns logic, 0.384ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x" derived from
 NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
 divided by 2.00 to 3.759 nS and duty cycle corrected to HIGH 1.879 nS 

--------------------------------------------------------------------------------
Slack: 0.583ns (period - min period limit)
  Period: 3.759ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 0.583ns (period - min period limit)
  Period: 3.759ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 0.583ns (period - min period limit)
  Period: 3.759ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB
  Location pin: RAMB16_X0Y5.CLKB
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/
tap<7>"         MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap<7>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y23.X                    SLICE_X28Y20.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/
tap<15>"         MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap<15>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y21.X                    SLICE_X28Y18.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/
tap<23>"         MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap<23>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y19.X                    SLICE_X28Y16.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y63.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.891ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.891ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X48Y61.G4      net (fanout=2)        0.452   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X48Y61.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2
    SLICE_X48Y61.F3      net (fanout=1)        0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O
    SLICE_X48Y61.X       Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X46Y57.G4      net (fanout=1)        0.636   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X46Y57.X       Tif5x                 0.987   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X46Y63.F4      net (fanout=1)        0.867   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X46Y63.CLK     Tfck                  0.802   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.891ns (3.893ns logic, 1.998ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X48Y60.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.709ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.709ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y60.G1      net (fanout=2)        0.532   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y60.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X48Y60.BY      net (fanout=1)        0.438   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X48Y60.CLK     Tdick                 0.386   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.709ns (1.739ns logic, 0.970ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X49Y60.G1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.964ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y60.G1      net (fanout=2)        0.532   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y60.CLK     Tgck                  0.727   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.964ns (1.432ns logic, 0.532ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X49Y60.G1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.460ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y60.G1      net (fanout=2)        0.426   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y60.CLK     Tckg        (-Th)    -0.470   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.460ns (1.034ns logic, 0.426ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X48Y60.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.031ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.031ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y60.G1      net (fanout=2)        0.426   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y60.Y       Tilo                  0.518   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X48Y60.BY      net (fanout=1)        0.350   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X48Y60.CLK     Tckdi       (-Th)    -0.173   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (1.255ns logic, 0.776ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y63.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.577ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.577ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X48Y61.G4      net (fanout=2)        0.362   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X48Y61.Y       Tilo                  0.566   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2
    SLICE_X48Y61.F3      net (fanout=1)        0.034   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O
    SLICE_X48Y61.X       Tilo                  0.554   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X46Y57.G4      net (fanout=1)        0.508   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X46Y57.X       Tif5x                 0.790   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X46Y63.F4      net (fanout=1)        0.694   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X46Y63.CLK     Tckf        (-Th)    -0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (2.979ns logic, 1.598ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X49Y61.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.064ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.064ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y79.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X54Y78.G2      net (fanout=5)        0.624   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X54Y78.Y       Tilo                  0.707   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X49Y63.G2      net (fanout=10)       2.480   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X49Y63.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X49Y61.CLK     net (fanout=4)        0.929   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.064ns (2.031ns logic, 4.033ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.992ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.992ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.YQ      Tcko                  0.580   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X54Y78.G1      net (fanout=5)        0.648   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X54Y78.Y       Tilo                  0.707   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X49Y63.G2      net (fanout=10)       2.480   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X49Y63.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X49Y61.CLK     net (fanout=4)        0.929   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.992ns (1.935ns logic, 4.057ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.891ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.891ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y79.XQ      Tcko                  0.631   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X54Y78.G4      net (fanout=4)        0.496   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X54Y78.Y       Tilo                  0.707   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X49Y63.G2      net (fanout=10)       2.480   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X49Y63.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X49Y61.CLK     net (fanout=4)        0.929   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.891ns (1.986ns logic, 3.905ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.872ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X60Y89.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.872ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y89.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X60Y89.BY      net (fanout=7)        0.810   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X60Y89.CLK     Tdick                 0.386   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (1.062ns logic, 0.810ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X60Y89.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.362ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y89.YQ      Tcko                  0.541   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X60Y89.BY      net (fanout=7)        0.648   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X60Y89.CLK     Tckdi       (-Th)    -0.173   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.714ns logic, 0.648ns route)
                                                       (52.4% logic, 47.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_50m_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_50m_in                     |     20.000ns|      6.000ns|     19.802ns|            0|            0|            0|        11177|
| clock_gen_inst/CLKFX_BUF      |     13.333ns|     13.201ns|          N/A|            0|            0|        11177|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for mem_clk_s
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|mem_clk_s                      |      7.519ns|      4.800ns|     10.334ns|            0|          123|            0|         6427|
| ddr_mgr_main_inst/u_mem_contro|      7.519ns|      7.430ns|          N/A|            0|            0|         3687|            0|
| ller/infrastructure_top0/clk_d|             |             |             |             |             |             |             |
| cm0/clk0dcm                   |             |             |             |             |             |             |             |
| ddr_mgr_main_inst/u_mem_contro|      7.519ns|      7.224ns|          N/A|            0|            0|         1207|            0|
| ller/infrastructure_top0/clk_d|             |             |             |             |             |             |             |
| cm0/clk90dcm                  |             |             |             |             |             |             |             |
| ddr_mgr_main_inst/u_mem_contro|      3.759ns|      5.167ns|          N/A|          123|            0|         1533|            0|
| ller/infrastructure_top0/clk_d|             |             |             |             |             |             |             |
| cm0/clk2x                     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M        |   13.201|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_AUX
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_AUX        |    7.224|    4.976|    2.687|    7.430|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 123  Score: 51117  (Setup/Max: 51117, Hold: 0)

Constraints cover 17619 paths, 3 nets, and 5607 connections

Design statistics:
   Minimum period:  13.201ns{1}   (Maximum frequency:  75.752MHz)
   Maximum path delay from/to any node:   1.872ns
   Maximum net delay:   0.398ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec  4 00:40:04 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 423 MB



