
005Queue_Simple.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bb0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08005d40  08005d40  00006d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fd8  08005fd8  00007060  2**0
                  CONTENTS
  4 .ARM          00000008  08005fd8  08005fd8  00006fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fe0  08005fe0  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fe0  08005fe0  00006fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005fe4  08005fe4  00006fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005fe8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007060  2**0
                  CONTENTS
 10 .bss          000041b8  20000060  20000060  00007060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004218  20004218  00007060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011910  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002be6  00000000  00000000  000189a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001048  00000000  00000000  0001b588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cab  00000000  00000000  0001c5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022bc8  00000000  00000000  0001d27b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013db3  00000000  00000000  0003fe43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d39fc  00000000  00000000  00053bf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001275f2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004870  00000000  00000000  00127638  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  0012bea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005d28 	.word	0x08005d28

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08005d28 	.word	0x08005d28

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2280      	movs	r2, #128	@ 0x80
 800058c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800058e:	bf00      	nop
 8000590:	3714      	adds	r7, #20
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	2000007c 	.word	0x2000007c
 80005a0:	200000d0 	.word	0x200000d0

080005a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005aa:	f000 fbdb 	bl	8000d64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ae:	f000 f86f 	bl	8000690 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b2:	f000 f901 	bl	80007b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005b6:	f000 f8d5 	bl	8000764 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  /* -------------------Create Integer Queue------------------- */
  SimpleQueue = xQueueCreate(5, sizeof(int));
 80005ba:	2200      	movs	r2, #0
 80005bc:	2104      	movs	r1, #4
 80005be:	2005      	movs	r0, #5
 80005c0:	f003 f802 	bl	80035c8 <xQueueGenericCreate>
 80005c4:	4603      	mov	r3, r0
 80005c6:	4a24      	ldr	r2, [pc, #144]	@ (8000658 <main+0xb4>)
 80005c8:	6013      	str	r3, [r2, #0]
  if(SimpleQueue == 0) {
 80005ca:	4b23      	ldr	r3, [pc, #140]	@ (8000658 <main+0xb4>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d10d      	bne.n	80005ee <main+0x4a>
	  char *str = "Unable to create Integer Queue\n\n";
 80005d2:	4b22      	ldr	r3, [pc, #136]	@ (800065c <main+0xb8>)
 80005d4:	603b      	str	r3, [r7, #0]
	  HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 80005d6:	6838      	ldr	r0, [r7, #0]
 80005d8:	f7ff fdfa 	bl	80001d0 <strlen>
 80005dc:	4603      	mov	r3, r0
 80005de:	b29a      	uxth	r2, r3
 80005e0:	f04f 33ff 	mov.w	r3, #4294967295
 80005e4:	6839      	ldr	r1, [r7, #0]
 80005e6:	481e      	ldr	r0, [pc, #120]	@ (8000660 <main+0xbc>)
 80005e8:	f001 feca 	bl	8002380 <HAL_UART_Transmit>
 80005ec:	e00c      	b.n	8000608 <main+0x64>
  }
  else {
	  char *str = "Integer Queue Created successfully\n\n";
 80005ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000664 <main+0xc0>)
 80005f0:	607b      	str	r3, [r7, #4]
	  HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 80005f2:	6878      	ldr	r0, [r7, #4]
 80005f4:	f7ff fdec 	bl	80001d0 <strlen>
 80005f8:	4603      	mov	r3, r0
 80005fa:	b29a      	uxth	r2, r3
 80005fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000600:	6879      	ldr	r1, [r7, #4]
 8000602:	4817      	ldr	r0, [pc, #92]	@ (8000660 <main+0xbc>)
 8000604:	f001 febc 	bl	8002380 <HAL_UART_Transmit>
  }

  /* -------------------Task Relate------------------- */
  xTaskCreate(Sender_HPT_Task, "HPT_SEND", 128, NULL, 3, &Sender_HPT_Handler);
 8000608:	4b17      	ldr	r3, [pc, #92]	@ (8000668 <main+0xc4>)
 800060a:	9301      	str	r3, [sp, #4]
 800060c:	2303      	movs	r3, #3
 800060e:	9300      	str	r3, [sp, #0]
 8000610:	2300      	movs	r3, #0
 8000612:	2280      	movs	r2, #128	@ 0x80
 8000614:	4915      	ldr	r1, [pc, #84]	@ (800066c <main+0xc8>)
 8000616:	4816      	ldr	r0, [pc, #88]	@ (8000670 <main+0xcc>)
 8000618:	f003 fc22 	bl	8003e60 <xTaskCreate>
  xTaskCreate(Sender_LPT_Task, "LPT_SEND", 128, (void *)111, 2, &Sender_LPT_Handler);
 800061c:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <main+0xd0>)
 800061e:	9301      	str	r3, [sp, #4]
 8000620:	2302      	movs	r3, #2
 8000622:	9300      	str	r3, [sp, #0]
 8000624:	236f      	movs	r3, #111	@ 0x6f
 8000626:	2280      	movs	r2, #128	@ 0x80
 8000628:	4913      	ldr	r1, [pc, #76]	@ (8000678 <main+0xd4>)
 800062a:	4814      	ldr	r0, [pc, #80]	@ (800067c <main+0xd8>)
 800062c:	f003 fc18 	bl	8003e60 <xTaskCreate>
  xTaskCreate(Receiver_Task, "Receive", 128, NULL, 1, &Receiver_Handler);
 8000630:	4b13      	ldr	r3, [pc, #76]	@ (8000680 <main+0xdc>)
 8000632:	9301      	str	r3, [sp, #4]
 8000634:	2301      	movs	r3, #1
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	2300      	movs	r3, #0
 800063a:	2280      	movs	r2, #128	@ 0x80
 800063c:	4911      	ldr	r1, [pc, #68]	@ (8000684 <main+0xe0>)
 800063e:	4812      	ldr	r0, [pc, #72]	@ (8000688 <main+0xe4>)
 8000640:	f003 fc0e 	bl	8003e60 <xTaskCreate>

  HAL_UART_Receive_IT(&huart2, &Rx_data, 1);
 8000644:	2201      	movs	r2, #1
 8000646:	4911      	ldr	r1, [pc, #68]	@ (800068c <main+0xe8>)
 8000648:	4805      	ldr	r0, [pc, #20]	@ (8000660 <main+0xbc>)
 800064a:	f001 ff24 	bl	8002496 <HAL_UART_Receive_IT>
  vTaskStartScheduler();
 800064e:	f003 fd75 	bl	800413c <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000652:	bf00      	nop
 8000654:	e7fd      	b.n	8000652 <main+0xae>
 8000656:	bf00      	nop
 8000658:	20000324 	.word	0x20000324
 800065c:	08005d40 	.word	0x08005d40
 8000660:	200002d0 	.word	0x200002d0
 8000664:	08005d64 	.word	0x08005d64
 8000668:	20000318 	.word	0x20000318
 800066c:	08005d8c 	.word	0x08005d8c
 8000670:	08000809 	.word	0x08000809
 8000674:	2000031c 	.word	0x2000031c
 8000678:	08005d98 	.word	0x08005d98
 800067c:	08000881 	.word	0x08000881
 8000680:	20000320 	.word	0x20000320
 8000684:	08005da4 	.word	0x08005da4
 8000688:	080008f5 	.word	0x080008f5
 800068c:	20000328 	.word	0x20000328

08000690 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b094      	sub	sp, #80	@ 0x50
 8000694:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000696:	f107 0320 	add.w	r3, r7, #32
 800069a:	2230      	movs	r2, #48	@ 0x30
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f004 fec2 	bl	8005428 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a4:	f107 030c 	add.w	r3, r7, #12
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b4:	2300      	movs	r3, #0
 80006b6:	60bb      	str	r3, [r7, #8]
 80006b8:	4b28      	ldr	r3, [pc, #160]	@ (800075c <SystemClock_Config+0xcc>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006bc:	4a27      	ldr	r2, [pc, #156]	@ (800075c <SystemClock_Config+0xcc>)
 80006be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006c4:	4b25      	ldr	r3, [pc, #148]	@ (800075c <SystemClock_Config+0xcc>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006cc:	60bb      	str	r3, [r7, #8]
 80006ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006d0:	2300      	movs	r3, #0
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	4b22      	ldr	r3, [pc, #136]	@ (8000760 <SystemClock_Config+0xd0>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a21      	ldr	r2, [pc, #132]	@ (8000760 <SystemClock_Config+0xd0>)
 80006da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006de:	6013      	str	r3, [r2, #0]
 80006e0:	4b1f      	ldr	r3, [pc, #124]	@ (8000760 <SystemClock_Config+0xd0>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006e8:	607b      	str	r3, [r7, #4]
 80006ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ec:	2302      	movs	r3, #2
 80006ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f0:	2301      	movs	r3, #1
 80006f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f4:	2310      	movs	r3, #16
 80006f6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f8:	2302      	movs	r3, #2
 80006fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006fc:	2300      	movs	r3, #0
 80006fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000700:	2308      	movs	r3, #8
 8000702:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000704:	23a8      	movs	r3, #168	@ 0xa8
 8000706:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000708:	2302      	movs	r3, #2
 800070a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800070c:	2304      	movs	r3, #4
 800070e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000710:	f107 0320 	add.w	r3, r7, #32
 8000714:	4618      	mov	r0, r3
 8000716:	f000 fe77 	bl	8001408 <HAL_RCC_OscConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000720:	f000 f988 	bl	8000a34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000724:	230f      	movs	r3, #15
 8000726:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000728:	2302      	movs	r3, #2
 800072a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000730:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000734:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000736:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800073a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800073c:	f107 030c 	add.w	r3, r7, #12
 8000740:	2105      	movs	r1, #5
 8000742:	4618      	mov	r0, r3
 8000744:	f001 f8d8 	bl	80018f8 <HAL_RCC_ClockConfig>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800074e:	f000 f971 	bl	8000a34 <Error_Handler>
  }
}
 8000752:	bf00      	nop
 8000754:	3750      	adds	r7, #80	@ 0x50
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40023800 	.word	0x40023800
 8000760:	40007000 	.word	0x40007000

08000764 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000768:	4b11      	ldr	r3, [pc, #68]	@ (80007b0 <MX_USART2_UART_Init+0x4c>)
 800076a:	4a12      	ldr	r2, [pc, #72]	@ (80007b4 <MX_USART2_UART_Init+0x50>)
 800076c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800076e:	4b10      	ldr	r3, [pc, #64]	@ (80007b0 <MX_USART2_UART_Init+0x4c>)
 8000770:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000774:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000776:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <MX_USART2_UART_Init+0x4c>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800077c:	4b0c      	ldr	r3, [pc, #48]	@ (80007b0 <MX_USART2_UART_Init+0x4c>)
 800077e:	2200      	movs	r2, #0
 8000780:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000782:	4b0b      	ldr	r3, [pc, #44]	@ (80007b0 <MX_USART2_UART_Init+0x4c>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000788:	4b09      	ldr	r3, [pc, #36]	@ (80007b0 <MX_USART2_UART_Init+0x4c>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078e:	4b08      	ldr	r3, [pc, #32]	@ (80007b0 <MX_USART2_UART_Init+0x4c>)
 8000790:	2200      	movs	r2, #0
 8000792:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000794:	4b06      	ldr	r3, [pc, #24]	@ (80007b0 <MX_USART2_UART_Init+0x4c>)
 8000796:	2200      	movs	r2, #0
 8000798:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800079a:	4805      	ldr	r0, [pc, #20]	@ (80007b0 <MX_USART2_UART_Init+0x4c>)
 800079c:	f001 fda0 	bl	80022e0 <HAL_UART_Init>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007a6:	f000 f945 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	200002d0 	.word	0x200002d0
 80007b4:	40004400 	.word	0x40004400

080007b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	4b10      	ldr	r3, [pc, #64]	@ (8000804 <MX_GPIO_Init+0x4c>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	4a0f      	ldr	r2, [pc, #60]	@ (8000804 <MX_GPIO_Init+0x4c>)
 80007c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000804 <MX_GPIO_Init+0x4c>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	603b      	str	r3, [r7, #0]
 80007de:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <MX_GPIO_Init+0x4c>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	4a08      	ldr	r2, [pc, #32]	@ (8000804 <MX_GPIO_Init+0x4c>)
 80007e4:	f043 0301 	orr.w	r3, r3, #1
 80007e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ea:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <MX_GPIO_Init+0x4c>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	603b      	str	r3, [r7, #0]
 80007f4:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007f6:	bf00      	nop
 80007f8:	370c      	adds	r7, #12
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	40023800 	.word	0x40023800

08000808 <Sender_HPT_Task>:

/* USER CODE BEGIN 4 */
void Sender_HPT_Task (void *argument)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
	int i=222;
 8000810:	23de      	movs	r3, #222	@ 0xde
 8000812:	60bb      	str	r3, [r7, #8]
	uint32_t TickDelay = pdMS_TO_TICKS(2000);
 8000814:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000818:	617b      	str	r3, [r7, #20]
	while (1)
	{
		char *str = "Entered SENDER_HPT Task\n about to SEND a number to the queue\n\n";
 800081a:	4b15      	ldr	r3, [pc, #84]	@ (8000870 <Sender_HPT_Task+0x68>)
 800081c:	613b      	str	r3, [r7, #16]
		HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 800081e:	6938      	ldr	r0, [r7, #16]
 8000820:	f7ff fcd6 	bl	80001d0 <strlen>
 8000824:	4603      	mov	r3, r0
 8000826:	b29a      	uxth	r2, r3
 8000828:	f04f 33ff 	mov.w	r3, #4294967295
 800082c:	6939      	ldr	r1, [r7, #16]
 800082e:	4811      	ldr	r0, [pc, #68]	@ (8000874 <Sender_HPT_Task+0x6c>)
 8000830:	f001 fda6 	bl	8002380 <HAL_UART_Transmit>

		if(xQueueSend(SimpleQueue, &i, portMAX_DELAY) == pdPASS) {
 8000834:	4b10      	ldr	r3, [pc, #64]	@ (8000878 <Sender_HPT_Task+0x70>)
 8000836:	6818      	ldr	r0, [r3, #0]
 8000838:	f107 0108 	add.w	r1, r7, #8
 800083c:	2300      	movs	r3, #0
 800083e:	f04f 32ff 	mov.w	r2, #4294967295
 8000842:	f002 ff1b 	bl	800367c <xQueueGenericSend>
 8000846:	4603      	mov	r3, r0
 8000848:	2b01      	cmp	r3, #1
 800084a:	d10c      	bne.n	8000866 <Sender_HPT_Task+0x5e>
			char *str2 = " Successfully sent the number to the queue\nLeaving SENDER_High_PT Task\n\n\n";
 800084c:	4b0b      	ldr	r3, [pc, #44]	@ (800087c <Sender_HPT_Task+0x74>)
 800084e:	60fb      	str	r3, [r7, #12]
			HAL_UART_Transmit(&huart2, (uint8_t *)str2, strlen (str2), HAL_MAX_DELAY);
 8000850:	68f8      	ldr	r0, [r7, #12]
 8000852:	f7ff fcbd 	bl	80001d0 <strlen>
 8000856:	4603      	mov	r3, r0
 8000858:	b29a      	uxth	r2, r3
 800085a:	f04f 33ff 	mov.w	r3, #4294967295
 800085e:	68f9      	ldr	r1, [r7, #12]
 8000860:	4804      	ldr	r0, [pc, #16]	@ (8000874 <Sender_HPT_Task+0x6c>)
 8000862:	f001 fd8d 	bl	8002380 <HAL_UART_Transmit>
		}
		vTaskDelay(TickDelay);
 8000866:	6978      	ldr	r0, [r7, #20]
 8000868:	f003 fc32 	bl	80040d0 <vTaskDelay>
	{
 800086c:	e7d5      	b.n	800081a <Sender_HPT_Task+0x12>
 800086e:	bf00      	nop
 8000870:	08005dac 	.word	0x08005dac
 8000874:	200002d0 	.word	0x200002d0
 8000878:	20000324 	.word	0x20000324
 800087c:	08005dec 	.word	0x08005dec

08000880 <Sender_LPT_Task>:
	}
}

void Sender_LPT_Task (void *argument)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
	int ToSend;
	uint32_t TickDelay = pdMS_TO_TICKS(1000);
 8000888:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800088c:	617b      	str	r3, [r7, #20]
	while (1)
	{
		ToSend = (int) argument;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	60bb      	str	r3, [r7, #8]
		char *str = "Entered SENDER_LPT Task\n about to SEND a number to the queue\n\n";
 8000892:	4b14      	ldr	r3, [pc, #80]	@ (80008e4 <Sender_LPT_Task+0x64>)
 8000894:	613b      	str	r3, [r7, #16]
		HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 8000896:	6938      	ldr	r0, [r7, #16]
 8000898:	f7ff fc9a 	bl	80001d0 <strlen>
 800089c:	4603      	mov	r3, r0
 800089e:	b29a      	uxth	r2, r3
 80008a0:	f04f 33ff 	mov.w	r3, #4294967295
 80008a4:	6939      	ldr	r1, [r7, #16]
 80008a6:	4810      	ldr	r0, [pc, #64]	@ (80008e8 <Sender_LPT_Task+0x68>)
 80008a8:	f001 fd6a 	bl	8002380 <HAL_UART_Transmit>
		xQueueSend(SimpleQueue, &ToSend, portMAX_DELAY);
 80008ac:	4b0f      	ldr	r3, [pc, #60]	@ (80008ec <Sender_LPT_Task+0x6c>)
 80008ae:	6818      	ldr	r0, [r3, #0]
 80008b0:	f107 0108 	add.w	r1, r7, #8
 80008b4:	2300      	movs	r3, #0
 80008b6:	f04f 32ff 	mov.w	r2, #4294967295
 80008ba:	f002 fedf 	bl	800367c <xQueueGenericSend>

		char *str2 = " Successfully sent the number to the queue\nLeaving SENDER_Low_PT Task\n\n\n";
 80008be:	4b0c      	ldr	r3, [pc, #48]	@ (80008f0 <Sender_LPT_Task+0x70>)
 80008c0:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit(&huart2, (uint8_t *)str2, strlen (str2), HAL_MAX_DELAY);
 80008c2:	68f8      	ldr	r0, [r7, #12]
 80008c4:	f7ff fc84 	bl	80001d0 <strlen>
 80008c8:	4603      	mov	r3, r0
 80008ca:	b29a      	uxth	r2, r3
 80008cc:	f04f 33ff 	mov.w	r3, #4294967295
 80008d0:	68f9      	ldr	r1, [r7, #12]
 80008d2:	4805      	ldr	r0, [pc, #20]	@ (80008e8 <Sender_LPT_Task+0x68>)
 80008d4:	f001 fd54 	bl	8002380 <HAL_UART_Transmit>
		vTaskDelay(TickDelay);
 80008d8:	6978      	ldr	r0, [r7, #20]
 80008da:	f003 fbf9 	bl	80040d0 <vTaskDelay>
	{
 80008de:	bf00      	nop
 80008e0:	e7d5      	b.n	800088e <Sender_LPT_Task+0xe>
 80008e2:	bf00      	nop
 80008e4:	08005e38 	.word	0x08005e38
 80008e8:	200002d0 	.word	0x200002d0
 80008ec:	20000324 	.word	0x20000324
 80008f0:	08005e78 	.word	0x08005e78

080008f4 <Receiver_Task>:
	}
}


void Receiver_Task (void *argument)
{
 80008f4:	b5b0      	push	{r4, r5, r7, lr}
 80008f6:	b09e      	sub	sp, #120	@ 0x78
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
	int received=0;
 80008fc:	2300      	movs	r3, #0
 80008fe:	673b      	str	r3, [r7, #112]	@ 0x70
	uint32_t TickDelay = pdMS_TO_TICKS(3000);
 8000900:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8000904:	677b      	str	r3, [r7, #116]	@ 0x74
	while (1)
	{
		char str[100];
		strcpy(str, "Entered RECEIVER Task\n about to RECEIVE a number from the queue");
 8000906:	f107 030c 	add.w	r3, r7, #12
 800090a:	4a1d      	ldr	r2, [pc, #116]	@ (8000980 <Receiver_Task+0x8c>)
 800090c:	461c      	mov	r4, r3
 800090e:	4615      	mov	r5, r2
 8000910:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000912:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000914:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000916:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000918:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800091a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800091c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000920:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		if (xQueueReceive(SimpleQueue, &received, portMAX_DELAY) != pdTRUE)
 8000924:	4b17      	ldr	r3, [pc, #92]	@ (8000984 <Receiver_Task+0x90>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 800092c:	f04f 32ff 	mov.w	r2, #4294967295
 8000930:	4618      	mov	r0, r3
 8000932:	f003 f843 	bl	80039bc <xQueueReceive>
 8000936:	4603      	mov	r3, r0
 8000938:	2b01      	cmp	r3, #1
 800093a:	d007      	beq.n	800094c <Receiver_Task+0x58>
		{
			HAL_UART_Transmit(&huart2, (uint8_t *)"Error in Receiving from Queue\n\n", 31, 1000);
 800093c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000940:	221f      	movs	r2, #31
 8000942:	4911      	ldr	r1, [pc, #68]	@ (8000988 <Receiver_Task+0x94>)
 8000944:	4811      	ldr	r0, [pc, #68]	@ (800098c <Receiver_Task+0x98>)
 8000946:	f001 fd1b 	bl	8002380 <HAL_UART_Transmit>
 800094a:	e014      	b.n	8000976 <Receiver_Task+0x82>
		}
		else
		{
			sprintf(str, " Successfully RECEIVED the number %d to the queue\nLeaving RECEIVER Task\n\n\n",received);
 800094c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800094e:	f107 030c 	add.w	r3, r7, #12
 8000952:	490f      	ldr	r1, [pc, #60]	@ (8000990 <Receiver_Task+0x9c>)
 8000954:	4618      	mov	r0, r3
 8000956:	f004 fd47 	bl	80053e8 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 800095a:	f107 030c 	add.w	r3, r7, #12
 800095e:	4618      	mov	r0, r3
 8000960:	f7ff fc36 	bl	80001d0 <strlen>
 8000964:	4603      	mov	r3, r0
 8000966:	b29a      	uxth	r2, r3
 8000968:	f107 010c 	add.w	r1, r7, #12
 800096c:	f04f 33ff 	mov.w	r3, #4294967295
 8000970:	4806      	ldr	r0, [pc, #24]	@ (800098c <Receiver_Task+0x98>)
 8000972:	f001 fd05 	bl	8002380 <HAL_UART_Transmit>
		}
		vTaskDelay(TickDelay);
 8000976:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000978:	f003 fbaa 	bl	80040d0 <vTaskDelay>
	{
 800097c:	e7c3      	b.n	8000906 <Receiver_Task+0x12>
 800097e:	bf00      	nop
 8000980:	08005ec4 	.word	0x08005ec4
 8000984:	20000324 	.word	0x20000324
 8000988:	08005f04 	.word	0x08005f04
 800098c:	200002d0 	.word	0x200002d0
 8000990:	08005f24 	.word	0x08005f24

08000994 <HAL_UART_RxCpltCallback>:
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(huart, &Rx_data, 1);
 800099c:	2201      	movs	r2, #1
 800099e:	4917      	ldr	r1, [pc, #92]	@ (80009fc <HAL_UART_RxCpltCallback+0x68>)
 80009a0:	6878      	ldr	r0, [r7, #4]
 80009a2:	f001 fd78 	bl	8002496 <HAL_UART_Receive_IT>
	int ToSend = 123456789;
 80009a6:	4b16      	ldr	r3, [pc, #88]	@ (8000a00 <HAL_UART_RxCpltCallback+0x6c>)
 80009a8:	60fb      	str	r3, [r7, #12]
	if (Rx_data == 'r')
 80009aa:	4b14      	ldr	r3, [pc, #80]	@ (80009fc <HAL_UART_RxCpltCallback+0x68>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	2b72      	cmp	r3, #114	@ 0x72
 80009b0:	d11f      	bne.n	80009f2 <HAL_UART_RxCpltCallback+0x5e>
	{
		 /* The xHigherPriorityTaskWoken parameter must be initialized to pdFALSE as
		 it will get set to pdTRUE inside the interrupt safe API function if a
		 context switch is required. */
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80009b2:	2300      	movs	r3, #0
 80009b4:	60bb      	str	r3, [r7, #8]

		if (xQueueSendToFrontFromISR(SimpleQueue, &ToSend, &xHigherPriorityTaskWoken) == pdPASS)
 80009b6:	4b13      	ldr	r3, [pc, #76]	@ (8000a04 <HAL_UART_RxCpltCallback+0x70>)
 80009b8:	6818      	ldr	r0, [r3, #0]
 80009ba:	f107 0208 	add.w	r2, r7, #8
 80009be:	f107 010c 	add.w	r1, r7, #12
 80009c2:	2301      	movs	r3, #1
 80009c4:	f002 ff5c 	bl	8003880 <xQueueGenericSendFromISR>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d106      	bne.n	80009dc <HAL_UART_RxCpltCallback+0x48>
		{
			HAL_UART_Transmit(huart, (uint8_t *)"\n\nSent from ISR\n\n", 17, 500);
 80009ce:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80009d2:	2211      	movs	r2, #17
 80009d4:	490c      	ldr	r1, [pc, #48]	@ (8000a08 <HAL_UART_RxCpltCallback+0x74>)
 80009d6:	6878      	ldr	r0, [r7, #4]
 80009d8:	f001 fcd2 	bl	8002380 <HAL_UART_Transmit>
		 xHigherPriorityTaskWoken was set to pdTRUE inside xSemaphoreGiveFromISR()
		 then calling portEND_SWITCHING_ISR() will request a context switch. If
		 xHigherPriorityTaskWoken is still pdFALSE then calling
		 portEND_SWITCHING_ISR() will have no effect */

		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d007      	beq.n	80009f2 <HAL_UART_RxCpltCallback+0x5e>
 80009e2:	4b0a      	ldr	r3, [pc, #40]	@ (8000a0c <HAL_UART_RxCpltCallback+0x78>)
 80009e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	f3bf 8f4f 	dsb	sy
 80009ee:	f3bf 8f6f 	isb	sy
	}
}
 80009f2:	bf00      	nop
 80009f4:	3710      	adds	r7, #16
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	20000328 	.word	0x20000328
 8000a00:	075bcd15 	.word	0x075bcd15
 8000a04:	20000324 	.word	0x20000324
 8000a08:	08005f70 	.word	0x08005f70
 8000a0c:	e000ed04 	.word	0xe000ed04

08000a10 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a04      	ldr	r2, [pc, #16]	@ (8000a30 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d101      	bne.n	8000a26 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a22:	f000 f9c1 	bl	8000da8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a26:	bf00      	nop
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40010000 	.word	0x40010000

08000a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a38:	b672      	cpsid	i
}
 8000a3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <Error_Handler+0x8>

08000a40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	607b      	str	r3, [r7, #4]
 8000a4a:	4b12      	ldr	r3, [pc, #72]	@ (8000a94 <HAL_MspInit+0x54>)
 8000a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a4e:	4a11      	ldr	r2, [pc, #68]	@ (8000a94 <HAL_MspInit+0x54>)
 8000a50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a54:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a56:	4b0f      	ldr	r3, [pc, #60]	@ (8000a94 <HAL_MspInit+0x54>)
 8000a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a5e:	607b      	str	r3, [r7, #4]
 8000a60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	603b      	str	r3, [r7, #0]
 8000a66:	4b0b      	ldr	r3, [pc, #44]	@ (8000a94 <HAL_MspInit+0x54>)
 8000a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a94 <HAL_MspInit+0x54>)
 8000a6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a72:	4b08      	ldr	r3, [pc, #32]	@ (8000a94 <HAL_MspInit+0x54>)
 8000a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a7a:	603b      	str	r3, [r7, #0]
 8000a7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	210f      	movs	r1, #15
 8000a82:	f06f 0001 	mvn.w	r0, #1
 8000a86:	f000 fa67 	bl	8000f58 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a8a:	bf00      	nop
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	40023800 	.word	0x40023800

08000a98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08a      	sub	sp, #40	@ 0x28
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
 8000aae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a1d      	ldr	r2, [pc, #116]	@ (8000b2c <HAL_UART_MspInit+0x94>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d133      	bne.n	8000b22 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	613b      	str	r3, [r7, #16]
 8000abe:	4b1c      	ldr	r3, [pc, #112]	@ (8000b30 <HAL_UART_MspInit+0x98>)
 8000ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac2:	4a1b      	ldr	r2, [pc, #108]	@ (8000b30 <HAL_UART_MspInit+0x98>)
 8000ac4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ac8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aca:	4b19      	ldr	r3, [pc, #100]	@ (8000b30 <HAL_UART_MspInit+0x98>)
 8000acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ad2:	613b      	str	r3, [r7, #16]
 8000ad4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	60fb      	str	r3, [r7, #12]
 8000ada:	4b15      	ldr	r3, [pc, #84]	@ (8000b30 <HAL_UART_MspInit+0x98>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ade:	4a14      	ldr	r2, [pc, #80]	@ (8000b30 <HAL_UART_MspInit+0x98>)
 8000ae0:	f043 0301 	orr.w	r3, r3, #1
 8000ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae6:	4b12      	ldr	r3, [pc, #72]	@ (8000b30 <HAL_UART_MspInit+0x98>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	f003 0301 	and.w	r3, r3, #1
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000af2:	230c      	movs	r3, #12
 8000af4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af6:	2302      	movs	r3, #2
 8000af8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000afe:	2303      	movs	r3, #3
 8000b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b02:	2307      	movs	r3, #7
 8000b04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b06:	f107 0314 	add.w	r3, r7, #20
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4809      	ldr	r0, [pc, #36]	@ (8000b34 <HAL_UART_MspInit+0x9c>)
 8000b0e:	f000 fadf 	bl	80010d0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000b12:	2200      	movs	r2, #0
 8000b14:	2105      	movs	r1, #5
 8000b16:	2026      	movs	r0, #38	@ 0x26
 8000b18:	f000 fa1e 	bl	8000f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b1c:	2026      	movs	r0, #38	@ 0x26
 8000b1e:	f000 fa37 	bl	8000f90 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b22:	bf00      	nop
 8000b24:	3728      	adds	r7, #40	@ 0x28
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40004400 	.word	0x40004400
 8000b30:	40023800 	.word	0x40023800
 8000b34:	40020000 	.word	0x40020000

08000b38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08c      	sub	sp, #48	@ 0x30
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000b40:	2300      	movs	r3, #0
 8000b42:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000b44:	2300      	movs	r3, #0
 8000b46:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000b48:	2300      	movs	r3, #0
 8000b4a:	60bb      	str	r3, [r7, #8]
 8000b4c:	4b2f      	ldr	r3, [pc, #188]	@ (8000c0c <HAL_InitTick+0xd4>)
 8000b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b50:	4a2e      	ldr	r2, [pc, #184]	@ (8000c0c <HAL_InitTick+0xd4>)
 8000b52:	f043 0301 	orr.w	r3, r3, #1
 8000b56:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b58:	4b2c      	ldr	r3, [pc, #176]	@ (8000c0c <HAL_InitTick+0xd4>)
 8000b5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b5c:	f003 0301 	and.w	r3, r3, #1
 8000b60:	60bb      	str	r3, [r7, #8]
 8000b62:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b64:	f107 020c 	add.w	r2, r7, #12
 8000b68:	f107 0310 	add.w	r3, r7, #16
 8000b6c:	4611      	mov	r1, r2
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f001 f8e2 	bl	8001d38 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000b74:	f001 f8cc 	bl	8001d10 <HAL_RCC_GetPCLK2Freq>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b80:	4a23      	ldr	r2, [pc, #140]	@ (8000c10 <HAL_InitTick+0xd8>)
 8000b82:	fba2 2303 	umull	r2, r3, r2, r3
 8000b86:	0c9b      	lsrs	r3, r3, #18
 8000b88:	3b01      	subs	r3, #1
 8000b8a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000b8c:	4b21      	ldr	r3, [pc, #132]	@ (8000c14 <HAL_InitTick+0xdc>)
 8000b8e:	4a22      	ldr	r2, [pc, #136]	@ (8000c18 <HAL_InitTick+0xe0>)
 8000b90:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000b92:	4b20      	ldr	r3, [pc, #128]	@ (8000c14 <HAL_InitTick+0xdc>)
 8000b94:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b98:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000b9a:	4a1e      	ldr	r2, [pc, #120]	@ (8000c14 <HAL_InitTick+0xdc>)
 8000b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b9e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c14 <HAL_InitTick+0xdc>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8000c14 <HAL_InitTick+0xdc>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bac:	4b19      	ldr	r3, [pc, #100]	@ (8000c14 <HAL_InitTick+0xdc>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000bb2:	4818      	ldr	r0, [pc, #96]	@ (8000c14 <HAL_InitTick+0xdc>)
 8000bb4:	f001 f8f2 	bl	8001d9c <HAL_TIM_Base_Init>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000bbe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d11b      	bne.n	8000bfe <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000bc6:	4813      	ldr	r0, [pc, #76]	@ (8000c14 <HAL_InitTick+0xdc>)
 8000bc8:	f001 f942 	bl	8001e50 <HAL_TIM_Base_Start_IT>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000bd2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d111      	bne.n	8000bfe <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000bda:	2019      	movs	r0, #25
 8000bdc:	f000 f9d8 	bl	8000f90 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2b0f      	cmp	r3, #15
 8000be4:	d808      	bhi.n	8000bf8 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000be6:	2200      	movs	r2, #0
 8000be8:	6879      	ldr	r1, [r7, #4]
 8000bea:	2019      	movs	r0, #25
 8000bec:	f000 f9b4 	bl	8000f58 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bf0:	4a0a      	ldr	r2, [pc, #40]	@ (8000c1c <HAL_InitTick+0xe4>)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	6013      	str	r3, [r2, #0]
 8000bf6:	e002      	b.n	8000bfe <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000bfe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3730      	adds	r7, #48	@ 0x30
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40023800 	.word	0x40023800
 8000c10:	431bde83 	.word	0x431bde83
 8000c14:	2000032c 	.word	0x2000032c
 8000c18:	40010000 	.word	0x40010000
 8000c1c:	20000004 	.word	0x20000004

08000c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <NMI_Handler+0x4>

08000c28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <HardFault_Handler+0x4>

08000c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <MemManage_Handler+0x4>

08000c38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c3c:	bf00      	nop
 8000c3e:	e7fd      	b.n	8000c3c <BusFault_Handler+0x4>

08000c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c44:	bf00      	nop
 8000c46:	e7fd      	b.n	8000c44 <UsageFault_Handler+0x4>

08000c48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
	...

08000c58 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c5c:	4802      	ldr	r0, [pc, #8]	@ (8000c68 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000c5e:	f001 f967 	bl	8001f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	2000032c 	.word	0x2000032c

08000c6c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c70:	4802      	ldr	r0, [pc, #8]	@ (8000c7c <USART2_IRQHandler+0x10>)
 8000c72:	f001 fc35 	bl	80024e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	200002d0 	.word	0x200002d0

08000c80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b086      	sub	sp, #24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c88:	4a14      	ldr	r2, [pc, #80]	@ (8000cdc <_sbrk+0x5c>)
 8000c8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ce0 <_sbrk+0x60>)
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c94:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <_sbrk+0x64>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d102      	bne.n	8000ca2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ce4 <_sbrk+0x64>)
 8000c9e:	4a12      	ldr	r2, [pc, #72]	@ (8000ce8 <_sbrk+0x68>)
 8000ca0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ca2:	4b10      	ldr	r3, [pc, #64]	@ (8000ce4 <_sbrk+0x64>)
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4413      	add	r3, r2
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d207      	bcs.n	8000cc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb0:	f004 fbc2 	bl	8005438 <__errno>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	220c      	movs	r2, #12
 8000cb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cba:	f04f 33ff 	mov.w	r3, #4294967295
 8000cbe:	e009      	b.n	8000cd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc0:	4b08      	ldr	r3, [pc, #32]	@ (8000ce4 <_sbrk+0x64>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cc6:	4b07      	ldr	r3, [pc, #28]	@ (8000ce4 <_sbrk+0x64>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	4a05      	ldr	r2, [pc, #20]	@ (8000ce4 <_sbrk+0x64>)
 8000cd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cd2:	68fb      	ldr	r3, [r7, #12]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3718      	adds	r7, #24
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	20020000 	.word	0x20020000
 8000ce0:	00000400 	.word	0x00000400
 8000ce4:	20000374 	.word	0x20000374
 8000ce8:	20004218 	.word	0x20004218

08000cec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cf0:	4b06      	ldr	r3, [pc, #24]	@ (8000d0c <SystemInit+0x20>)
 8000cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cf6:	4a05      	ldr	r2, [pc, #20]	@ (8000d0c <SystemInit+0x20>)
 8000cf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	e000ed00 	.word	0xe000ed00

08000d10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d48 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d14:	f7ff ffea 	bl	8000cec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d18:	480c      	ldr	r0, [pc, #48]	@ (8000d4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d1a:	490d      	ldr	r1, [pc, #52]	@ (8000d50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d20:	e002      	b.n	8000d28 <LoopCopyDataInit>

08000d22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d26:	3304      	adds	r3, #4

08000d28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d2c:	d3f9      	bcc.n	8000d22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d30:	4c0a      	ldr	r4, [pc, #40]	@ (8000d5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d34:	e001      	b.n	8000d3a <LoopFillZerobss>

08000d36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d38:	3204      	adds	r2, #4

08000d3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d3c:	d3fb      	bcc.n	8000d36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d3e:	f004 fb81 	bl	8005444 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d42:	f7ff fc2f 	bl	80005a4 <main>
  bx  lr    
 8000d46:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d50:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000d54:	08005fe8 	.word	0x08005fe8
  ldr r2, =_sbss
 8000d58:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000d5c:	20004218 	.word	0x20004218

08000d60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d60:	e7fe      	b.n	8000d60 <ADC_IRQHandler>
	...

08000d64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d68:	4b0e      	ldr	r3, [pc, #56]	@ (8000da4 <HAL_Init+0x40>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000da4 <HAL_Init+0x40>)
 8000d6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d74:	4b0b      	ldr	r3, [pc, #44]	@ (8000da4 <HAL_Init+0x40>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a0a      	ldr	r2, [pc, #40]	@ (8000da4 <HAL_Init+0x40>)
 8000d7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d80:	4b08      	ldr	r3, [pc, #32]	@ (8000da4 <HAL_Init+0x40>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a07      	ldr	r2, [pc, #28]	@ (8000da4 <HAL_Init+0x40>)
 8000d86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d8c:	2003      	movs	r0, #3
 8000d8e:	f000 f8d8 	bl	8000f42 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d92:	200f      	movs	r0, #15
 8000d94:	f7ff fed0 	bl	8000b38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d98:	f7ff fe52 	bl	8000a40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d9c:	2300      	movs	r3, #0
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	40023c00 	.word	0x40023c00

08000da8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dac:	4b06      	ldr	r3, [pc, #24]	@ (8000dc8 <HAL_IncTick+0x20>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	461a      	mov	r2, r3
 8000db2:	4b06      	ldr	r3, [pc, #24]	@ (8000dcc <HAL_IncTick+0x24>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4413      	add	r3, r2
 8000db8:	4a04      	ldr	r2, [pc, #16]	@ (8000dcc <HAL_IncTick+0x24>)
 8000dba:	6013      	str	r3, [r2, #0]
}
 8000dbc:	bf00      	nop
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	20000008 	.word	0x20000008
 8000dcc:	20000378 	.word	0x20000378

08000dd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000dd4:	4b03      	ldr	r3, [pc, #12]	@ (8000de4 <HAL_GetTick+0x14>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	20000378 	.word	0x20000378

08000de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b085      	sub	sp, #20
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	f003 0307 	and.w	r3, r3, #7
 8000df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000df8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e2c <__NVIC_SetPriorityGrouping+0x44>)
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dfe:	68ba      	ldr	r2, [r7, #8]
 8000e00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e04:	4013      	ands	r3, r2
 8000e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e1a:	4a04      	ldr	r2, [pc, #16]	@ (8000e2c <__NVIC_SetPriorityGrouping+0x44>)
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	60d3      	str	r3, [r2, #12]
}
 8000e20:	bf00      	nop
 8000e22:	3714      	adds	r7, #20
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e34:	4b04      	ldr	r3, [pc, #16]	@ (8000e48 <__NVIC_GetPriorityGrouping+0x18>)
 8000e36:	68db      	ldr	r3, [r3, #12]
 8000e38:	0a1b      	lsrs	r3, r3, #8
 8000e3a:	f003 0307 	and.w	r3, r3, #7
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr
 8000e48:	e000ed00 	.word	0xe000ed00

08000e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	db0b      	blt.n	8000e76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	f003 021f 	and.w	r2, r3, #31
 8000e64:	4907      	ldr	r1, [pc, #28]	@ (8000e84 <__NVIC_EnableIRQ+0x38>)
 8000e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6a:	095b      	lsrs	r3, r3, #5
 8000e6c:	2001      	movs	r0, #1
 8000e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e76:	bf00      	nop
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	e000e100 	.word	0xe000e100

08000e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	6039      	str	r1, [r7, #0]
 8000e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	db0a      	blt.n	8000eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	b2da      	uxtb	r2, r3
 8000ea0:	490c      	ldr	r1, [pc, #48]	@ (8000ed4 <__NVIC_SetPriority+0x4c>)
 8000ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea6:	0112      	lsls	r2, r2, #4
 8000ea8:	b2d2      	uxtb	r2, r2
 8000eaa:	440b      	add	r3, r1
 8000eac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eb0:	e00a      	b.n	8000ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	b2da      	uxtb	r2, r3
 8000eb6:	4908      	ldr	r1, [pc, #32]	@ (8000ed8 <__NVIC_SetPriority+0x50>)
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	f003 030f 	and.w	r3, r3, #15
 8000ebe:	3b04      	subs	r3, #4
 8000ec0:	0112      	lsls	r2, r2, #4
 8000ec2:	b2d2      	uxtb	r2, r2
 8000ec4:	440b      	add	r3, r1
 8000ec6:	761a      	strb	r2, [r3, #24]
}
 8000ec8:	bf00      	nop
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	e000e100 	.word	0xe000e100
 8000ed8:	e000ed00 	.word	0xe000ed00

08000edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b089      	sub	sp, #36	@ 0x24
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60f8      	str	r0, [r7, #12]
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	f003 0307 	and.w	r3, r3, #7
 8000eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ef0:	69fb      	ldr	r3, [r7, #28]
 8000ef2:	f1c3 0307 	rsb	r3, r3, #7
 8000ef6:	2b04      	cmp	r3, #4
 8000ef8:	bf28      	it	cs
 8000efa:	2304      	movcs	r3, #4
 8000efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000efe:	69fb      	ldr	r3, [r7, #28]
 8000f00:	3304      	adds	r3, #4
 8000f02:	2b06      	cmp	r3, #6
 8000f04:	d902      	bls.n	8000f0c <NVIC_EncodePriority+0x30>
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	3b03      	subs	r3, #3
 8000f0a:	e000      	b.n	8000f0e <NVIC_EncodePriority+0x32>
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f10:	f04f 32ff 	mov.w	r2, #4294967295
 8000f14:	69bb      	ldr	r3, [r7, #24]
 8000f16:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1a:	43da      	mvns	r2, r3
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	401a      	ands	r2, r3
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f24:	f04f 31ff 	mov.w	r1, #4294967295
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f2e:	43d9      	mvns	r1, r3
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f34:	4313      	orrs	r3, r2
         );
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3724      	adds	r7, #36	@ 0x24
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr

08000f42 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f42:	b580      	push	{r7, lr}
 8000f44:	b082      	sub	sp, #8
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f4a:	6878      	ldr	r0, [r7, #4]
 8000f4c:	f7ff ff4c 	bl	8000de8 <__NVIC_SetPriorityGrouping>
}
 8000f50:	bf00      	nop
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4603      	mov	r3, r0
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
 8000f64:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f6a:	f7ff ff61 	bl	8000e30 <__NVIC_GetPriorityGrouping>
 8000f6e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	68b9      	ldr	r1, [r7, #8]
 8000f74:	6978      	ldr	r0, [r7, #20]
 8000f76:	f7ff ffb1 	bl	8000edc <NVIC_EncodePriority>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f80:	4611      	mov	r1, r2
 8000f82:	4618      	mov	r0, r3
 8000f84:	f7ff ff80 	bl	8000e88 <__NVIC_SetPriority>
}
 8000f88:	bf00      	nop
 8000f8a:	3718      	adds	r7, #24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff ff54 	bl	8000e4c <__NVIC_EnableIRQ>
}
 8000fa4:	bf00      	nop
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fb8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000fba:	f7ff ff09 	bl	8000dd0 <HAL_GetTick>
 8000fbe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d008      	beq.n	8000fde <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2280      	movs	r2, #128	@ 0x80
 8000fd0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e052      	b.n	8001084 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f022 0216 	bic.w	r2, r2, #22
 8000fec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	695a      	ldr	r2, [r3, #20]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000ffc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001002:	2b00      	cmp	r3, #0
 8001004:	d103      	bne.n	800100e <HAL_DMA_Abort+0x62>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800100a:	2b00      	cmp	r3, #0
 800100c:	d007      	beq.n	800101e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f022 0208 	bic.w	r2, r2, #8
 800101c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f022 0201 	bic.w	r2, r2, #1
 800102c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800102e:	e013      	b.n	8001058 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001030:	f7ff fece 	bl	8000dd0 <HAL_GetTick>
 8001034:	4602      	mov	r2, r0
 8001036:	68bb      	ldr	r3, [r7, #8]
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	2b05      	cmp	r3, #5
 800103c:	d90c      	bls.n	8001058 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2220      	movs	r2, #32
 8001042:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2203      	movs	r2, #3
 8001048:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2200      	movs	r2, #0
 8001050:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001054:	2303      	movs	r3, #3
 8001056:	e015      	b.n	8001084 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f003 0301 	and.w	r3, r3, #1
 8001062:	2b00      	cmp	r3, #0
 8001064:	d1e4      	bne.n	8001030 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800106a:	223f      	movs	r2, #63	@ 0x3f
 800106c:	409a      	lsls	r2, r3
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2201      	movs	r2, #1
 8001076:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001082:	2300      	movs	r3, #0
}
 8001084:	4618      	mov	r0, r3
 8001086:	3710      	adds	r7, #16
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800109a:	b2db      	uxtb	r3, r3
 800109c:	2b02      	cmp	r3, #2
 800109e:	d004      	beq.n	80010aa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2280      	movs	r2, #128	@ 0x80
 80010a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e00c      	b.n	80010c4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2205      	movs	r2, #5
 80010ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f022 0201 	bic.w	r2, r2, #1
 80010c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80010c2:	2300      	movs	r3, #0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b089      	sub	sp, #36	@ 0x24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010da:	2300      	movs	r3, #0
 80010dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010e2:	2300      	movs	r3, #0
 80010e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010e6:	2300      	movs	r3, #0
 80010e8:	61fb      	str	r3, [r7, #28]
 80010ea:	e16b      	b.n	80013c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010ec:	2201      	movs	r2, #1
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	697a      	ldr	r2, [r7, #20]
 80010fc:	4013      	ands	r3, r2
 80010fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001100:	693a      	ldr	r2, [r7, #16]
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	429a      	cmp	r2, r3
 8001106:	f040 815a 	bne.w	80013be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f003 0303 	and.w	r3, r3, #3
 8001112:	2b01      	cmp	r3, #1
 8001114:	d005      	beq.n	8001122 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800111e:	2b02      	cmp	r3, #2
 8001120:	d130      	bne.n	8001184 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	689b      	ldr	r3, [r3, #8]
 8001126:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	005b      	lsls	r3, r3, #1
 800112c:	2203      	movs	r2, #3
 800112e:	fa02 f303 	lsl.w	r3, r2, r3
 8001132:	43db      	mvns	r3, r3
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	4013      	ands	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	68da      	ldr	r2, [r3, #12]
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	fa02 f303 	lsl.w	r3, r2, r3
 8001146:	69ba      	ldr	r2, [r7, #24]
 8001148:	4313      	orrs	r3, r2
 800114a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001158:	2201      	movs	r2, #1
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	43db      	mvns	r3, r3
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	4013      	ands	r3, r2
 8001166:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	091b      	lsrs	r3, r3, #4
 800116e:	f003 0201 	and.w	r2, r3, #1
 8001172:	69fb      	ldr	r3, [r7, #28]
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	4313      	orrs	r3, r2
 800117c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f003 0303 	and.w	r3, r3, #3
 800118c:	2b03      	cmp	r3, #3
 800118e:	d017      	beq.n	80011c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	2203      	movs	r2, #3
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	43db      	mvns	r3, r3
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	4013      	ands	r3, r2
 80011a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	689a      	ldr	r2, [r3, #8]
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f003 0303 	and.w	r3, r3, #3
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	d123      	bne.n	8001214 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	08da      	lsrs	r2, r3, #3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	3208      	adds	r2, #8
 80011d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	f003 0307 	and.w	r3, r3, #7
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	220f      	movs	r2, #15
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	43db      	mvns	r3, r3
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	4013      	ands	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	691a      	ldr	r2, [r3, #16]
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	4313      	orrs	r3, r2
 8001204:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	08da      	lsrs	r2, r3, #3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	3208      	adds	r2, #8
 800120e:	69b9      	ldr	r1, [r7, #24]
 8001210:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	2203      	movs	r2, #3
 8001220:	fa02 f303 	lsl.w	r3, r2, r3
 8001224:	43db      	mvns	r3, r3
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	4013      	ands	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f003 0203 	and.w	r2, r3, #3
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	fa02 f303 	lsl.w	r3, r2, r3
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	4313      	orrs	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001250:	2b00      	cmp	r3, #0
 8001252:	f000 80b4 	beq.w	80013be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	4b60      	ldr	r3, [pc, #384]	@ (80013dc <HAL_GPIO_Init+0x30c>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800125e:	4a5f      	ldr	r2, [pc, #380]	@ (80013dc <HAL_GPIO_Init+0x30c>)
 8001260:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001264:	6453      	str	r3, [r2, #68]	@ 0x44
 8001266:	4b5d      	ldr	r3, [pc, #372]	@ (80013dc <HAL_GPIO_Init+0x30c>)
 8001268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800126a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001272:	4a5b      	ldr	r2, [pc, #364]	@ (80013e0 <HAL_GPIO_Init+0x310>)
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	089b      	lsrs	r3, r3, #2
 8001278:	3302      	adds	r3, #2
 800127a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800127e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	f003 0303 	and.w	r3, r3, #3
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	220f      	movs	r2, #15
 800128a:	fa02 f303 	lsl.w	r3, r2, r3
 800128e:	43db      	mvns	r3, r3
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	4013      	ands	r3, r2
 8001294:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a52      	ldr	r2, [pc, #328]	@ (80013e4 <HAL_GPIO_Init+0x314>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d02b      	beq.n	80012f6 <HAL_GPIO_Init+0x226>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a51      	ldr	r2, [pc, #324]	@ (80013e8 <HAL_GPIO_Init+0x318>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d025      	beq.n	80012f2 <HAL_GPIO_Init+0x222>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a50      	ldr	r2, [pc, #320]	@ (80013ec <HAL_GPIO_Init+0x31c>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d01f      	beq.n	80012ee <HAL_GPIO_Init+0x21e>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a4f      	ldr	r2, [pc, #316]	@ (80013f0 <HAL_GPIO_Init+0x320>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d019      	beq.n	80012ea <HAL_GPIO_Init+0x21a>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a4e      	ldr	r2, [pc, #312]	@ (80013f4 <HAL_GPIO_Init+0x324>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d013      	beq.n	80012e6 <HAL_GPIO_Init+0x216>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a4d      	ldr	r2, [pc, #308]	@ (80013f8 <HAL_GPIO_Init+0x328>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d00d      	beq.n	80012e2 <HAL_GPIO_Init+0x212>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a4c      	ldr	r2, [pc, #304]	@ (80013fc <HAL_GPIO_Init+0x32c>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d007      	beq.n	80012de <HAL_GPIO_Init+0x20e>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a4b      	ldr	r2, [pc, #300]	@ (8001400 <HAL_GPIO_Init+0x330>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d101      	bne.n	80012da <HAL_GPIO_Init+0x20a>
 80012d6:	2307      	movs	r3, #7
 80012d8:	e00e      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012da:	2308      	movs	r3, #8
 80012dc:	e00c      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012de:	2306      	movs	r3, #6
 80012e0:	e00a      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012e2:	2305      	movs	r3, #5
 80012e4:	e008      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012e6:	2304      	movs	r3, #4
 80012e8:	e006      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012ea:	2303      	movs	r3, #3
 80012ec:	e004      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012ee:	2302      	movs	r3, #2
 80012f0:	e002      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012f2:	2301      	movs	r3, #1
 80012f4:	e000      	b.n	80012f8 <HAL_GPIO_Init+0x228>
 80012f6:	2300      	movs	r3, #0
 80012f8:	69fa      	ldr	r2, [r7, #28]
 80012fa:	f002 0203 	and.w	r2, r2, #3
 80012fe:	0092      	lsls	r2, r2, #2
 8001300:	4093      	lsls	r3, r2
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	4313      	orrs	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001308:	4935      	ldr	r1, [pc, #212]	@ (80013e0 <HAL_GPIO_Init+0x310>)
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	089b      	lsrs	r3, r3, #2
 800130e:	3302      	adds	r3, #2
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001316:	4b3b      	ldr	r3, [pc, #236]	@ (8001404 <HAL_GPIO_Init+0x334>)
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	43db      	mvns	r3, r3
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	4013      	ands	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d003      	beq.n	800133a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	4313      	orrs	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800133a:	4a32      	ldr	r2, [pc, #200]	@ (8001404 <HAL_GPIO_Init+0x334>)
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001340:	4b30      	ldr	r3, [pc, #192]	@ (8001404 <HAL_GPIO_Init+0x334>)
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	43db      	mvns	r3, r3
 800134a:	69ba      	ldr	r2, [r7, #24]
 800134c:	4013      	ands	r3, r2
 800134e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001358:	2b00      	cmp	r3, #0
 800135a:	d003      	beq.n	8001364 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	4313      	orrs	r3, r2
 8001362:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001364:	4a27      	ldr	r2, [pc, #156]	@ (8001404 <HAL_GPIO_Init+0x334>)
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800136a:	4b26      	ldr	r3, [pc, #152]	@ (8001404 <HAL_GPIO_Init+0x334>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	43db      	mvns	r3, r3
 8001374:	69ba      	ldr	r2, [r7, #24]
 8001376:	4013      	ands	r3, r2
 8001378:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d003      	beq.n	800138e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	4313      	orrs	r3, r2
 800138c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800138e:	4a1d      	ldr	r2, [pc, #116]	@ (8001404 <HAL_GPIO_Init+0x334>)
 8001390:	69bb      	ldr	r3, [r7, #24]
 8001392:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001394:	4b1b      	ldr	r3, [pc, #108]	@ (8001404 <HAL_GPIO_Init+0x334>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	43db      	mvns	r3, r3
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	4013      	ands	r3, r2
 80013a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d003      	beq.n	80013b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013b8:	4a12      	ldr	r2, [pc, #72]	@ (8001404 <HAL_GPIO_Init+0x334>)
 80013ba:	69bb      	ldr	r3, [r7, #24]
 80013bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	3301      	adds	r3, #1
 80013c2:	61fb      	str	r3, [r7, #28]
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	2b0f      	cmp	r3, #15
 80013c8:	f67f ae90 	bls.w	80010ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013cc:	bf00      	nop
 80013ce:	bf00      	nop
 80013d0:	3724      	adds	r7, #36	@ 0x24
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40013800 	.word	0x40013800
 80013e4:	40020000 	.word	0x40020000
 80013e8:	40020400 	.word	0x40020400
 80013ec:	40020800 	.word	0x40020800
 80013f0:	40020c00 	.word	0x40020c00
 80013f4:	40021000 	.word	0x40021000
 80013f8:	40021400 	.word	0x40021400
 80013fc:	40021800 	.word	0x40021800
 8001400:	40021c00 	.word	0x40021c00
 8001404:	40013c00 	.word	0x40013c00

08001408 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b086      	sub	sp, #24
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d101      	bne.n	800141a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e267      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	2b00      	cmp	r3, #0
 8001424:	d075      	beq.n	8001512 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001426:	4b88      	ldr	r3, [pc, #544]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	f003 030c 	and.w	r3, r3, #12
 800142e:	2b04      	cmp	r3, #4
 8001430:	d00c      	beq.n	800144c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001432:	4b85      	ldr	r3, [pc, #532]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800143a:	2b08      	cmp	r3, #8
 800143c:	d112      	bne.n	8001464 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800143e:	4b82      	ldr	r3, [pc, #520]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001446:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800144a:	d10b      	bne.n	8001464 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800144c:	4b7e      	ldr	r3, [pc, #504]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001454:	2b00      	cmp	r3, #0
 8001456:	d05b      	beq.n	8001510 <HAL_RCC_OscConfig+0x108>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d157      	bne.n	8001510 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001460:	2301      	movs	r3, #1
 8001462:	e242      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800146c:	d106      	bne.n	800147c <HAL_RCC_OscConfig+0x74>
 800146e:	4b76      	ldr	r3, [pc, #472]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a75      	ldr	r2, [pc, #468]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 8001474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001478:	6013      	str	r3, [r2, #0]
 800147a:	e01d      	b.n	80014b8 <HAL_RCC_OscConfig+0xb0>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001484:	d10c      	bne.n	80014a0 <HAL_RCC_OscConfig+0x98>
 8001486:	4b70      	ldr	r3, [pc, #448]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a6f      	ldr	r2, [pc, #444]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 800148c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001490:	6013      	str	r3, [r2, #0]
 8001492:	4b6d      	ldr	r3, [pc, #436]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a6c      	ldr	r2, [pc, #432]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 8001498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800149c:	6013      	str	r3, [r2, #0]
 800149e:	e00b      	b.n	80014b8 <HAL_RCC_OscConfig+0xb0>
 80014a0:	4b69      	ldr	r3, [pc, #420]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a68      	ldr	r2, [pc, #416]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 80014a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014aa:	6013      	str	r3, [r2, #0]
 80014ac:	4b66      	ldr	r3, [pc, #408]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a65      	ldr	r2, [pc, #404]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 80014b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d013      	beq.n	80014e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c0:	f7ff fc86 	bl	8000dd0 <HAL_GetTick>
 80014c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014c8:	f7ff fc82 	bl	8000dd0 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b64      	cmp	r3, #100	@ 0x64
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e207      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014da:	4b5b      	ldr	r3, [pc, #364]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d0f0      	beq.n	80014c8 <HAL_RCC_OscConfig+0xc0>
 80014e6:	e014      	b.n	8001512 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e8:	f7ff fc72 	bl	8000dd0 <HAL_GetTick>
 80014ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ee:	e008      	b.n	8001502 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014f0:	f7ff fc6e 	bl	8000dd0 <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	2b64      	cmp	r3, #100	@ 0x64
 80014fc:	d901      	bls.n	8001502 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014fe:	2303      	movs	r3, #3
 8001500:	e1f3      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001502:	4b51      	ldr	r3, [pc, #324]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d1f0      	bne.n	80014f0 <HAL_RCC_OscConfig+0xe8>
 800150e:	e000      	b.n	8001512 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001510:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b00      	cmp	r3, #0
 800151c:	d063      	beq.n	80015e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800151e:	4b4a      	ldr	r3, [pc, #296]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	f003 030c 	and.w	r3, r3, #12
 8001526:	2b00      	cmp	r3, #0
 8001528:	d00b      	beq.n	8001542 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800152a:	4b47      	ldr	r3, [pc, #284]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001532:	2b08      	cmp	r3, #8
 8001534:	d11c      	bne.n	8001570 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001536:	4b44      	ldr	r3, [pc, #272]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d116      	bne.n	8001570 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001542:	4b41      	ldr	r3, [pc, #260]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	2b00      	cmp	r3, #0
 800154c:	d005      	beq.n	800155a <HAL_RCC_OscConfig+0x152>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d001      	beq.n	800155a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e1c7      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800155a:	4b3b      	ldr	r3, [pc, #236]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	00db      	lsls	r3, r3, #3
 8001568:	4937      	ldr	r1, [pc, #220]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 800156a:	4313      	orrs	r3, r2
 800156c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800156e:	e03a      	b.n	80015e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d020      	beq.n	80015ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001578:	4b34      	ldr	r3, [pc, #208]	@ (800164c <HAL_RCC_OscConfig+0x244>)
 800157a:	2201      	movs	r2, #1
 800157c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800157e:	f7ff fc27 	bl	8000dd0 <HAL_GetTick>
 8001582:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001584:	e008      	b.n	8001598 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001586:	f7ff fc23 	bl	8000dd0 <HAL_GetTick>
 800158a:	4602      	mov	r2, r0
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	2b02      	cmp	r3, #2
 8001592:	d901      	bls.n	8001598 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001594:	2303      	movs	r3, #3
 8001596:	e1a8      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001598:	4b2b      	ldr	r3, [pc, #172]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0302 	and.w	r3, r3, #2
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d0f0      	beq.n	8001586 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015a4:	4b28      	ldr	r3, [pc, #160]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	691b      	ldr	r3, [r3, #16]
 80015b0:	00db      	lsls	r3, r3, #3
 80015b2:	4925      	ldr	r1, [pc, #148]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 80015b4:	4313      	orrs	r3, r2
 80015b6:	600b      	str	r3, [r1, #0]
 80015b8:	e015      	b.n	80015e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015ba:	4b24      	ldr	r3, [pc, #144]	@ (800164c <HAL_RCC_OscConfig+0x244>)
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c0:	f7ff fc06 	bl	8000dd0 <HAL_GetTick>
 80015c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015c6:	e008      	b.n	80015da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015c8:	f7ff fc02 	bl	8000dd0 <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e187      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015da:	4b1b      	ldr	r3, [pc, #108]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d1f0      	bne.n	80015c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 0308 	and.w	r3, r3, #8
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d036      	beq.n	8001660 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	695b      	ldr	r3, [r3, #20]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d016      	beq.n	8001628 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015fa:	4b15      	ldr	r3, [pc, #84]	@ (8001650 <HAL_RCC_OscConfig+0x248>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001600:	f7ff fbe6 	bl	8000dd0 <HAL_GetTick>
 8001604:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001606:	e008      	b.n	800161a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001608:	f7ff fbe2 	bl	8000dd0 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	2b02      	cmp	r3, #2
 8001614:	d901      	bls.n	800161a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001616:	2303      	movs	r3, #3
 8001618:	e167      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800161a:	4b0b      	ldr	r3, [pc, #44]	@ (8001648 <HAL_RCC_OscConfig+0x240>)
 800161c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d0f0      	beq.n	8001608 <HAL_RCC_OscConfig+0x200>
 8001626:	e01b      	b.n	8001660 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001628:	4b09      	ldr	r3, [pc, #36]	@ (8001650 <HAL_RCC_OscConfig+0x248>)
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800162e:	f7ff fbcf 	bl	8000dd0 <HAL_GetTick>
 8001632:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001634:	e00e      	b.n	8001654 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001636:	f7ff fbcb 	bl	8000dd0 <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d907      	bls.n	8001654 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e150      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
 8001648:	40023800 	.word	0x40023800
 800164c:	42470000 	.word	0x42470000
 8001650:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001654:	4b88      	ldr	r3, [pc, #544]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001656:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001658:	f003 0302 	and.w	r3, r3, #2
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1ea      	bne.n	8001636 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 0304 	and.w	r3, r3, #4
 8001668:	2b00      	cmp	r3, #0
 800166a:	f000 8097 	beq.w	800179c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800166e:	2300      	movs	r3, #0
 8001670:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001672:	4b81      	ldr	r3, [pc, #516]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d10f      	bne.n	800169e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	60bb      	str	r3, [r7, #8]
 8001682:	4b7d      	ldr	r3, [pc, #500]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001686:	4a7c      	ldr	r2, [pc, #496]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800168c:	6413      	str	r3, [r2, #64]	@ 0x40
 800168e:	4b7a      	ldr	r3, [pc, #488]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001696:	60bb      	str	r3, [r7, #8]
 8001698:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800169a:	2301      	movs	r3, #1
 800169c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800169e:	4b77      	ldr	r3, [pc, #476]	@ (800187c <HAL_RCC_OscConfig+0x474>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d118      	bne.n	80016dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016aa:	4b74      	ldr	r3, [pc, #464]	@ (800187c <HAL_RCC_OscConfig+0x474>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a73      	ldr	r2, [pc, #460]	@ (800187c <HAL_RCC_OscConfig+0x474>)
 80016b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016b6:	f7ff fb8b 	bl	8000dd0 <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016be:	f7ff fb87 	bl	8000dd0 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e10c      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d0:	4b6a      	ldr	r3, [pc, #424]	@ (800187c <HAL_RCC_OscConfig+0x474>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0f0      	beq.n	80016be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d106      	bne.n	80016f2 <HAL_RCC_OscConfig+0x2ea>
 80016e4:	4b64      	ldr	r3, [pc, #400]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 80016e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016e8:	4a63      	ldr	r2, [pc, #396]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 80016ea:	f043 0301 	orr.w	r3, r3, #1
 80016ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80016f0:	e01c      	b.n	800172c <HAL_RCC_OscConfig+0x324>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	2b05      	cmp	r3, #5
 80016f8:	d10c      	bne.n	8001714 <HAL_RCC_OscConfig+0x30c>
 80016fa:	4b5f      	ldr	r3, [pc, #380]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 80016fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016fe:	4a5e      	ldr	r2, [pc, #376]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001700:	f043 0304 	orr.w	r3, r3, #4
 8001704:	6713      	str	r3, [r2, #112]	@ 0x70
 8001706:	4b5c      	ldr	r3, [pc, #368]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800170a:	4a5b      	ldr	r2, [pc, #364]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 800170c:	f043 0301 	orr.w	r3, r3, #1
 8001710:	6713      	str	r3, [r2, #112]	@ 0x70
 8001712:	e00b      	b.n	800172c <HAL_RCC_OscConfig+0x324>
 8001714:	4b58      	ldr	r3, [pc, #352]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001716:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001718:	4a57      	ldr	r2, [pc, #348]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 800171a:	f023 0301 	bic.w	r3, r3, #1
 800171e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001720:	4b55      	ldr	r3, [pc, #340]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001724:	4a54      	ldr	r2, [pc, #336]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001726:	f023 0304 	bic.w	r3, r3, #4
 800172a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d015      	beq.n	8001760 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001734:	f7ff fb4c 	bl	8000dd0 <HAL_GetTick>
 8001738:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800173a:	e00a      	b.n	8001752 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800173c:	f7ff fb48 	bl	8000dd0 <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	f241 3288 	movw	r2, #5000	@ 0x1388
 800174a:	4293      	cmp	r3, r2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e0cb      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001752:	4b49      	ldr	r3, [pc, #292]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	2b00      	cmp	r3, #0
 800175c:	d0ee      	beq.n	800173c <HAL_RCC_OscConfig+0x334>
 800175e:	e014      	b.n	800178a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001760:	f7ff fb36 	bl	8000dd0 <HAL_GetTick>
 8001764:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001766:	e00a      	b.n	800177e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001768:	f7ff fb32 	bl	8000dd0 <HAL_GetTick>
 800176c:	4602      	mov	r2, r0
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001776:	4293      	cmp	r3, r2
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e0b5      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800177e:	4b3e      	ldr	r3, [pc, #248]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1ee      	bne.n	8001768 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800178a:	7dfb      	ldrb	r3, [r7, #23]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d105      	bne.n	800179c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001790:	4b39      	ldr	r3, [pc, #228]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001794:	4a38      	ldr	r2, [pc, #224]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001796:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800179a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	f000 80a1 	beq.w	80018e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017a6:	4b34      	ldr	r3, [pc, #208]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f003 030c 	and.w	r3, r3, #12
 80017ae:	2b08      	cmp	r3, #8
 80017b0:	d05c      	beq.n	800186c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d141      	bne.n	800183e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017ba:	4b31      	ldr	r3, [pc, #196]	@ (8001880 <HAL_RCC_OscConfig+0x478>)
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c0:	f7ff fb06 	bl	8000dd0 <HAL_GetTick>
 80017c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017c6:	e008      	b.n	80017da <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017c8:	f7ff fb02 	bl	8000dd0 <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d901      	bls.n	80017da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80017d6:	2303      	movs	r3, #3
 80017d8:	e087      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017da:	4b27      	ldr	r3, [pc, #156]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1f0      	bne.n	80017c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	69da      	ldr	r2, [r3, #28]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a1b      	ldr	r3, [r3, #32]
 80017ee:	431a      	orrs	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f4:	019b      	lsls	r3, r3, #6
 80017f6:	431a      	orrs	r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fc:	085b      	lsrs	r3, r3, #1
 80017fe:	3b01      	subs	r3, #1
 8001800:	041b      	lsls	r3, r3, #16
 8001802:	431a      	orrs	r2, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001808:	061b      	lsls	r3, r3, #24
 800180a:	491b      	ldr	r1, [pc, #108]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 800180c:	4313      	orrs	r3, r2
 800180e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001810:	4b1b      	ldr	r3, [pc, #108]	@ (8001880 <HAL_RCC_OscConfig+0x478>)
 8001812:	2201      	movs	r2, #1
 8001814:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001816:	f7ff fadb 	bl	8000dd0 <HAL_GetTick>
 800181a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800181c:	e008      	b.n	8001830 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800181e:	f7ff fad7 	bl	8000dd0 <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	2b02      	cmp	r3, #2
 800182a:	d901      	bls.n	8001830 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e05c      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001830:	4b11      	ldr	r3, [pc, #68]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001838:	2b00      	cmp	r3, #0
 800183a:	d0f0      	beq.n	800181e <HAL_RCC_OscConfig+0x416>
 800183c:	e054      	b.n	80018e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800183e:	4b10      	ldr	r3, [pc, #64]	@ (8001880 <HAL_RCC_OscConfig+0x478>)
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001844:	f7ff fac4 	bl	8000dd0 <HAL_GetTick>
 8001848:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800184a:	e008      	b.n	800185e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800184c:	f7ff fac0 	bl	8000dd0 <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	2b02      	cmp	r3, #2
 8001858:	d901      	bls.n	800185e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	e045      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800185e:	4b06      	ldr	r3, [pc, #24]	@ (8001878 <HAL_RCC_OscConfig+0x470>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1f0      	bne.n	800184c <HAL_RCC_OscConfig+0x444>
 800186a:	e03d      	b.n	80018e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d107      	bne.n	8001884 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e038      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
 8001878:	40023800 	.word	0x40023800
 800187c:	40007000 	.word	0x40007000
 8001880:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001884:	4b1b      	ldr	r3, [pc, #108]	@ (80018f4 <HAL_RCC_OscConfig+0x4ec>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	699b      	ldr	r3, [r3, #24]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d028      	beq.n	80018e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800189c:	429a      	cmp	r2, r3
 800189e:	d121      	bne.n	80018e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d11a      	bne.n	80018e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018ae:	68fa      	ldr	r2, [r7, #12]
 80018b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80018b4:	4013      	ands	r3, r2
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80018ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018bc:	4293      	cmp	r3, r2
 80018be:	d111      	bne.n	80018e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018ca:	085b      	lsrs	r3, r3, #1
 80018cc:	3b01      	subs	r3, #1
 80018ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d107      	bne.n	80018e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d001      	beq.n	80018e8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e000      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3718      	adds	r7, #24
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40023800 	.word	0x40023800

080018f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d101      	bne.n	800190c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e0cc      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800190c:	4b68      	ldr	r3, [pc, #416]	@ (8001ab0 <HAL_RCC_ClockConfig+0x1b8>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0307 	and.w	r3, r3, #7
 8001914:	683a      	ldr	r2, [r7, #0]
 8001916:	429a      	cmp	r2, r3
 8001918:	d90c      	bls.n	8001934 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800191a:	4b65      	ldr	r3, [pc, #404]	@ (8001ab0 <HAL_RCC_ClockConfig+0x1b8>)
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001922:	4b63      	ldr	r3, [pc, #396]	@ (8001ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0307 	and.w	r3, r3, #7
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	429a      	cmp	r2, r3
 800192e:	d001      	beq.n	8001934 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	e0b8      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 0302 	and.w	r3, r3, #2
 800193c:	2b00      	cmp	r3, #0
 800193e:	d020      	beq.n	8001982 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0304 	and.w	r3, r3, #4
 8001948:	2b00      	cmp	r3, #0
 800194a:	d005      	beq.n	8001958 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800194c:	4b59      	ldr	r3, [pc, #356]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	4a58      	ldr	r2, [pc, #352]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001952:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001956:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0308 	and.w	r3, r3, #8
 8001960:	2b00      	cmp	r3, #0
 8001962:	d005      	beq.n	8001970 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001964:	4b53      	ldr	r3, [pc, #332]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	4a52      	ldr	r2, [pc, #328]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800196a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800196e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001970:	4b50      	ldr	r3, [pc, #320]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	494d      	ldr	r1, [pc, #308]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800197e:	4313      	orrs	r3, r2
 8001980:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0301 	and.w	r3, r3, #1
 800198a:	2b00      	cmp	r3, #0
 800198c:	d044      	beq.n	8001a18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d107      	bne.n	80019a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001996:	4b47      	ldr	r3, [pc, #284]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d119      	bne.n	80019d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e07f      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d003      	beq.n	80019b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019b2:	2b03      	cmp	r3, #3
 80019b4:	d107      	bne.n	80019c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019b6:	4b3f      	ldr	r3, [pc, #252]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d109      	bne.n	80019d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e06f      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019c6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e067      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019d6:	4b37      	ldr	r3, [pc, #220]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	f023 0203 	bic.w	r2, r3, #3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	4934      	ldr	r1, [pc, #208]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80019e4:	4313      	orrs	r3, r2
 80019e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019e8:	f7ff f9f2 	bl	8000dd0 <HAL_GetTick>
 80019ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ee:	e00a      	b.n	8001a06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019f0:	f7ff f9ee 	bl	8000dd0 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d901      	bls.n	8001a06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e04f      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a06:	4b2b      	ldr	r3, [pc, #172]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	f003 020c 	and.w	r2, r3, #12
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d1eb      	bne.n	80019f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a18:	4b25      	ldr	r3, [pc, #148]	@ (8001ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0307 	and.w	r3, r3, #7
 8001a20:	683a      	ldr	r2, [r7, #0]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d20c      	bcs.n	8001a40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a26:	4b22      	ldr	r3, [pc, #136]	@ (8001ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a28:	683a      	ldr	r2, [r7, #0]
 8001a2a:	b2d2      	uxtb	r2, r2
 8001a2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a2e:	4b20      	ldr	r3, [pc, #128]	@ (8001ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0307 	and.w	r3, r3, #7
 8001a36:	683a      	ldr	r2, [r7, #0]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d001      	beq.n	8001a40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e032      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0304 	and.w	r3, r3, #4
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d008      	beq.n	8001a5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a4c:	4b19      	ldr	r3, [pc, #100]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	4916      	ldr	r1, [pc, #88]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0308 	and.w	r3, r3, #8
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d009      	beq.n	8001a7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a6a:	4b12      	ldr	r3, [pc, #72]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	691b      	ldr	r3, [r3, #16]
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	490e      	ldr	r1, [pc, #56]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a7e:	f000 f821 	bl	8001ac4 <HAL_RCC_GetSysClockFreq>
 8001a82:	4602      	mov	r2, r0
 8001a84:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	091b      	lsrs	r3, r3, #4
 8001a8a:	f003 030f 	and.w	r3, r3, #15
 8001a8e:	490a      	ldr	r1, [pc, #40]	@ (8001ab8 <HAL_RCC_ClockConfig+0x1c0>)
 8001a90:	5ccb      	ldrb	r3, [r1, r3]
 8001a92:	fa22 f303 	lsr.w	r3, r2, r3
 8001a96:	4a09      	ldr	r2, [pc, #36]	@ (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 8001a98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ac0 <HAL_RCC_ClockConfig+0x1c8>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff f84a 	bl	8000b38 <HAL_InitTick>

  return HAL_OK;
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3710      	adds	r7, #16
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40023c00 	.word	0x40023c00
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	08005f8c 	.word	0x08005f8c
 8001abc:	20000000 	.word	0x20000000
 8001ac0:	20000004 	.word	0x20000004

08001ac4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ac4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ac8:	b094      	sub	sp, #80	@ 0x50
 8001aca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001acc:	2300      	movs	r3, #0
 8001ace:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001adc:	4b79      	ldr	r3, [pc, #484]	@ (8001cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	f003 030c 	and.w	r3, r3, #12
 8001ae4:	2b08      	cmp	r3, #8
 8001ae6:	d00d      	beq.n	8001b04 <HAL_RCC_GetSysClockFreq+0x40>
 8001ae8:	2b08      	cmp	r3, #8
 8001aea:	f200 80e1 	bhi.w	8001cb0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d002      	beq.n	8001af8 <HAL_RCC_GetSysClockFreq+0x34>
 8001af2:	2b04      	cmp	r3, #4
 8001af4:	d003      	beq.n	8001afe <HAL_RCC_GetSysClockFreq+0x3a>
 8001af6:	e0db      	b.n	8001cb0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001af8:	4b73      	ldr	r3, [pc, #460]	@ (8001cc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001afa:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8001afc:	e0db      	b.n	8001cb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001afe:	4b73      	ldr	r3, [pc, #460]	@ (8001ccc <HAL_RCC_GetSysClockFreq+0x208>)
 8001b00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b02:	e0d8      	b.n	8001cb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b04:	4b6f      	ldr	r3, [pc, #444]	@ (8001cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b0c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b0e:	4b6d      	ldr	r3, [pc, #436]	@ (8001cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d063      	beq.n	8001be2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b1a:	4b6a      	ldr	r3, [pc, #424]	@ (8001cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	099b      	lsrs	r3, r3, #6
 8001b20:	2200      	movs	r2, #0
 8001b22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b24:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b2e:	2300      	movs	r3, #0
 8001b30:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001b36:	4622      	mov	r2, r4
 8001b38:	462b      	mov	r3, r5
 8001b3a:	f04f 0000 	mov.w	r0, #0
 8001b3e:	f04f 0100 	mov.w	r1, #0
 8001b42:	0159      	lsls	r1, r3, #5
 8001b44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b48:	0150      	lsls	r0, r2, #5
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	4621      	mov	r1, r4
 8001b50:	1a51      	subs	r1, r2, r1
 8001b52:	6139      	str	r1, [r7, #16]
 8001b54:	4629      	mov	r1, r5
 8001b56:	eb63 0301 	sbc.w	r3, r3, r1
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	f04f 0200 	mov.w	r2, #0
 8001b60:	f04f 0300 	mov.w	r3, #0
 8001b64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b68:	4659      	mov	r1, fp
 8001b6a:	018b      	lsls	r3, r1, #6
 8001b6c:	4651      	mov	r1, sl
 8001b6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b72:	4651      	mov	r1, sl
 8001b74:	018a      	lsls	r2, r1, #6
 8001b76:	4651      	mov	r1, sl
 8001b78:	ebb2 0801 	subs.w	r8, r2, r1
 8001b7c:	4659      	mov	r1, fp
 8001b7e:	eb63 0901 	sbc.w	r9, r3, r1
 8001b82:	f04f 0200 	mov.w	r2, #0
 8001b86:	f04f 0300 	mov.w	r3, #0
 8001b8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b96:	4690      	mov	r8, r2
 8001b98:	4699      	mov	r9, r3
 8001b9a:	4623      	mov	r3, r4
 8001b9c:	eb18 0303 	adds.w	r3, r8, r3
 8001ba0:	60bb      	str	r3, [r7, #8]
 8001ba2:	462b      	mov	r3, r5
 8001ba4:	eb49 0303 	adc.w	r3, r9, r3
 8001ba8:	60fb      	str	r3, [r7, #12]
 8001baa:	f04f 0200 	mov.w	r2, #0
 8001bae:	f04f 0300 	mov.w	r3, #0
 8001bb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001bb6:	4629      	mov	r1, r5
 8001bb8:	024b      	lsls	r3, r1, #9
 8001bba:	4621      	mov	r1, r4
 8001bbc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001bc0:	4621      	mov	r1, r4
 8001bc2:	024a      	lsls	r2, r1, #9
 8001bc4:	4610      	mov	r0, r2
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bca:	2200      	movs	r2, #0
 8001bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001bce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001bd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001bd4:	f7fe fb54 	bl	8000280 <__aeabi_uldivmod>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4613      	mov	r3, r2
 8001bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001be0:	e058      	b.n	8001c94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001be2:	4b38      	ldr	r3, [pc, #224]	@ (8001cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	099b      	lsrs	r3, r3, #6
 8001be8:	2200      	movs	r2, #0
 8001bea:	4618      	mov	r0, r3
 8001bec:	4611      	mov	r1, r2
 8001bee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001bf2:	623b      	str	r3, [r7, #32]
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bf8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001bfc:	4642      	mov	r2, r8
 8001bfe:	464b      	mov	r3, r9
 8001c00:	f04f 0000 	mov.w	r0, #0
 8001c04:	f04f 0100 	mov.w	r1, #0
 8001c08:	0159      	lsls	r1, r3, #5
 8001c0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c0e:	0150      	lsls	r0, r2, #5
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	4641      	mov	r1, r8
 8001c16:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c1a:	4649      	mov	r1, r9
 8001c1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c20:	f04f 0200 	mov.w	r2, #0
 8001c24:	f04f 0300 	mov.w	r3, #0
 8001c28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001c2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001c30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001c34:	ebb2 040a 	subs.w	r4, r2, sl
 8001c38:	eb63 050b 	sbc.w	r5, r3, fp
 8001c3c:	f04f 0200 	mov.w	r2, #0
 8001c40:	f04f 0300 	mov.w	r3, #0
 8001c44:	00eb      	lsls	r3, r5, #3
 8001c46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c4a:	00e2      	lsls	r2, r4, #3
 8001c4c:	4614      	mov	r4, r2
 8001c4e:	461d      	mov	r5, r3
 8001c50:	4643      	mov	r3, r8
 8001c52:	18e3      	adds	r3, r4, r3
 8001c54:	603b      	str	r3, [r7, #0]
 8001c56:	464b      	mov	r3, r9
 8001c58:	eb45 0303 	adc.w	r3, r5, r3
 8001c5c:	607b      	str	r3, [r7, #4]
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	f04f 0300 	mov.w	r3, #0
 8001c66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c6a:	4629      	mov	r1, r5
 8001c6c:	028b      	lsls	r3, r1, #10
 8001c6e:	4621      	mov	r1, r4
 8001c70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c74:	4621      	mov	r1, r4
 8001c76:	028a      	lsls	r2, r1, #10
 8001c78:	4610      	mov	r0, r2
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c7e:	2200      	movs	r2, #0
 8001c80:	61bb      	str	r3, [r7, #24]
 8001c82:	61fa      	str	r2, [r7, #28]
 8001c84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c88:	f7fe fafa 	bl	8000280 <__aeabi_uldivmod>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	4613      	mov	r3, r2
 8001c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c94:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	0c1b      	lsrs	r3, r3, #16
 8001c9a:	f003 0303 	and.w	r3, r3, #3
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8001ca4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001ca6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001cae:	e002      	b.n	8001cb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cb0:	4b05      	ldr	r3, [pc, #20]	@ (8001cc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001cb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3750      	adds	r7, #80	@ 0x50
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	00f42400 	.word	0x00f42400
 8001ccc:	007a1200 	.word	0x007a1200

08001cd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cd4:	4b03      	ldr	r3, [pc, #12]	@ (8001ce4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	20000000 	.word	0x20000000

08001ce8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cec:	f7ff fff0 	bl	8001cd0 <HAL_RCC_GetHCLKFreq>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	4b05      	ldr	r3, [pc, #20]	@ (8001d08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	0a9b      	lsrs	r3, r3, #10
 8001cf8:	f003 0307 	and.w	r3, r3, #7
 8001cfc:	4903      	ldr	r1, [pc, #12]	@ (8001d0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cfe:	5ccb      	ldrb	r3, [r1, r3]
 8001d00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	08005f9c 	.word	0x08005f9c

08001d10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d14:	f7ff ffdc 	bl	8001cd0 <HAL_RCC_GetHCLKFreq>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	0b5b      	lsrs	r3, r3, #13
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	4903      	ldr	r1, [pc, #12]	@ (8001d34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d26:	5ccb      	ldrb	r3, [r1, r3]
 8001d28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40023800 	.word	0x40023800
 8001d34:	08005f9c 	.word	0x08005f9c

08001d38 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	220f      	movs	r2, #15
 8001d46:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d48:	4b12      	ldr	r3, [pc, #72]	@ (8001d94 <HAL_RCC_GetClockConfig+0x5c>)
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	f003 0203 	and.w	r2, r3, #3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d54:	4b0f      	ldr	r3, [pc, #60]	@ (8001d94 <HAL_RCC_GetClockConfig+0x5c>)
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d60:	4b0c      	ldr	r3, [pc, #48]	@ (8001d94 <HAL_RCC_GetClockConfig+0x5c>)
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001d6c:	4b09      	ldr	r3, [pc, #36]	@ (8001d94 <HAL_RCC_GetClockConfig+0x5c>)
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	08db      	lsrs	r3, r3, #3
 8001d72:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001d7a:	4b07      	ldr	r3, [pc, #28]	@ (8001d98 <HAL_RCC_GetClockConfig+0x60>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0207 	and.w	r2, r3, #7
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	601a      	str	r2, [r3, #0]
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800
 8001d98:	40023c00 	.word	0x40023c00

08001d9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e041      	b.n	8001e32 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d106      	bne.n	8001dc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 f839 	bl	8001e3a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2202      	movs	r2, #2
 8001dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	3304      	adds	r3, #4
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4610      	mov	r0, r2
 8001ddc:	f000 f9c0 	bl	8002160 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2201      	movs	r2, #1
 8001de4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2201      	movs	r2, #1
 8001dec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2201      	movs	r2, #1
 8001df4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2201      	movs	r2, #1
 8001e24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	b083      	sub	sp, #12
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001e42:	bf00      	nop
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
	...

08001e50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d001      	beq.n	8001e68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e04e      	b.n	8001f06 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	68da      	ldr	r2, [r3, #12]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f042 0201 	orr.w	r2, r2, #1
 8001e7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a23      	ldr	r2, [pc, #140]	@ (8001f14 <HAL_TIM_Base_Start_IT+0xc4>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d022      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e92:	d01d      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a1f      	ldr	r2, [pc, #124]	@ (8001f18 <HAL_TIM_Base_Start_IT+0xc8>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d018      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a1e      	ldr	r2, [pc, #120]	@ (8001f1c <HAL_TIM_Base_Start_IT+0xcc>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d013      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a1c      	ldr	r2, [pc, #112]	@ (8001f20 <HAL_TIM_Base_Start_IT+0xd0>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d00e      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a1b      	ldr	r2, [pc, #108]	@ (8001f24 <HAL_TIM_Base_Start_IT+0xd4>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d009      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a19      	ldr	r2, [pc, #100]	@ (8001f28 <HAL_TIM_Base_Start_IT+0xd8>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d004      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a18      	ldr	r2, [pc, #96]	@ (8001f2c <HAL_TIM_Base_Start_IT+0xdc>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d111      	bne.n	8001ef4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f003 0307 	and.w	r3, r3, #7
 8001eda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2b06      	cmp	r3, #6
 8001ee0:	d010      	beq.n	8001f04 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f042 0201 	orr.w	r2, r2, #1
 8001ef0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ef2:	e007      	b.n	8001f04 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f042 0201 	orr.w	r2, r2, #1
 8001f02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	40010000 	.word	0x40010000
 8001f18:	40000400 	.word	0x40000400
 8001f1c:	40000800 	.word	0x40000800
 8001f20:	40000c00 	.word	0x40000c00
 8001f24:	40010400 	.word	0x40010400
 8001f28:	40014000 	.word	0x40014000
 8001f2c:	40001800 	.word	0x40001800

08001f30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	691b      	ldr	r3, [r3, #16]
 8001f46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d020      	beq.n	8001f94 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f003 0302 	and.w	r3, r3, #2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d01b      	beq.n	8001f94 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f06f 0202 	mvn.w	r2, #2
 8001f64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2201      	movs	r2, #1
 8001f6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	699b      	ldr	r3, [r3, #24]
 8001f72:	f003 0303 	and.w	r3, r3, #3
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d003      	beq.n	8001f82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 f8d2 	bl	8002124 <HAL_TIM_IC_CaptureCallback>
 8001f80:	e005      	b.n	8001f8e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 f8c4 	bl	8002110 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f000 f8d5 	bl	8002138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	f003 0304 	and.w	r3, r3, #4
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d020      	beq.n	8001fe0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f003 0304 	and.w	r3, r3, #4
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d01b      	beq.n	8001fe0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f06f 0204 	mvn.w	r2, #4
 8001fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2202      	movs	r2, #2
 8001fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	699b      	ldr	r3, [r3, #24]
 8001fbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d003      	beq.n	8001fce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 f8ac 	bl	8002124 <HAL_TIM_IC_CaptureCallback>
 8001fcc:	e005      	b.n	8001fda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f000 f89e 	bl	8002110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f000 f8af 	bl	8002138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	f003 0308 	and.w	r3, r3, #8
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d020      	beq.n	800202c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	f003 0308 	and.w	r3, r3, #8
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d01b      	beq.n	800202c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f06f 0208 	mvn.w	r2, #8
 8001ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2204      	movs	r2, #4
 8002002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	69db      	ldr	r3, [r3, #28]
 800200a:	f003 0303 	and.w	r3, r3, #3
 800200e:	2b00      	cmp	r3, #0
 8002010:	d003      	beq.n	800201a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 f886 	bl	8002124 <HAL_TIM_IC_CaptureCallback>
 8002018:	e005      	b.n	8002026 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 f878 	bl	8002110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f000 f889 	bl	8002138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	f003 0310 	and.w	r3, r3, #16
 8002032:	2b00      	cmp	r3, #0
 8002034:	d020      	beq.n	8002078 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	f003 0310 	and.w	r3, r3, #16
 800203c:	2b00      	cmp	r3, #0
 800203e:	d01b      	beq.n	8002078 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f06f 0210 	mvn.w	r2, #16
 8002048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2208      	movs	r2, #8
 800204e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800205a:	2b00      	cmp	r3, #0
 800205c:	d003      	beq.n	8002066 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 f860 	bl	8002124 <HAL_TIM_IC_CaptureCallback>
 8002064:	e005      	b.n	8002072 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f000 f852 	bl	8002110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f000 f863 	bl	8002138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00c      	beq.n	800209c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f003 0301 	and.w	r3, r3, #1
 8002088:	2b00      	cmp	r3, #0
 800208a:	d007      	beq.n	800209c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f06f 0201 	mvn.w	r2, #1
 8002094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f7fe fcba 	bl	8000a10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d00c      	beq.n	80020c0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d007      	beq.n	80020c0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80020b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f906 	bl	80022cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d00c      	beq.n	80020e4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d007      	beq.n	80020e4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80020dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f000 f834 	bl	800214c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	f003 0320 	and.w	r3, r3, #32
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00c      	beq.n	8002108 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f003 0320 	and.w	r3, r3, #32
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d007      	beq.n	8002108 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f06f 0220 	mvn.w	r2, #32
 8002100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f8d8 	bl	80022b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002108:	bf00      	nop
 800210a:	3710      	adds	r7, #16
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800212c:	bf00      	nop
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	4a46      	ldr	r2, [pc, #280]	@ (800228c <TIM_Base_SetConfig+0x12c>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d013      	beq.n	80021a0 <TIM_Base_SetConfig+0x40>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800217e:	d00f      	beq.n	80021a0 <TIM_Base_SetConfig+0x40>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a43      	ldr	r2, [pc, #268]	@ (8002290 <TIM_Base_SetConfig+0x130>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d00b      	beq.n	80021a0 <TIM_Base_SetConfig+0x40>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a42      	ldr	r2, [pc, #264]	@ (8002294 <TIM_Base_SetConfig+0x134>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d007      	beq.n	80021a0 <TIM_Base_SetConfig+0x40>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a41      	ldr	r2, [pc, #260]	@ (8002298 <TIM_Base_SetConfig+0x138>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d003      	beq.n	80021a0 <TIM_Base_SetConfig+0x40>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4a40      	ldr	r2, [pc, #256]	@ (800229c <TIM_Base_SetConfig+0x13c>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d108      	bne.n	80021b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	68fa      	ldr	r2, [r7, #12]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4a35      	ldr	r2, [pc, #212]	@ (800228c <TIM_Base_SetConfig+0x12c>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d02b      	beq.n	8002212 <TIM_Base_SetConfig+0xb2>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021c0:	d027      	beq.n	8002212 <TIM_Base_SetConfig+0xb2>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a32      	ldr	r2, [pc, #200]	@ (8002290 <TIM_Base_SetConfig+0x130>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d023      	beq.n	8002212 <TIM_Base_SetConfig+0xb2>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a31      	ldr	r2, [pc, #196]	@ (8002294 <TIM_Base_SetConfig+0x134>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d01f      	beq.n	8002212 <TIM_Base_SetConfig+0xb2>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a30      	ldr	r2, [pc, #192]	@ (8002298 <TIM_Base_SetConfig+0x138>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d01b      	beq.n	8002212 <TIM_Base_SetConfig+0xb2>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a2f      	ldr	r2, [pc, #188]	@ (800229c <TIM_Base_SetConfig+0x13c>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d017      	beq.n	8002212 <TIM_Base_SetConfig+0xb2>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a2e      	ldr	r2, [pc, #184]	@ (80022a0 <TIM_Base_SetConfig+0x140>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d013      	beq.n	8002212 <TIM_Base_SetConfig+0xb2>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a2d      	ldr	r2, [pc, #180]	@ (80022a4 <TIM_Base_SetConfig+0x144>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d00f      	beq.n	8002212 <TIM_Base_SetConfig+0xb2>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a2c      	ldr	r2, [pc, #176]	@ (80022a8 <TIM_Base_SetConfig+0x148>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d00b      	beq.n	8002212 <TIM_Base_SetConfig+0xb2>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a2b      	ldr	r2, [pc, #172]	@ (80022ac <TIM_Base_SetConfig+0x14c>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d007      	beq.n	8002212 <TIM_Base_SetConfig+0xb2>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a2a      	ldr	r2, [pc, #168]	@ (80022b0 <TIM_Base_SetConfig+0x150>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d003      	beq.n	8002212 <TIM_Base_SetConfig+0xb2>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a29      	ldr	r2, [pc, #164]	@ (80022b4 <TIM_Base_SetConfig+0x154>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d108      	bne.n	8002224 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002218:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	4313      	orrs	r3, r2
 8002222:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	4313      	orrs	r3, r2
 8002230:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	68fa      	ldr	r2, [r7, #12]
 8002236:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	689a      	ldr	r2, [r3, #8]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4a10      	ldr	r2, [pc, #64]	@ (800228c <TIM_Base_SetConfig+0x12c>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d003      	beq.n	8002258 <TIM_Base_SetConfig+0xf8>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	4a12      	ldr	r2, [pc, #72]	@ (800229c <TIM_Base_SetConfig+0x13c>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d103      	bne.n	8002260 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	691a      	ldr	r2, [r3, #16]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	f003 0301 	and.w	r3, r3, #1
 800226e:	2b01      	cmp	r3, #1
 8002270:	d105      	bne.n	800227e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	691b      	ldr	r3, [r3, #16]
 8002276:	f023 0201 	bic.w	r2, r3, #1
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	611a      	str	r2, [r3, #16]
  }
}
 800227e:	bf00      	nop
 8002280:	3714      	adds	r7, #20
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	40010000 	.word	0x40010000
 8002290:	40000400 	.word	0x40000400
 8002294:	40000800 	.word	0x40000800
 8002298:	40000c00 	.word	0x40000c00
 800229c:	40010400 	.word	0x40010400
 80022a0:	40014000 	.word	0x40014000
 80022a4:	40014400 	.word	0x40014400
 80022a8:	40014800 	.word	0x40014800
 80022ac:	40001800 	.word	0x40001800
 80022b0:	40001c00 	.word	0x40001c00
 80022b4:	40002000 	.word	0x40002000

080022b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e042      	b.n	8002378 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d106      	bne.n	800230c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f7fe fbc6 	bl	8000a98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2224      	movs	r2, #36	@ 0x24
 8002310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68da      	ldr	r2, [r3, #12]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002322:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	f000 fdbd 	bl	8002ea4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	691a      	ldr	r2, [r3, #16]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002338:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	695a      	ldr	r2, [r3, #20]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002348:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68da      	ldr	r2, [r3, #12]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002358:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2220      	movs	r2, #32
 8002364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2220      	movs	r2, #32
 800236c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08a      	sub	sp, #40	@ 0x28
 8002384:	af02      	add	r7, sp, #8
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	603b      	str	r3, [r7, #0]
 800238c:	4613      	mov	r3, r2
 800238e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800239a:	b2db      	uxtb	r3, r3
 800239c:	2b20      	cmp	r3, #32
 800239e:	d175      	bne.n	800248c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d002      	beq.n	80023ac <HAL_UART_Transmit+0x2c>
 80023a6:	88fb      	ldrh	r3, [r7, #6]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d101      	bne.n	80023b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e06e      	b.n	800248e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2200      	movs	r2, #0
 80023b4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2221      	movs	r2, #33	@ 0x21
 80023ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023be:	f7fe fd07 	bl	8000dd0 <HAL_GetTick>
 80023c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	88fa      	ldrh	r2, [r7, #6]
 80023c8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	88fa      	ldrh	r2, [r7, #6]
 80023ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023d8:	d108      	bne.n	80023ec <HAL_UART_Transmit+0x6c>
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	691b      	ldr	r3, [r3, #16]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d104      	bne.n	80023ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	61bb      	str	r3, [r7, #24]
 80023ea:	e003      	b.n	80023f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023f0:	2300      	movs	r3, #0
 80023f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80023f4:	e02e      	b.n	8002454 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	9300      	str	r3, [sp, #0]
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	2200      	movs	r2, #0
 80023fe:	2180      	movs	r1, #128	@ 0x80
 8002400:	68f8      	ldr	r0, [r7, #12]
 8002402:	f000 fb1f 	bl	8002a44 <UART_WaitOnFlagUntilTimeout>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d005      	beq.n	8002418 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2220      	movs	r2, #32
 8002410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e03a      	b.n	800248e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d10b      	bne.n	8002436 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	881b      	ldrh	r3, [r3, #0]
 8002422:	461a      	mov	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800242c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	3302      	adds	r3, #2
 8002432:	61bb      	str	r3, [r7, #24]
 8002434:	e007      	b.n	8002446 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	781a      	ldrb	r2, [r3, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	3301      	adds	r3, #1
 8002444:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800244a:	b29b      	uxth	r3, r3
 800244c:	3b01      	subs	r3, #1
 800244e:	b29a      	uxth	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002458:	b29b      	uxth	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1cb      	bne.n	80023f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	2200      	movs	r2, #0
 8002466:	2140      	movs	r1, #64	@ 0x40
 8002468:	68f8      	ldr	r0, [r7, #12]
 800246a:	f000 faeb 	bl	8002a44 <UART_WaitOnFlagUntilTimeout>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d005      	beq.n	8002480 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2220      	movs	r2, #32
 8002478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e006      	b.n	800248e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2220      	movs	r2, #32
 8002484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002488:	2300      	movs	r3, #0
 800248a:	e000      	b.n	800248e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800248c:	2302      	movs	r3, #2
  }
}
 800248e:	4618      	mov	r0, r3
 8002490:	3720      	adds	r7, #32
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	b084      	sub	sp, #16
 800249a:	af00      	add	r7, sp, #0
 800249c:	60f8      	str	r0, [r7, #12]
 800249e:	60b9      	str	r1, [r7, #8]
 80024a0:	4613      	mov	r3, r2
 80024a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	2b20      	cmp	r3, #32
 80024ae:	d112      	bne.n	80024d6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d002      	beq.n	80024bc <HAL_UART_Receive_IT+0x26>
 80024b6:	88fb      	ldrh	r3, [r7, #6]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d101      	bne.n	80024c0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e00b      	b.n	80024d8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2200      	movs	r2, #0
 80024c4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80024c6:	88fb      	ldrh	r3, [r7, #6]
 80024c8:	461a      	mov	r2, r3
 80024ca:	68b9      	ldr	r1, [r7, #8]
 80024cc:	68f8      	ldr	r0, [r7, #12]
 80024ce:	f000 fb12 	bl	8002af6 <UART_Start_Receive_IT>
 80024d2:	4603      	mov	r3, r0
 80024d4:	e000      	b.n	80024d8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80024d6:	2302      	movs	r3, #2
  }
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b0ba      	sub	sp, #232	@ 0xe8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002506:	2300      	movs	r3, #0
 8002508:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800250c:	2300      	movs	r3, #0
 800250e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002516:	f003 030f 	and.w	r3, r3, #15
 800251a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800251e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10f      	bne.n	8002546 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800252a:	f003 0320 	and.w	r3, r3, #32
 800252e:	2b00      	cmp	r3, #0
 8002530:	d009      	beq.n	8002546 <HAL_UART_IRQHandler+0x66>
 8002532:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002536:	f003 0320 	and.w	r3, r3, #32
 800253a:	2b00      	cmp	r3, #0
 800253c:	d003      	beq.n	8002546 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 fbf2 	bl	8002d28 <UART_Receive_IT>
      return;
 8002544:	e25b      	b.n	80029fe <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002546:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800254a:	2b00      	cmp	r3, #0
 800254c:	f000 80de 	beq.w	800270c <HAL_UART_IRQHandler+0x22c>
 8002550:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002554:	f003 0301 	and.w	r3, r3, #1
 8002558:	2b00      	cmp	r3, #0
 800255a:	d106      	bne.n	800256a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800255c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002560:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002564:	2b00      	cmp	r3, #0
 8002566:	f000 80d1 	beq.w	800270c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800256a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00b      	beq.n	800258e <HAL_UART_IRQHandler+0xae>
 8002576:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800257a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800257e:	2b00      	cmp	r3, #0
 8002580:	d005      	beq.n	800258e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002586:	f043 0201 	orr.w	r2, r3, #1
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800258e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002592:	f003 0304 	and.w	r3, r3, #4
 8002596:	2b00      	cmp	r3, #0
 8002598:	d00b      	beq.n	80025b2 <HAL_UART_IRQHandler+0xd2>
 800259a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d005      	beq.n	80025b2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025aa:	f043 0202 	orr.w	r2, r3, #2
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00b      	beq.n	80025d6 <HAL_UART_IRQHandler+0xf6>
 80025be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d005      	beq.n	80025d6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ce:	f043 0204 	orr.w	r2, r3, #4
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80025d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025da:	f003 0308 	and.w	r3, r3, #8
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d011      	beq.n	8002606 <HAL_UART_IRQHandler+0x126>
 80025e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025e6:	f003 0320 	and.w	r3, r3, #32
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d105      	bne.n	80025fa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80025ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d005      	beq.n	8002606 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fe:	f043 0208 	orr.w	r2, r3, #8
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260a:	2b00      	cmp	r3, #0
 800260c:	f000 81f2 	beq.w	80029f4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002610:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002614:	f003 0320 	and.w	r3, r3, #32
 8002618:	2b00      	cmp	r3, #0
 800261a:	d008      	beq.n	800262e <HAL_UART_IRQHandler+0x14e>
 800261c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002620:	f003 0320 	and.w	r3, r3, #32
 8002624:	2b00      	cmp	r3, #0
 8002626:	d002      	beq.n	800262e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 fb7d 	bl	8002d28 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	695b      	ldr	r3, [r3, #20]
 8002634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002638:	2b40      	cmp	r3, #64	@ 0x40
 800263a:	bf0c      	ite	eq
 800263c:	2301      	moveq	r3, #1
 800263e:	2300      	movne	r3, #0
 8002640:	b2db      	uxtb	r3, r3
 8002642:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264a:	f003 0308 	and.w	r3, r3, #8
 800264e:	2b00      	cmp	r3, #0
 8002650:	d103      	bne.n	800265a <HAL_UART_IRQHandler+0x17a>
 8002652:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002656:	2b00      	cmp	r3, #0
 8002658:	d04f      	beq.n	80026fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 fa85 	bl	8002b6a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800266a:	2b40      	cmp	r3, #64	@ 0x40
 800266c:	d141      	bne.n	80026f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	3314      	adds	r3, #20
 8002674:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002678:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800267c:	e853 3f00 	ldrex	r3, [r3]
 8002680:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002684:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002688:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800268c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	3314      	adds	r3, #20
 8002696:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800269a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800269e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80026a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80026aa:	e841 2300 	strex	r3, r2, [r1]
 80026ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80026b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d1d9      	bne.n	800266e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d013      	beq.n	80026ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026c6:	4a7e      	ldr	r2, [pc, #504]	@ (80028c0 <HAL_UART_IRQHandler+0x3e0>)
 80026c8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7fe fcdc 	bl	800108c <HAL_DMA_Abort_IT>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d016      	beq.n	8002708 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80026e4:	4610      	mov	r0, r2
 80026e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026e8:	e00e      	b.n	8002708 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f000 f994 	bl	8002a18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026f0:	e00a      	b.n	8002708 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f000 f990 	bl	8002a18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026f8:	e006      	b.n	8002708 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f98c 	bl	8002a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002706:	e175      	b.n	80029f4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002708:	bf00      	nop
    return;
 800270a:	e173      	b.n	80029f4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002710:	2b01      	cmp	r3, #1
 8002712:	f040 814f 	bne.w	80029b4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002716:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800271a:	f003 0310 	and.w	r3, r3, #16
 800271e:	2b00      	cmp	r3, #0
 8002720:	f000 8148 	beq.w	80029b4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002724:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002728:	f003 0310 	and.w	r3, r3, #16
 800272c:	2b00      	cmp	r3, #0
 800272e:	f000 8141 	beq.w	80029b4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002732:	2300      	movs	r3, #0
 8002734:	60bb      	str	r3, [r7, #8]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	60bb      	str	r3, [r7, #8]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	60bb      	str	r3, [r7, #8]
 8002746:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	695b      	ldr	r3, [r3, #20]
 800274e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002752:	2b40      	cmp	r3, #64	@ 0x40
 8002754:	f040 80b6 	bne.w	80028c4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002764:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 8145 	beq.w	80029f8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002772:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002776:	429a      	cmp	r2, r3
 8002778:	f080 813e 	bcs.w	80029f8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002782:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002788:	69db      	ldr	r3, [r3, #28]
 800278a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800278e:	f000 8088 	beq.w	80028a2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	330c      	adds	r3, #12
 8002798:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800279c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80027a0:	e853 3f00 	ldrex	r3, [r3]
 80027a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80027a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	330c      	adds	r3, #12
 80027ba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80027be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80027ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80027ce:	e841 2300 	strex	r3, r2, [r1]
 80027d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80027d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1d9      	bne.n	8002792 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	3314      	adds	r3, #20
 80027e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027e8:	e853 3f00 	ldrex	r3, [r3]
 80027ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80027ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80027f0:	f023 0301 	bic.w	r3, r3, #1
 80027f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	3314      	adds	r3, #20
 80027fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002802:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002806:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002808:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800280a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800280e:	e841 2300 	strex	r3, r2, [r1]
 8002812:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002814:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1e1      	bne.n	80027de <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	3314      	adds	r3, #20
 8002820:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002822:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002824:	e853 3f00 	ldrex	r3, [r3]
 8002828:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800282a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800282c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002830:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	3314      	adds	r3, #20
 800283a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800283e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002840:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002842:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002844:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002846:	e841 2300 	strex	r3, r2, [r1]
 800284a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800284c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800284e:	2b00      	cmp	r3, #0
 8002850:	d1e3      	bne.n	800281a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2220      	movs	r2, #32
 8002856:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	330c      	adds	r3, #12
 8002866:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002868:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800286a:	e853 3f00 	ldrex	r3, [r3]
 800286e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002870:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002872:	f023 0310 	bic.w	r3, r3, #16
 8002876:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	330c      	adds	r3, #12
 8002880:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002884:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002886:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002888:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800288a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800288c:	e841 2300 	strex	r3, r2, [r1]
 8002890:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002892:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1e3      	bne.n	8002860 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800289c:	4618      	mov	r0, r3
 800289e:	f7fe fb85 	bl	8000fac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2202      	movs	r2, #2
 80028a6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	4619      	mov	r1, r3
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 f8b7 	bl	8002a2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80028be:	e09b      	b.n	80029f8 <HAL_UART_IRQHandler+0x518>
 80028c0:	08002c31 	.word	0x08002c31
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028d8:	b29b      	uxth	r3, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f000 808e 	beq.w	80029fc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80028e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	f000 8089 	beq.w	80029fc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	330c      	adds	r3, #12
 80028f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028f4:	e853 3f00 	ldrex	r3, [r3]
 80028f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80028fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002900:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	330c      	adds	r3, #12
 800290a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800290e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002910:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002912:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002914:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002916:	e841 2300 	strex	r3, r2, [r1]
 800291a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800291c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1e3      	bne.n	80028ea <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	3314      	adds	r3, #20
 8002928:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800292a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292c:	e853 3f00 	ldrex	r3, [r3]
 8002930:	623b      	str	r3, [r7, #32]
   return(result);
 8002932:	6a3b      	ldr	r3, [r7, #32]
 8002934:	f023 0301 	bic.w	r3, r3, #1
 8002938:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	3314      	adds	r3, #20
 8002942:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002946:	633a      	str	r2, [r7, #48]	@ 0x30
 8002948:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800294a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800294c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800294e:	e841 2300 	strex	r3, r2, [r1]
 8002952:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1e3      	bne.n	8002922 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2220      	movs	r2, #32
 800295e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	330c      	adds	r3, #12
 800296e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	e853 3f00 	ldrex	r3, [r3]
 8002976:	60fb      	str	r3, [r7, #12]
   return(result);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f023 0310 	bic.w	r3, r3, #16
 800297e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	330c      	adds	r3, #12
 8002988:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800298c:	61fa      	str	r2, [r7, #28]
 800298e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002990:	69b9      	ldr	r1, [r7, #24]
 8002992:	69fa      	ldr	r2, [r7, #28]
 8002994:	e841 2300 	strex	r3, r2, [r1]
 8002998:	617b      	str	r3, [r7, #20]
   return(result);
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d1e3      	bne.n	8002968 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2202      	movs	r2, #2
 80029a4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80029a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80029aa:	4619      	mov	r1, r3
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f000 f83d 	bl	8002a2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80029b2:	e023      	b.n	80029fc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80029b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d009      	beq.n	80029d4 <HAL_UART_IRQHandler+0x4f4>
 80029c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d003      	beq.n	80029d4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 f943 	bl	8002c58 <UART_Transmit_IT>
    return;
 80029d2:	e014      	b.n	80029fe <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80029d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d00e      	beq.n	80029fe <HAL_UART_IRQHandler+0x51e>
 80029e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d008      	beq.n	80029fe <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 f983 	bl	8002cf8 <UART_EndTransmit_IT>
    return;
 80029f2:	e004      	b.n	80029fe <HAL_UART_IRQHandler+0x51e>
    return;
 80029f4:	bf00      	nop
 80029f6:	e002      	b.n	80029fe <HAL_UART_IRQHandler+0x51e>
      return;
 80029f8:	bf00      	nop
 80029fa:	e000      	b.n	80029fe <HAL_UART_IRQHandler+0x51e>
      return;
 80029fc:	bf00      	nop
  }
}
 80029fe:	37e8      	adds	r7, #232	@ 0xe8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002a20:	bf00      	nop
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	460b      	mov	r3, r1
 8002a36:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002a38:	bf00      	nop
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	603b      	str	r3, [r7, #0]
 8002a50:	4613      	mov	r3, r2
 8002a52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a54:	e03b      	b.n	8002ace <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a56:	6a3b      	ldr	r3, [r7, #32]
 8002a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5c:	d037      	beq.n	8002ace <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a5e:	f7fe f9b7 	bl	8000dd0 <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	6a3a      	ldr	r2, [r7, #32]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d302      	bcc.n	8002a74 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a6e:	6a3b      	ldr	r3, [r7, #32]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e03a      	b.n	8002aee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	f003 0304 	and.w	r3, r3, #4
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d023      	beq.n	8002ace <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	2b80      	cmp	r3, #128	@ 0x80
 8002a8a:	d020      	beq.n	8002ace <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	2b40      	cmp	r3, #64	@ 0x40
 8002a90:	d01d      	beq.n	8002ace <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0308 	and.w	r3, r3, #8
 8002a9c:	2b08      	cmp	r3, #8
 8002a9e:	d116      	bne.n	8002ace <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	617b      	str	r3, [r7, #20]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	617b      	str	r3, [r7, #20]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	617b      	str	r3, [r7, #20]
 8002ab4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 f857 	bl	8002b6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2208      	movs	r2, #8
 8002ac0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e00f      	b.n	8002aee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	68ba      	ldr	r2, [r7, #8]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	bf0c      	ite	eq
 8002ade:	2301      	moveq	r3, #1
 8002ae0:	2300      	movne	r3, #0
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	79fb      	ldrb	r3, [r7, #7]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d0b4      	beq.n	8002a56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3718      	adds	r7, #24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002af6:	b480      	push	{r7}
 8002af8:	b085      	sub	sp, #20
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	60f8      	str	r0, [r7, #12]
 8002afe:	60b9      	str	r1, [r7, #8]
 8002b00:	4613      	mov	r3, r2
 8002b02:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	68ba      	ldr	r2, [r7, #8]
 8002b08:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	88fa      	ldrh	r2, [r7, #6]
 8002b0e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	88fa      	ldrh	r2, [r7, #6]
 8002b14:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2222      	movs	r2, #34	@ 0x22
 8002b20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d007      	beq.n	8002b3c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68da      	ldr	r2, [r3, #12]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b3a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	695a      	ldr	r2, [r3, #20]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f042 0201 	orr.w	r2, r2, #1
 8002b4a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	68da      	ldr	r2, [r3, #12]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f042 0220 	orr.w	r2, r2, #32
 8002b5a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3714      	adds	r7, #20
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr

08002b6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	b095      	sub	sp, #84	@ 0x54
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	330c      	adds	r3, #12
 8002b78:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b7c:	e853 3f00 	ldrex	r3, [r3]
 8002b80:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	330c      	adds	r3, #12
 8002b90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b92:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b96:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b98:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b9a:	e841 2300 	strex	r3, r2, [r1]
 8002b9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1e5      	bne.n	8002b72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	3314      	adds	r3, #20
 8002bac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bae:	6a3b      	ldr	r3, [r7, #32]
 8002bb0:	e853 3f00 	ldrex	r3, [r3]
 8002bb4:	61fb      	str	r3, [r7, #28]
   return(result);
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	f023 0301 	bic.w	r3, r3, #1
 8002bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	3314      	adds	r3, #20
 8002bc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002bc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002bcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002bce:	e841 2300 	strex	r3, r2, [r1]
 8002bd2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1e5      	bne.n	8002ba6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d119      	bne.n	8002c16 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	330c      	adds	r3, #12
 8002be8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	e853 3f00 	ldrex	r3, [r3]
 8002bf0:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	f023 0310 	bic.w	r3, r3, #16
 8002bf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	330c      	adds	r3, #12
 8002c00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c02:	61ba      	str	r2, [r7, #24]
 8002c04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c06:	6979      	ldr	r1, [r7, #20]
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	e841 2300 	strex	r3, r2, [r1]
 8002c0e:	613b      	str	r3, [r7, #16]
   return(result);
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1e5      	bne.n	8002be2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2220      	movs	r2, #32
 8002c1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002c24:	bf00      	nop
 8002c26:	3754      	adds	r7, #84	@ 0x54
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c3c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2200      	movs	r2, #0
 8002c42:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f7ff fee4 	bl	8002a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c50:	bf00      	nop
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b085      	sub	sp, #20
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2b21      	cmp	r3, #33	@ 0x21
 8002c6a:	d13e      	bne.n	8002cea <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c74:	d114      	bne.n	8002ca0 <UART_Transmit_IT+0x48>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d110      	bne.n	8002ca0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	881b      	ldrh	r3, [r3, #0]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c92:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6a1b      	ldr	r3, [r3, #32]
 8002c98:	1c9a      	adds	r2, r3, #2
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	621a      	str	r2, [r3, #32]
 8002c9e:	e008      	b.n	8002cb2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a1b      	ldr	r3, [r3, #32]
 8002ca4:	1c59      	adds	r1, r3, #1
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	6211      	str	r1, [r2, #32]
 8002caa:	781a      	ldrb	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d10f      	bne.n	8002ce6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	68da      	ldr	r2, [r3, #12]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002cd4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ce4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	e000      	b.n	8002cec <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002cea:	2302      	movs	r3, #2
  }
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68da      	ldr	r2, [r3, #12]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d0e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2220      	movs	r2, #32
 8002d14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f7ff fe73 	bl	8002a04 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3708      	adds	r7, #8
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b08c      	sub	sp, #48	@ 0x30
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	2b22      	cmp	r3, #34	@ 0x22
 8002d3a:	f040 80ae 	bne.w	8002e9a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d46:	d117      	bne.n	8002d78 <UART_Receive_IT+0x50>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d113      	bne.n	8002d78 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002d50:	2300      	movs	r3, #0
 8002d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d58:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d6a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d70:	1c9a      	adds	r2, r3, #2
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d76:	e026      	b.n	8002dc6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d8a:	d007      	beq.n	8002d9c <UART_Receive_IT+0x74>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d10a      	bne.n	8002daa <UART_Receive_IT+0x82>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d106      	bne.n	8002daa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	b2da      	uxtb	r2, r3
 8002da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002da6:	701a      	strb	r2, [r3, #0]
 8002da8:	e008      	b.n	8002dbc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002db6:	b2da      	uxtb	r2, r3
 8002db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	3b01      	subs	r3, #1
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d15d      	bne.n	8002e96 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	68da      	ldr	r2, [r3, #12]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f022 0220 	bic.w	r2, r2, #32
 8002de8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68da      	ldr	r2, [r3, #12]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002df8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	695a      	ldr	r2, [r3, #20]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f022 0201 	bic.w	r2, r2, #1
 8002e08:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2220      	movs	r2, #32
 8002e0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d135      	bne.n	8002e8c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	330c      	adds	r3, #12
 8002e2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	e853 3f00 	ldrex	r3, [r3]
 8002e34:	613b      	str	r3, [r7, #16]
   return(result);
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	f023 0310 	bic.w	r3, r3, #16
 8002e3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	330c      	adds	r3, #12
 8002e44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e46:	623a      	str	r2, [r7, #32]
 8002e48:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e4a:	69f9      	ldr	r1, [r7, #28]
 8002e4c:	6a3a      	ldr	r2, [r7, #32]
 8002e4e:	e841 2300 	strex	r3, r2, [r1]
 8002e52:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d1e5      	bne.n	8002e26 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0310 	and.w	r3, r3, #16
 8002e64:	2b10      	cmp	r3, #16
 8002e66:	d10a      	bne.n	8002e7e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60fb      	str	r3, [r7, #12]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	60fb      	str	r3, [r7, #12]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	60fb      	str	r3, [r7, #12]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002e82:	4619      	mov	r1, r3
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f7ff fdd1 	bl	8002a2c <HAL_UARTEx_RxEventCallback>
 8002e8a:	e002      	b.n	8002e92 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f7fd fd81 	bl	8000994 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002e92:	2300      	movs	r3, #0
 8002e94:	e002      	b.n	8002e9c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002e96:	2300      	movs	r3, #0
 8002e98:	e000      	b.n	8002e9c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002e9a:	2302      	movs	r3, #2
  }
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3730      	adds	r7, #48	@ 0x30
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ea4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ea8:	b0c0      	sub	sp, #256	@ 0x100
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ec0:	68d9      	ldr	r1, [r3, #12]
 8002ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	ea40 0301 	orr.w	r3, r0, r1
 8002ecc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	431a      	orrs	r2, r3
 8002edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ee0:	695b      	ldr	r3, [r3, #20]
 8002ee2:	431a      	orrs	r2, r3
 8002ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ee8:	69db      	ldr	r3, [r3, #28]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002efc:	f021 010c 	bic.w	r1, r1, #12
 8002f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002f0a:	430b      	orrs	r3, r1
 8002f0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f1e:	6999      	ldr	r1, [r3, #24]
 8002f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	ea40 0301 	orr.w	r3, r0, r1
 8002f2a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	4b8f      	ldr	r3, [pc, #572]	@ (8003170 <UART_SetConfig+0x2cc>)
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d005      	beq.n	8002f44 <UART_SetConfig+0xa0>
 8002f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	4b8d      	ldr	r3, [pc, #564]	@ (8003174 <UART_SetConfig+0x2d0>)
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d104      	bne.n	8002f4e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f44:	f7fe fee4 	bl	8001d10 <HAL_RCC_GetPCLK2Freq>
 8002f48:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002f4c:	e003      	b.n	8002f56 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002f4e:	f7fe fecb 	bl	8001ce8 <HAL_RCC_GetPCLK1Freq>
 8002f52:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f5a:	69db      	ldr	r3, [r3, #28]
 8002f5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f60:	f040 810c 	bne.w	800317c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002f6e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002f72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002f76:	4622      	mov	r2, r4
 8002f78:	462b      	mov	r3, r5
 8002f7a:	1891      	adds	r1, r2, r2
 8002f7c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002f7e:	415b      	adcs	r3, r3
 8002f80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002f86:	4621      	mov	r1, r4
 8002f88:	eb12 0801 	adds.w	r8, r2, r1
 8002f8c:	4629      	mov	r1, r5
 8002f8e:	eb43 0901 	adc.w	r9, r3, r1
 8002f92:	f04f 0200 	mov.w	r2, #0
 8002f96:	f04f 0300 	mov.w	r3, #0
 8002f9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fa2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fa6:	4690      	mov	r8, r2
 8002fa8:	4699      	mov	r9, r3
 8002faa:	4623      	mov	r3, r4
 8002fac:	eb18 0303 	adds.w	r3, r8, r3
 8002fb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002fb4:	462b      	mov	r3, r5
 8002fb6:	eb49 0303 	adc.w	r3, r9, r3
 8002fba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002fbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002fca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002fce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	18db      	adds	r3, r3, r3
 8002fd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fd8:	4613      	mov	r3, r2
 8002fda:	eb42 0303 	adc.w	r3, r2, r3
 8002fde:	657b      	str	r3, [r7, #84]	@ 0x54
 8002fe0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002fe4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002fe8:	f7fd f94a 	bl	8000280 <__aeabi_uldivmod>
 8002fec:	4602      	mov	r2, r0
 8002fee:	460b      	mov	r3, r1
 8002ff0:	4b61      	ldr	r3, [pc, #388]	@ (8003178 <UART_SetConfig+0x2d4>)
 8002ff2:	fba3 2302 	umull	r2, r3, r3, r2
 8002ff6:	095b      	lsrs	r3, r3, #5
 8002ff8:	011c      	lsls	r4, r3, #4
 8002ffa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ffe:	2200      	movs	r2, #0
 8003000:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003004:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003008:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800300c:	4642      	mov	r2, r8
 800300e:	464b      	mov	r3, r9
 8003010:	1891      	adds	r1, r2, r2
 8003012:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003014:	415b      	adcs	r3, r3
 8003016:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003018:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800301c:	4641      	mov	r1, r8
 800301e:	eb12 0a01 	adds.w	sl, r2, r1
 8003022:	4649      	mov	r1, r9
 8003024:	eb43 0b01 	adc.w	fp, r3, r1
 8003028:	f04f 0200 	mov.w	r2, #0
 800302c:	f04f 0300 	mov.w	r3, #0
 8003030:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003034:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003038:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800303c:	4692      	mov	sl, r2
 800303e:	469b      	mov	fp, r3
 8003040:	4643      	mov	r3, r8
 8003042:	eb1a 0303 	adds.w	r3, sl, r3
 8003046:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800304a:	464b      	mov	r3, r9
 800304c:	eb4b 0303 	adc.w	r3, fp, r3
 8003050:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003060:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003064:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003068:	460b      	mov	r3, r1
 800306a:	18db      	adds	r3, r3, r3
 800306c:	643b      	str	r3, [r7, #64]	@ 0x40
 800306e:	4613      	mov	r3, r2
 8003070:	eb42 0303 	adc.w	r3, r2, r3
 8003074:	647b      	str	r3, [r7, #68]	@ 0x44
 8003076:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800307a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800307e:	f7fd f8ff 	bl	8000280 <__aeabi_uldivmod>
 8003082:	4602      	mov	r2, r0
 8003084:	460b      	mov	r3, r1
 8003086:	4611      	mov	r1, r2
 8003088:	4b3b      	ldr	r3, [pc, #236]	@ (8003178 <UART_SetConfig+0x2d4>)
 800308a:	fba3 2301 	umull	r2, r3, r3, r1
 800308e:	095b      	lsrs	r3, r3, #5
 8003090:	2264      	movs	r2, #100	@ 0x64
 8003092:	fb02 f303 	mul.w	r3, r2, r3
 8003096:	1acb      	subs	r3, r1, r3
 8003098:	00db      	lsls	r3, r3, #3
 800309a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800309e:	4b36      	ldr	r3, [pc, #216]	@ (8003178 <UART_SetConfig+0x2d4>)
 80030a0:	fba3 2302 	umull	r2, r3, r3, r2
 80030a4:	095b      	lsrs	r3, r3, #5
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80030ac:	441c      	add	r4, r3
 80030ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030b2:	2200      	movs	r2, #0
 80030b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80030bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80030c0:	4642      	mov	r2, r8
 80030c2:	464b      	mov	r3, r9
 80030c4:	1891      	adds	r1, r2, r2
 80030c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80030c8:	415b      	adcs	r3, r3
 80030ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80030d0:	4641      	mov	r1, r8
 80030d2:	1851      	adds	r1, r2, r1
 80030d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80030d6:	4649      	mov	r1, r9
 80030d8:	414b      	adcs	r3, r1
 80030da:	637b      	str	r3, [r7, #52]	@ 0x34
 80030dc:	f04f 0200 	mov.w	r2, #0
 80030e0:	f04f 0300 	mov.w	r3, #0
 80030e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80030e8:	4659      	mov	r1, fp
 80030ea:	00cb      	lsls	r3, r1, #3
 80030ec:	4651      	mov	r1, sl
 80030ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030f2:	4651      	mov	r1, sl
 80030f4:	00ca      	lsls	r2, r1, #3
 80030f6:	4610      	mov	r0, r2
 80030f8:	4619      	mov	r1, r3
 80030fa:	4603      	mov	r3, r0
 80030fc:	4642      	mov	r2, r8
 80030fe:	189b      	adds	r3, r3, r2
 8003100:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003104:	464b      	mov	r3, r9
 8003106:	460a      	mov	r2, r1
 8003108:	eb42 0303 	adc.w	r3, r2, r3
 800310c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800311c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003120:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003124:	460b      	mov	r3, r1
 8003126:	18db      	adds	r3, r3, r3
 8003128:	62bb      	str	r3, [r7, #40]	@ 0x28
 800312a:	4613      	mov	r3, r2
 800312c:	eb42 0303 	adc.w	r3, r2, r3
 8003130:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003132:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003136:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800313a:	f7fd f8a1 	bl	8000280 <__aeabi_uldivmod>
 800313e:	4602      	mov	r2, r0
 8003140:	460b      	mov	r3, r1
 8003142:	4b0d      	ldr	r3, [pc, #52]	@ (8003178 <UART_SetConfig+0x2d4>)
 8003144:	fba3 1302 	umull	r1, r3, r3, r2
 8003148:	095b      	lsrs	r3, r3, #5
 800314a:	2164      	movs	r1, #100	@ 0x64
 800314c:	fb01 f303 	mul.w	r3, r1, r3
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	3332      	adds	r3, #50	@ 0x32
 8003156:	4a08      	ldr	r2, [pc, #32]	@ (8003178 <UART_SetConfig+0x2d4>)
 8003158:	fba2 2303 	umull	r2, r3, r2, r3
 800315c:	095b      	lsrs	r3, r3, #5
 800315e:	f003 0207 	and.w	r2, r3, #7
 8003162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4422      	add	r2, r4
 800316a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800316c:	e106      	b.n	800337c <UART_SetConfig+0x4d8>
 800316e:	bf00      	nop
 8003170:	40011000 	.word	0x40011000
 8003174:	40011400 	.word	0x40011400
 8003178:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800317c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003180:	2200      	movs	r2, #0
 8003182:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003186:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800318a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800318e:	4642      	mov	r2, r8
 8003190:	464b      	mov	r3, r9
 8003192:	1891      	adds	r1, r2, r2
 8003194:	6239      	str	r1, [r7, #32]
 8003196:	415b      	adcs	r3, r3
 8003198:	627b      	str	r3, [r7, #36]	@ 0x24
 800319a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800319e:	4641      	mov	r1, r8
 80031a0:	1854      	adds	r4, r2, r1
 80031a2:	4649      	mov	r1, r9
 80031a4:	eb43 0501 	adc.w	r5, r3, r1
 80031a8:	f04f 0200 	mov.w	r2, #0
 80031ac:	f04f 0300 	mov.w	r3, #0
 80031b0:	00eb      	lsls	r3, r5, #3
 80031b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031b6:	00e2      	lsls	r2, r4, #3
 80031b8:	4614      	mov	r4, r2
 80031ba:	461d      	mov	r5, r3
 80031bc:	4643      	mov	r3, r8
 80031be:	18e3      	adds	r3, r4, r3
 80031c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80031c4:	464b      	mov	r3, r9
 80031c6:	eb45 0303 	adc.w	r3, r5, r3
 80031ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80031ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80031da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80031de:	f04f 0200 	mov.w	r2, #0
 80031e2:	f04f 0300 	mov.w	r3, #0
 80031e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80031ea:	4629      	mov	r1, r5
 80031ec:	008b      	lsls	r3, r1, #2
 80031ee:	4621      	mov	r1, r4
 80031f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031f4:	4621      	mov	r1, r4
 80031f6:	008a      	lsls	r2, r1, #2
 80031f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80031fc:	f7fd f840 	bl	8000280 <__aeabi_uldivmod>
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	4b60      	ldr	r3, [pc, #384]	@ (8003388 <UART_SetConfig+0x4e4>)
 8003206:	fba3 2302 	umull	r2, r3, r3, r2
 800320a:	095b      	lsrs	r3, r3, #5
 800320c:	011c      	lsls	r4, r3, #4
 800320e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003212:	2200      	movs	r2, #0
 8003214:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003218:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800321c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003220:	4642      	mov	r2, r8
 8003222:	464b      	mov	r3, r9
 8003224:	1891      	adds	r1, r2, r2
 8003226:	61b9      	str	r1, [r7, #24]
 8003228:	415b      	adcs	r3, r3
 800322a:	61fb      	str	r3, [r7, #28]
 800322c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003230:	4641      	mov	r1, r8
 8003232:	1851      	adds	r1, r2, r1
 8003234:	6139      	str	r1, [r7, #16]
 8003236:	4649      	mov	r1, r9
 8003238:	414b      	adcs	r3, r1
 800323a:	617b      	str	r3, [r7, #20]
 800323c:	f04f 0200 	mov.w	r2, #0
 8003240:	f04f 0300 	mov.w	r3, #0
 8003244:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003248:	4659      	mov	r1, fp
 800324a:	00cb      	lsls	r3, r1, #3
 800324c:	4651      	mov	r1, sl
 800324e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003252:	4651      	mov	r1, sl
 8003254:	00ca      	lsls	r2, r1, #3
 8003256:	4610      	mov	r0, r2
 8003258:	4619      	mov	r1, r3
 800325a:	4603      	mov	r3, r0
 800325c:	4642      	mov	r2, r8
 800325e:	189b      	adds	r3, r3, r2
 8003260:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003264:	464b      	mov	r3, r9
 8003266:	460a      	mov	r2, r1
 8003268:	eb42 0303 	adc.w	r3, r2, r3
 800326c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	67bb      	str	r3, [r7, #120]	@ 0x78
 800327a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800327c:	f04f 0200 	mov.w	r2, #0
 8003280:	f04f 0300 	mov.w	r3, #0
 8003284:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003288:	4649      	mov	r1, r9
 800328a:	008b      	lsls	r3, r1, #2
 800328c:	4641      	mov	r1, r8
 800328e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003292:	4641      	mov	r1, r8
 8003294:	008a      	lsls	r2, r1, #2
 8003296:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800329a:	f7fc fff1 	bl	8000280 <__aeabi_uldivmod>
 800329e:	4602      	mov	r2, r0
 80032a0:	460b      	mov	r3, r1
 80032a2:	4611      	mov	r1, r2
 80032a4:	4b38      	ldr	r3, [pc, #224]	@ (8003388 <UART_SetConfig+0x4e4>)
 80032a6:	fba3 2301 	umull	r2, r3, r3, r1
 80032aa:	095b      	lsrs	r3, r3, #5
 80032ac:	2264      	movs	r2, #100	@ 0x64
 80032ae:	fb02 f303 	mul.w	r3, r2, r3
 80032b2:	1acb      	subs	r3, r1, r3
 80032b4:	011b      	lsls	r3, r3, #4
 80032b6:	3332      	adds	r3, #50	@ 0x32
 80032b8:	4a33      	ldr	r2, [pc, #204]	@ (8003388 <UART_SetConfig+0x4e4>)
 80032ba:	fba2 2303 	umull	r2, r3, r2, r3
 80032be:	095b      	lsrs	r3, r3, #5
 80032c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032c4:	441c      	add	r4, r3
 80032c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032ca:	2200      	movs	r2, #0
 80032cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80032ce:	677a      	str	r2, [r7, #116]	@ 0x74
 80032d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80032d4:	4642      	mov	r2, r8
 80032d6:	464b      	mov	r3, r9
 80032d8:	1891      	adds	r1, r2, r2
 80032da:	60b9      	str	r1, [r7, #8]
 80032dc:	415b      	adcs	r3, r3
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032e4:	4641      	mov	r1, r8
 80032e6:	1851      	adds	r1, r2, r1
 80032e8:	6039      	str	r1, [r7, #0]
 80032ea:	4649      	mov	r1, r9
 80032ec:	414b      	adcs	r3, r1
 80032ee:	607b      	str	r3, [r7, #4]
 80032f0:	f04f 0200 	mov.w	r2, #0
 80032f4:	f04f 0300 	mov.w	r3, #0
 80032f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80032fc:	4659      	mov	r1, fp
 80032fe:	00cb      	lsls	r3, r1, #3
 8003300:	4651      	mov	r1, sl
 8003302:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003306:	4651      	mov	r1, sl
 8003308:	00ca      	lsls	r2, r1, #3
 800330a:	4610      	mov	r0, r2
 800330c:	4619      	mov	r1, r3
 800330e:	4603      	mov	r3, r0
 8003310:	4642      	mov	r2, r8
 8003312:	189b      	adds	r3, r3, r2
 8003314:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003316:	464b      	mov	r3, r9
 8003318:	460a      	mov	r2, r1
 800331a:	eb42 0303 	adc.w	r3, r2, r3
 800331e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	663b      	str	r3, [r7, #96]	@ 0x60
 800332a:	667a      	str	r2, [r7, #100]	@ 0x64
 800332c:	f04f 0200 	mov.w	r2, #0
 8003330:	f04f 0300 	mov.w	r3, #0
 8003334:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003338:	4649      	mov	r1, r9
 800333a:	008b      	lsls	r3, r1, #2
 800333c:	4641      	mov	r1, r8
 800333e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003342:	4641      	mov	r1, r8
 8003344:	008a      	lsls	r2, r1, #2
 8003346:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800334a:	f7fc ff99 	bl	8000280 <__aeabi_uldivmod>
 800334e:	4602      	mov	r2, r0
 8003350:	460b      	mov	r3, r1
 8003352:	4b0d      	ldr	r3, [pc, #52]	@ (8003388 <UART_SetConfig+0x4e4>)
 8003354:	fba3 1302 	umull	r1, r3, r3, r2
 8003358:	095b      	lsrs	r3, r3, #5
 800335a:	2164      	movs	r1, #100	@ 0x64
 800335c:	fb01 f303 	mul.w	r3, r1, r3
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	3332      	adds	r3, #50	@ 0x32
 8003366:	4a08      	ldr	r2, [pc, #32]	@ (8003388 <UART_SetConfig+0x4e4>)
 8003368:	fba2 2303 	umull	r2, r3, r2, r3
 800336c:	095b      	lsrs	r3, r3, #5
 800336e:	f003 020f 	and.w	r2, r3, #15
 8003372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4422      	add	r2, r4
 800337a:	609a      	str	r2, [r3, #8]
}
 800337c:	bf00      	nop
 800337e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003382:	46bd      	mov	sp, r7
 8003384:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003388:	51eb851f 	.word	0x51eb851f

0800338c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800338c:	b480      	push	{r7}
 800338e:	b083      	sub	sp, #12
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f103 0208 	add.w	r2, r3, #8
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f04f 32ff 	mov.w	r2, #4294967295
 80033a4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f103 0208 	add.w	r2, r3, #8
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f103 0208 	add.w	r2, r3, #8
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80033c0:	bf00      	nop
 80033c2:	370c      	adds	r7, #12
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80033da:	bf00      	nop
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr

080033e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80033e6:	b480      	push	{r7}
 80033e8:	b085      	sub	sp, #20
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
 80033ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	68fa      	ldr	r2, [r7, #12]
 80033fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	689a      	ldr	r2, [r3, #8]
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	683a      	ldr	r2, [r7, #0]
 800340a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	1c5a      	adds	r2, r3, #1
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	601a      	str	r2, [r3, #0]
}
 8003422:	bf00      	nop
 8003424:	3714      	adds	r7, #20
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr

0800342e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800342e:	b480      	push	{r7}
 8003430:	b085      	sub	sp, #20
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
 8003436:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003444:	d103      	bne.n	800344e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	60fb      	str	r3, [r7, #12]
 800344c:	e00c      	b.n	8003468 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	3308      	adds	r3, #8
 8003452:	60fb      	str	r3, [r7, #12]
 8003454:	e002      	b.n	800345c <vListInsert+0x2e>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	60fb      	str	r3, [r7, #12]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68ba      	ldr	r2, [r7, #8]
 8003464:	429a      	cmp	r2, r3
 8003466:	d2f6      	bcs.n	8003456 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	683a      	ldr	r2, [r7, #0]
 8003476:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	683a      	ldr	r2, [r7, #0]
 8003482:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	1c5a      	adds	r2, r3, #1
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	601a      	str	r2, [r3, #0]
}
 8003494:	bf00      	nop
 8003496:	3714      	adds	r7, #20
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80034a0:	b480      	push	{r7}
 80034a2:	b085      	sub	sp, #20
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	6892      	ldr	r2, [r2, #8]
 80034b6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	687a      	ldr	r2, [r7, #4]
 80034be:	6852      	ldr	r2, [r2, #4]
 80034c0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d103      	bne.n	80034d4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	1e5a      	subs	r2, r3, #1
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3714      	adds	r7, #20
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr

080034f4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d10b      	bne.n	8003520 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800350c:	f383 8811 	msr	BASEPRI, r3
 8003510:	f3bf 8f6f 	isb	sy
 8003514:	f3bf 8f4f 	dsb	sy
 8003518:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800351a:	bf00      	nop
 800351c:	bf00      	nop
 800351e:	e7fd      	b.n	800351c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003520:	f001 fc52 	bl	8004dc8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800352c:	68f9      	ldr	r1, [r7, #12]
 800352e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003530:	fb01 f303 	mul.w	r3, r1, r3
 8003534:	441a      	add	r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003550:	3b01      	subs	r3, #1
 8003552:	68f9      	ldr	r1, [r7, #12]
 8003554:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003556:	fb01 f303 	mul.w	r3, r1, r3
 800355a:	441a      	add	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	22ff      	movs	r2, #255	@ 0xff
 8003564:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	22ff      	movs	r2, #255	@ 0xff
 800356c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d114      	bne.n	80035a0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	691b      	ldr	r3, [r3, #16]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d01a      	beq.n	80035b4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	3310      	adds	r3, #16
 8003582:	4618      	mov	r0, r3
 8003584:	f001 f824 	bl	80045d0 <xTaskRemoveFromEventList>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d012      	beq.n	80035b4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800358e:	4b0d      	ldr	r3, [pc, #52]	@ (80035c4 <xQueueGenericReset+0xd0>)
 8003590:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003594:	601a      	str	r2, [r3, #0]
 8003596:	f3bf 8f4f 	dsb	sy
 800359a:	f3bf 8f6f 	isb	sy
 800359e:	e009      	b.n	80035b4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	3310      	adds	r3, #16
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7ff fef1 	bl	800338c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	3324      	adds	r3, #36	@ 0x24
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7ff feec 	bl	800338c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80035b4:	f001 fc3a 	bl	8004e2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80035b8:	2301      	movs	r3, #1
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	e000ed04 	.word	0xe000ed04

080035c8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b08a      	sub	sp, #40	@ 0x28
 80035cc:	af02      	add	r7, sp, #8
 80035ce:	60f8      	str	r0, [r7, #12]
 80035d0:	60b9      	str	r1, [r7, #8]
 80035d2:	4613      	mov	r3, r2
 80035d4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d10b      	bne.n	80035f4 <xQueueGenericCreate+0x2c>
	__asm volatile
 80035dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035e0:	f383 8811 	msr	BASEPRI, r3
 80035e4:	f3bf 8f6f 	isb	sy
 80035e8:	f3bf 8f4f 	dsb	sy
 80035ec:	613b      	str	r3, [r7, #16]
}
 80035ee:	bf00      	nop
 80035f0:	bf00      	nop
 80035f2:	e7fd      	b.n	80035f0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	68ba      	ldr	r2, [r7, #8]
 80035f8:	fb02 f303 	mul.w	r3, r2, r3
 80035fc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	3348      	adds	r3, #72	@ 0x48
 8003602:	4618      	mov	r0, r3
 8003604:	f001 fd02 	bl	800500c <pvPortMalloc>
 8003608:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d011      	beq.n	8003634 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	3348      	adds	r3, #72	@ 0x48
 8003618:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003622:	79fa      	ldrb	r2, [r7, #7]
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	4613      	mov	r3, r2
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	68b9      	ldr	r1, [r7, #8]
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 f805 	bl	800363e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003634:	69bb      	ldr	r3, [r7, #24]
	}
 8003636:	4618      	mov	r0, r3
 8003638:	3720      	adds	r7, #32
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800363e:	b580      	push	{r7, lr}
 8003640:	b084      	sub	sp, #16
 8003642:	af00      	add	r7, sp, #0
 8003644:	60f8      	str	r0, [r7, #12]
 8003646:	60b9      	str	r1, [r7, #8]
 8003648:	607a      	str	r2, [r7, #4]
 800364a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d103      	bne.n	800365a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003652:	69bb      	ldr	r3, [r7, #24]
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	e002      	b.n	8003660 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	68fa      	ldr	r2, [r7, #12]
 8003664:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	68ba      	ldr	r2, [r7, #8]
 800366a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800366c:	2101      	movs	r1, #1
 800366e:	69b8      	ldr	r0, [r7, #24]
 8003670:	f7ff ff40 	bl	80034f4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003674:	bf00      	nop
 8003676:	3710      	adds	r7, #16
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b08e      	sub	sp, #56	@ 0x38
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
 8003688:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800368a:	2300      	movs	r3, #0
 800368c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003694:	2b00      	cmp	r3, #0
 8003696:	d10b      	bne.n	80036b0 <xQueueGenericSend+0x34>
	__asm volatile
 8003698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800369c:	f383 8811 	msr	BASEPRI, r3
 80036a0:	f3bf 8f6f 	isb	sy
 80036a4:	f3bf 8f4f 	dsb	sy
 80036a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80036aa:	bf00      	nop
 80036ac:	bf00      	nop
 80036ae:	e7fd      	b.n	80036ac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d103      	bne.n	80036be <xQueueGenericSend+0x42>
 80036b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <xQueueGenericSend+0x46>
 80036be:	2301      	movs	r3, #1
 80036c0:	e000      	b.n	80036c4 <xQueueGenericSend+0x48>
 80036c2:	2300      	movs	r3, #0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d10b      	bne.n	80036e0 <xQueueGenericSend+0x64>
	__asm volatile
 80036c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036cc:	f383 8811 	msr	BASEPRI, r3
 80036d0:	f3bf 8f6f 	isb	sy
 80036d4:	f3bf 8f4f 	dsb	sy
 80036d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80036da:	bf00      	nop
 80036dc:	bf00      	nop
 80036de:	e7fd      	b.n	80036dc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d103      	bne.n	80036ee <xQueueGenericSend+0x72>
 80036e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d101      	bne.n	80036f2 <xQueueGenericSend+0x76>
 80036ee:	2301      	movs	r3, #1
 80036f0:	e000      	b.n	80036f4 <xQueueGenericSend+0x78>
 80036f2:	2300      	movs	r3, #0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10b      	bne.n	8003710 <xQueueGenericSend+0x94>
	__asm volatile
 80036f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036fc:	f383 8811 	msr	BASEPRI, r3
 8003700:	f3bf 8f6f 	isb	sy
 8003704:	f3bf 8f4f 	dsb	sy
 8003708:	623b      	str	r3, [r7, #32]
}
 800370a:	bf00      	nop
 800370c:	bf00      	nop
 800370e:	e7fd      	b.n	800370c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003710:	f001 f91e 	bl	8004950 <xTaskGetSchedulerState>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d102      	bne.n	8003720 <xQueueGenericSend+0xa4>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d101      	bne.n	8003724 <xQueueGenericSend+0xa8>
 8003720:	2301      	movs	r3, #1
 8003722:	e000      	b.n	8003726 <xQueueGenericSend+0xaa>
 8003724:	2300      	movs	r3, #0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d10b      	bne.n	8003742 <xQueueGenericSend+0xc6>
	__asm volatile
 800372a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800372e:	f383 8811 	msr	BASEPRI, r3
 8003732:	f3bf 8f6f 	isb	sy
 8003736:	f3bf 8f4f 	dsb	sy
 800373a:	61fb      	str	r3, [r7, #28]
}
 800373c:	bf00      	nop
 800373e:	bf00      	nop
 8003740:	e7fd      	b.n	800373e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003742:	f001 fb41 	bl	8004dc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003748:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800374a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800374c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800374e:	429a      	cmp	r2, r3
 8003750:	d302      	bcc.n	8003758 <xQueueGenericSend+0xdc>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2b02      	cmp	r3, #2
 8003756:	d129      	bne.n	80037ac <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003758:	683a      	ldr	r2, [r7, #0]
 800375a:	68b9      	ldr	r1, [r7, #8]
 800375c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800375e:	f000 fa0f 	bl	8003b80 <prvCopyDataToQueue>
 8003762:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003768:	2b00      	cmp	r3, #0
 800376a:	d010      	beq.n	800378e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800376c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800376e:	3324      	adds	r3, #36	@ 0x24
 8003770:	4618      	mov	r0, r3
 8003772:	f000 ff2d 	bl	80045d0 <xTaskRemoveFromEventList>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d013      	beq.n	80037a4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800377c:	4b3f      	ldr	r3, [pc, #252]	@ (800387c <xQueueGenericSend+0x200>)
 800377e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003782:	601a      	str	r2, [r3, #0]
 8003784:	f3bf 8f4f 	dsb	sy
 8003788:	f3bf 8f6f 	isb	sy
 800378c:	e00a      	b.n	80037a4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800378e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003790:	2b00      	cmp	r3, #0
 8003792:	d007      	beq.n	80037a4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003794:	4b39      	ldr	r3, [pc, #228]	@ (800387c <xQueueGenericSend+0x200>)
 8003796:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800379a:	601a      	str	r2, [r3, #0]
 800379c:	f3bf 8f4f 	dsb	sy
 80037a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80037a4:	f001 fb42 	bl	8004e2c <vPortExitCritical>
				return pdPASS;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e063      	b.n	8003874 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d103      	bne.n	80037ba <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80037b2:	f001 fb3b 	bl	8004e2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80037b6:	2300      	movs	r3, #0
 80037b8:	e05c      	b.n	8003874 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80037ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d106      	bne.n	80037ce <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80037c0:	f107 0314 	add.w	r3, r7, #20
 80037c4:	4618      	mov	r0, r3
 80037c6:	f000 ff67 	bl	8004698 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80037ca:	2301      	movs	r3, #1
 80037cc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80037ce:	f001 fb2d 	bl	8004e2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80037d2:	f000 fd15 	bl	8004200 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80037d6:	f001 faf7 	bl	8004dc8 <vPortEnterCritical>
 80037da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80037e0:	b25b      	sxtb	r3, r3
 80037e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e6:	d103      	bne.n	80037f0 <xQueueGenericSend+0x174>
 80037e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80037f6:	b25b      	sxtb	r3, r3
 80037f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037fc:	d103      	bne.n	8003806 <xQueueGenericSend+0x18a>
 80037fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003806:	f001 fb11 	bl	8004e2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800380a:	1d3a      	adds	r2, r7, #4
 800380c:	f107 0314 	add.w	r3, r7, #20
 8003810:	4611      	mov	r1, r2
 8003812:	4618      	mov	r0, r3
 8003814:	f000 ff56 	bl	80046c4 <xTaskCheckForTimeOut>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d124      	bne.n	8003868 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800381e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003820:	f000 faa6 	bl	8003d70 <prvIsQueueFull>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d018      	beq.n	800385c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800382a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800382c:	3310      	adds	r3, #16
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	4611      	mov	r1, r2
 8003832:	4618      	mov	r0, r3
 8003834:	f000 fea6 	bl	8004584 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003838:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800383a:	f000 fa31 	bl	8003ca0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800383e:	f000 fced 	bl	800421c <xTaskResumeAll>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	f47f af7c 	bne.w	8003742 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800384a:	4b0c      	ldr	r3, [pc, #48]	@ (800387c <xQueueGenericSend+0x200>)
 800384c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	f3bf 8f4f 	dsb	sy
 8003856:	f3bf 8f6f 	isb	sy
 800385a:	e772      	b.n	8003742 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800385c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800385e:	f000 fa1f 	bl	8003ca0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003862:	f000 fcdb 	bl	800421c <xTaskResumeAll>
 8003866:	e76c      	b.n	8003742 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003868:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800386a:	f000 fa19 	bl	8003ca0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800386e:	f000 fcd5 	bl	800421c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003872:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003874:	4618      	mov	r0, r3
 8003876:	3738      	adds	r7, #56	@ 0x38
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	e000ed04 	.word	0xe000ed04

08003880 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b090      	sub	sp, #64	@ 0x40
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
 800388c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003894:	2b00      	cmp	r3, #0
 8003896:	d10b      	bne.n	80038b0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800389c:	f383 8811 	msr	BASEPRI, r3
 80038a0:	f3bf 8f6f 	isb	sy
 80038a4:	f3bf 8f4f 	dsb	sy
 80038a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80038aa:	bf00      	nop
 80038ac:	bf00      	nop
 80038ae:	e7fd      	b.n	80038ac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d103      	bne.n	80038be <xQueueGenericSendFromISR+0x3e>
 80038b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <xQueueGenericSendFromISR+0x42>
 80038be:	2301      	movs	r3, #1
 80038c0:	e000      	b.n	80038c4 <xQueueGenericSendFromISR+0x44>
 80038c2:	2300      	movs	r3, #0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10b      	bne.n	80038e0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80038c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038cc:	f383 8811 	msr	BASEPRI, r3
 80038d0:	f3bf 8f6f 	isb	sy
 80038d4:	f3bf 8f4f 	dsb	sy
 80038d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80038da:	bf00      	nop
 80038dc:	bf00      	nop
 80038de:	e7fd      	b.n	80038dc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d103      	bne.n	80038ee <xQueueGenericSendFromISR+0x6e>
 80038e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d101      	bne.n	80038f2 <xQueueGenericSendFromISR+0x72>
 80038ee:	2301      	movs	r3, #1
 80038f0:	e000      	b.n	80038f4 <xQueueGenericSendFromISR+0x74>
 80038f2:	2300      	movs	r3, #0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10b      	bne.n	8003910 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80038f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038fc:	f383 8811 	msr	BASEPRI, r3
 8003900:	f3bf 8f6f 	isb	sy
 8003904:	f3bf 8f4f 	dsb	sy
 8003908:	623b      	str	r3, [r7, #32]
}
 800390a:	bf00      	nop
 800390c:	bf00      	nop
 800390e:	e7fd      	b.n	800390c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003910:	f001 fb3a 	bl	8004f88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003914:	f3ef 8211 	mrs	r2, BASEPRI
 8003918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800391c:	f383 8811 	msr	BASEPRI, r3
 8003920:	f3bf 8f6f 	isb	sy
 8003924:	f3bf 8f4f 	dsb	sy
 8003928:	61fa      	str	r2, [r7, #28]
 800392a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800392c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800392e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003932:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003938:	429a      	cmp	r2, r3
 800393a:	d302      	bcc.n	8003942 <xQueueGenericSendFromISR+0xc2>
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	2b02      	cmp	r3, #2
 8003940:	d12f      	bne.n	80039a2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003944:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003948:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800394c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800394e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003950:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	68b9      	ldr	r1, [r7, #8]
 8003956:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003958:	f000 f912 	bl	8003b80 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800395c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003964:	d112      	bne.n	800398c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396a:	2b00      	cmp	r3, #0
 800396c:	d016      	beq.n	800399c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800396e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003970:	3324      	adds	r3, #36	@ 0x24
 8003972:	4618      	mov	r0, r3
 8003974:	f000 fe2c 	bl	80045d0 <xTaskRemoveFromEventList>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00e      	beq.n	800399c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00b      	beq.n	800399c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	e007      	b.n	800399c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800398c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003990:	3301      	adds	r3, #1
 8003992:	b2db      	uxtb	r3, r3
 8003994:	b25a      	sxtb	r2, r3
 8003996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003998:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800399c:	2301      	movs	r3, #1
 800399e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80039a0:	e001      	b.n	80039a6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80039a2:	2300      	movs	r3, #0
 80039a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80039b0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80039b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3740      	adds	r7, #64	@ 0x40
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b08c      	sub	sp, #48	@ 0x30
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80039c8:	2300      	movs	r3, #0
 80039ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80039d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d10b      	bne.n	80039ee <xQueueReceive+0x32>
	__asm volatile
 80039d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039da:	f383 8811 	msr	BASEPRI, r3
 80039de:	f3bf 8f6f 	isb	sy
 80039e2:	f3bf 8f4f 	dsb	sy
 80039e6:	623b      	str	r3, [r7, #32]
}
 80039e8:	bf00      	nop
 80039ea:	bf00      	nop
 80039ec:	e7fd      	b.n	80039ea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d103      	bne.n	80039fc <xQueueReceive+0x40>
 80039f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d101      	bne.n	8003a00 <xQueueReceive+0x44>
 80039fc:	2301      	movs	r3, #1
 80039fe:	e000      	b.n	8003a02 <xQueueReceive+0x46>
 8003a00:	2300      	movs	r3, #0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d10b      	bne.n	8003a1e <xQueueReceive+0x62>
	__asm volatile
 8003a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a0a:	f383 8811 	msr	BASEPRI, r3
 8003a0e:	f3bf 8f6f 	isb	sy
 8003a12:	f3bf 8f4f 	dsb	sy
 8003a16:	61fb      	str	r3, [r7, #28]
}
 8003a18:	bf00      	nop
 8003a1a:	bf00      	nop
 8003a1c:	e7fd      	b.n	8003a1a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003a1e:	f000 ff97 	bl	8004950 <xTaskGetSchedulerState>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d102      	bne.n	8003a2e <xQueueReceive+0x72>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <xQueueReceive+0x76>
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e000      	b.n	8003a34 <xQueueReceive+0x78>
 8003a32:	2300      	movs	r3, #0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d10b      	bne.n	8003a50 <xQueueReceive+0x94>
	__asm volatile
 8003a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a3c:	f383 8811 	msr	BASEPRI, r3
 8003a40:	f3bf 8f6f 	isb	sy
 8003a44:	f3bf 8f4f 	dsb	sy
 8003a48:	61bb      	str	r3, [r7, #24]
}
 8003a4a:	bf00      	nop
 8003a4c:	bf00      	nop
 8003a4e:	e7fd      	b.n	8003a4c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003a50:	f001 f9ba 	bl	8004dc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a58:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d01f      	beq.n	8003aa0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003a60:	68b9      	ldr	r1, [r7, #8]
 8003a62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a64:	f000 f8f6 	bl	8003c54 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6a:	1e5a      	subs	r2, r3, #1
 8003a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a6e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a72:	691b      	ldr	r3, [r3, #16]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00f      	beq.n	8003a98 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a7a:	3310      	adds	r3, #16
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 fda7 	bl	80045d0 <xTaskRemoveFromEventList>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d007      	beq.n	8003a98 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003a88:	4b3c      	ldr	r3, [pc, #240]	@ (8003b7c <xQueueReceive+0x1c0>)
 8003a8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a8e:	601a      	str	r2, [r3, #0]
 8003a90:	f3bf 8f4f 	dsb	sy
 8003a94:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003a98:	f001 f9c8 	bl	8004e2c <vPortExitCritical>
				return pdPASS;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e069      	b.n	8003b74 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d103      	bne.n	8003aae <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003aa6:	f001 f9c1 	bl	8004e2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	e062      	b.n	8003b74 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d106      	bne.n	8003ac2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003ab4:	f107 0310 	add.w	r3, r7, #16
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f000 fded 	bl	8004698 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003ac2:	f001 f9b3 	bl	8004e2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003ac6:	f000 fb9b 	bl	8004200 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003aca:	f001 f97d 	bl	8004dc8 <vPortEnterCritical>
 8003ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ad0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003ad4:	b25b      	sxtb	r3, r3
 8003ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ada:	d103      	bne.n	8003ae4 <xQueueReceive+0x128>
 8003adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003aea:	b25b      	sxtb	r3, r3
 8003aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003af0:	d103      	bne.n	8003afa <xQueueReceive+0x13e>
 8003af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003afa:	f001 f997 	bl	8004e2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003afe:	1d3a      	adds	r2, r7, #4
 8003b00:	f107 0310 	add.w	r3, r7, #16
 8003b04:	4611      	mov	r1, r2
 8003b06:	4618      	mov	r0, r3
 8003b08:	f000 fddc 	bl	80046c4 <xTaskCheckForTimeOut>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d123      	bne.n	8003b5a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b14:	f000 f916 	bl	8003d44 <prvIsQueueEmpty>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d017      	beq.n	8003b4e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b20:	3324      	adds	r3, #36	@ 0x24
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	4611      	mov	r1, r2
 8003b26:	4618      	mov	r0, r3
 8003b28:	f000 fd2c 	bl	8004584 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003b2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b2e:	f000 f8b7 	bl	8003ca0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003b32:	f000 fb73 	bl	800421c <xTaskResumeAll>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d189      	bne.n	8003a50 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8003b7c <xQueueReceive+0x1c0>)
 8003b3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b42:	601a      	str	r2, [r3, #0]
 8003b44:	f3bf 8f4f 	dsb	sy
 8003b48:	f3bf 8f6f 	isb	sy
 8003b4c:	e780      	b.n	8003a50 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003b4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b50:	f000 f8a6 	bl	8003ca0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003b54:	f000 fb62 	bl	800421c <xTaskResumeAll>
 8003b58:	e77a      	b.n	8003a50 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003b5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b5c:	f000 f8a0 	bl	8003ca0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003b60:	f000 fb5c 	bl	800421c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b66:	f000 f8ed 	bl	8003d44 <prvIsQueueEmpty>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	f43f af6f 	beq.w	8003a50 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003b72:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3730      	adds	r7, #48	@ 0x30
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	e000ed04 	.word	0xe000ed04

08003b80 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	60b9      	str	r1, [r7, #8]
 8003b8a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b94:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d10d      	bne.n	8003bba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d14d      	bne.n	8003c42 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	4618      	mov	r0, r3
 8003bac:	f000 feee 	bl	800498c <xTaskPriorityDisinherit>
 8003bb0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	609a      	str	r2, [r3, #8]
 8003bb8:	e043      	b.n	8003c42 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d119      	bne.n	8003bf4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6858      	ldr	r0, [r3, #4]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc8:	461a      	mov	r2, r3
 8003bca:	68b9      	ldr	r1, [r7, #8]
 8003bcc:	f001 fc60 	bl	8005490 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd8:	441a      	add	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	685a      	ldr	r2, [r3, #4]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d32b      	bcc.n	8003c42 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	605a      	str	r2, [r3, #4]
 8003bf2:	e026      	b.n	8003c42 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	68d8      	ldr	r0, [r3, #12]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	68b9      	ldr	r1, [r7, #8]
 8003c00:	f001 fc46 	bl	8005490 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	68da      	ldr	r2, [r3, #12]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0c:	425b      	negs	r3, r3
 8003c0e:	441a      	add	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	68da      	ldr	r2, [r3, #12]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d207      	bcs.n	8003c30 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	689a      	ldr	r2, [r3, #8]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c28:	425b      	negs	r3, r3
 8003c2a:	441a      	add	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d105      	bne.n	8003c42 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d002      	beq.n	8003c42 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	1c5a      	adds	r2, r3, #1
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003c4a:	697b      	ldr	r3, [r7, #20]
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3718      	adds	r7, #24
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d018      	beq.n	8003c98 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	68da      	ldr	r2, [r3, #12]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6e:	441a      	add	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	68da      	ldr	r2, [r3, #12]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d303      	bcc.n	8003c88 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68d9      	ldr	r1, [r3, #12]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c90:	461a      	mov	r2, r3
 8003c92:	6838      	ldr	r0, [r7, #0]
 8003c94:	f001 fbfc 	bl	8005490 <memcpy>
	}
}
 8003c98:	bf00      	nop
 8003c9a:	3708      	adds	r7, #8
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003ca8:	f001 f88e 	bl	8004dc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003cb2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003cb4:	e011      	b.n	8003cda <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d012      	beq.n	8003ce4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	3324      	adds	r3, #36	@ 0x24
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f000 fc84 	bl	80045d0 <xTaskRemoveFromEventList>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003cce:	f000 fd5d 	bl	800478c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003cd2:	7bfb      	ldrb	r3, [r7, #15]
 8003cd4:	3b01      	subs	r3, #1
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003cda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	dce9      	bgt.n	8003cb6 <prvUnlockQueue+0x16>
 8003ce2:	e000      	b.n	8003ce6 <prvUnlockQueue+0x46>
					break;
 8003ce4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	22ff      	movs	r2, #255	@ 0xff
 8003cea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003cee:	f001 f89d 	bl	8004e2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003cf2:	f001 f869 	bl	8004dc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003cfc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003cfe:	e011      	b.n	8003d24 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d012      	beq.n	8003d2e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	3310      	adds	r3, #16
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f000 fc5f 	bl	80045d0 <xTaskRemoveFromEventList>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003d18:	f000 fd38 	bl	800478c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003d1c:	7bbb      	ldrb	r3, [r7, #14]
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003d24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	dce9      	bgt.n	8003d00 <prvUnlockQueue+0x60>
 8003d2c:	e000      	b.n	8003d30 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003d2e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	22ff      	movs	r2, #255	@ 0xff
 8003d34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003d38:	f001 f878 	bl	8004e2c <vPortExitCritical>
}
 8003d3c:	bf00      	nop
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003d4c:	f001 f83c 	bl	8004dc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d102      	bne.n	8003d5e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	60fb      	str	r3, [r7, #12]
 8003d5c:	e001      	b.n	8003d62 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d62:	f001 f863 	bl	8004e2c <vPortExitCritical>

	return xReturn;
 8003d66:	68fb      	ldr	r3, [r7, #12]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003d78:	f001 f826 	bl	8004dc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d102      	bne.n	8003d8e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	60fb      	str	r3, [r7, #12]
 8003d8c:	e001      	b.n	8003d92 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d92:	f001 f84b 	bl	8004e2c <vPortExitCritical>

	return xReturn;
 8003d96:	68fb      	ldr	r3, [r7, #12]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3710      	adds	r7, #16
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b08e      	sub	sp, #56	@ 0x38
 8003da4:	af04      	add	r7, sp, #16
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	607a      	str	r2, [r7, #4]
 8003dac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d10b      	bne.n	8003dcc <xTaskCreateStatic+0x2c>
	__asm volatile
 8003db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003db8:	f383 8811 	msr	BASEPRI, r3
 8003dbc:	f3bf 8f6f 	isb	sy
 8003dc0:	f3bf 8f4f 	dsb	sy
 8003dc4:	623b      	str	r3, [r7, #32]
}
 8003dc6:	bf00      	nop
 8003dc8:	bf00      	nop
 8003dca:	e7fd      	b.n	8003dc8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10b      	bne.n	8003dea <xTaskCreateStatic+0x4a>
	__asm volatile
 8003dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dd6:	f383 8811 	msr	BASEPRI, r3
 8003dda:	f3bf 8f6f 	isb	sy
 8003dde:	f3bf 8f4f 	dsb	sy
 8003de2:	61fb      	str	r3, [r7, #28]
}
 8003de4:	bf00      	nop
 8003de6:	bf00      	nop
 8003de8:	e7fd      	b.n	8003de6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003dea:	2354      	movs	r3, #84	@ 0x54
 8003dec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	2b54      	cmp	r3, #84	@ 0x54
 8003df2:	d00b      	beq.n	8003e0c <xTaskCreateStatic+0x6c>
	__asm volatile
 8003df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003df8:	f383 8811 	msr	BASEPRI, r3
 8003dfc:	f3bf 8f6f 	isb	sy
 8003e00:	f3bf 8f4f 	dsb	sy
 8003e04:	61bb      	str	r3, [r7, #24]
}
 8003e06:	bf00      	nop
 8003e08:	bf00      	nop
 8003e0a:	e7fd      	b.n	8003e08 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003e0c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d01e      	beq.n	8003e52 <xTaskCreateStatic+0xb2>
 8003e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d01b      	beq.n	8003e52 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e1c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003e22:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e26:	2202      	movs	r2, #2
 8003e28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	9303      	str	r3, [sp, #12]
 8003e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e32:	9302      	str	r3, [sp, #8]
 8003e34:	f107 0314 	add.w	r3, r7, #20
 8003e38:	9301      	str	r3, [sp, #4]
 8003e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e3c:	9300      	str	r3, [sp, #0]
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	68b9      	ldr	r1, [r7, #8]
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f000 f850 	bl	8003eea <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003e4a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e4c:	f000 f8d6 	bl	8003ffc <prvAddNewTaskToReadyList>
 8003e50:	e001      	b.n	8003e56 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003e52:	2300      	movs	r3, #0
 8003e54:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003e56:	697b      	ldr	r3, [r7, #20]
	}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3728      	adds	r7, #40	@ 0x28
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b08c      	sub	sp, #48	@ 0x30
 8003e64:	af04      	add	r7, sp, #16
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	603b      	str	r3, [r7, #0]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003e70:	88fb      	ldrh	r3, [r7, #6]
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	4618      	mov	r0, r3
 8003e76:	f001 f8c9 	bl	800500c <pvPortMalloc>
 8003e7a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00e      	beq.n	8003ea0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003e82:	2054      	movs	r0, #84	@ 0x54
 8003e84:	f001 f8c2 	bl	800500c <pvPortMalloc>
 8003e88:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d003      	beq.n	8003e98 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	697a      	ldr	r2, [r7, #20]
 8003e94:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e96:	e005      	b.n	8003ea4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003e98:	6978      	ldr	r0, [r7, #20]
 8003e9a:	f001 f985 	bl	80051a8 <vPortFree>
 8003e9e:	e001      	b.n	8003ea4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d017      	beq.n	8003eda <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003eb2:	88fa      	ldrh	r2, [r7, #6]
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	9303      	str	r3, [sp, #12]
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	9302      	str	r3, [sp, #8]
 8003ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ebe:	9301      	str	r3, [sp, #4]
 8003ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec2:	9300      	str	r3, [sp, #0]
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	68b9      	ldr	r1, [r7, #8]
 8003ec8:	68f8      	ldr	r0, [r7, #12]
 8003eca:	f000 f80e 	bl	8003eea <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ece:	69f8      	ldr	r0, [r7, #28]
 8003ed0:	f000 f894 	bl	8003ffc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	61bb      	str	r3, [r7, #24]
 8003ed8:	e002      	b.n	8003ee0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003eda:	f04f 33ff 	mov.w	r3, #4294967295
 8003ede:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003ee0:	69bb      	ldr	r3, [r7, #24]
	}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3720      	adds	r7, #32
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003eea:	b580      	push	{r7, lr}
 8003eec:	b088      	sub	sp, #32
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	60f8      	str	r0, [r7, #12]
 8003ef2:	60b9      	str	r1, [r7, #8]
 8003ef4:	607a      	str	r2, [r7, #4]
 8003ef6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003efa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003f02:	3b01      	subs	r3, #1
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	4413      	add	r3, r2
 8003f08:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003f0a:	69bb      	ldr	r3, [r7, #24]
 8003f0c:	f023 0307 	bic.w	r3, r3, #7
 8003f10:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	f003 0307 	and.w	r3, r3, #7
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00b      	beq.n	8003f34 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003f1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f20:	f383 8811 	msr	BASEPRI, r3
 8003f24:	f3bf 8f6f 	isb	sy
 8003f28:	f3bf 8f4f 	dsb	sy
 8003f2c:	617b      	str	r3, [r7, #20]
}
 8003f2e:	bf00      	nop
 8003f30:	bf00      	nop
 8003f32:	e7fd      	b.n	8003f30 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d01f      	beq.n	8003f7a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	61fb      	str	r3, [r7, #28]
 8003f3e:	e012      	b.n	8003f66 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003f40:	68ba      	ldr	r2, [r7, #8]
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	4413      	add	r3, r2
 8003f46:	7819      	ldrb	r1, [r3, #0]
 8003f48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f4a:	69fb      	ldr	r3, [r7, #28]
 8003f4c:	4413      	add	r3, r2
 8003f4e:	3334      	adds	r3, #52	@ 0x34
 8003f50:	460a      	mov	r2, r1
 8003f52:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003f54:	68ba      	ldr	r2, [r7, #8]
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	4413      	add	r3, r2
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d006      	beq.n	8003f6e <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	3301      	adds	r3, #1
 8003f64:	61fb      	str	r3, [r7, #28]
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	2b0f      	cmp	r3, #15
 8003f6a:	d9e9      	bls.n	8003f40 <prvInitialiseNewTask+0x56>
 8003f6c:	e000      	b.n	8003f70 <prvInitialiseNewTask+0x86>
			{
				break;
 8003f6e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f72:	2200      	movs	r2, #0
 8003f74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f78:	e003      	b.n	8003f82 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f84:	2b06      	cmp	r3, #6
 8003f86:	d901      	bls.n	8003f8c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003f88:	2306      	movs	r3, #6
 8003f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f90:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f96:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7ff fa12 	bl	80033cc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003faa:	3318      	adds	r3, #24
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7ff fa0d 	bl	80033cc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fb6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fba:	f1c3 0207 	rsb	r2, r3, #7
 8003fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fc6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fca:	2200      	movs	r2, #0
 8003fcc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	68f9      	ldr	r1, [r7, #12]
 8003fda:	69b8      	ldr	r0, [r7, #24]
 8003fdc:	f000 fdc4 	bl	8004b68 <pxPortInitialiseStack>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fe4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d002      	beq.n	8003ff2 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ff0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ff2:	bf00      	nop
 8003ff4:	3720      	adds	r7, #32
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
	...

08003ffc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004004:	f000 fee0 	bl	8004dc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004008:	4b2a      	ldr	r3, [pc, #168]	@ (80040b4 <prvAddNewTaskToReadyList+0xb8>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	3301      	adds	r3, #1
 800400e:	4a29      	ldr	r2, [pc, #164]	@ (80040b4 <prvAddNewTaskToReadyList+0xb8>)
 8004010:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004012:	4b29      	ldr	r3, [pc, #164]	@ (80040b8 <prvAddNewTaskToReadyList+0xbc>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d109      	bne.n	800402e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800401a:	4a27      	ldr	r2, [pc, #156]	@ (80040b8 <prvAddNewTaskToReadyList+0xbc>)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004020:	4b24      	ldr	r3, [pc, #144]	@ (80040b4 <prvAddNewTaskToReadyList+0xb8>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d110      	bne.n	800404a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004028:	f000 fbd4 	bl	80047d4 <prvInitialiseTaskLists>
 800402c:	e00d      	b.n	800404a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800402e:	4b23      	ldr	r3, [pc, #140]	@ (80040bc <prvAddNewTaskToReadyList+0xc0>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d109      	bne.n	800404a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004036:	4b20      	ldr	r3, [pc, #128]	@ (80040b8 <prvAddNewTaskToReadyList+0xbc>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004040:	429a      	cmp	r2, r3
 8004042:	d802      	bhi.n	800404a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004044:	4a1c      	ldr	r2, [pc, #112]	@ (80040b8 <prvAddNewTaskToReadyList+0xbc>)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800404a:	4b1d      	ldr	r3, [pc, #116]	@ (80040c0 <prvAddNewTaskToReadyList+0xc4>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	3301      	adds	r3, #1
 8004050:	4a1b      	ldr	r2, [pc, #108]	@ (80040c0 <prvAddNewTaskToReadyList+0xc4>)
 8004052:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004058:	2201      	movs	r2, #1
 800405a:	409a      	lsls	r2, r3
 800405c:	4b19      	ldr	r3, [pc, #100]	@ (80040c4 <prvAddNewTaskToReadyList+0xc8>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4313      	orrs	r3, r2
 8004062:	4a18      	ldr	r2, [pc, #96]	@ (80040c4 <prvAddNewTaskToReadyList+0xc8>)
 8004064:	6013      	str	r3, [r2, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800406a:	4613      	mov	r3, r2
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	4413      	add	r3, r2
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	4a15      	ldr	r2, [pc, #84]	@ (80040c8 <prvAddNewTaskToReadyList+0xcc>)
 8004074:	441a      	add	r2, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	3304      	adds	r3, #4
 800407a:	4619      	mov	r1, r3
 800407c:	4610      	mov	r0, r2
 800407e:	f7ff f9b2 	bl	80033e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004082:	f000 fed3 	bl	8004e2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004086:	4b0d      	ldr	r3, [pc, #52]	@ (80040bc <prvAddNewTaskToReadyList+0xc0>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00e      	beq.n	80040ac <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800408e:	4b0a      	ldr	r3, [pc, #40]	@ (80040b8 <prvAddNewTaskToReadyList+0xbc>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004098:	429a      	cmp	r2, r3
 800409a:	d207      	bcs.n	80040ac <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800409c:	4b0b      	ldr	r3, [pc, #44]	@ (80040cc <prvAddNewTaskToReadyList+0xd0>)
 800409e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040a2:	601a      	str	r2, [r3, #0]
 80040a4:	f3bf 8f4f 	dsb	sy
 80040a8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80040ac:	bf00      	nop
 80040ae:	3708      	adds	r7, #8
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	2000047c 	.word	0x2000047c
 80040b8:	2000037c 	.word	0x2000037c
 80040bc:	20000488 	.word	0x20000488
 80040c0:	20000498 	.word	0x20000498
 80040c4:	20000484 	.word	0x20000484
 80040c8:	20000380 	.word	0x20000380
 80040cc:	e000ed04 	.word	0xe000ed04

080040d0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80040d8:	2300      	movs	r3, #0
 80040da:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d018      	beq.n	8004114 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80040e2:	4b14      	ldr	r3, [pc, #80]	@ (8004134 <vTaskDelay+0x64>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00b      	beq.n	8004102 <vTaskDelay+0x32>
	__asm volatile
 80040ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040ee:	f383 8811 	msr	BASEPRI, r3
 80040f2:	f3bf 8f6f 	isb	sy
 80040f6:	f3bf 8f4f 	dsb	sy
 80040fa:	60bb      	str	r3, [r7, #8]
}
 80040fc:	bf00      	nop
 80040fe:	bf00      	nop
 8004100:	e7fd      	b.n	80040fe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004102:	f000 f87d 	bl	8004200 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004106:	2100      	movs	r1, #0
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 fcc7 	bl	8004a9c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800410e:	f000 f885 	bl	800421c <xTaskResumeAll>
 8004112:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d107      	bne.n	800412a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800411a:	4b07      	ldr	r3, [pc, #28]	@ (8004138 <vTaskDelay+0x68>)
 800411c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004120:	601a      	str	r2, [r3, #0]
 8004122:	f3bf 8f4f 	dsb	sy
 8004126:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800412a:	bf00      	nop
 800412c:	3710      	adds	r7, #16
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	200004a4 	.word	0x200004a4
 8004138:	e000ed04 	.word	0xe000ed04

0800413c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b08a      	sub	sp, #40	@ 0x28
 8004140:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004142:	2300      	movs	r3, #0
 8004144:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004146:	2300      	movs	r3, #0
 8004148:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800414a:	463a      	mov	r2, r7
 800414c:	1d39      	adds	r1, r7, #4
 800414e:	f107 0308 	add.w	r3, r7, #8
 8004152:	4618      	mov	r0, r3
 8004154:	f7fc fa0c 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004158:	6839      	ldr	r1, [r7, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	68ba      	ldr	r2, [r7, #8]
 800415e:	9202      	str	r2, [sp, #8]
 8004160:	9301      	str	r3, [sp, #4]
 8004162:	2300      	movs	r3, #0
 8004164:	9300      	str	r3, [sp, #0]
 8004166:	2300      	movs	r3, #0
 8004168:	460a      	mov	r2, r1
 800416a:	491f      	ldr	r1, [pc, #124]	@ (80041e8 <vTaskStartScheduler+0xac>)
 800416c:	481f      	ldr	r0, [pc, #124]	@ (80041ec <vTaskStartScheduler+0xb0>)
 800416e:	f7ff fe17 	bl	8003da0 <xTaskCreateStatic>
 8004172:	4603      	mov	r3, r0
 8004174:	4a1e      	ldr	r2, [pc, #120]	@ (80041f0 <vTaskStartScheduler+0xb4>)
 8004176:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004178:	4b1d      	ldr	r3, [pc, #116]	@ (80041f0 <vTaskStartScheduler+0xb4>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d002      	beq.n	8004186 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004180:	2301      	movs	r3, #1
 8004182:	617b      	str	r3, [r7, #20]
 8004184:	e001      	b.n	800418a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004186:	2300      	movs	r3, #0
 8004188:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d116      	bne.n	80041be <vTaskStartScheduler+0x82>
	__asm volatile
 8004190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004194:	f383 8811 	msr	BASEPRI, r3
 8004198:	f3bf 8f6f 	isb	sy
 800419c:	f3bf 8f4f 	dsb	sy
 80041a0:	613b      	str	r3, [r7, #16]
}
 80041a2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80041a4:	4b13      	ldr	r3, [pc, #76]	@ (80041f4 <vTaskStartScheduler+0xb8>)
 80041a6:	f04f 32ff 	mov.w	r2, #4294967295
 80041aa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80041ac:	4b12      	ldr	r3, [pc, #72]	@ (80041f8 <vTaskStartScheduler+0xbc>)
 80041ae:	2201      	movs	r2, #1
 80041b0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80041b2:	4b12      	ldr	r3, [pc, #72]	@ (80041fc <vTaskStartScheduler+0xc0>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80041b8:	f000 fd62 	bl	8004c80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80041bc:	e00f      	b.n	80041de <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c4:	d10b      	bne.n	80041de <vTaskStartScheduler+0xa2>
	__asm volatile
 80041c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ca:	f383 8811 	msr	BASEPRI, r3
 80041ce:	f3bf 8f6f 	isb	sy
 80041d2:	f3bf 8f4f 	dsb	sy
 80041d6:	60fb      	str	r3, [r7, #12]
}
 80041d8:	bf00      	nop
 80041da:	bf00      	nop
 80041dc:	e7fd      	b.n	80041da <vTaskStartScheduler+0x9e>
}
 80041de:	bf00      	nop
 80041e0:	3718      	adds	r7, #24
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	08005f84 	.word	0x08005f84
 80041ec:	080047a5 	.word	0x080047a5
 80041f0:	200004a0 	.word	0x200004a0
 80041f4:	2000049c 	.word	0x2000049c
 80041f8:	20000488 	.word	0x20000488
 80041fc:	20000480 	.word	0x20000480

08004200 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004200:	b480      	push	{r7}
 8004202:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004204:	4b04      	ldr	r3, [pc, #16]	@ (8004218 <vTaskSuspendAll+0x18>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	3301      	adds	r3, #1
 800420a:	4a03      	ldr	r2, [pc, #12]	@ (8004218 <vTaskSuspendAll+0x18>)
 800420c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800420e:	bf00      	nop
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr
 8004218:	200004a4 	.word	0x200004a4

0800421c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004222:	2300      	movs	r3, #0
 8004224:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004226:	2300      	movs	r3, #0
 8004228:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800422a:	4b42      	ldr	r3, [pc, #264]	@ (8004334 <xTaskResumeAll+0x118>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d10b      	bne.n	800424a <xTaskResumeAll+0x2e>
	__asm volatile
 8004232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004236:	f383 8811 	msr	BASEPRI, r3
 800423a:	f3bf 8f6f 	isb	sy
 800423e:	f3bf 8f4f 	dsb	sy
 8004242:	603b      	str	r3, [r7, #0]
}
 8004244:	bf00      	nop
 8004246:	bf00      	nop
 8004248:	e7fd      	b.n	8004246 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800424a:	f000 fdbd 	bl	8004dc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800424e:	4b39      	ldr	r3, [pc, #228]	@ (8004334 <xTaskResumeAll+0x118>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	3b01      	subs	r3, #1
 8004254:	4a37      	ldr	r2, [pc, #220]	@ (8004334 <xTaskResumeAll+0x118>)
 8004256:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004258:	4b36      	ldr	r3, [pc, #216]	@ (8004334 <xTaskResumeAll+0x118>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d161      	bne.n	8004324 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004260:	4b35      	ldr	r3, [pc, #212]	@ (8004338 <xTaskResumeAll+0x11c>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d05d      	beq.n	8004324 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004268:	e02e      	b.n	80042c8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800426a:	4b34      	ldr	r3, [pc, #208]	@ (800433c <xTaskResumeAll+0x120>)
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	3318      	adds	r3, #24
 8004276:	4618      	mov	r0, r3
 8004278:	f7ff f912 	bl	80034a0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	3304      	adds	r3, #4
 8004280:	4618      	mov	r0, r3
 8004282:	f7ff f90d 	bl	80034a0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800428a:	2201      	movs	r2, #1
 800428c:	409a      	lsls	r2, r3
 800428e:	4b2c      	ldr	r3, [pc, #176]	@ (8004340 <xTaskResumeAll+0x124>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4313      	orrs	r3, r2
 8004294:	4a2a      	ldr	r2, [pc, #168]	@ (8004340 <xTaskResumeAll+0x124>)
 8004296:	6013      	str	r3, [r2, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800429c:	4613      	mov	r3, r2
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	4413      	add	r3, r2
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	4a27      	ldr	r2, [pc, #156]	@ (8004344 <xTaskResumeAll+0x128>)
 80042a6:	441a      	add	r2, r3
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	3304      	adds	r3, #4
 80042ac:	4619      	mov	r1, r3
 80042ae:	4610      	mov	r0, r2
 80042b0:	f7ff f899 	bl	80033e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042b8:	4b23      	ldr	r3, [pc, #140]	@ (8004348 <xTaskResumeAll+0x12c>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042be:	429a      	cmp	r2, r3
 80042c0:	d302      	bcc.n	80042c8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80042c2:	4b22      	ldr	r3, [pc, #136]	@ (800434c <xTaskResumeAll+0x130>)
 80042c4:	2201      	movs	r2, #1
 80042c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80042c8:	4b1c      	ldr	r3, [pc, #112]	@ (800433c <xTaskResumeAll+0x120>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d1cc      	bne.n	800426a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d001      	beq.n	80042da <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80042d6:	f000 fb1b 	bl	8004910 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80042da:	4b1d      	ldr	r3, [pc, #116]	@ (8004350 <xTaskResumeAll+0x134>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d010      	beq.n	8004308 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80042e6:	f000 f837 	bl	8004358 <xTaskIncrementTick>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d002      	beq.n	80042f6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80042f0:	4b16      	ldr	r3, [pc, #88]	@ (800434c <xTaskResumeAll+0x130>)
 80042f2:	2201      	movs	r2, #1
 80042f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	3b01      	subs	r3, #1
 80042fa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1f1      	bne.n	80042e6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004302:	4b13      	ldr	r3, [pc, #76]	@ (8004350 <xTaskResumeAll+0x134>)
 8004304:	2200      	movs	r2, #0
 8004306:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004308:	4b10      	ldr	r3, [pc, #64]	@ (800434c <xTaskResumeAll+0x130>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d009      	beq.n	8004324 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004310:	2301      	movs	r3, #1
 8004312:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004314:	4b0f      	ldr	r3, [pc, #60]	@ (8004354 <xTaskResumeAll+0x138>)
 8004316:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800431a:	601a      	str	r2, [r3, #0]
 800431c:	f3bf 8f4f 	dsb	sy
 8004320:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004324:	f000 fd82 	bl	8004e2c <vPortExitCritical>

	return xAlreadyYielded;
 8004328:	68bb      	ldr	r3, [r7, #8]
}
 800432a:	4618      	mov	r0, r3
 800432c:	3710      	adds	r7, #16
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	200004a4 	.word	0x200004a4
 8004338:	2000047c 	.word	0x2000047c
 800433c:	2000043c 	.word	0x2000043c
 8004340:	20000484 	.word	0x20000484
 8004344:	20000380 	.word	0x20000380
 8004348:	2000037c 	.word	0x2000037c
 800434c:	20000490 	.word	0x20000490
 8004350:	2000048c 	.word	0x2000048c
 8004354:	e000ed04 	.word	0xe000ed04

08004358 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800435e:	2300      	movs	r3, #0
 8004360:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004362:	4b4f      	ldr	r3, [pc, #316]	@ (80044a0 <xTaskIncrementTick+0x148>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2b00      	cmp	r3, #0
 8004368:	f040 808f 	bne.w	800448a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800436c:	4b4d      	ldr	r3, [pc, #308]	@ (80044a4 <xTaskIncrementTick+0x14c>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	3301      	adds	r3, #1
 8004372:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004374:	4a4b      	ldr	r2, [pc, #300]	@ (80044a4 <xTaskIncrementTick+0x14c>)
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d121      	bne.n	80043c4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004380:	4b49      	ldr	r3, [pc, #292]	@ (80044a8 <xTaskIncrementTick+0x150>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00b      	beq.n	80043a2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800438a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800438e:	f383 8811 	msr	BASEPRI, r3
 8004392:	f3bf 8f6f 	isb	sy
 8004396:	f3bf 8f4f 	dsb	sy
 800439a:	603b      	str	r3, [r7, #0]
}
 800439c:	bf00      	nop
 800439e:	bf00      	nop
 80043a0:	e7fd      	b.n	800439e <xTaskIncrementTick+0x46>
 80043a2:	4b41      	ldr	r3, [pc, #260]	@ (80044a8 <xTaskIncrementTick+0x150>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	60fb      	str	r3, [r7, #12]
 80043a8:	4b40      	ldr	r3, [pc, #256]	@ (80044ac <xTaskIncrementTick+0x154>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a3e      	ldr	r2, [pc, #248]	@ (80044a8 <xTaskIncrementTick+0x150>)
 80043ae:	6013      	str	r3, [r2, #0]
 80043b0:	4a3e      	ldr	r2, [pc, #248]	@ (80044ac <xTaskIncrementTick+0x154>)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6013      	str	r3, [r2, #0]
 80043b6:	4b3e      	ldr	r3, [pc, #248]	@ (80044b0 <xTaskIncrementTick+0x158>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	3301      	adds	r3, #1
 80043bc:	4a3c      	ldr	r2, [pc, #240]	@ (80044b0 <xTaskIncrementTick+0x158>)
 80043be:	6013      	str	r3, [r2, #0]
 80043c0:	f000 faa6 	bl	8004910 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80043c4:	4b3b      	ldr	r3, [pc, #236]	@ (80044b4 <xTaskIncrementTick+0x15c>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	693a      	ldr	r2, [r7, #16]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d348      	bcc.n	8004460 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80043ce:	4b36      	ldr	r3, [pc, #216]	@ (80044a8 <xTaskIncrementTick+0x150>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d104      	bne.n	80043e2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043d8:	4b36      	ldr	r3, [pc, #216]	@ (80044b4 <xTaskIncrementTick+0x15c>)
 80043da:	f04f 32ff 	mov.w	r2, #4294967295
 80043de:	601a      	str	r2, [r3, #0]
					break;
 80043e0:	e03e      	b.n	8004460 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043e2:	4b31      	ldr	r3, [pc, #196]	@ (80044a8 <xTaskIncrementTick+0x150>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d203      	bcs.n	8004402 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80043fa:	4a2e      	ldr	r2, [pc, #184]	@ (80044b4 <xTaskIncrementTick+0x15c>)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004400:	e02e      	b.n	8004460 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	3304      	adds	r3, #4
 8004406:	4618      	mov	r0, r3
 8004408:	f7ff f84a 	bl	80034a0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004410:	2b00      	cmp	r3, #0
 8004412:	d004      	beq.n	800441e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	3318      	adds	r3, #24
 8004418:	4618      	mov	r0, r3
 800441a:	f7ff f841 	bl	80034a0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004422:	2201      	movs	r2, #1
 8004424:	409a      	lsls	r2, r3
 8004426:	4b24      	ldr	r3, [pc, #144]	@ (80044b8 <xTaskIncrementTick+0x160>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4313      	orrs	r3, r2
 800442c:	4a22      	ldr	r2, [pc, #136]	@ (80044b8 <xTaskIncrementTick+0x160>)
 800442e:	6013      	str	r3, [r2, #0]
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004434:	4613      	mov	r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	4413      	add	r3, r2
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	4a1f      	ldr	r2, [pc, #124]	@ (80044bc <xTaskIncrementTick+0x164>)
 800443e:	441a      	add	r2, r3
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	3304      	adds	r3, #4
 8004444:	4619      	mov	r1, r3
 8004446:	4610      	mov	r0, r2
 8004448:	f7fe ffcd 	bl	80033e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004450:	4b1b      	ldr	r3, [pc, #108]	@ (80044c0 <xTaskIncrementTick+0x168>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004456:	429a      	cmp	r2, r3
 8004458:	d3b9      	bcc.n	80043ce <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800445a:	2301      	movs	r3, #1
 800445c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800445e:	e7b6      	b.n	80043ce <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004460:	4b17      	ldr	r3, [pc, #92]	@ (80044c0 <xTaskIncrementTick+0x168>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004466:	4915      	ldr	r1, [pc, #84]	@ (80044bc <xTaskIncrementTick+0x164>)
 8004468:	4613      	mov	r3, r2
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	4413      	add	r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	440b      	add	r3, r1
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d901      	bls.n	800447c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004478:	2301      	movs	r3, #1
 800447a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800447c:	4b11      	ldr	r3, [pc, #68]	@ (80044c4 <xTaskIncrementTick+0x16c>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d007      	beq.n	8004494 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004484:	2301      	movs	r3, #1
 8004486:	617b      	str	r3, [r7, #20]
 8004488:	e004      	b.n	8004494 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800448a:	4b0f      	ldr	r3, [pc, #60]	@ (80044c8 <xTaskIncrementTick+0x170>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	3301      	adds	r3, #1
 8004490:	4a0d      	ldr	r2, [pc, #52]	@ (80044c8 <xTaskIncrementTick+0x170>)
 8004492:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004494:	697b      	ldr	r3, [r7, #20]
}
 8004496:	4618      	mov	r0, r3
 8004498:	3718      	adds	r7, #24
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	200004a4 	.word	0x200004a4
 80044a4:	20000480 	.word	0x20000480
 80044a8:	20000434 	.word	0x20000434
 80044ac:	20000438 	.word	0x20000438
 80044b0:	20000494 	.word	0x20000494
 80044b4:	2000049c 	.word	0x2000049c
 80044b8:	20000484 	.word	0x20000484
 80044bc:	20000380 	.word	0x20000380
 80044c0:	2000037c 	.word	0x2000037c
 80044c4:	20000490 	.word	0x20000490
 80044c8:	2000048c 	.word	0x2000048c

080044cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80044cc:	b480      	push	{r7}
 80044ce:	b087      	sub	sp, #28
 80044d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80044d2:	4b27      	ldr	r3, [pc, #156]	@ (8004570 <vTaskSwitchContext+0xa4>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d003      	beq.n	80044e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80044da:	4b26      	ldr	r3, [pc, #152]	@ (8004574 <vTaskSwitchContext+0xa8>)
 80044dc:	2201      	movs	r2, #1
 80044de:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80044e0:	e040      	b.n	8004564 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80044e2:	4b24      	ldr	r3, [pc, #144]	@ (8004574 <vTaskSwitchContext+0xa8>)
 80044e4:	2200      	movs	r2, #0
 80044e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044e8:	4b23      	ldr	r3, [pc, #140]	@ (8004578 <vTaskSwitchContext+0xac>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	fab3 f383 	clz	r3, r3
 80044f4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80044f6:	7afb      	ldrb	r3, [r7, #11]
 80044f8:	f1c3 031f 	rsb	r3, r3, #31
 80044fc:	617b      	str	r3, [r7, #20]
 80044fe:	491f      	ldr	r1, [pc, #124]	@ (800457c <vTaskSwitchContext+0xb0>)
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	4613      	mov	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	4413      	add	r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	440b      	add	r3, r1
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d10b      	bne.n	800452a <vTaskSwitchContext+0x5e>
	__asm volatile
 8004512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004516:	f383 8811 	msr	BASEPRI, r3
 800451a:	f3bf 8f6f 	isb	sy
 800451e:	f3bf 8f4f 	dsb	sy
 8004522:	607b      	str	r3, [r7, #4]
}
 8004524:	bf00      	nop
 8004526:	bf00      	nop
 8004528:	e7fd      	b.n	8004526 <vTaskSwitchContext+0x5a>
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	4613      	mov	r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	4413      	add	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4a11      	ldr	r2, [pc, #68]	@ (800457c <vTaskSwitchContext+0xb0>)
 8004536:	4413      	add	r3, r2
 8004538:	613b      	str	r3, [r7, #16]
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	685a      	ldr	r2, [r3, #4]
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	605a      	str	r2, [r3, #4]
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	685a      	ldr	r2, [r3, #4]
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	3308      	adds	r3, #8
 800454c:	429a      	cmp	r2, r3
 800454e:	d104      	bne.n	800455a <vTaskSwitchContext+0x8e>
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	685a      	ldr	r2, [r3, #4]
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	605a      	str	r2, [r3, #4]
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	4a07      	ldr	r2, [pc, #28]	@ (8004580 <vTaskSwitchContext+0xb4>)
 8004562:	6013      	str	r3, [r2, #0]
}
 8004564:	bf00      	nop
 8004566:	371c      	adds	r7, #28
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr
 8004570:	200004a4 	.word	0x200004a4
 8004574:	20000490 	.word	0x20000490
 8004578:	20000484 	.word	0x20000484
 800457c:	20000380 	.word	0x20000380
 8004580:	2000037c 	.word	0x2000037c

08004584 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d10b      	bne.n	80045ac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004598:	f383 8811 	msr	BASEPRI, r3
 800459c:	f3bf 8f6f 	isb	sy
 80045a0:	f3bf 8f4f 	dsb	sy
 80045a4:	60fb      	str	r3, [r7, #12]
}
 80045a6:	bf00      	nop
 80045a8:	bf00      	nop
 80045aa:	e7fd      	b.n	80045a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80045ac:	4b07      	ldr	r3, [pc, #28]	@ (80045cc <vTaskPlaceOnEventList+0x48>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	3318      	adds	r3, #24
 80045b2:	4619      	mov	r1, r3
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f7fe ff3a 	bl	800342e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80045ba:	2101      	movs	r1, #1
 80045bc:	6838      	ldr	r0, [r7, #0]
 80045be:	f000 fa6d 	bl	8004a9c <prvAddCurrentTaskToDelayedList>
}
 80045c2:	bf00      	nop
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	2000037c 	.word	0x2000037c

080045d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d10b      	bne.n	80045fe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80045e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ea:	f383 8811 	msr	BASEPRI, r3
 80045ee:	f3bf 8f6f 	isb	sy
 80045f2:	f3bf 8f4f 	dsb	sy
 80045f6:	60fb      	str	r3, [r7, #12]
}
 80045f8:	bf00      	nop
 80045fa:	bf00      	nop
 80045fc:	e7fd      	b.n	80045fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	3318      	adds	r3, #24
 8004602:	4618      	mov	r0, r3
 8004604:	f7fe ff4c 	bl	80034a0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004608:	4b1d      	ldr	r3, [pc, #116]	@ (8004680 <xTaskRemoveFromEventList+0xb0>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d11c      	bne.n	800464a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	3304      	adds	r3, #4
 8004614:	4618      	mov	r0, r3
 8004616:	f7fe ff43 	bl	80034a0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800461e:	2201      	movs	r2, #1
 8004620:	409a      	lsls	r2, r3
 8004622:	4b18      	ldr	r3, [pc, #96]	@ (8004684 <xTaskRemoveFromEventList+0xb4>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4313      	orrs	r3, r2
 8004628:	4a16      	ldr	r2, [pc, #88]	@ (8004684 <xTaskRemoveFromEventList+0xb4>)
 800462a:	6013      	str	r3, [r2, #0]
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004630:	4613      	mov	r3, r2
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	4413      	add	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4a13      	ldr	r2, [pc, #76]	@ (8004688 <xTaskRemoveFromEventList+0xb8>)
 800463a:	441a      	add	r2, r3
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	3304      	adds	r3, #4
 8004640:	4619      	mov	r1, r3
 8004642:	4610      	mov	r0, r2
 8004644:	f7fe fecf 	bl	80033e6 <vListInsertEnd>
 8004648:	e005      	b.n	8004656 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	3318      	adds	r3, #24
 800464e:	4619      	mov	r1, r3
 8004650:	480e      	ldr	r0, [pc, #56]	@ (800468c <xTaskRemoveFromEventList+0xbc>)
 8004652:	f7fe fec8 	bl	80033e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800465a:	4b0d      	ldr	r3, [pc, #52]	@ (8004690 <xTaskRemoveFromEventList+0xc0>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004660:	429a      	cmp	r2, r3
 8004662:	d905      	bls.n	8004670 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004664:	2301      	movs	r3, #1
 8004666:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004668:	4b0a      	ldr	r3, [pc, #40]	@ (8004694 <xTaskRemoveFromEventList+0xc4>)
 800466a:	2201      	movs	r2, #1
 800466c:	601a      	str	r2, [r3, #0]
 800466e:	e001      	b.n	8004674 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004670:	2300      	movs	r3, #0
 8004672:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004674:	697b      	ldr	r3, [r7, #20]
}
 8004676:	4618      	mov	r0, r3
 8004678:	3718      	adds	r7, #24
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	200004a4 	.word	0x200004a4
 8004684:	20000484 	.word	0x20000484
 8004688:	20000380 	.word	0x20000380
 800468c:	2000043c 	.word	0x2000043c
 8004690:	2000037c 	.word	0x2000037c
 8004694:	20000490 	.word	0x20000490

08004698 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80046a0:	4b06      	ldr	r3, [pc, #24]	@ (80046bc <vTaskInternalSetTimeOutState+0x24>)
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80046a8:	4b05      	ldr	r3, [pc, #20]	@ (80046c0 <vTaskInternalSetTimeOutState+0x28>)
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	605a      	str	r2, [r3, #4]
}
 80046b0:	bf00      	nop
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr
 80046bc:	20000494 	.word	0x20000494
 80046c0:	20000480 	.word	0x20000480

080046c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b088      	sub	sp, #32
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d10b      	bne.n	80046ec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80046d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046d8:	f383 8811 	msr	BASEPRI, r3
 80046dc:	f3bf 8f6f 	isb	sy
 80046e0:	f3bf 8f4f 	dsb	sy
 80046e4:	613b      	str	r3, [r7, #16]
}
 80046e6:	bf00      	nop
 80046e8:	bf00      	nop
 80046ea:	e7fd      	b.n	80046e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10b      	bne.n	800470a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80046f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046f6:	f383 8811 	msr	BASEPRI, r3
 80046fa:	f3bf 8f6f 	isb	sy
 80046fe:	f3bf 8f4f 	dsb	sy
 8004702:	60fb      	str	r3, [r7, #12]
}
 8004704:	bf00      	nop
 8004706:	bf00      	nop
 8004708:	e7fd      	b.n	8004706 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800470a:	f000 fb5d 	bl	8004dc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800470e:	4b1d      	ldr	r3, [pc, #116]	@ (8004784 <xTaskCheckForTimeOut+0xc0>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	69ba      	ldr	r2, [r7, #24]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004726:	d102      	bne.n	800472e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004728:	2300      	movs	r3, #0
 800472a:	61fb      	str	r3, [r7, #28]
 800472c:	e023      	b.n	8004776 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	4b15      	ldr	r3, [pc, #84]	@ (8004788 <xTaskCheckForTimeOut+0xc4>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	429a      	cmp	r2, r3
 8004738:	d007      	beq.n	800474a <xTaskCheckForTimeOut+0x86>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	69ba      	ldr	r2, [r7, #24]
 8004740:	429a      	cmp	r2, r3
 8004742:	d302      	bcc.n	800474a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004744:	2301      	movs	r3, #1
 8004746:	61fb      	str	r3, [r7, #28]
 8004748:	e015      	b.n	8004776 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	697a      	ldr	r2, [r7, #20]
 8004750:	429a      	cmp	r2, r3
 8004752:	d20b      	bcs.n	800476c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	1ad2      	subs	r2, r2, r3
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f7ff ff99 	bl	8004698 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004766:	2300      	movs	r3, #0
 8004768:	61fb      	str	r3, [r7, #28]
 800476a:	e004      	b.n	8004776 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	2200      	movs	r2, #0
 8004770:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004772:	2301      	movs	r3, #1
 8004774:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004776:	f000 fb59 	bl	8004e2c <vPortExitCritical>

	return xReturn;
 800477a:	69fb      	ldr	r3, [r7, #28]
}
 800477c:	4618      	mov	r0, r3
 800477e:	3720      	adds	r7, #32
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	20000480 	.word	0x20000480
 8004788:	20000494 	.word	0x20000494

0800478c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800478c:	b480      	push	{r7}
 800478e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004790:	4b03      	ldr	r3, [pc, #12]	@ (80047a0 <vTaskMissedYield+0x14>)
 8004792:	2201      	movs	r2, #1
 8004794:	601a      	str	r2, [r3, #0]
}
 8004796:	bf00      	nop
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr
 80047a0:	20000490 	.word	0x20000490

080047a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80047ac:	f000 f852 	bl	8004854 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80047b0:	4b06      	ldr	r3, [pc, #24]	@ (80047cc <prvIdleTask+0x28>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d9f9      	bls.n	80047ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80047b8:	4b05      	ldr	r3, [pc, #20]	@ (80047d0 <prvIdleTask+0x2c>)
 80047ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047be:	601a      	str	r2, [r3, #0]
 80047c0:	f3bf 8f4f 	dsb	sy
 80047c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80047c8:	e7f0      	b.n	80047ac <prvIdleTask+0x8>
 80047ca:	bf00      	nop
 80047cc:	20000380 	.word	0x20000380
 80047d0:	e000ed04 	.word	0xe000ed04

080047d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80047da:	2300      	movs	r3, #0
 80047dc:	607b      	str	r3, [r7, #4]
 80047de:	e00c      	b.n	80047fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	4613      	mov	r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	4413      	add	r3, r2
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	4a12      	ldr	r2, [pc, #72]	@ (8004834 <prvInitialiseTaskLists+0x60>)
 80047ec:	4413      	add	r3, r2
 80047ee:	4618      	mov	r0, r3
 80047f0:	f7fe fdcc 	bl	800338c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	3301      	adds	r3, #1
 80047f8:	607b      	str	r3, [r7, #4]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2b06      	cmp	r3, #6
 80047fe:	d9ef      	bls.n	80047e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004800:	480d      	ldr	r0, [pc, #52]	@ (8004838 <prvInitialiseTaskLists+0x64>)
 8004802:	f7fe fdc3 	bl	800338c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004806:	480d      	ldr	r0, [pc, #52]	@ (800483c <prvInitialiseTaskLists+0x68>)
 8004808:	f7fe fdc0 	bl	800338c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800480c:	480c      	ldr	r0, [pc, #48]	@ (8004840 <prvInitialiseTaskLists+0x6c>)
 800480e:	f7fe fdbd 	bl	800338c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004812:	480c      	ldr	r0, [pc, #48]	@ (8004844 <prvInitialiseTaskLists+0x70>)
 8004814:	f7fe fdba 	bl	800338c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004818:	480b      	ldr	r0, [pc, #44]	@ (8004848 <prvInitialiseTaskLists+0x74>)
 800481a:	f7fe fdb7 	bl	800338c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800481e:	4b0b      	ldr	r3, [pc, #44]	@ (800484c <prvInitialiseTaskLists+0x78>)
 8004820:	4a05      	ldr	r2, [pc, #20]	@ (8004838 <prvInitialiseTaskLists+0x64>)
 8004822:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004824:	4b0a      	ldr	r3, [pc, #40]	@ (8004850 <prvInitialiseTaskLists+0x7c>)
 8004826:	4a05      	ldr	r2, [pc, #20]	@ (800483c <prvInitialiseTaskLists+0x68>)
 8004828:	601a      	str	r2, [r3, #0]
}
 800482a:	bf00      	nop
 800482c:	3708      	adds	r7, #8
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	20000380 	.word	0x20000380
 8004838:	2000040c 	.word	0x2000040c
 800483c:	20000420 	.word	0x20000420
 8004840:	2000043c 	.word	0x2000043c
 8004844:	20000450 	.word	0x20000450
 8004848:	20000468 	.word	0x20000468
 800484c:	20000434 	.word	0x20000434
 8004850:	20000438 	.word	0x20000438

08004854 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800485a:	e019      	b.n	8004890 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800485c:	f000 fab4 	bl	8004dc8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004860:	4b10      	ldr	r3, [pc, #64]	@ (80048a4 <prvCheckTasksWaitingTermination+0x50>)
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	3304      	adds	r3, #4
 800486c:	4618      	mov	r0, r3
 800486e:	f7fe fe17 	bl	80034a0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004872:	4b0d      	ldr	r3, [pc, #52]	@ (80048a8 <prvCheckTasksWaitingTermination+0x54>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	3b01      	subs	r3, #1
 8004878:	4a0b      	ldr	r2, [pc, #44]	@ (80048a8 <prvCheckTasksWaitingTermination+0x54>)
 800487a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800487c:	4b0b      	ldr	r3, [pc, #44]	@ (80048ac <prvCheckTasksWaitingTermination+0x58>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	3b01      	subs	r3, #1
 8004882:	4a0a      	ldr	r2, [pc, #40]	@ (80048ac <prvCheckTasksWaitingTermination+0x58>)
 8004884:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004886:	f000 fad1 	bl	8004e2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 f810 	bl	80048b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004890:	4b06      	ldr	r3, [pc, #24]	@ (80048ac <prvCheckTasksWaitingTermination+0x58>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d1e1      	bne.n	800485c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004898:	bf00      	nop
 800489a:	bf00      	nop
 800489c:	3708      	adds	r7, #8
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	20000450 	.word	0x20000450
 80048a8:	2000047c 	.word	0x2000047c
 80048ac:	20000464 	.word	0x20000464

080048b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b084      	sub	sp, #16
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d108      	bne.n	80048d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 fc6e 	bl	80051a8 <vPortFree>
				vPortFree( pxTCB );
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f000 fc6b 	bl	80051a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80048d2:	e019      	b.n	8004908 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d103      	bne.n	80048e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f000 fc62 	bl	80051a8 <vPortFree>
	}
 80048e4:	e010      	b.n	8004908 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d00b      	beq.n	8004908 <prvDeleteTCB+0x58>
	__asm volatile
 80048f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048f4:	f383 8811 	msr	BASEPRI, r3
 80048f8:	f3bf 8f6f 	isb	sy
 80048fc:	f3bf 8f4f 	dsb	sy
 8004900:	60fb      	str	r3, [r7, #12]
}
 8004902:	bf00      	nop
 8004904:	bf00      	nop
 8004906:	e7fd      	b.n	8004904 <prvDeleteTCB+0x54>
	}
 8004908:	bf00      	nop
 800490a:	3710      	adds	r7, #16
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004916:	4b0c      	ldr	r3, [pc, #48]	@ (8004948 <prvResetNextTaskUnblockTime+0x38>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d104      	bne.n	800492a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004920:	4b0a      	ldr	r3, [pc, #40]	@ (800494c <prvResetNextTaskUnblockTime+0x3c>)
 8004922:	f04f 32ff 	mov.w	r2, #4294967295
 8004926:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004928:	e008      	b.n	800493c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800492a:	4b07      	ldr	r3, [pc, #28]	@ (8004948 <prvResetNextTaskUnblockTime+0x38>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	4a04      	ldr	r2, [pc, #16]	@ (800494c <prvResetNextTaskUnblockTime+0x3c>)
 800493a:	6013      	str	r3, [r2, #0]
}
 800493c:	bf00      	nop
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr
 8004948:	20000434 	.word	0x20000434
 800494c:	2000049c 	.word	0x2000049c

08004950 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004956:	4b0b      	ldr	r3, [pc, #44]	@ (8004984 <xTaskGetSchedulerState+0x34>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d102      	bne.n	8004964 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800495e:	2301      	movs	r3, #1
 8004960:	607b      	str	r3, [r7, #4]
 8004962:	e008      	b.n	8004976 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004964:	4b08      	ldr	r3, [pc, #32]	@ (8004988 <xTaskGetSchedulerState+0x38>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d102      	bne.n	8004972 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800496c:	2302      	movs	r3, #2
 800496e:	607b      	str	r3, [r7, #4]
 8004970:	e001      	b.n	8004976 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004972:	2300      	movs	r3, #0
 8004974:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004976:	687b      	ldr	r3, [r7, #4]
	}
 8004978:	4618      	mov	r0, r3
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr
 8004984:	20000488 	.word	0x20000488
 8004988:	200004a4 	.word	0x200004a4

0800498c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800498c:	b580      	push	{r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004998:	2300      	movs	r3, #0
 800499a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d070      	beq.n	8004a84 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80049a2:	4b3b      	ldr	r3, [pc, #236]	@ (8004a90 <xTaskPriorityDisinherit+0x104>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d00b      	beq.n	80049c4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80049ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b0:	f383 8811 	msr	BASEPRI, r3
 80049b4:	f3bf 8f6f 	isb	sy
 80049b8:	f3bf 8f4f 	dsb	sy
 80049bc:	60fb      	str	r3, [r7, #12]
}
 80049be:	bf00      	nop
 80049c0:	bf00      	nop
 80049c2:	e7fd      	b.n	80049c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10b      	bne.n	80049e4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80049cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049d0:	f383 8811 	msr	BASEPRI, r3
 80049d4:	f3bf 8f6f 	isb	sy
 80049d8:	f3bf 8f4f 	dsb	sy
 80049dc:	60bb      	str	r3, [r7, #8]
}
 80049de:	bf00      	nop
 80049e0:	bf00      	nop
 80049e2:	e7fd      	b.n	80049e0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049e8:	1e5a      	subs	r2, r3, #1
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d044      	beq.n	8004a84 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d140      	bne.n	8004a84 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	3304      	adds	r3, #4
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7fe fd4a 	bl	80034a0 <uxListRemove>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d115      	bne.n	8004a3e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a16:	491f      	ldr	r1, [pc, #124]	@ (8004a94 <xTaskPriorityDisinherit+0x108>)
 8004a18:	4613      	mov	r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	4413      	add	r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	440b      	add	r3, r1
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10a      	bne.n	8004a3e <xTaskPriorityDisinherit+0xb2>
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a32:	43da      	mvns	r2, r3
 8004a34:	4b18      	ldr	r3, [pc, #96]	@ (8004a98 <xTaskPriorityDisinherit+0x10c>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4013      	ands	r3, r2
 8004a3a:	4a17      	ldr	r2, [pc, #92]	@ (8004a98 <xTaskPriorityDisinherit+0x10c>)
 8004a3c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a4a:	f1c3 0207 	rsb	r2, r3, #7
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a56:	2201      	movs	r2, #1
 8004a58:	409a      	lsls	r2, r3
 8004a5a:	4b0f      	ldr	r3, [pc, #60]	@ (8004a98 <xTaskPriorityDisinherit+0x10c>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	4a0d      	ldr	r2, [pc, #52]	@ (8004a98 <xTaskPriorityDisinherit+0x10c>)
 8004a62:	6013      	str	r3, [r2, #0]
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a68:	4613      	mov	r3, r2
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	4a08      	ldr	r2, [pc, #32]	@ (8004a94 <xTaskPriorityDisinherit+0x108>)
 8004a72:	441a      	add	r2, r3
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	3304      	adds	r3, #4
 8004a78:	4619      	mov	r1, r3
 8004a7a:	4610      	mov	r0, r2
 8004a7c:	f7fe fcb3 	bl	80033e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004a80:	2301      	movs	r3, #1
 8004a82:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004a84:	697b      	ldr	r3, [r7, #20]
	}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3718      	adds	r7, #24
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	2000037c 	.word	0x2000037c
 8004a94:	20000380 	.word	0x20000380
 8004a98:	20000484 	.word	0x20000484

08004a9c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004aa6:	4b29      	ldr	r3, [pc, #164]	@ (8004b4c <prvAddCurrentTaskToDelayedList+0xb0>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004aac:	4b28      	ldr	r3, [pc, #160]	@ (8004b50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	3304      	adds	r3, #4
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f7fe fcf4 	bl	80034a0 <uxListRemove>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10b      	bne.n	8004ad6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004abe:	4b24      	ldr	r3, [pc, #144]	@ (8004b50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aca:	43da      	mvns	r2, r3
 8004acc:	4b21      	ldr	r3, [pc, #132]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	4a20      	ldr	r2, [pc, #128]	@ (8004b54 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004ad4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004adc:	d10a      	bne.n	8004af4 <prvAddCurrentTaskToDelayedList+0x58>
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d007      	beq.n	8004af4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8004b50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	3304      	adds	r3, #4
 8004aea:	4619      	mov	r1, r3
 8004aec:	481a      	ldr	r0, [pc, #104]	@ (8004b58 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004aee:	f7fe fc7a 	bl	80033e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004af2:	e026      	b.n	8004b42 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4413      	add	r3, r2
 8004afa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004afc:	4b14      	ldr	r3, [pc, #80]	@ (8004b50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d209      	bcs.n	8004b20 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b0c:	4b13      	ldr	r3, [pc, #76]	@ (8004b5c <prvAddCurrentTaskToDelayedList+0xc0>)
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	4b0f      	ldr	r3, [pc, #60]	@ (8004b50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	3304      	adds	r3, #4
 8004b16:	4619      	mov	r1, r3
 8004b18:	4610      	mov	r0, r2
 8004b1a:	f7fe fc88 	bl	800342e <vListInsert>
}
 8004b1e:	e010      	b.n	8004b42 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b20:	4b0f      	ldr	r3, [pc, #60]	@ (8004b60 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	4b0a      	ldr	r3, [pc, #40]	@ (8004b50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	3304      	adds	r3, #4
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	4610      	mov	r0, r2
 8004b2e:	f7fe fc7e 	bl	800342e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004b32:	4b0c      	ldr	r3, [pc, #48]	@ (8004b64 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68ba      	ldr	r2, [r7, #8]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d202      	bcs.n	8004b42 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004b3c:	4a09      	ldr	r2, [pc, #36]	@ (8004b64 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	6013      	str	r3, [r2, #0]
}
 8004b42:	bf00      	nop
 8004b44:	3710      	adds	r7, #16
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	20000480 	.word	0x20000480
 8004b50:	2000037c 	.word	0x2000037c
 8004b54:	20000484 	.word	0x20000484
 8004b58:	20000468 	.word	0x20000468
 8004b5c:	20000438 	.word	0x20000438
 8004b60:	20000434 	.word	0x20000434
 8004b64:	2000049c 	.word	0x2000049c

08004b68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b085      	sub	sp, #20
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	60b9      	str	r1, [r7, #8]
 8004b72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	3b04      	subs	r3, #4
 8004b78:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004b80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	3b04      	subs	r3, #4
 8004b86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	f023 0201 	bic.w	r2, r3, #1
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	3b04      	subs	r3, #4
 8004b96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004b98:	4a0c      	ldr	r2, [pc, #48]	@ (8004bcc <pxPortInitialiseStack+0x64>)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	3b14      	subs	r3, #20
 8004ba2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	3b04      	subs	r3, #4
 8004bae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f06f 0202 	mvn.w	r2, #2
 8004bb6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	3b20      	subs	r3, #32
 8004bbc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3714      	adds	r7, #20
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr
 8004bcc:	08004bd1 	.word	0x08004bd1

08004bd0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004bda:	4b13      	ldr	r3, [pc, #76]	@ (8004c28 <prvTaskExitError+0x58>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be2:	d00b      	beq.n	8004bfc <prvTaskExitError+0x2c>
	__asm volatile
 8004be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004be8:	f383 8811 	msr	BASEPRI, r3
 8004bec:	f3bf 8f6f 	isb	sy
 8004bf0:	f3bf 8f4f 	dsb	sy
 8004bf4:	60fb      	str	r3, [r7, #12]
}
 8004bf6:	bf00      	nop
 8004bf8:	bf00      	nop
 8004bfa:	e7fd      	b.n	8004bf8 <prvTaskExitError+0x28>
	__asm volatile
 8004bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c00:	f383 8811 	msr	BASEPRI, r3
 8004c04:	f3bf 8f6f 	isb	sy
 8004c08:	f3bf 8f4f 	dsb	sy
 8004c0c:	60bb      	str	r3, [r7, #8]
}
 8004c0e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004c10:	bf00      	nop
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d0fc      	beq.n	8004c12 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004c18:	bf00      	nop
 8004c1a:	bf00      	nop
 8004c1c:	3714      	adds	r7, #20
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	2000000c 	.word	0x2000000c
 8004c2c:	00000000 	.word	0x00000000

08004c30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004c30:	4b07      	ldr	r3, [pc, #28]	@ (8004c50 <pxCurrentTCBConst2>)
 8004c32:	6819      	ldr	r1, [r3, #0]
 8004c34:	6808      	ldr	r0, [r1, #0]
 8004c36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c3a:	f380 8809 	msr	PSP, r0
 8004c3e:	f3bf 8f6f 	isb	sy
 8004c42:	f04f 0000 	mov.w	r0, #0
 8004c46:	f380 8811 	msr	BASEPRI, r0
 8004c4a:	4770      	bx	lr
 8004c4c:	f3af 8000 	nop.w

08004c50 <pxCurrentTCBConst2>:
 8004c50:	2000037c 	.word	0x2000037c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004c54:	bf00      	nop
 8004c56:	bf00      	nop

08004c58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004c58:	4808      	ldr	r0, [pc, #32]	@ (8004c7c <prvPortStartFirstTask+0x24>)
 8004c5a:	6800      	ldr	r0, [r0, #0]
 8004c5c:	6800      	ldr	r0, [r0, #0]
 8004c5e:	f380 8808 	msr	MSP, r0
 8004c62:	f04f 0000 	mov.w	r0, #0
 8004c66:	f380 8814 	msr	CONTROL, r0
 8004c6a:	b662      	cpsie	i
 8004c6c:	b661      	cpsie	f
 8004c6e:	f3bf 8f4f 	dsb	sy
 8004c72:	f3bf 8f6f 	isb	sy
 8004c76:	df00      	svc	0
 8004c78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004c7a:	bf00      	nop
 8004c7c:	e000ed08 	.word	0xe000ed08

08004c80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b086      	sub	sp, #24
 8004c84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004c86:	4b47      	ldr	r3, [pc, #284]	@ (8004da4 <xPortStartScheduler+0x124>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a47      	ldr	r2, [pc, #284]	@ (8004da8 <xPortStartScheduler+0x128>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d10b      	bne.n	8004ca8 <xPortStartScheduler+0x28>
	__asm volatile
 8004c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c94:	f383 8811 	msr	BASEPRI, r3
 8004c98:	f3bf 8f6f 	isb	sy
 8004c9c:	f3bf 8f4f 	dsb	sy
 8004ca0:	613b      	str	r3, [r7, #16]
}
 8004ca2:	bf00      	nop
 8004ca4:	bf00      	nop
 8004ca6:	e7fd      	b.n	8004ca4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004ca8:	4b3e      	ldr	r3, [pc, #248]	@ (8004da4 <xPortStartScheduler+0x124>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a3f      	ldr	r2, [pc, #252]	@ (8004dac <xPortStartScheduler+0x12c>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d10b      	bne.n	8004cca <xPortStartScheduler+0x4a>
	__asm volatile
 8004cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cb6:	f383 8811 	msr	BASEPRI, r3
 8004cba:	f3bf 8f6f 	isb	sy
 8004cbe:	f3bf 8f4f 	dsb	sy
 8004cc2:	60fb      	str	r3, [r7, #12]
}
 8004cc4:	bf00      	nop
 8004cc6:	bf00      	nop
 8004cc8:	e7fd      	b.n	8004cc6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004cca:	4b39      	ldr	r3, [pc, #228]	@ (8004db0 <xPortStartScheduler+0x130>)
 8004ccc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	22ff      	movs	r2, #255	@ 0xff
 8004cda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004ce4:	78fb      	ldrb	r3, [r7, #3]
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004cec:	b2da      	uxtb	r2, r3
 8004cee:	4b31      	ldr	r3, [pc, #196]	@ (8004db4 <xPortStartScheduler+0x134>)
 8004cf0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004cf2:	4b31      	ldr	r3, [pc, #196]	@ (8004db8 <xPortStartScheduler+0x138>)
 8004cf4:	2207      	movs	r2, #7
 8004cf6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004cf8:	e009      	b.n	8004d0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004cfa:	4b2f      	ldr	r3, [pc, #188]	@ (8004db8 <xPortStartScheduler+0x138>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	3b01      	subs	r3, #1
 8004d00:	4a2d      	ldr	r2, [pc, #180]	@ (8004db8 <xPortStartScheduler+0x138>)
 8004d02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004d04:	78fb      	ldrb	r3, [r7, #3]
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	005b      	lsls	r3, r3, #1
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004d0e:	78fb      	ldrb	r3, [r7, #3]
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d16:	2b80      	cmp	r3, #128	@ 0x80
 8004d18:	d0ef      	beq.n	8004cfa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004d1a:	4b27      	ldr	r3, [pc, #156]	@ (8004db8 <xPortStartScheduler+0x138>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f1c3 0307 	rsb	r3, r3, #7
 8004d22:	2b04      	cmp	r3, #4
 8004d24:	d00b      	beq.n	8004d3e <xPortStartScheduler+0xbe>
	__asm volatile
 8004d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d2a:	f383 8811 	msr	BASEPRI, r3
 8004d2e:	f3bf 8f6f 	isb	sy
 8004d32:	f3bf 8f4f 	dsb	sy
 8004d36:	60bb      	str	r3, [r7, #8]
}
 8004d38:	bf00      	nop
 8004d3a:	bf00      	nop
 8004d3c:	e7fd      	b.n	8004d3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004d3e:	4b1e      	ldr	r3, [pc, #120]	@ (8004db8 <xPortStartScheduler+0x138>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	021b      	lsls	r3, r3, #8
 8004d44:	4a1c      	ldr	r2, [pc, #112]	@ (8004db8 <xPortStartScheduler+0x138>)
 8004d46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004d48:	4b1b      	ldr	r3, [pc, #108]	@ (8004db8 <xPortStartScheduler+0x138>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004d50:	4a19      	ldr	r2, [pc, #100]	@ (8004db8 <xPortStartScheduler+0x138>)
 8004d52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	b2da      	uxtb	r2, r3
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004d5c:	4b17      	ldr	r3, [pc, #92]	@ (8004dbc <xPortStartScheduler+0x13c>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a16      	ldr	r2, [pc, #88]	@ (8004dbc <xPortStartScheduler+0x13c>)
 8004d62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004d66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004d68:	4b14      	ldr	r3, [pc, #80]	@ (8004dbc <xPortStartScheduler+0x13c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a13      	ldr	r2, [pc, #76]	@ (8004dbc <xPortStartScheduler+0x13c>)
 8004d6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004d72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004d74:	f000 f8da 	bl	8004f2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004d78:	4b11      	ldr	r3, [pc, #68]	@ (8004dc0 <xPortStartScheduler+0x140>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004d7e:	f000 f8f9 	bl	8004f74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004d82:	4b10      	ldr	r3, [pc, #64]	@ (8004dc4 <xPortStartScheduler+0x144>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a0f      	ldr	r2, [pc, #60]	@ (8004dc4 <xPortStartScheduler+0x144>)
 8004d88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004d8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004d8e:	f7ff ff63 	bl	8004c58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004d92:	f7ff fb9b 	bl	80044cc <vTaskSwitchContext>
	prvTaskExitError();
 8004d96:	f7ff ff1b 	bl	8004bd0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3718      	adds	r7, #24
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	e000ed00 	.word	0xe000ed00
 8004da8:	410fc271 	.word	0x410fc271
 8004dac:	410fc270 	.word	0x410fc270
 8004db0:	e000e400 	.word	0xe000e400
 8004db4:	200004a8 	.word	0x200004a8
 8004db8:	200004ac 	.word	0x200004ac
 8004dbc:	e000ed20 	.word	0xe000ed20
 8004dc0:	2000000c 	.word	0x2000000c
 8004dc4:	e000ef34 	.word	0xe000ef34

08004dc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
	__asm volatile
 8004dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd2:	f383 8811 	msr	BASEPRI, r3
 8004dd6:	f3bf 8f6f 	isb	sy
 8004dda:	f3bf 8f4f 	dsb	sy
 8004dde:	607b      	str	r3, [r7, #4]
}
 8004de0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004de2:	4b10      	ldr	r3, [pc, #64]	@ (8004e24 <vPortEnterCritical+0x5c>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	3301      	adds	r3, #1
 8004de8:	4a0e      	ldr	r2, [pc, #56]	@ (8004e24 <vPortEnterCritical+0x5c>)
 8004dea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004dec:	4b0d      	ldr	r3, [pc, #52]	@ (8004e24 <vPortEnterCritical+0x5c>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d110      	bne.n	8004e16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004df4:	4b0c      	ldr	r3, [pc, #48]	@ (8004e28 <vPortEnterCritical+0x60>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d00b      	beq.n	8004e16 <vPortEnterCritical+0x4e>
	__asm volatile
 8004dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e02:	f383 8811 	msr	BASEPRI, r3
 8004e06:	f3bf 8f6f 	isb	sy
 8004e0a:	f3bf 8f4f 	dsb	sy
 8004e0e:	603b      	str	r3, [r7, #0]
}
 8004e10:	bf00      	nop
 8004e12:	bf00      	nop
 8004e14:	e7fd      	b.n	8004e12 <vPortEnterCritical+0x4a>
	}
}
 8004e16:	bf00      	nop
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	2000000c 	.word	0x2000000c
 8004e28:	e000ed04 	.word	0xe000ed04

08004e2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004e32:	4b12      	ldr	r3, [pc, #72]	@ (8004e7c <vPortExitCritical+0x50>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d10b      	bne.n	8004e52 <vPortExitCritical+0x26>
	__asm volatile
 8004e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e3e:	f383 8811 	msr	BASEPRI, r3
 8004e42:	f3bf 8f6f 	isb	sy
 8004e46:	f3bf 8f4f 	dsb	sy
 8004e4a:	607b      	str	r3, [r7, #4]
}
 8004e4c:	bf00      	nop
 8004e4e:	bf00      	nop
 8004e50:	e7fd      	b.n	8004e4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004e52:	4b0a      	ldr	r3, [pc, #40]	@ (8004e7c <vPortExitCritical+0x50>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	3b01      	subs	r3, #1
 8004e58:	4a08      	ldr	r2, [pc, #32]	@ (8004e7c <vPortExitCritical+0x50>)
 8004e5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004e5c:	4b07      	ldr	r3, [pc, #28]	@ (8004e7c <vPortExitCritical+0x50>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d105      	bne.n	8004e70 <vPortExitCritical+0x44>
 8004e64:	2300      	movs	r3, #0
 8004e66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	f383 8811 	msr	BASEPRI, r3
}
 8004e6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004e70:	bf00      	nop
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr
 8004e7c:	2000000c 	.word	0x2000000c

08004e80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004e80:	f3ef 8009 	mrs	r0, PSP
 8004e84:	f3bf 8f6f 	isb	sy
 8004e88:	4b15      	ldr	r3, [pc, #84]	@ (8004ee0 <pxCurrentTCBConst>)
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	f01e 0f10 	tst.w	lr, #16
 8004e90:	bf08      	it	eq
 8004e92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004e96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e9a:	6010      	str	r0, [r2, #0]
 8004e9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004ea0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004ea4:	f380 8811 	msr	BASEPRI, r0
 8004ea8:	f3bf 8f4f 	dsb	sy
 8004eac:	f3bf 8f6f 	isb	sy
 8004eb0:	f7ff fb0c 	bl	80044cc <vTaskSwitchContext>
 8004eb4:	f04f 0000 	mov.w	r0, #0
 8004eb8:	f380 8811 	msr	BASEPRI, r0
 8004ebc:	bc09      	pop	{r0, r3}
 8004ebe:	6819      	ldr	r1, [r3, #0]
 8004ec0:	6808      	ldr	r0, [r1, #0]
 8004ec2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ec6:	f01e 0f10 	tst.w	lr, #16
 8004eca:	bf08      	it	eq
 8004ecc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004ed0:	f380 8809 	msr	PSP, r0
 8004ed4:	f3bf 8f6f 	isb	sy
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	f3af 8000 	nop.w

08004ee0 <pxCurrentTCBConst>:
 8004ee0:	2000037c 	.word	0x2000037c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004ee4:	bf00      	nop
 8004ee6:	bf00      	nop

08004ee8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
	__asm volatile
 8004eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef2:	f383 8811 	msr	BASEPRI, r3
 8004ef6:	f3bf 8f6f 	isb	sy
 8004efa:	f3bf 8f4f 	dsb	sy
 8004efe:	607b      	str	r3, [r7, #4]
}
 8004f00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004f02:	f7ff fa29 	bl	8004358 <xTaskIncrementTick>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d003      	beq.n	8004f14 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004f0c:	4b06      	ldr	r3, [pc, #24]	@ (8004f28 <SysTick_Handler+0x40>)
 8004f0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f12:	601a      	str	r2, [r3, #0]
 8004f14:	2300      	movs	r3, #0
 8004f16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	f383 8811 	msr	BASEPRI, r3
}
 8004f1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004f20:	bf00      	nop
 8004f22:	3708      	adds	r7, #8
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	e000ed04 	.word	0xe000ed04

08004f2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004f30:	4b0b      	ldr	r3, [pc, #44]	@ (8004f60 <vPortSetupTimerInterrupt+0x34>)
 8004f32:	2200      	movs	r2, #0
 8004f34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004f36:	4b0b      	ldr	r3, [pc, #44]	@ (8004f64 <vPortSetupTimerInterrupt+0x38>)
 8004f38:	2200      	movs	r2, #0
 8004f3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f68 <vPortSetupTimerInterrupt+0x3c>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a0a      	ldr	r2, [pc, #40]	@ (8004f6c <vPortSetupTimerInterrupt+0x40>)
 8004f42:	fba2 2303 	umull	r2, r3, r2, r3
 8004f46:	099b      	lsrs	r3, r3, #6
 8004f48:	4a09      	ldr	r2, [pc, #36]	@ (8004f70 <vPortSetupTimerInterrupt+0x44>)
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004f4e:	4b04      	ldr	r3, [pc, #16]	@ (8004f60 <vPortSetupTimerInterrupt+0x34>)
 8004f50:	2207      	movs	r2, #7
 8004f52:	601a      	str	r2, [r3, #0]
}
 8004f54:	bf00      	nop
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop
 8004f60:	e000e010 	.word	0xe000e010
 8004f64:	e000e018 	.word	0xe000e018
 8004f68:	20000000 	.word	0x20000000
 8004f6c:	10624dd3 	.word	0x10624dd3
 8004f70:	e000e014 	.word	0xe000e014

08004f74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004f74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004f84 <vPortEnableVFP+0x10>
 8004f78:	6801      	ldr	r1, [r0, #0]
 8004f7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004f7e:	6001      	str	r1, [r0, #0]
 8004f80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004f82:	bf00      	nop
 8004f84:	e000ed88 	.word	0xe000ed88

08004f88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004f88:	b480      	push	{r7}
 8004f8a:	b085      	sub	sp, #20
 8004f8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004f8e:	f3ef 8305 	mrs	r3, IPSR
 8004f92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2b0f      	cmp	r3, #15
 8004f98:	d915      	bls.n	8004fc6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004f9a:	4a18      	ldr	r2, [pc, #96]	@ (8004ffc <vPortValidateInterruptPriority+0x74>)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	4413      	add	r3, r2
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004fa4:	4b16      	ldr	r3, [pc, #88]	@ (8005000 <vPortValidateInterruptPriority+0x78>)
 8004fa6:	781b      	ldrb	r3, [r3, #0]
 8004fa8:	7afa      	ldrb	r2, [r7, #11]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d20b      	bcs.n	8004fc6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb2:	f383 8811 	msr	BASEPRI, r3
 8004fb6:	f3bf 8f6f 	isb	sy
 8004fba:	f3bf 8f4f 	dsb	sy
 8004fbe:	607b      	str	r3, [r7, #4]
}
 8004fc0:	bf00      	nop
 8004fc2:	bf00      	nop
 8004fc4:	e7fd      	b.n	8004fc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8005004 <vPortValidateInterruptPriority+0x7c>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004fce:	4b0e      	ldr	r3, [pc, #56]	@ (8005008 <vPortValidateInterruptPriority+0x80>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d90b      	bls.n	8004fee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fda:	f383 8811 	msr	BASEPRI, r3
 8004fde:	f3bf 8f6f 	isb	sy
 8004fe2:	f3bf 8f4f 	dsb	sy
 8004fe6:	603b      	str	r3, [r7, #0]
}
 8004fe8:	bf00      	nop
 8004fea:	bf00      	nop
 8004fec:	e7fd      	b.n	8004fea <vPortValidateInterruptPriority+0x62>
	}
 8004fee:	bf00      	nop
 8004ff0:	3714      	adds	r7, #20
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	e000e3f0 	.word	0xe000e3f0
 8005000:	200004a8 	.word	0x200004a8
 8005004:	e000ed0c 	.word	0xe000ed0c
 8005008:	200004ac 	.word	0x200004ac

0800500c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b08a      	sub	sp, #40	@ 0x28
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005014:	2300      	movs	r3, #0
 8005016:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005018:	f7ff f8f2 	bl	8004200 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800501c:	4b5c      	ldr	r3, [pc, #368]	@ (8005190 <pvPortMalloc+0x184>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d101      	bne.n	8005028 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005024:	f000 f924 	bl	8005270 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005028:	4b5a      	ldr	r3, [pc, #360]	@ (8005194 <pvPortMalloc+0x188>)
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4013      	ands	r3, r2
 8005030:	2b00      	cmp	r3, #0
 8005032:	f040 8095 	bne.w	8005160 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d01e      	beq.n	800507a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800503c:	2208      	movs	r2, #8
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4413      	add	r3, r2
 8005042:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f003 0307 	and.w	r3, r3, #7
 800504a:	2b00      	cmp	r3, #0
 800504c:	d015      	beq.n	800507a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f023 0307 	bic.w	r3, r3, #7
 8005054:	3308      	adds	r3, #8
 8005056:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f003 0307 	and.w	r3, r3, #7
 800505e:	2b00      	cmp	r3, #0
 8005060:	d00b      	beq.n	800507a <pvPortMalloc+0x6e>
	__asm volatile
 8005062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005066:	f383 8811 	msr	BASEPRI, r3
 800506a:	f3bf 8f6f 	isb	sy
 800506e:	f3bf 8f4f 	dsb	sy
 8005072:	617b      	str	r3, [r7, #20]
}
 8005074:	bf00      	nop
 8005076:	bf00      	nop
 8005078:	e7fd      	b.n	8005076 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d06f      	beq.n	8005160 <pvPortMalloc+0x154>
 8005080:	4b45      	ldr	r3, [pc, #276]	@ (8005198 <pvPortMalloc+0x18c>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	429a      	cmp	r2, r3
 8005088:	d86a      	bhi.n	8005160 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800508a:	4b44      	ldr	r3, [pc, #272]	@ (800519c <pvPortMalloc+0x190>)
 800508c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800508e:	4b43      	ldr	r3, [pc, #268]	@ (800519c <pvPortMalloc+0x190>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005094:	e004      	b.n	80050a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005098:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800509a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80050a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d903      	bls.n	80050b2 <pvPortMalloc+0xa6>
 80050aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d1f1      	bne.n	8005096 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80050b2:	4b37      	ldr	r3, [pc, #220]	@ (8005190 <pvPortMalloc+0x184>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d051      	beq.n	8005160 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80050bc:	6a3b      	ldr	r3, [r7, #32]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	2208      	movs	r2, #8
 80050c2:	4413      	add	r3, r2
 80050c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80050c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	6a3b      	ldr	r3, [r7, #32]
 80050cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80050ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d0:	685a      	ldr	r2, [r3, #4]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	1ad2      	subs	r2, r2, r3
 80050d6:	2308      	movs	r3, #8
 80050d8:	005b      	lsls	r3, r3, #1
 80050da:	429a      	cmp	r2, r3
 80050dc:	d920      	bls.n	8005120 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80050de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4413      	add	r3, r2
 80050e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	f003 0307 	and.w	r3, r3, #7
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00b      	beq.n	8005108 <pvPortMalloc+0xfc>
	__asm volatile
 80050f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f4:	f383 8811 	msr	BASEPRI, r3
 80050f8:	f3bf 8f6f 	isb	sy
 80050fc:	f3bf 8f4f 	dsb	sy
 8005100:	613b      	str	r3, [r7, #16]
}
 8005102:	bf00      	nop
 8005104:	bf00      	nop
 8005106:	e7fd      	b.n	8005104 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	1ad2      	subs	r2, r2, r3
 8005110:	69bb      	ldr	r3, [r7, #24]
 8005112:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800511a:	69b8      	ldr	r0, [r7, #24]
 800511c:	f000 f90a 	bl	8005334 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005120:	4b1d      	ldr	r3, [pc, #116]	@ (8005198 <pvPortMalloc+0x18c>)
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	4a1b      	ldr	r2, [pc, #108]	@ (8005198 <pvPortMalloc+0x18c>)
 800512c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800512e:	4b1a      	ldr	r3, [pc, #104]	@ (8005198 <pvPortMalloc+0x18c>)
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	4b1b      	ldr	r3, [pc, #108]	@ (80051a0 <pvPortMalloc+0x194>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	429a      	cmp	r2, r3
 8005138:	d203      	bcs.n	8005142 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800513a:	4b17      	ldr	r3, [pc, #92]	@ (8005198 <pvPortMalloc+0x18c>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a18      	ldr	r2, [pc, #96]	@ (80051a0 <pvPortMalloc+0x194>)
 8005140:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005144:	685a      	ldr	r2, [r3, #4]
 8005146:	4b13      	ldr	r3, [pc, #76]	@ (8005194 <pvPortMalloc+0x188>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	431a      	orrs	r2, r3
 800514c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005152:	2200      	movs	r2, #0
 8005154:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005156:	4b13      	ldr	r3, [pc, #76]	@ (80051a4 <pvPortMalloc+0x198>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	3301      	adds	r3, #1
 800515c:	4a11      	ldr	r2, [pc, #68]	@ (80051a4 <pvPortMalloc+0x198>)
 800515e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005160:	f7ff f85c 	bl	800421c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	f003 0307 	and.w	r3, r3, #7
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00b      	beq.n	8005186 <pvPortMalloc+0x17a>
	__asm volatile
 800516e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005172:	f383 8811 	msr	BASEPRI, r3
 8005176:	f3bf 8f6f 	isb	sy
 800517a:	f3bf 8f4f 	dsb	sy
 800517e:	60fb      	str	r3, [r7, #12]
}
 8005180:	bf00      	nop
 8005182:	bf00      	nop
 8005184:	e7fd      	b.n	8005182 <pvPortMalloc+0x176>
	return pvReturn;
 8005186:	69fb      	ldr	r3, [r7, #28]
}
 8005188:	4618      	mov	r0, r3
 800518a:	3728      	adds	r7, #40	@ 0x28
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	200040b8 	.word	0x200040b8
 8005194:	200040cc 	.word	0x200040cc
 8005198:	200040bc 	.word	0x200040bc
 800519c:	200040b0 	.word	0x200040b0
 80051a0:	200040c0 	.word	0x200040c0
 80051a4:	200040c4 	.word	0x200040c4

080051a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b086      	sub	sp, #24
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d04f      	beq.n	800525a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80051ba:	2308      	movs	r3, #8
 80051bc:	425b      	negs	r3, r3
 80051be:	697a      	ldr	r2, [r7, #20]
 80051c0:	4413      	add	r3, r2
 80051c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	4b25      	ldr	r3, [pc, #148]	@ (8005264 <vPortFree+0xbc>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4013      	ands	r3, r2
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d10b      	bne.n	80051ee <vPortFree+0x46>
	__asm volatile
 80051d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051da:	f383 8811 	msr	BASEPRI, r3
 80051de:	f3bf 8f6f 	isb	sy
 80051e2:	f3bf 8f4f 	dsb	sy
 80051e6:	60fb      	str	r3, [r7, #12]
}
 80051e8:	bf00      	nop
 80051ea:	bf00      	nop
 80051ec:	e7fd      	b.n	80051ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d00b      	beq.n	800520e <vPortFree+0x66>
	__asm volatile
 80051f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051fa:	f383 8811 	msr	BASEPRI, r3
 80051fe:	f3bf 8f6f 	isb	sy
 8005202:	f3bf 8f4f 	dsb	sy
 8005206:	60bb      	str	r3, [r7, #8]
}
 8005208:	bf00      	nop
 800520a:	bf00      	nop
 800520c:	e7fd      	b.n	800520a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	685a      	ldr	r2, [r3, #4]
 8005212:	4b14      	ldr	r3, [pc, #80]	@ (8005264 <vPortFree+0xbc>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4013      	ands	r3, r2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d01e      	beq.n	800525a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d11a      	bne.n	800525a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	685a      	ldr	r2, [r3, #4]
 8005228:	4b0e      	ldr	r3, [pc, #56]	@ (8005264 <vPortFree+0xbc>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	43db      	mvns	r3, r3
 800522e:	401a      	ands	r2, r3
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005234:	f7fe ffe4 	bl	8004200 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	685a      	ldr	r2, [r3, #4]
 800523c:	4b0a      	ldr	r3, [pc, #40]	@ (8005268 <vPortFree+0xc0>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4413      	add	r3, r2
 8005242:	4a09      	ldr	r2, [pc, #36]	@ (8005268 <vPortFree+0xc0>)
 8005244:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005246:	6938      	ldr	r0, [r7, #16]
 8005248:	f000 f874 	bl	8005334 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800524c:	4b07      	ldr	r3, [pc, #28]	@ (800526c <vPortFree+0xc4>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	3301      	adds	r3, #1
 8005252:	4a06      	ldr	r2, [pc, #24]	@ (800526c <vPortFree+0xc4>)
 8005254:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005256:	f7fe ffe1 	bl	800421c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800525a:	bf00      	nop
 800525c:	3718      	adds	r7, #24
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	200040cc 	.word	0x200040cc
 8005268:	200040bc 	.word	0x200040bc
 800526c:	200040c8 	.word	0x200040c8

08005270 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005276:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800527a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800527c:	4b27      	ldr	r3, [pc, #156]	@ (800531c <prvHeapInit+0xac>)
 800527e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f003 0307 	and.w	r3, r3, #7
 8005286:	2b00      	cmp	r3, #0
 8005288:	d00c      	beq.n	80052a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	3307      	adds	r3, #7
 800528e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f023 0307 	bic.w	r3, r3, #7
 8005296:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005298:	68ba      	ldr	r2, [r7, #8]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	4a1f      	ldr	r2, [pc, #124]	@ (800531c <prvHeapInit+0xac>)
 80052a0:	4413      	add	r3, r2
 80052a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80052a8:	4a1d      	ldr	r2, [pc, #116]	@ (8005320 <prvHeapInit+0xb0>)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80052ae:	4b1c      	ldr	r3, [pc, #112]	@ (8005320 <prvHeapInit+0xb0>)
 80052b0:	2200      	movs	r2, #0
 80052b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	68ba      	ldr	r2, [r7, #8]
 80052b8:	4413      	add	r3, r2
 80052ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80052bc:	2208      	movs	r2, #8
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	1a9b      	subs	r3, r3, r2
 80052c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f023 0307 	bic.w	r3, r3, #7
 80052ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	4a15      	ldr	r2, [pc, #84]	@ (8005324 <prvHeapInit+0xb4>)
 80052d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80052d2:	4b14      	ldr	r3, [pc, #80]	@ (8005324 <prvHeapInit+0xb4>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2200      	movs	r2, #0
 80052d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80052da:	4b12      	ldr	r3, [pc, #72]	@ (8005324 <prvHeapInit+0xb4>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	2200      	movs	r2, #0
 80052e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	68fa      	ldr	r2, [r7, #12]
 80052ea:	1ad2      	subs	r2, r2, r3
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80052f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005324 <prvHeapInit+0xb4>)
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	4a0a      	ldr	r2, [pc, #40]	@ (8005328 <prvHeapInit+0xb8>)
 80052fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	4a09      	ldr	r2, [pc, #36]	@ (800532c <prvHeapInit+0xbc>)
 8005306:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005308:	4b09      	ldr	r3, [pc, #36]	@ (8005330 <prvHeapInit+0xc0>)
 800530a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800530e:	601a      	str	r2, [r3, #0]
}
 8005310:	bf00      	nop
 8005312:	3714      	adds	r7, #20
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr
 800531c:	200004b0 	.word	0x200004b0
 8005320:	200040b0 	.word	0x200040b0
 8005324:	200040b8 	.word	0x200040b8
 8005328:	200040c0 	.word	0x200040c0
 800532c:	200040bc 	.word	0x200040bc
 8005330:	200040cc 	.word	0x200040cc

08005334 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005334:	b480      	push	{r7}
 8005336:	b085      	sub	sp, #20
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800533c:	4b28      	ldr	r3, [pc, #160]	@ (80053e0 <prvInsertBlockIntoFreeList+0xac>)
 800533e:	60fb      	str	r3, [r7, #12]
 8005340:	e002      	b.n	8005348 <prvInsertBlockIntoFreeList+0x14>
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	60fb      	str	r3, [r7, #12]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	429a      	cmp	r2, r3
 8005350:	d8f7      	bhi.n	8005342 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	68ba      	ldr	r2, [r7, #8]
 800535c:	4413      	add	r3, r2
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	429a      	cmp	r2, r3
 8005362:	d108      	bne.n	8005376 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	685a      	ldr	r2, [r3, #4]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	441a      	add	r2, r3
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	68ba      	ldr	r2, [r7, #8]
 8005380:	441a      	add	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	429a      	cmp	r2, r3
 8005388:	d118      	bne.n	80053bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	4b15      	ldr	r3, [pc, #84]	@ (80053e4 <prvInsertBlockIntoFreeList+0xb0>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	429a      	cmp	r2, r3
 8005394:	d00d      	beq.n	80053b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	685a      	ldr	r2, [r3, #4]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	441a      	add	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	601a      	str	r2, [r3, #0]
 80053b0:	e008      	b.n	80053c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80053b2:	4b0c      	ldr	r3, [pc, #48]	@ (80053e4 <prvInsertBlockIntoFreeList+0xb0>)
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	601a      	str	r2, [r3, #0]
 80053ba:	e003      	b.n	80053c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d002      	beq.n	80053d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80053d2:	bf00      	nop
 80053d4:	3714      	adds	r7, #20
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	200040b0 	.word	0x200040b0
 80053e4:	200040b8 	.word	0x200040b8

080053e8 <siprintf>:
 80053e8:	b40e      	push	{r1, r2, r3}
 80053ea:	b500      	push	{lr}
 80053ec:	b09c      	sub	sp, #112	@ 0x70
 80053ee:	ab1d      	add	r3, sp, #116	@ 0x74
 80053f0:	9002      	str	r0, [sp, #8]
 80053f2:	9006      	str	r0, [sp, #24]
 80053f4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80053f8:	4809      	ldr	r0, [pc, #36]	@ (8005420 <siprintf+0x38>)
 80053fa:	9107      	str	r1, [sp, #28]
 80053fc:	9104      	str	r1, [sp, #16]
 80053fe:	4909      	ldr	r1, [pc, #36]	@ (8005424 <siprintf+0x3c>)
 8005400:	f853 2b04 	ldr.w	r2, [r3], #4
 8005404:	9105      	str	r1, [sp, #20]
 8005406:	6800      	ldr	r0, [r0, #0]
 8005408:	9301      	str	r3, [sp, #4]
 800540a:	a902      	add	r1, sp, #8
 800540c:	f000 f9a2 	bl	8005754 <_svfiprintf_r>
 8005410:	9b02      	ldr	r3, [sp, #8]
 8005412:	2200      	movs	r2, #0
 8005414:	701a      	strb	r2, [r3, #0]
 8005416:	b01c      	add	sp, #112	@ 0x70
 8005418:	f85d eb04 	ldr.w	lr, [sp], #4
 800541c:	b003      	add	sp, #12
 800541e:	4770      	bx	lr
 8005420:	20000010 	.word	0x20000010
 8005424:	ffff0208 	.word	0xffff0208

08005428 <memset>:
 8005428:	4402      	add	r2, r0
 800542a:	4603      	mov	r3, r0
 800542c:	4293      	cmp	r3, r2
 800542e:	d100      	bne.n	8005432 <memset+0xa>
 8005430:	4770      	bx	lr
 8005432:	f803 1b01 	strb.w	r1, [r3], #1
 8005436:	e7f9      	b.n	800542c <memset+0x4>

08005438 <__errno>:
 8005438:	4b01      	ldr	r3, [pc, #4]	@ (8005440 <__errno+0x8>)
 800543a:	6818      	ldr	r0, [r3, #0]
 800543c:	4770      	bx	lr
 800543e:	bf00      	nop
 8005440:	20000010 	.word	0x20000010

08005444 <__libc_init_array>:
 8005444:	b570      	push	{r4, r5, r6, lr}
 8005446:	4d0d      	ldr	r5, [pc, #52]	@ (800547c <__libc_init_array+0x38>)
 8005448:	4c0d      	ldr	r4, [pc, #52]	@ (8005480 <__libc_init_array+0x3c>)
 800544a:	1b64      	subs	r4, r4, r5
 800544c:	10a4      	asrs	r4, r4, #2
 800544e:	2600      	movs	r6, #0
 8005450:	42a6      	cmp	r6, r4
 8005452:	d109      	bne.n	8005468 <__libc_init_array+0x24>
 8005454:	4d0b      	ldr	r5, [pc, #44]	@ (8005484 <__libc_init_array+0x40>)
 8005456:	4c0c      	ldr	r4, [pc, #48]	@ (8005488 <__libc_init_array+0x44>)
 8005458:	f000 fc66 	bl	8005d28 <_init>
 800545c:	1b64      	subs	r4, r4, r5
 800545e:	10a4      	asrs	r4, r4, #2
 8005460:	2600      	movs	r6, #0
 8005462:	42a6      	cmp	r6, r4
 8005464:	d105      	bne.n	8005472 <__libc_init_array+0x2e>
 8005466:	bd70      	pop	{r4, r5, r6, pc}
 8005468:	f855 3b04 	ldr.w	r3, [r5], #4
 800546c:	4798      	blx	r3
 800546e:	3601      	adds	r6, #1
 8005470:	e7ee      	b.n	8005450 <__libc_init_array+0xc>
 8005472:	f855 3b04 	ldr.w	r3, [r5], #4
 8005476:	4798      	blx	r3
 8005478:	3601      	adds	r6, #1
 800547a:	e7f2      	b.n	8005462 <__libc_init_array+0x1e>
 800547c:	08005fe0 	.word	0x08005fe0
 8005480:	08005fe0 	.word	0x08005fe0
 8005484:	08005fe0 	.word	0x08005fe0
 8005488:	08005fe4 	.word	0x08005fe4

0800548c <__retarget_lock_acquire_recursive>:
 800548c:	4770      	bx	lr

0800548e <__retarget_lock_release_recursive>:
 800548e:	4770      	bx	lr

08005490 <memcpy>:
 8005490:	440a      	add	r2, r1
 8005492:	4291      	cmp	r1, r2
 8005494:	f100 33ff 	add.w	r3, r0, #4294967295
 8005498:	d100      	bne.n	800549c <memcpy+0xc>
 800549a:	4770      	bx	lr
 800549c:	b510      	push	{r4, lr}
 800549e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054a6:	4291      	cmp	r1, r2
 80054a8:	d1f9      	bne.n	800549e <memcpy+0xe>
 80054aa:	bd10      	pop	{r4, pc}

080054ac <_free_r>:
 80054ac:	b538      	push	{r3, r4, r5, lr}
 80054ae:	4605      	mov	r5, r0
 80054b0:	2900      	cmp	r1, #0
 80054b2:	d041      	beq.n	8005538 <_free_r+0x8c>
 80054b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054b8:	1f0c      	subs	r4, r1, #4
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	bfb8      	it	lt
 80054be:	18e4      	addlt	r4, r4, r3
 80054c0:	f000 f8e0 	bl	8005684 <__malloc_lock>
 80054c4:	4a1d      	ldr	r2, [pc, #116]	@ (800553c <_free_r+0x90>)
 80054c6:	6813      	ldr	r3, [r2, #0]
 80054c8:	b933      	cbnz	r3, 80054d8 <_free_r+0x2c>
 80054ca:	6063      	str	r3, [r4, #4]
 80054cc:	6014      	str	r4, [r2, #0]
 80054ce:	4628      	mov	r0, r5
 80054d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80054d4:	f000 b8dc 	b.w	8005690 <__malloc_unlock>
 80054d8:	42a3      	cmp	r3, r4
 80054da:	d908      	bls.n	80054ee <_free_r+0x42>
 80054dc:	6820      	ldr	r0, [r4, #0]
 80054de:	1821      	adds	r1, r4, r0
 80054e0:	428b      	cmp	r3, r1
 80054e2:	bf01      	itttt	eq
 80054e4:	6819      	ldreq	r1, [r3, #0]
 80054e6:	685b      	ldreq	r3, [r3, #4]
 80054e8:	1809      	addeq	r1, r1, r0
 80054ea:	6021      	streq	r1, [r4, #0]
 80054ec:	e7ed      	b.n	80054ca <_free_r+0x1e>
 80054ee:	461a      	mov	r2, r3
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	b10b      	cbz	r3, 80054f8 <_free_r+0x4c>
 80054f4:	42a3      	cmp	r3, r4
 80054f6:	d9fa      	bls.n	80054ee <_free_r+0x42>
 80054f8:	6811      	ldr	r1, [r2, #0]
 80054fa:	1850      	adds	r0, r2, r1
 80054fc:	42a0      	cmp	r0, r4
 80054fe:	d10b      	bne.n	8005518 <_free_r+0x6c>
 8005500:	6820      	ldr	r0, [r4, #0]
 8005502:	4401      	add	r1, r0
 8005504:	1850      	adds	r0, r2, r1
 8005506:	4283      	cmp	r3, r0
 8005508:	6011      	str	r1, [r2, #0]
 800550a:	d1e0      	bne.n	80054ce <_free_r+0x22>
 800550c:	6818      	ldr	r0, [r3, #0]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	6053      	str	r3, [r2, #4]
 8005512:	4408      	add	r0, r1
 8005514:	6010      	str	r0, [r2, #0]
 8005516:	e7da      	b.n	80054ce <_free_r+0x22>
 8005518:	d902      	bls.n	8005520 <_free_r+0x74>
 800551a:	230c      	movs	r3, #12
 800551c:	602b      	str	r3, [r5, #0]
 800551e:	e7d6      	b.n	80054ce <_free_r+0x22>
 8005520:	6820      	ldr	r0, [r4, #0]
 8005522:	1821      	adds	r1, r4, r0
 8005524:	428b      	cmp	r3, r1
 8005526:	bf04      	itt	eq
 8005528:	6819      	ldreq	r1, [r3, #0]
 800552a:	685b      	ldreq	r3, [r3, #4]
 800552c:	6063      	str	r3, [r4, #4]
 800552e:	bf04      	itt	eq
 8005530:	1809      	addeq	r1, r1, r0
 8005532:	6021      	streq	r1, [r4, #0]
 8005534:	6054      	str	r4, [r2, #4]
 8005536:	e7ca      	b.n	80054ce <_free_r+0x22>
 8005538:	bd38      	pop	{r3, r4, r5, pc}
 800553a:	bf00      	nop
 800553c:	20004214 	.word	0x20004214

08005540 <sbrk_aligned>:
 8005540:	b570      	push	{r4, r5, r6, lr}
 8005542:	4e0f      	ldr	r6, [pc, #60]	@ (8005580 <sbrk_aligned+0x40>)
 8005544:	460c      	mov	r4, r1
 8005546:	6831      	ldr	r1, [r6, #0]
 8005548:	4605      	mov	r5, r0
 800554a:	b911      	cbnz	r1, 8005552 <sbrk_aligned+0x12>
 800554c:	f000 fba6 	bl	8005c9c <_sbrk_r>
 8005550:	6030      	str	r0, [r6, #0]
 8005552:	4621      	mov	r1, r4
 8005554:	4628      	mov	r0, r5
 8005556:	f000 fba1 	bl	8005c9c <_sbrk_r>
 800555a:	1c43      	adds	r3, r0, #1
 800555c:	d103      	bne.n	8005566 <sbrk_aligned+0x26>
 800555e:	f04f 34ff 	mov.w	r4, #4294967295
 8005562:	4620      	mov	r0, r4
 8005564:	bd70      	pop	{r4, r5, r6, pc}
 8005566:	1cc4      	adds	r4, r0, #3
 8005568:	f024 0403 	bic.w	r4, r4, #3
 800556c:	42a0      	cmp	r0, r4
 800556e:	d0f8      	beq.n	8005562 <sbrk_aligned+0x22>
 8005570:	1a21      	subs	r1, r4, r0
 8005572:	4628      	mov	r0, r5
 8005574:	f000 fb92 	bl	8005c9c <_sbrk_r>
 8005578:	3001      	adds	r0, #1
 800557a:	d1f2      	bne.n	8005562 <sbrk_aligned+0x22>
 800557c:	e7ef      	b.n	800555e <sbrk_aligned+0x1e>
 800557e:	bf00      	nop
 8005580:	20004210 	.word	0x20004210

08005584 <_malloc_r>:
 8005584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005588:	1ccd      	adds	r5, r1, #3
 800558a:	f025 0503 	bic.w	r5, r5, #3
 800558e:	3508      	adds	r5, #8
 8005590:	2d0c      	cmp	r5, #12
 8005592:	bf38      	it	cc
 8005594:	250c      	movcc	r5, #12
 8005596:	2d00      	cmp	r5, #0
 8005598:	4606      	mov	r6, r0
 800559a:	db01      	blt.n	80055a0 <_malloc_r+0x1c>
 800559c:	42a9      	cmp	r1, r5
 800559e:	d904      	bls.n	80055aa <_malloc_r+0x26>
 80055a0:	230c      	movs	r3, #12
 80055a2:	6033      	str	r3, [r6, #0]
 80055a4:	2000      	movs	r0, #0
 80055a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005680 <_malloc_r+0xfc>
 80055ae:	f000 f869 	bl	8005684 <__malloc_lock>
 80055b2:	f8d8 3000 	ldr.w	r3, [r8]
 80055b6:	461c      	mov	r4, r3
 80055b8:	bb44      	cbnz	r4, 800560c <_malloc_r+0x88>
 80055ba:	4629      	mov	r1, r5
 80055bc:	4630      	mov	r0, r6
 80055be:	f7ff ffbf 	bl	8005540 <sbrk_aligned>
 80055c2:	1c43      	adds	r3, r0, #1
 80055c4:	4604      	mov	r4, r0
 80055c6:	d158      	bne.n	800567a <_malloc_r+0xf6>
 80055c8:	f8d8 4000 	ldr.w	r4, [r8]
 80055cc:	4627      	mov	r7, r4
 80055ce:	2f00      	cmp	r7, #0
 80055d0:	d143      	bne.n	800565a <_malloc_r+0xd6>
 80055d2:	2c00      	cmp	r4, #0
 80055d4:	d04b      	beq.n	800566e <_malloc_r+0xea>
 80055d6:	6823      	ldr	r3, [r4, #0]
 80055d8:	4639      	mov	r1, r7
 80055da:	4630      	mov	r0, r6
 80055dc:	eb04 0903 	add.w	r9, r4, r3
 80055e0:	f000 fb5c 	bl	8005c9c <_sbrk_r>
 80055e4:	4581      	cmp	r9, r0
 80055e6:	d142      	bne.n	800566e <_malloc_r+0xea>
 80055e8:	6821      	ldr	r1, [r4, #0]
 80055ea:	1a6d      	subs	r5, r5, r1
 80055ec:	4629      	mov	r1, r5
 80055ee:	4630      	mov	r0, r6
 80055f0:	f7ff ffa6 	bl	8005540 <sbrk_aligned>
 80055f4:	3001      	adds	r0, #1
 80055f6:	d03a      	beq.n	800566e <_malloc_r+0xea>
 80055f8:	6823      	ldr	r3, [r4, #0]
 80055fa:	442b      	add	r3, r5
 80055fc:	6023      	str	r3, [r4, #0]
 80055fe:	f8d8 3000 	ldr.w	r3, [r8]
 8005602:	685a      	ldr	r2, [r3, #4]
 8005604:	bb62      	cbnz	r2, 8005660 <_malloc_r+0xdc>
 8005606:	f8c8 7000 	str.w	r7, [r8]
 800560a:	e00f      	b.n	800562c <_malloc_r+0xa8>
 800560c:	6822      	ldr	r2, [r4, #0]
 800560e:	1b52      	subs	r2, r2, r5
 8005610:	d420      	bmi.n	8005654 <_malloc_r+0xd0>
 8005612:	2a0b      	cmp	r2, #11
 8005614:	d917      	bls.n	8005646 <_malloc_r+0xc2>
 8005616:	1961      	adds	r1, r4, r5
 8005618:	42a3      	cmp	r3, r4
 800561a:	6025      	str	r5, [r4, #0]
 800561c:	bf18      	it	ne
 800561e:	6059      	strne	r1, [r3, #4]
 8005620:	6863      	ldr	r3, [r4, #4]
 8005622:	bf08      	it	eq
 8005624:	f8c8 1000 	streq.w	r1, [r8]
 8005628:	5162      	str	r2, [r4, r5]
 800562a:	604b      	str	r3, [r1, #4]
 800562c:	4630      	mov	r0, r6
 800562e:	f000 f82f 	bl	8005690 <__malloc_unlock>
 8005632:	f104 000b 	add.w	r0, r4, #11
 8005636:	1d23      	adds	r3, r4, #4
 8005638:	f020 0007 	bic.w	r0, r0, #7
 800563c:	1ac2      	subs	r2, r0, r3
 800563e:	bf1c      	itt	ne
 8005640:	1a1b      	subne	r3, r3, r0
 8005642:	50a3      	strne	r3, [r4, r2]
 8005644:	e7af      	b.n	80055a6 <_malloc_r+0x22>
 8005646:	6862      	ldr	r2, [r4, #4]
 8005648:	42a3      	cmp	r3, r4
 800564a:	bf0c      	ite	eq
 800564c:	f8c8 2000 	streq.w	r2, [r8]
 8005650:	605a      	strne	r2, [r3, #4]
 8005652:	e7eb      	b.n	800562c <_malloc_r+0xa8>
 8005654:	4623      	mov	r3, r4
 8005656:	6864      	ldr	r4, [r4, #4]
 8005658:	e7ae      	b.n	80055b8 <_malloc_r+0x34>
 800565a:	463c      	mov	r4, r7
 800565c:	687f      	ldr	r7, [r7, #4]
 800565e:	e7b6      	b.n	80055ce <_malloc_r+0x4a>
 8005660:	461a      	mov	r2, r3
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	42a3      	cmp	r3, r4
 8005666:	d1fb      	bne.n	8005660 <_malloc_r+0xdc>
 8005668:	2300      	movs	r3, #0
 800566a:	6053      	str	r3, [r2, #4]
 800566c:	e7de      	b.n	800562c <_malloc_r+0xa8>
 800566e:	230c      	movs	r3, #12
 8005670:	6033      	str	r3, [r6, #0]
 8005672:	4630      	mov	r0, r6
 8005674:	f000 f80c 	bl	8005690 <__malloc_unlock>
 8005678:	e794      	b.n	80055a4 <_malloc_r+0x20>
 800567a:	6005      	str	r5, [r0, #0]
 800567c:	e7d6      	b.n	800562c <_malloc_r+0xa8>
 800567e:	bf00      	nop
 8005680:	20004214 	.word	0x20004214

08005684 <__malloc_lock>:
 8005684:	4801      	ldr	r0, [pc, #4]	@ (800568c <__malloc_lock+0x8>)
 8005686:	f7ff bf01 	b.w	800548c <__retarget_lock_acquire_recursive>
 800568a:	bf00      	nop
 800568c:	2000420c 	.word	0x2000420c

08005690 <__malloc_unlock>:
 8005690:	4801      	ldr	r0, [pc, #4]	@ (8005698 <__malloc_unlock+0x8>)
 8005692:	f7ff befc 	b.w	800548e <__retarget_lock_release_recursive>
 8005696:	bf00      	nop
 8005698:	2000420c 	.word	0x2000420c

0800569c <__ssputs_r>:
 800569c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056a0:	688e      	ldr	r6, [r1, #8]
 80056a2:	461f      	mov	r7, r3
 80056a4:	42be      	cmp	r6, r7
 80056a6:	680b      	ldr	r3, [r1, #0]
 80056a8:	4682      	mov	sl, r0
 80056aa:	460c      	mov	r4, r1
 80056ac:	4690      	mov	r8, r2
 80056ae:	d82d      	bhi.n	800570c <__ssputs_r+0x70>
 80056b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80056b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80056b8:	d026      	beq.n	8005708 <__ssputs_r+0x6c>
 80056ba:	6965      	ldr	r5, [r4, #20]
 80056bc:	6909      	ldr	r1, [r1, #16]
 80056be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80056c2:	eba3 0901 	sub.w	r9, r3, r1
 80056c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80056ca:	1c7b      	adds	r3, r7, #1
 80056cc:	444b      	add	r3, r9
 80056ce:	106d      	asrs	r5, r5, #1
 80056d0:	429d      	cmp	r5, r3
 80056d2:	bf38      	it	cc
 80056d4:	461d      	movcc	r5, r3
 80056d6:	0553      	lsls	r3, r2, #21
 80056d8:	d527      	bpl.n	800572a <__ssputs_r+0x8e>
 80056da:	4629      	mov	r1, r5
 80056dc:	f7ff ff52 	bl	8005584 <_malloc_r>
 80056e0:	4606      	mov	r6, r0
 80056e2:	b360      	cbz	r0, 800573e <__ssputs_r+0xa2>
 80056e4:	6921      	ldr	r1, [r4, #16]
 80056e6:	464a      	mov	r2, r9
 80056e8:	f7ff fed2 	bl	8005490 <memcpy>
 80056ec:	89a3      	ldrh	r3, [r4, #12]
 80056ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80056f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056f6:	81a3      	strh	r3, [r4, #12]
 80056f8:	6126      	str	r6, [r4, #16]
 80056fa:	6165      	str	r5, [r4, #20]
 80056fc:	444e      	add	r6, r9
 80056fe:	eba5 0509 	sub.w	r5, r5, r9
 8005702:	6026      	str	r6, [r4, #0]
 8005704:	60a5      	str	r5, [r4, #8]
 8005706:	463e      	mov	r6, r7
 8005708:	42be      	cmp	r6, r7
 800570a:	d900      	bls.n	800570e <__ssputs_r+0x72>
 800570c:	463e      	mov	r6, r7
 800570e:	6820      	ldr	r0, [r4, #0]
 8005710:	4632      	mov	r2, r6
 8005712:	4641      	mov	r1, r8
 8005714:	f000 faa8 	bl	8005c68 <memmove>
 8005718:	68a3      	ldr	r3, [r4, #8]
 800571a:	1b9b      	subs	r3, r3, r6
 800571c:	60a3      	str	r3, [r4, #8]
 800571e:	6823      	ldr	r3, [r4, #0]
 8005720:	4433      	add	r3, r6
 8005722:	6023      	str	r3, [r4, #0]
 8005724:	2000      	movs	r0, #0
 8005726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800572a:	462a      	mov	r2, r5
 800572c:	f000 fac6 	bl	8005cbc <_realloc_r>
 8005730:	4606      	mov	r6, r0
 8005732:	2800      	cmp	r0, #0
 8005734:	d1e0      	bne.n	80056f8 <__ssputs_r+0x5c>
 8005736:	6921      	ldr	r1, [r4, #16]
 8005738:	4650      	mov	r0, sl
 800573a:	f7ff feb7 	bl	80054ac <_free_r>
 800573e:	230c      	movs	r3, #12
 8005740:	f8ca 3000 	str.w	r3, [sl]
 8005744:	89a3      	ldrh	r3, [r4, #12]
 8005746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800574a:	81a3      	strh	r3, [r4, #12]
 800574c:	f04f 30ff 	mov.w	r0, #4294967295
 8005750:	e7e9      	b.n	8005726 <__ssputs_r+0x8a>
	...

08005754 <_svfiprintf_r>:
 8005754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005758:	4698      	mov	r8, r3
 800575a:	898b      	ldrh	r3, [r1, #12]
 800575c:	061b      	lsls	r3, r3, #24
 800575e:	b09d      	sub	sp, #116	@ 0x74
 8005760:	4607      	mov	r7, r0
 8005762:	460d      	mov	r5, r1
 8005764:	4614      	mov	r4, r2
 8005766:	d510      	bpl.n	800578a <_svfiprintf_r+0x36>
 8005768:	690b      	ldr	r3, [r1, #16]
 800576a:	b973      	cbnz	r3, 800578a <_svfiprintf_r+0x36>
 800576c:	2140      	movs	r1, #64	@ 0x40
 800576e:	f7ff ff09 	bl	8005584 <_malloc_r>
 8005772:	6028      	str	r0, [r5, #0]
 8005774:	6128      	str	r0, [r5, #16]
 8005776:	b930      	cbnz	r0, 8005786 <_svfiprintf_r+0x32>
 8005778:	230c      	movs	r3, #12
 800577a:	603b      	str	r3, [r7, #0]
 800577c:	f04f 30ff 	mov.w	r0, #4294967295
 8005780:	b01d      	add	sp, #116	@ 0x74
 8005782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005786:	2340      	movs	r3, #64	@ 0x40
 8005788:	616b      	str	r3, [r5, #20]
 800578a:	2300      	movs	r3, #0
 800578c:	9309      	str	r3, [sp, #36]	@ 0x24
 800578e:	2320      	movs	r3, #32
 8005790:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005794:	f8cd 800c 	str.w	r8, [sp, #12]
 8005798:	2330      	movs	r3, #48	@ 0x30
 800579a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005938 <_svfiprintf_r+0x1e4>
 800579e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80057a2:	f04f 0901 	mov.w	r9, #1
 80057a6:	4623      	mov	r3, r4
 80057a8:	469a      	mov	sl, r3
 80057aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057ae:	b10a      	cbz	r2, 80057b4 <_svfiprintf_r+0x60>
 80057b0:	2a25      	cmp	r2, #37	@ 0x25
 80057b2:	d1f9      	bne.n	80057a8 <_svfiprintf_r+0x54>
 80057b4:	ebba 0b04 	subs.w	fp, sl, r4
 80057b8:	d00b      	beq.n	80057d2 <_svfiprintf_r+0x7e>
 80057ba:	465b      	mov	r3, fp
 80057bc:	4622      	mov	r2, r4
 80057be:	4629      	mov	r1, r5
 80057c0:	4638      	mov	r0, r7
 80057c2:	f7ff ff6b 	bl	800569c <__ssputs_r>
 80057c6:	3001      	adds	r0, #1
 80057c8:	f000 80a7 	beq.w	800591a <_svfiprintf_r+0x1c6>
 80057cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057ce:	445a      	add	r2, fp
 80057d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80057d2:	f89a 3000 	ldrb.w	r3, [sl]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	f000 809f 	beq.w	800591a <_svfiprintf_r+0x1c6>
 80057dc:	2300      	movs	r3, #0
 80057de:	f04f 32ff 	mov.w	r2, #4294967295
 80057e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057e6:	f10a 0a01 	add.w	sl, sl, #1
 80057ea:	9304      	str	r3, [sp, #16]
 80057ec:	9307      	str	r3, [sp, #28]
 80057ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80057f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80057f4:	4654      	mov	r4, sl
 80057f6:	2205      	movs	r2, #5
 80057f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057fc:	484e      	ldr	r0, [pc, #312]	@ (8005938 <_svfiprintf_r+0x1e4>)
 80057fe:	f7fa fcef 	bl	80001e0 <memchr>
 8005802:	9a04      	ldr	r2, [sp, #16]
 8005804:	b9d8      	cbnz	r0, 800583e <_svfiprintf_r+0xea>
 8005806:	06d0      	lsls	r0, r2, #27
 8005808:	bf44      	itt	mi
 800580a:	2320      	movmi	r3, #32
 800580c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005810:	0711      	lsls	r1, r2, #28
 8005812:	bf44      	itt	mi
 8005814:	232b      	movmi	r3, #43	@ 0x2b
 8005816:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800581a:	f89a 3000 	ldrb.w	r3, [sl]
 800581e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005820:	d015      	beq.n	800584e <_svfiprintf_r+0xfa>
 8005822:	9a07      	ldr	r2, [sp, #28]
 8005824:	4654      	mov	r4, sl
 8005826:	2000      	movs	r0, #0
 8005828:	f04f 0c0a 	mov.w	ip, #10
 800582c:	4621      	mov	r1, r4
 800582e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005832:	3b30      	subs	r3, #48	@ 0x30
 8005834:	2b09      	cmp	r3, #9
 8005836:	d94b      	bls.n	80058d0 <_svfiprintf_r+0x17c>
 8005838:	b1b0      	cbz	r0, 8005868 <_svfiprintf_r+0x114>
 800583a:	9207      	str	r2, [sp, #28]
 800583c:	e014      	b.n	8005868 <_svfiprintf_r+0x114>
 800583e:	eba0 0308 	sub.w	r3, r0, r8
 8005842:	fa09 f303 	lsl.w	r3, r9, r3
 8005846:	4313      	orrs	r3, r2
 8005848:	9304      	str	r3, [sp, #16]
 800584a:	46a2      	mov	sl, r4
 800584c:	e7d2      	b.n	80057f4 <_svfiprintf_r+0xa0>
 800584e:	9b03      	ldr	r3, [sp, #12]
 8005850:	1d19      	adds	r1, r3, #4
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	9103      	str	r1, [sp, #12]
 8005856:	2b00      	cmp	r3, #0
 8005858:	bfbb      	ittet	lt
 800585a:	425b      	neglt	r3, r3
 800585c:	f042 0202 	orrlt.w	r2, r2, #2
 8005860:	9307      	strge	r3, [sp, #28]
 8005862:	9307      	strlt	r3, [sp, #28]
 8005864:	bfb8      	it	lt
 8005866:	9204      	strlt	r2, [sp, #16]
 8005868:	7823      	ldrb	r3, [r4, #0]
 800586a:	2b2e      	cmp	r3, #46	@ 0x2e
 800586c:	d10a      	bne.n	8005884 <_svfiprintf_r+0x130>
 800586e:	7863      	ldrb	r3, [r4, #1]
 8005870:	2b2a      	cmp	r3, #42	@ 0x2a
 8005872:	d132      	bne.n	80058da <_svfiprintf_r+0x186>
 8005874:	9b03      	ldr	r3, [sp, #12]
 8005876:	1d1a      	adds	r2, r3, #4
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	9203      	str	r2, [sp, #12]
 800587c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005880:	3402      	adds	r4, #2
 8005882:	9305      	str	r3, [sp, #20]
 8005884:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005948 <_svfiprintf_r+0x1f4>
 8005888:	7821      	ldrb	r1, [r4, #0]
 800588a:	2203      	movs	r2, #3
 800588c:	4650      	mov	r0, sl
 800588e:	f7fa fca7 	bl	80001e0 <memchr>
 8005892:	b138      	cbz	r0, 80058a4 <_svfiprintf_r+0x150>
 8005894:	9b04      	ldr	r3, [sp, #16]
 8005896:	eba0 000a 	sub.w	r0, r0, sl
 800589a:	2240      	movs	r2, #64	@ 0x40
 800589c:	4082      	lsls	r2, r0
 800589e:	4313      	orrs	r3, r2
 80058a0:	3401      	adds	r4, #1
 80058a2:	9304      	str	r3, [sp, #16]
 80058a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058a8:	4824      	ldr	r0, [pc, #144]	@ (800593c <_svfiprintf_r+0x1e8>)
 80058aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80058ae:	2206      	movs	r2, #6
 80058b0:	f7fa fc96 	bl	80001e0 <memchr>
 80058b4:	2800      	cmp	r0, #0
 80058b6:	d036      	beq.n	8005926 <_svfiprintf_r+0x1d2>
 80058b8:	4b21      	ldr	r3, [pc, #132]	@ (8005940 <_svfiprintf_r+0x1ec>)
 80058ba:	bb1b      	cbnz	r3, 8005904 <_svfiprintf_r+0x1b0>
 80058bc:	9b03      	ldr	r3, [sp, #12]
 80058be:	3307      	adds	r3, #7
 80058c0:	f023 0307 	bic.w	r3, r3, #7
 80058c4:	3308      	adds	r3, #8
 80058c6:	9303      	str	r3, [sp, #12]
 80058c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058ca:	4433      	add	r3, r6
 80058cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80058ce:	e76a      	b.n	80057a6 <_svfiprintf_r+0x52>
 80058d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80058d4:	460c      	mov	r4, r1
 80058d6:	2001      	movs	r0, #1
 80058d8:	e7a8      	b.n	800582c <_svfiprintf_r+0xd8>
 80058da:	2300      	movs	r3, #0
 80058dc:	3401      	adds	r4, #1
 80058de:	9305      	str	r3, [sp, #20]
 80058e0:	4619      	mov	r1, r3
 80058e2:	f04f 0c0a 	mov.w	ip, #10
 80058e6:	4620      	mov	r0, r4
 80058e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80058ec:	3a30      	subs	r2, #48	@ 0x30
 80058ee:	2a09      	cmp	r2, #9
 80058f0:	d903      	bls.n	80058fa <_svfiprintf_r+0x1a6>
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d0c6      	beq.n	8005884 <_svfiprintf_r+0x130>
 80058f6:	9105      	str	r1, [sp, #20]
 80058f8:	e7c4      	b.n	8005884 <_svfiprintf_r+0x130>
 80058fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80058fe:	4604      	mov	r4, r0
 8005900:	2301      	movs	r3, #1
 8005902:	e7f0      	b.n	80058e6 <_svfiprintf_r+0x192>
 8005904:	ab03      	add	r3, sp, #12
 8005906:	9300      	str	r3, [sp, #0]
 8005908:	462a      	mov	r2, r5
 800590a:	4b0e      	ldr	r3, [pc, #56]	@ (8005944 <_svfiprintf_r+0x1f0>)
 800590c:	a904      	add	r1, sp, #16
 800590e:	4638      	mov	r0, r7
 8005910:	f3af 8000 	nop.w
 8005914:	1c42      	adds	r2, r0, #1
 8005916:	4606      	mov	r6, r0
 8005918:	d1d6      	bne.n	80058c8 <_svfiprintf_r+0x174>
 800591a:	89ab      	ldrh	r3, [r5, #12]
 800591c:	065b      	lsls	r3, r3, #25
 800591e:	f53f af2d 	bmi.w	800577c <_svfiprintf_r+0x28>
 8005922:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005924:	e72c      	b.n	8005780 <_svfiprintf_r+0x2c>
 8005926:	ab03      	add	r3, sp, #12
 8005928:	9300      	str	r3, [sp, #0]
 800592a:	462a      	mov	r2, r5
 800592c:	4b05      	ldr	r3, [pc, #20]	@ (8005944 <_svfiprintf_r+0x1f0>)
 800592e:	a904      	add	r1, sp, #16
 8005930:	4638      	mov	r0, r7
 8005932:	f000 f879 	bl	8005a28 <_printf_i>
 8005936:	e7ed      	b.n	8005914 <_svfiprintf_r+0x1c0>
 8005938:	08005fa4 	.word	0x08005fa4
 800593c:	08005fae 	.word	0x08005fae
 8005940:	00000000 	.word	0x00000000
 8005944:	0800569d 	.word	0x0800569d
 8005948:	08005faa 	.word	0x08005faa

0800594c <_printf_common>:
 800594c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005950:	4616      	mov	r6, r2
 8005952:	4698      	mov	r8, r3
 8005954:	688a      	ldr	r2, [r1, #8]
 8005956:	690b      	ldr	r3, [r1, #16]
 8005958:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800595c:	4293      	cmp	r3, r2
 800595e:	bfb8      	it	lt
 8005960:	4613      	movlt	r3, r2
 8005962:	6033      	str	r3, [r6, #0]
 8005964:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005968:	4607      	mov	r7, r0
 800596a:	460c      	mov	r4, r1
 800596c:	b10a      	cbz	r2, 8005972 <_printf_common+0x26>
 800596e:	3301      	adds	r3, #1
 8005970:	6033      	str	r3, [r6, #0]
 8005972:	6823      	ldr	r3, [r4, #0]
 8005974:	0699      	lsls	r1, r3, #26
 8005976:	bf42      	ittt	mi
 8005978:	6833      	ldrmi	r3, [r6, #0]
 800597a:	3302      	addmi	r3, #2
 800597c:	6033      	strmi	r3, [r6, #0]
 800597e:	6825      	ldr	r5, [r4, #0]
 8005980:	f015 0506 	ands.w	r5, r5, #6
 8005984:	d106      	bne.n	8005994 <_printf_common+0x48>
 8005986:	f104 0a19 	add.w	sl, r4, #25
 800598a:	68e3      	ldr	r3, [r4, #12]
 800598c:	6832      	ldr	r2, [r6, #0]
 800598e:	1a9b      	subs	r3, r3, r2
 8005990:	42ab      	cmp	r3, r5
 8005992:	dc26      	bgt.n	80059e2 <_printf_common+0x96>
 8005994:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005998:	6822      	ldr	r2, [r4, #0]
 800599a:	3b00      	subs	r3, #0
 800599c:	bf18      	it	ne
 800599e:	2301      	movne	r3, #1
 80059a0:	0692      	lsls	r2, r2, #26
 80059a2:	d42b      	bmi.n	80059fc <_printf_common+0xb0>
 80059a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80059a8:	4641      	mov	r1, r8
 80059aa:	4638      	mov	r0, r7
 80059ac:	47c8      	blx	r9
 80059ae:	3001      	adds	r0, #1
 80059b0:	d01e      	beq.n	80059f0 <_printf_common+0xa4>
 80059b2:	6823      	ldr	r3, [r4, #0]
 80059b4:	6922      	ldr	r2, [r4, #16]
 80059b6:	f003 0306 	and.w	r3, r3, #6
 80059ba:	2b04      	cmp	r3, #4
 80059bc:	bf02      	ittt	eq
 80059be:	68e5      	ldreq	r5, [r4, #12]
 80059c0:	6833      	ldreq	r3, [r6, #0]
 80059c2:	1aed      	subeq	r5, r5, r3
 80059c4:	68a3      	ldr	r3, [r4, #8]
 80059c6:	bf0c      	ite	eq
 80059c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059cc:	2500      	movne	r5, #0
 80059ce:	4293      	cmp	r3, r2
 80059d0:	bfc4      	itt	gt
 80059d2:	1a9b      	subgt	r3, r3, r2
 80059d4:	18ed      	addgt	r5, r5, r3
 80059d6:	2600      	movs	r6, #0
 80059d8:	341a      	adds	r4, #26
 80059da:	42b5      	cmp	r5, r6
 80059dc:	d11a      	bne.n	8005a14 <_printf_common+0xc8>
 80059de:	2000      	movs	r0, #0
 80059e0:	e008      	b.n	80059f4 <_printf_common+0xa8>
 80059e2:	2301      	movs	r3, #1
 80059e4:	4652      	mov	r2, sl
 80059e6:	4641      	mov	r1, r8
 80059e8:	4638      	mov	r0, r7
 80059ea:	47c8      	blx	r9
 80059ec:	3001      	adds	r0, #1
 80059ee:	d103      	bne.n	80059f8 <_printf_common+0xac>
 80059f0:	f04f 30ff 	mov.w	r0, #4294967295
 80059f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059f8:	3501      	adds	r5, #1
 80059fa:	e7c6      	b.n	800598a <_printf_common+0x3e>
 80059fc:	18e1      	adds	r1, r4, r3
 80059fe:	1c5a      	adds	r2, r3, #1
 8005a00:	2030      	movs	r0, #48	@ 0x30
 8005a02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a06:	4422      	add	r2, r4
 8005a08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a10:	3302      	adds	r3, #2
 8005a12:	e7c7      	b.n	80059a4 <_printf_common+0x58>
 8005a14:	2301      	movs	r3, #1
 8005a16:	4622      	mov	r2, r4
 8005a18:	4641      	mov	r1, r8
 8005a1a:	4638      	mov	r0, r7
 8005a1c:	47c8      	blx	r9
 8005a1e:	3001      	adds	r0, #1
 8005a20:	d0e6      	beq.n	80059f0 <_printf_common+0xa4>
 8005a22:	3601      	adds	r6, #1
 8005a24:	e7d9      	b.n	80059da <_printf_common+0x8e>
	...

08005a28 <_printf_i>:
 8005a28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a2c:	7e0f      	ldrb	r7, [r1, #24]
 8005a2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a30:	2f78      	cmp	r7, #120	@ 0x78
 8005a32:	4691      	mov	r9, r2
 8005a34:	4680      	mov	r8, r0
 8005a36:	460c      	mov	r4, r1
 8005a38:	469a      	mov	sl, r3
 8005a3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a3e:	d807      	bhi.n	8005a50 <_printf_i+0x28>
 8005a40:	2f62      	cmp	r7, #98	@ 0x62
 8005a42:	d80a      	bhi.n	8005a5a <_printf_i+0x32>
 8005a44:	2f00      	cmp	r7, #0
 8005a46:	f000 80d2 	beq.w	8005bee <_printf_i+0x1c6>
 8005a4a:	2f58      	cmp	r7, #88	@ 0x58
 8005a4c:	f000 80b9 	beq.w	8005bc2 <_printf_i+0x19a>
 8005a50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a58:	e03a      	b.n	8005ad0 <_printf_i+0xa8>
 8005a5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a5e:	2b15      	cmp	r3, #21
 8005a60:	d8f6      	bhi.n	8005a50 <_printf_i+0x28>
 8005a62:	a101      	add	r1, pc, #4	@ (adr r1, 8005a68 <_printf_i+0x40>)
 8005a64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a68:	08005ac1 	.word	0x08005ac1
 8005a6c:	08005ad5 	.word	0x08005ad5
 8005a70:	08005a51 	.word	0x08005a51
 8005a74:	08005a51 	.word	0x08005a51
 8005a78:	08005a51 	.word	0x08005a51
 8005a7c:	08005a51 	.word	0x08005a51
 8005a80:	08005ad5 	.word	0x08005ad5
 8005a84:	08005a51 	.word	0x08005a51
 8005a88:	08005a51 	.word	0x08005a51
 8005a8c:	08005a51 	.word	0x08005a51
 8005a90:	08005a51 	.word	0x08005a51
 8005a94:	08005bd5 	.word	0x08005bd5
 8005a98:	08005aff 	.word	0x08005aff
 8005a9c:	08005b8f 	.word	0x08005b8f
 8005aa0:	08005a51 	.word	0x08005a51
 8005aa4:	08005a51 	.word	0x08005a51
 8005aa8:	08005bf7 	.word	0x08005bf7
 8005aac:	08005a51 	.word	0x08005a51
 8005ab0:	08005aff 	.word	0x08005aff
 8005ab4:	08005a51 	.word	0x08005a51
 8005ab8:	08005a51 	.word	0x08005a51
 8005abc:	08005b97 	.word	0x08005b97
 8005ac0:	6833      	ldr	r3, [r6, #0]
 8005ac2:	1d1a      	adds	r2, r3, #4
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	6032      	str	r2, [r6, #0]
 8005ac8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005acc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e09d      	b.n	8005c10 <_printf_i+0x1e8>
 8005ad4:	6833      	ldr	r3, [r6, #0]
 8005ad6:	6820      	ldr	r0, [r4, #0]
 8005ad8:	1d19      	adds	r1, r3, #4
 8005ada:	6031      	str	r1, [r6, #0]
 8005adc:	0606      	lsls	r6, r0, #24
 8005ade:	d501      	bpl.n	8005ae4 <_printf_i+0xbc>
 8005ae0:	681d      	ldr	r5, [r3, #0]
 8005ae2:	e003      	b.n	8005aec <_printf_i+0xc4>
 8005ae4:	0645      	lsls	r5, r0, #25
 8005ae6:	d5fb      	bpl.n	8005ae0 <_printf_i+0xb8>
 8005ae8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005aec:	2d00      	cmp	r5, #0
 8005aee:	da03      	bge.n	8005af8 <_printf_i+0xd0>
 8005af0:	232d      	movs	r3, #45	@ 0x2d
 8005af2:	426d      	negs	r5, r5
 8005af4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005af8:	4859      	ldr	r0, [pc, #356]	@ (8005c60 <_printf_i+0x238>)
 8005afa:	230a      	movs	r3, #10
 8005afc:	e011      	b.n	8005b22 <_printf_i+0xfa>
 8005afe:	6821      	ldr	r1, [r4, #0]
 8005b00:	6833      	ldr	r3, [r6, #0]
 8005b02:	0608      	lsls	r0, r1, #24
 8005b04:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b08:	d402      	bmi.n	8005b10 <_printf_i+0xe8>
 8005b0a:	0649      	lsls	r1, r1, #25
 8005b0c:	bf48      	it	mi
 8005b0e:	b2ad      	uxthmi	r5, r5
 8005b10:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b12:	4853      	ldr	r0, [pc, #332]	@ (8005c60 <_printf_i+0x238>)
 8005b14:	6033      	str	r3, [r6, #0]
 8005b16:	bf14      	ite	ne
 8005b18:	230a      	movne	r3, #10
 8005b1a:	2308      	moveq	r3, #8
 8005b1c:	2100      	movs	r1, #0
 8005b1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b22:	6866      	ldr	r6, [r4, #4]
 8005b24:	60a6      	str	r6, [r4, #8]
 8005b26:	2e00      	cmp	r6, #0
 8005b28:	bfa2      	ittt	ge
 8005b2a:	6821      	ldrge	r1, [r4, #0]
 8005b2c:	f021 0104 	bicge.w	r1, r1, #4
 8005b30:	6021      	strge	r1, [r4, #0]
 8005b32:	b90d      	cbnz	r5, 8005b38 <_printf_i+0x110>
 8005b34:	2e00      	cmp	r6, #0
 8005b36:	d04b      	beq.n	8005bd0 <_printf_i+0x1a8>
 8005b38:	4616      	mov	r6, r2
 8005b3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b3e:	fb03 5711 	mls	r7, r3, r1, r5
 8005b42:	5dc7      	ldrb	r7, [r0, r7]
 8005b44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b48:	462f      	mov	r7, r5
 8005b4a:	42bb      	cmp	r3, r7
 8005b4c:	460d      	mov	r5, r1
 8005b4e:	d9f4      	bls.n	8005b3a <_printf_i+0x112>
 8005b50:	2b08      	cmp	r3, #8
 8005b52:	d10b      	bne.n	8005b6c <_printf_i+0x144>
 8005b54:	6823      	ldr	r3, [r4, #0]
 8005b56:	07df      	lsls	r7, r3, #31
 8005b58:	d508      	bpl.n	8005b6c <_printf_i+0x144>
 8005b5a:	6923      	ldr	r3, [r4, #16]
 8005b5c:	6861      	ldr	r1, [r4, #4]
 8005b5e:	4299      	cmp	r1, r3
 8005b60:	bfde      	ittt	le
 8005b62:	2330      	movle	r3, #48	@ 0x30
 8005b64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b68:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b6c:	1b92      	subs	r2, r2, r6
 8005b6e:	6122      	str	r2, [r4, #16]
 8005b70:	f8cd a000 	str.w	sl, [sp]
 8005b74:	464b      	mov	r3, r9
 8005b76:	aa03      	add	r2, sp, #12
 8005b78:	4621      	mov	r1, r4
 8005b7a:	4640      	mov	r0, r8
 8005b7c:	f7ff fee6 	bl	800594c <_printf_common>
 8005b80:	3001      	adds	r0, #1
 8005b82:	d14a      	bne.n	8005c1a <_printf_i+0x1f2>
 8005b84:	f04f 30ff 	mov.w	r0, #4294967295
 8005b88:	b004      	add	sp, #16
 8005b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b8e:	6823      	ldr	r3, [r4, #0]
 8005b90:	f043 0320 	orr.w	r3, r3, #32
 8005b94:	6023      	str	r3, [r4, #0]
 8005b96:	4833      	ldr	r0, [pc, #204]	@ (8005c64 <_printf_i+0x23c>)
 8005b98:	2778      	movs	r7, #120	@ 0x78
 8005b9a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b9e:	6823      	ldr	r3, [r4, #0]
 8005ba0:	6831      	ldr	r1, [r6, #0]
 8005ba2:	061f      	lsls	r7, r3, #24
 8005ba4:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ba8:	d402      	bmi.n	8005bb0 <_printf_i+0x188>
 8005baa:	065f      	lsls	r7, r3, #25
 8005bac:	bf48      	it	mi
 8005bae:	b2ad      	uxthmi	r5, r5
 8005bb0:	6031      	str	r1, [r6, #0]
 8005bb2:	07d9      	lsls	r1, r3, #31
 8005bb4:	bf44      	itt	mi
 8005bb6:	f043 0320 	orrmi.w	r3, r3, #32
 8005bba:	6023      	strmi	r3, [r4, #0]
 8005bbc:	b11d      	cbz	r5, 8005bc6 <_printf_i+0x19e>
 8005bbe:	2310      	movs	r3, #16
 8005bc0:	e7ac      	b.n	8005b1c <_printf_i+0xf4>
 8005bc2:	4827      	ldr	r0, [pc, #156]	@ (8005c60 <_printf_i+0x238>)
 8005bc4:	e7e9      	b.n	8005b9a <_printf_i+0x172>
 8005bc6:	6823      	ldr	r3, [r4, #0]
 8005bc8:	f023 0320 	bic.w	r3, r3, #32
 8005bcc:	6023      	str	r3, [r4, #0]
 8005bce:	e7f6      	b.n	8005bbe <_printf_i+0x196>
 8005bd0:	4616      	mov	r6, r2
 8005bd2:	e7bd      	b.n	8005b50 <_printf_i+0x128>
 8005bd4:	6833      	ldr	r3, [r6, #0]
 8005bd6:	6825      	ldr	r5, [r4, #0]
 8005bd8:	6961      	ldr	r1, [r4, #20]
 8005bda:	1d18      	adds	r0, r3, #4
 8005bdc:	6030      	str	r0, [r6, #0]
 8005bde:	062e      	lsls	r6, r5, #24
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	d501      	bpl.n	8005be8 <_printf_i+0x1c0>
 8005be4:	6019      	str	r1, [r3, #0]
 8005be6:	e002      	b.n	8005bee <_printf_i+0x1c6>
 8005be8:	0668      	lsls	r0, r5, #25
 8005bea:	d5fb      	bpl.n	8005be4 <_printf_i+0x1bc>
 8005bec:	8019      	strh	r1, [r3, #0]
 8005bee:	2300      	movs	r3, #0
 8005bf0:	6123      	str	r3, [r4, #16]
 8005bf2:	4616      	mov	r6, r2
 8005bf4:	e7bc      	b.n	8005b70 <_printf_i+0x148>
 8005bf6:	6833      	ldr	r3, [r6, #0]
 8005bf8:	1d1a      	adds	r2, r3, #4
 8005bfa:	6032      	str	r2, [r6, #0]
 8005bfc:	681e      	ldr	r6, [r3, #0]
 8005bfe:	6862      	ldr	r2, [r4, #4]
 8005c00:	2100      	movs	r1, #0
 8005c02:	4630      	mov	r0, r6
 8005c04:	f7fa faec 	bl	80001e0 <memchr>
 8005c08:	b108      	cbz	r0, 8005c0e <_printf_i+0x1e6>
 8005c0a:	1b80      	subs	r0, r0, r6
 8005c0c:	6060      	str	r0, [r4, #4]
 8005c0e:	6863      	ldr	r3, [r4, #4]
 8005c10:	6123      	str	r3, [r4, #16]
 8005c12:	2300      	movs	r3, #0
 8005c14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c18:	e7aa      	b.n	8005b70 <_printf_i+0x148>
 8005c1a:	6923      	ldr	r3, [r4, #16]
 8005c1c:	4632      	mov	r2, r6
 8005c1e:	4649      	mov	r1, r9
 8005c20:	4640      	mov	r0, r8
 8005c22:	47d0      	blx	sl
 8005c24:	3001      	adds	r0, #1
 8005c26:	d0ad      	beq.n	8005b84 <_printf_i+0x15c>
 8005c28:	6823      	ldr	r3, [r4, #0]
 8005c2a:	079b      	lsls	r3, r3, #30
 8005c2c:	d413      	bmi.n	8005c56 <_printf_i+0x22e>
 8005c2e:	68e0      	ldr	r0, [r4, #12]
 8005c30:	9b03      	ldr	r3, [sp, #12]
 8005c32:	4298      	cmp	r0, r3
 8005c34:	bfb8      	it	lt
 8005c36:	4618      	movlt	r0, r3
 8005c38:	e7a6      	b.n	8005b88 <_printf_i+0x160>
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	4632      	mov	r2, r6
 8005c3e:	4649      	mov	r1, r9
 8005c40:	4640      	mov	r0, r8
 8005c42:	47d0      	blx	sl
 8005c44:	3001      	adds	r0, #1
 8005c46:	d09d      	beq.n	8005b84 <_printf_i+0x15c>
 8005c48:	3501      	adds	r5, #1
 8005c4a:	68e3      	ldr	r3, [r4, #12]
 8005c4c:	9903      	ldr	r1, [sp, #12]
 8005c4e:	1a5b      	subs	r3, r3, r1
 8005c50:	42ab      	cmp	r3, r5
 8005c52:	dcf2      	bgt.n	8005c3a <_printf_i+0x212>
 8005c54:	e7eb      	b.n	8005c2e <_printf_i+0x206>
 8005c56:	2500      	movs	r5, #0
 8005c58:	f104 0619 	add.w	r6, r4, #25
 8005c5c:	e7f5      	b.n	8005c4a <_printf_i+0x222>
 8005c5e:	bf00      	nop
 8005c60:	08005fb5 	.word	0x08005fb5
 8005c64:	08005fc6 	.word	0x08005fc6

08005c68 <memmove>:
 8005c68:	4288      	cmp	r0, r1
 8005c6a:	b510      	push	{r4, lr}
 8005c6c:	eb01 0402 	add.w	r4, r1, r2
 8005c70:	d902      	bls.n	8005c78 <memmove+0x10>
 8005c72:	4284      	cmp	r4, r0
 8005c74:	4623      	mov	r3, r4
 8005c76:	d807      	bhi.n	8005c88 <memmove+0x20>
 8005c78:	1e43      	subs	r3, r0, #1
 8005c7a:	42a1      	cmp	r1, r4
 8005c7c:	d008      	beq.n	8005c90 <memmove+0x28>
 8005c7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005c86:	e7f8      	b.n	8005c7a <memmove+0x12>
 8005c88:	4402      	add	r2, r0
 8005c8a:	4601      	mov	r1, r0
 8005c8c:	428a      	cmp	r2, r1
 8005c8e:	d100      	bne.n	8005c92 <memmove+0x2a>
 8005c90:	bd10      	pop	{r4, pc}
 8005c92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005c96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005c9a:	e7f7      	b.n	8005c8c <memmove+0x24>

08005c9c <_sbrk_r>:
 8005c9c:	b538      	push	{r3, r4, r5, lr}
 8005c9e:	4d06      	ldr	r5, [pc, #24]	@ (8005cb8 <_sbrk_r+0x1c>)
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	4604      	mov	r4, r0
 8005ca4:	4608      	mov	r0, r1
 8005ca6:	602b      	str	r3, [r5, #0]
 8005ca8:	f7fa ffea 	bl	8000c80 <_sbrk>
 8005cac:	1c43      	adds	r3, r0, #1
 8005cae:	d102      	bne.n	8005cb6 <_sbrk_r+0x1a>
 8005cb0:	682b      	ldr	r3, [r5, #0]
 8005cb2:	b103      	cbz	r3, 8005cb6 <_sbrk_r+0x1a>
 8005cb4:	6023      	str	r3, [r4, #0]
 8005cb6:	bd38      	pop	{r3, r4, r5, pc}
 8005cb8:	20004208 	.word	0x20004208

08005cbc <_realloc_r>:
 8005cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cc0:	4680      	mov	r8, r0
 8005cc2:	4615      	mov	r5, r2
 8005cc4:	460c      	mov	r4, r1
 8005cc6:	b921      	cbnz	r1, 8005cd2 <_realloc_r+0x16>
 8005cc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ccc:	4611      	mov	r1, r2
 8005cce:	f7ff bc59 	b.w	8005584 <_malloc_r>
 8005cd2:	b92a      	cbnz	r2, 8005ce0 <_realloc_r+0x24>
 8005cd4:	f7ff fbea 	bl	80054ac <_free_r>
 8005cd8:	2400      	movs	r4, #0
 8005cda:	4620      	mov	r0, r4
 8005cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ce0:	f000 f81a 	bl	8005d18 <_malloc_usable_size_r>
 8005ce4:	4285      	cmp	r5, r0
 8005ce6:	4606      	mov	r6, r0
 8005ce8:	d802      	bhi.n	8005cf0 <_realloc_r+0x34>
 8005cea:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005cee:	d8f4      	bhi.n	8005cda <_realloc_r+0x1e>
 8005cf0:	4629      	mov	r1, r5
 8005cf2:	4640      	mov	r0, r8
 8005cf4:	f7ff fc46 	bl	8005584 <_malloc_r>
 8005cf8:	4607      	mov	r7, r0
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	d0ec      	beq.n	8005cd8 <_realloc_r+0x1c>
 8005cfe:	42b5      	cmp	r5, r6
 8005d00:	462a      	mov	r2, r5
 8005d02:	4621      	mov	r1, r4
 8005d04:	bf28      	it	cs
 8005d06:	4632      	movcs	r2, r6
 8005d08:	f7ff fbc2 	bl	8005490 <memcpy>
 8005d0c:	4621      	mov	r1, r4
 8005d0e:	4640      	mov	r0, r8
 8005d10:	f7ff fbcc 	bl	80054ac <_free_r>
 8005d14:	463c      	mov	r4, r7
 8005d16:	e7e0      	b.n	8005cda <_realloc_r+0x1e>

08005d18 <_malloc_usable_size_r>:
 8005d18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d1c:	1f18      	subs	r0, r3, #4
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	bfbc      	itt	lt
 8005d22:	580b      	ldrlt	r3, [r1, r0]
 8005d24:	18c0      	addlt	r0, r0, r3
 8005d26:	4770      	bx	lr

08005d28 <_init>:
 8005d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d2a:	bf00      	nop
 8005d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d2e:	bc08      	pop	{r3}
 8005d30:	469e      	mov	lr, r3
 8005d32:	4770      	bx	lr

08005d34 <_fini>:
 8005d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d36:	bf00      	nop
 8005d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d3a:	bc08      	pop	{r3}
 8005d3c:	469e      	mov	lr, r3
 8005d3e:	4770      	bx	lr
