asect 0
fib: ext
dc main, 0
main:
ldi r0, 17
jsr fib
halt
end.