{
  "module_name": "core.h",
  "hash_id": "08c79ffb7208c93d661a239e091cdca38a6816826426d8d60fd9561eb8fa4ba3",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/mt6358/core.h",
  "human_readable_source": " \n \n\n#ifndef __MFD_MT6358_CORE_H__\n#define __MFD_MT6358_CORE_H__\n\nstruct irq_top_t {\n\tint hwirq_base;\n\tunsigned int num_int_regs;\n\tunsigned int en_reg;\n\tunsigned int en_reg_shift;\n\tunsigned int sta_reg;\n\tunsigned int sta_reg_shift;\n\tunsigned int top_offset;\n};\n\nstruct pmic_irq_data {\n\tunsigned int num_top;\n\tunsigned int num_pmic_irqs;\n\tunsigned short top_int_status_reg;\n\tbool *enable_hwirq;\n\tbool *cache_hwirq;\n\tconst struct irq_top_t *pmic_ints;\n};\n\nenum mt6358_irq_top_status_shift {\n\tMT6358_BUCK_TOP = 0,\n\tMT6358_LDO_TOP,\n\tMT6358_PSC_TOP,\n\tMT6358_SCK_TOP,\n\tMT6358_BM_TOP,\n\tMT6358_HK_TOP,\n\tMT6358_AUD_TOP,\n\tMT6358_MISC_TOP,\n};\n\nenum mt6358_irq_numbers {\n\tMT6358_IRQ_VPROC11_OC = 0,\n\tMT6358_IRQ_VPROC12_OC,\n\tMT6358_IRQ_VCORE_OC,\n\tMT6358_IRQ_VGPU_OC,\n\tMT6358_IRQ_VMODEM_OC,\n\tMT6358_IRQ_VDRAM1_OC,\n\tMT6358_IRQ_VS1_OC,\n\tMT6358_IRQ_VS2_OC,\n\tMT6358_IRQ_VPA_OC,\n\tMT6358_IRQ_VCORE_PREOC,\n\tMT6358_IRQ_VFE28_OC = 16,\n\tMT6358_IRQ_VXO22_OC,\n\tMT6358_IRQ_VRF18_OC,\n\tMT6358_IRQ_VRF12_OC,\n\tMT6358_IRQ_VEFUSE_OC,\n\tMT6358_IRQ_VCN33_OC,\n\tMT6358_IRQ_VCN28_OC,\n\tMT6358_IRQ_VCN18_OC,\n\tMT6358_IRQ_VCAMA1_OC,\n\tMT6358_IRQ_VCAMA2_OC,\n\tMT6358_IRQ_VCAMD_OC,\n\tMT6358_IRQ_VCAMIO_OC,\n\tMT6358_IRQ_VLDO28_OC,\n\tMT6358_IRQ_VA12_OC,\n\tMT6358_IRQ_VAUX18_OC,\n\tMT6358_IRQ_VAUD28_OC,\n\tMT6358_IRQ_VIO28_OC,\n\tMT6358_IRQ_VIO18_OC,\n\tMT6358_IRQ_VSRAM_PROC11_OC,\n\tMT6358_IRQ_VSRAM_PROC12_OC,\n\tMT6358_IRQ_VSRAM_OTHERS_OC,\n\tMT6358_IRQ_VSRAM_GPU_OC,\n\tMT6358_IRQ_VDRAM2_OC,\n\tMT6358_IRQ_VMC_OC,\n\tMT6358_IRQ_VMCH_OC,\n\tMT6358_IRQ_VEMC_OC,\n\tMT6358_IRQ_VSIM1_OC,\n\tMT6358_IRQ_VSIM2_OC,\n\tMT6358_IRQ_VIBR_OC,\n\tMT6358_IRQ_VUSB_OC,\n\tMT6358_IRQ_VBIF28_OC,\n\tMT6358_IRQ_PWRKEY = 48,\n\tMT6358_IRQ_HOMEKEY,\n\tMT6358_IRQ_PWRKEY_R,\n\tMT6358_IRQ_HOMEKEY_R,\n\tMT6358_IRQ_NI_LBAT_INT,\n\tMT6358_IRQ_CHRDET,\n\tMT6358_IRQ_CHRDET_EDGE,\n\tMT6358_IRQ_VCDT_HV_DET,\n\tMT6358_IRQ_RTC = 64,\n\tMT6358_IRQ_FG_BAT0_H = 80,\n\tMT6358_IRQ_FG_BAT0_L,\n\tMT6358_IRQ_FG_CUR_H,\n\tMT6358_IRQ_FG_CUR_L,\n\tMT6358_IRQ_FG_ZCV,\n\tMT6358_IRQ_FG_BAT1_H,\n\tMT6358_IRQ_FG_BAT1_L,\n\tMT6358_IRQ_FG_N_CHARGE_L,\n\tMT6358_IRQ_FG_IAVG_H,\n\tMT6358_IRQ_FG_IAVG_L,\n\tMT6358_IRQ_FG_TIME_H,\n\tMT6358_IRQ_FG_DISCHARGE,\n\tMT6358_IRQ_FG_CHARGE,\n\tMT6358_IRQ_BATON_LV = 96,\n\tMT6358_IRQ_BATON_HT,\n\tMT6358_IRQ_BATON_BAT_IN,\n\tMT6358_IRQ_BATON_BAT_OUT,\n\tMT6358_IRQ_BIF,\n\tMT6358_IRQ_BAT_H = 112,\n\tMT6358_IRQ_BAT_L,\n\tMT6358_IRQ_BAT2_H,\n\tMT6358_IRQ_BAT2_L,\n\tMT6358_IRQ_BAT_TEMP_H,\n\tMT6358_IRQ_BAT_TEMP_L,\n\tMT6358_IRQ_AUXADC_IMP,\n\tMT6358_IRQ_NAG_C_DLTV,\n\tMT6358_IRQ_AUDIO = 128,\n\tMT6358_IRQ_ACCDET = 133,\n\tMT6358_IRQ_ACCDET_EINT0,\n\tMT6358_IRQ_ACCDET_EINT1,\n\tMT6358_IRQ_SPI_CMD_ALERT = 144,\n\tMT6358_IRQ_NR,\n};\n\n#define MT6358_IRQ_BUCK_BASE MT6358_IRQ_VPROC11_OC\n#define MT6358_IRQ_LDO_BASE MT6358_IRQ_VFE28_OC\n#define MT6358_IRQ_PSC_BASE MT6358_IRQ_PWRKEY\n#define MT6358_IRQ_SCK_BASE MT6358_IRQ_RTC\n#define MT6358_IRQ_BM_BASE MT6358_IRQ_FG_BAT0_H\n#define MT6358_IRQ_HK_BASE MT6358_IRQ_BAT_H\n#define MT6358_IRQ_AUD_BASE MT6358_IRQ_AUDIO\n#define MT6358_IRQ_MISC_BASE MT6358_IRQ_SPI_CMD_ALERT\n\n#define MT6358_IRQ_BUCK_BITS (MT6358_IRQ_VCORE_PREOC - MT6358_IRQ_BUCK_BASE + 1)\n#define MT6358_IRQ_LDO_BITS (MT6358_IRQ_VBIF28_OC - MT6358_IRQ_LDO_BASE + 1)\n#define MT6358_IRQ_PSC_BITS (MT6358_IRQ_VCDT_HV_DET - MT6358_IRQ_PSC_BASE + 1)\n#define MT6358_IRQ_SCK_BITS (MT6358_IRQ_RTC - MT6358_IRQ_SCK_BASE + 1)\n#define MT6358_IRQ_BM_BITS (MT6358_IRQ_BIF - MT6358_IRQ_BM_BASE + 1)\n#define MT6358_IRQ_HK_BITS (MT6358_IRQ_NAG_C_DLTV - MT6358_IRQ_HK_BASE + 1)\n#define MT6358_IRQ_AUD_BITS (MT6358_IRQ_ACCDET_EINT1 - MT6358_IRQ_AUD_BASE + 1)\n#define MT6358_IRQ_MISC_BITS\t\\\n\t(MT6358_IRQ_SPI_CMD_ALERT - MT6358_IRQ_MISC_BASE + 1)\n\n#define MT6358_TOP_GEN(sp)\t\\\n{\t\\\n\t.hwirq_base = MT6358_IRQ_##sp##_BASE,\t\\\n\t.num_int_regs =\t\\\n\t\t((MT6358_IRQ_##sp##_BITS - 1) /\t\\\n\t\tMTK_PMIC_REG_WIDTH) + 1,\t\\\n\t.en_reg = MT6358_##sp##_TOP_INT_CON0,\t\\\n\t.en_reg_shift = 0x6,\t\\\n\t.sta_reg = MT6358_##sp##_TOP_INT_STATUS0,\t\\\n\t.sta_reg_shift = 0x2,\t\\\n\t.top_offset = MT6358_##sp##_TOP,\t\\\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}