<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>HAFGRTR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">HAFGRTR_EL2, Hypervisor Activity Monitors Fine-Grained Read Trap Register</h1><p>The HAFGRTR_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Provides controls for traps of <span class="instruction">MRS</span> reads of Activity Monitors System registers.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_AMUv1 is implemented and FEAT_FGT is implemented. Otherwise, direct accesses to HAFGRTR_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>HAFGRTR_EL2 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="14"><a href="#fieldset_0-63_50">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_49-1">AMEVTYPER115_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_48-1">AMEVCNTR115_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-47_47-1">AMEVTYPER114_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-46_46-1">AMEVCNTR114_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-45_45-1">AMEVTYPER113_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-44_44-1">AMEVCNTR113_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-43_43-1">AMEVTYPER112_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-42_42-1">AMEVCNTR112_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-41_41-1">AMEVTYPER111_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-40_40-1">AMEVCNTR111_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-39_39-1">AMEVTYPER110_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-38_38-1">AMEVCNTR110_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-37_37-1">AMEVTYPER19_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-36_36-1">AMEVCNTR19_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-35_35-1">AMEVTYPER18_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-34_34-1">AMEVCNTR18_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-33_33-1">AMEVTYPER17_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-32_32-1">AMEVCNTR17_EL0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-49_19-31_31-1">AMEVTYPER16_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-30_30-1">AMEVCNTR16_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-29_29-1">AMEVTYPER15_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-28_28-1">AMEVCNTR15_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-27_27-1">AMEVTYPER14_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-26_26-1">AMEVCNTR14_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-25_25-1">AMEVTYPER13_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-24_24-1">AMEVCNTR13_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-23_23-1">AMEVTYPER12_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-22_22-1">AMEVCNTR12_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-21_21-1">AMEVTYPER11_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-20_20-1">AMEVCNTR11_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_19-19_19-1">AMEVTYPER10_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_18-18_18-1">AMEVCNTR10_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-17_17">AMCNTEN1</a></td><td class="lr" colspan="12"><a href="#fieldset_0-16_5">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-4_1">AMEVCNTR03_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-4_1">AMEVCNTR02_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-4_1">AMEVCNTR01_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-4_1">AMEVCNTR00_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-17_0-0_0">AMCNTEN0</a></td></tr></tbody></table><h4 id="fieldset_0-63_50">Bits [63:50]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-49_49-1">AMEVTYPER1&lt;x&gt;_EL0, bit [19+2x], for x = 15 to 0<span class="condition"><br/>When AMEVTYPER1&lt;x&gt; is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-amevtyper1n_el0.html">AMEVTYPER1&lt;x&gt;_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of <a href="AArch32-amevtyper1n.html">AMEVTYPER1&lt;x&gt;</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>AMEVTYPER1&lt;x&gt;_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-amevtyper1n_el0.html">AMEVTYPER1&lt;x&gt;_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of <a href="AArch32-amevtyper1n.html">AMEVTYPER1&lt;x&gt;</a> at EL0 using AArch32 are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of <a href="AArch64-amevtyper1n_el0.html">AMEVTYPER1&lt;x&gt;_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of <a href="AArch32-amevtyper1n.html">AMEVTYPER1&lt;x&gt;</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-49_49-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-48_48-1">AMEVCNTR1&lt;x&gt;_EL0, bit [18+2x], for x = 15 to 0<span class="condition"><br/>When AMEVCNTR1&lt;x&gt; is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;x&gt;_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of <a href="AArch32-amevcntr1n.html">AMEVCNTR1&lt;x&gt;</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>AMEVCNTR1&lt;x&gt;_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;x&gt;_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of <a href="AArch32-amevcntr1n.html">AMEVCNTR1&lt;x&gt;</a> at EL0 using AArch32 are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of <a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;x&gt;_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of <a href="AArch32-amevcntr1n.html">AMEVCNTR1&lt;x&gt;</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-48_48-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-17_17">AMCNTEN&lt;x&gt;, bit [17x], for x = 1 to 0</h4><div class="field"><p>Trap <span class="instruction">MRS</span> reads and <span class="instruction">MRC</span> reads of multiple System registers.</p>
<p>Enables a trap to EL2 the following operations:</p>
<ul>
<li>At EL1 and EL0 using AArch64: <span class="instruction">MRS</span> reads of AMCNTENCLR&lt;x&gt;_EL0 and AMCNTENSET&lt;x&gt;_EL0.
</li><li>At EL0 using AArch32 when EL1 is using AArch64: <span class="instruction">MRC</span> reads of AMCNTENCLR&lt;x&gt; and AMCNTENSET&lt;x&gt;.
</li></ul><table class="valuetable"><tr><th>AMCNTEN&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The operations listed above are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads at EL1 and EL0 using AArch64 of AMCNTENCLR&lt;x&gt;_EL0 and AMCNTENSET&lt;x&gt;_EL0 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads at EL0 using AArch32 of AMCNTENCLR&lt;x&gt; and AMCNTENSET&lt;x&gt; are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-16_5">Bits [16:5]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-4_1">AMEVCNTR0&lt;x&gt;_EL0, bit [x+1], for x = 3 to 0</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-amevcntr0n_el0.html">AMEVCNTR0&lt;x&gt;_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of <a href="AArch32-amevcntr0n.html">AMEVCNTR0&lt;x&gt;</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>AMEVCNTR0&lt;x&gt;_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-amevcntr0n_el0.html">AMEVCNTR0&lt;x&gt;_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of <a href="AArch32-amevcntr0n.html">AMEVCNTR0&lt;x&gt;</a> at EL0 using AArch32 are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of <a href="AArch64-amevcntr0n_el0.html">AMEVCNTR0&lt;x&gt;_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of <a href="AArch32-amevcntr0n.html">AMEVCNTR0&lt;x&gt;</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><div class="access_mechanisms"><h2>Accessing HAFGRTR_EL2</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, HAFGRTR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0011</td><td>0b0001</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        X[t, 64] = NVMem[0x1E8];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.FGTEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.FGTEn == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = HAFGRTR_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = HAFGRTR_EL2;
                </p><h4 class="assembler">MSR HAFGRTR_EL2, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0011</td><td>0b0001</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        NVMem[0x1E8] = X[t, 64];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.FGTEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.FGTEn == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        HAFGRTR_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    HAFGRTR_EL2 = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:05; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
