(footprint "SOIC127P600X144-8" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 61EA908B)
  (descr "8-SOIC, 1.27 mm pitch, 6.00 mm span, 4.90 X 3.90 X 1.44 mm body\n<p>8-pin SOIC package with 1.27 mm pitch, 6.00 mm span with body size 4.90 X 3.90 X 1.44 mm</p>")
  (attr through_hole)
  (fp_text reference "U25" (at 0.2 -3.2936 -180) (layer "F.SilkS")
    (effects (font (size 1.2065 1.2065) (thickness 0.09652)) (justify bottom))
    (tstamp c108591e-317a-432d-a5ae-e6df1e5da5f8)
  )
  (fp_text value "INA149SOIC8" (at 0 3.1536) (layer "F.Fab") hide
    (effects (font (size 1.2065 1.2065) (thickness 0.1016)) (justify right top))
    (tstamp a3839dd2-3cd8-4495-9b00-1f52fa5a41fa)
  )
  (fp_line (start -1.95 -2.5186) (end 1.95 -2.5186) (layer "F.SilkS") (width 0.12) (tstamp 0fce34d3-c3f8-44e1-8b3d-a56a48051210))
  (fp_line (start -1.95 2.5186) (end 1.95 2.5186) (layer "F.SilkS") (width 0.12) (tstamp bcb2b6d1-e95d-4a5d-97f5-21d8a41d0f68))
  (fp_circle (center -2.678 -2.7086) (end -2.553 -2.7086) (layer "F.SilkS") (width 0.25) (fill none) (tstamp 1938bd79-cf51-4dfe-a88c-9e82059bc71f))
  (fp_line (start -1.95 -2.45) (end 1.95 -2.45) (layer "F.Fab") (width 0.12) (tstamp 07faa6d2-de34-4960-ae2e-3178051f9edc))
  (fp_line (start 1.95 -2.45) (end 1.95 2.45) (layer "F.Fab") (width 0.12) (tstamp 3acc0373-49eb-4dc7-a3c3-52ce776489ff))
  (fp_line (start -1.95 2.45) (end -1.95 -2.45) (layer "F.Fab") (width 0.12) (tstamp 63c09ba6-d876-46fe-a3f9-e71c6cd36264))
  (fp_line (start 1.95 2.45) (end -1.95 2.45) (layer "F.Fab") (width 0.12) (tstamp f1adf7d2-b794-447e-8a95-852b37f334e8))
  (pad "1" smd rect (at -2.4554 -1.905) (size 1.901 0.5991) (layers "F.Cu" "F.Paste" "F.Mask")
    (solder_mask_margin 0.1524) (tstamp c7baddaf-d7b5-47f9-91f9-af98cd421ac9))
  (pad "2" smd rect (at -2.4554 -0.635) (size 1.901 0.5991) (layers "F.Cu" "F.Paste" "F.Mask")
    (solder_mask_margin 0.1524) (tstamp babf4ff0-c4d4-4274-86f5-191c50fc7600))
  (pad "3" smd rect (at -2.4554 0.635) (size 1.901 0.5991) (layers "F.Cu" "F.Paste" "F.Mask")
    (solder_mask_margin 0.1524) (tstamp 4e2ebd5c-dbb5-47f0-b1c3-ee21364355e3))
  (pad "4" smd rect (at -2.4554 1.905) (size 1.901 0.5991) (layers "F.Cu" "F.Paste" "F.Mask")
    (solder_mask_margin 0.1524) (tstamp cce74acc-40fc-4f5c-8b52-679892ce847a))
  (pad "5" smd rect (at 2.4554 1.905) (size 1.901 0.5991) (layers "F.Cu" "F.Paste" "F.Mask")
    (solder_mask_margin 0.1524) (tstamp 97960853-8e6b-4aeb-8d62-9dc2e6507c16))
  (pad "6" smd rect (at 2.4554 0.635) (size 1.901 0.5991) (layers "F.Cu" "F.Paste" "F.Mask")
    (solder_mask_margin 0.1524) (tstamp d44294bb-df90-411d-b044-b2c980c0def3))
  (pad "7" smd rect (at 2.4554 -0.635) (size 1.901 0.5991) (layers "F.Cu" "F.Paste" "F.Mask")
    (solder_mask_margin 0.1524) (tstamp db398b6c-f0b9-42b0-8bc6-582b1ac7afe1))
  (pad "8" smd rect (at 2.4554 -1.905) (size 1.901 0.5991) (layers "F.Cu" "F.Paste" "F.Mask")
    (solder_mask_margin 0.1524) (tstamp 75692c9f-0aee-4fff-b905-942d4f46913b))
  (model "${KIPRJMOD}/GPA_dortmund-3D/SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.35x2.35mm.wrl"
    (offset (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
