
FREERTOS_SAM_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005e5c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405e5c  00405e5c  00015e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000874  20400000  00405e64  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000025c  20400874  004066d8  00020874  2**2
                  ALLOC
  4 .stack        00002000  20400ad0  00406934  00020874  2**0
                  ALLOC
  5 .heap         00000200  20402ad0  00408934  00020874  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020874  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208a2  2**0
                  CONTENTS, READONLY
  8 .debug_info   00011aaf  00000000  00000000  000208fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002bb7  00000000  00000000  000323aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000892a  00000000  00000000  00034f61  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e00  00000000  00000000  0003d88b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000e98  00000000  00000000  0003e68b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000208dc  00000000  00000000  0003f523  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000f794  00000000  00000000  0005fdff  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00092679  00000000  00000000  0006f593  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002d1c  00000000  00000000  00101c0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402ad0 	.word	0x20402ad0
  400004:	00400821 	.word	0x00400821
  400008:	0040081d 	.word	0x0040081d
  40000c:	0040081d 	.word	0x0040081d
  400010:	0040081d 	.word	0x0040081d
  400014:	0040081d 	.word	0x0040081d
  400018:	0040081d 	.word	0x0040081d
	...
  40002c:	00400bf9 	.word	0x00400bf9
  400030:	0040081d 	.word	0x0040081d
  400034:	00000000 	.word	0x00000000
  400038:	00400c99 	.word	0x00400c99
  40003c:	00400d01 	.word	0x00400d01
  400040:	0040081d 	.word	0x0040081d
  400044:	0040081d 	.word	0x0040081d
  400048:	0040081d 	.word	0x0040081d
  40004c:	0040081d 	.word	0x0040081d
  400050:	0040081d 	.word	0x0040081d
  400054:	0040081d 	.word	0x0040081d
  400058:	0040081d 	.word	0x0040081d
  40005c:	0040081d 	.word	0x0040081d
  400060:	0040081d 	.word	0x0040081d
  400064:	00000000 	.word	0x00000000
  400068:	004004f9 	.word	0x004004f9
  40006c:	0040050d 	.word	0x0040050d
  400070:	00400521 	.word	0x00400521
  400074:	0040081d 	.word	0x0040081d
  400078:	0040081d 	.word	0x0040081d
  40007c:	0040081d 	.word	0x0040081d
  400080:	00400535 	.word	0x00400535
  400084:	00400549 	.word	0x00400549
  400088:	0040081d 	.word	0x0040081d
  40008c:	0040081d 	.word	0x0040081d
  400090:	0040081d 	.word	0x0040081d
  400094:	0040081d 	.word	0x0040081d
  400098:	0040081d 	.word	0x0040081d
  40009c:	0040081d 	.word	0x0040081d
  4000a0:	0040081d 	.word	0x0040081d
  4000a4:	0040081d 	.word	0x0040081d
  4000a8:	0040081d 	.word	0x0040081d
  4000ac:	0040081d 	.word	0x0040081d
  4000b0:	0040081d 	.word	0x0040081d
  4000b4:	0040081d 	.word	0x0040081d
  4000b8:	0040081d 	.word	0x0040081d
  4000bc:	0040081d 	.word	0x0040081d
  4000c0:	0040081d 	.word	0x0040081d
  4000c4:	0040081d 	.word	0x0040081d
  4000c8:	0040081d 	.word	0x0040081d
  4000cc:	0040081d 	.word	0x0040081d
  4000d0:	00000000 	.word	0x00000000
  4000d4:	0040081d 	.word	0x0040081d
  4000d8:	00000000 	.word	0x00000000
  4000dc:	0040081d 	.word	0x0040081d
  4000e0:	0040081d 	.word	0x0040081d
  4000e4:	0040081d 	.word	0x0040081d
  4000e8:	0040081d 	.word	0x0040081d
  4000ec:	0040081d 	.word	0x0040081d
  4000f0:	0040081d 	.word	0x0040081d
  4000f4:	0040081d 	.word	0x0040081d
  4000f8:	0040081d 	.word	0x0040081d
  4000fc:	0040081d 	.word	0x0040081d
  400100:	0040081d 	.word	0x0040081d
  400104:	0040081d 	.word	0x0040081d
  400108:	0040081d 	.word	0x0040081d
  40010c:	0040081d 	.word	0x0040081d
  400110:	0040081d 	.word	0x0040081d
	...
  400120:	0040081d 	.word	0x0040081d
  400124:	0040081d 	.word	0x0040081d
  400128:	0040081d 	.word	0x0040081d
  40012c:	0040081d 	.word	0x0040081d
  400130:	0040081d 	.word	0x0040081d
  400134:	00000000 	.word	0x00000000
  400138:	0040081d 	.word	0x0040081d
  40013c:	0040081d 	.word	0x0040081d

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400874 	.word	0x20400874
  40015c:	00000000 	.word	0x00000000
  400160:	00405e64 	.word	0x00405e64

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400878 	.word	0x20400878
  400190:	00405e64 	.word	0x00405e64
  400194:	00405e64 	.word	0x00405e64
  400198:	00000000 	.word	0x00000000

0040019c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40019c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40019e:	4810      	ldr	r0, [pc, #64]	; (4001e0 <sysclk_init+0x44>)
  4001a0:	4b10      	ldr	r3, [pc, #64]	; (4001e4 <sysclk_init+0x48>)
  4001a2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001a4:	213e      	movs	r1, #62	; 0x3e
  4001a6:	2000      	movs	r0, #0
  4001a8:	4b0f      	ldr	r3, [pc, #60]	; (4001e8 <sysclk_init+0x4c>)
  4001aa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001ac:	4c0f      	ldr	r4, [pc, #60]	; (4001ec <sysclk_init+0x50>)
  4001ae:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001b0:	2800      	cmp	r0, #0
  4001b2:	d0fc      	beq.n	4001ae <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001b4:	4b0e      	ldr	r3, [pc, #56]	; (4001f0 <sysclk_init+0x54>)
  4001b6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001b8:	4a0e      	ldr	r2, [pc, #56]	; (4001f4 <sysclk_init+0x58>)
  4001ba:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x5c>)
  4001bc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001be:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x60>)
  4001c0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001c2:	2800      	cmp	r0, #0
  4001c4:	d0fc      	beq.n	4001c0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001c6:	2002      	movs	r0, #2
  4001c8:	4b0d      	ldr	r3, [pc, #52]	; (400200 <sysclk_init+0x64>)
  4001ca:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001cc:	2000      	movs	r0, #0
  4001ce:	4b0d      	ldr	r3, [pc, #52]	; (400204 <sysclk_init+0x68>)
  4001d0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001d2:	4b0d      	ldr	r3, [pc, #52]	; (400208 <sysclk_init+0x6c>)
  4001d4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001d6:	4802      	ldr	r0, [pc, #8]	; (4001e0 <sysclk_init+0x44>)
  4001d8:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
  4001dc:	bd10      	pop	{r4, pc}
  4001de:	bf00      	nop
  4001e0:	11e1a300 	.word	0x11e1a300
  4001e4:	00400a0d 	.word	0x00400a0d
  4001e8:	00400601 	.word	0x00400601
  4001ec:	00400655 	.word	0x00400655
  4001f0:	00400665 	.word	0x00400665
  4001f4:	20183f01 	.word	0x20183f01
  4001f8:	400e0600 	.word	0x400e0600
  4001fc:	00400675 	.word	0x00400675
  400200:	0040055d 	.word	0x0040055d
  400204:	00400599 	.word	0x00400599
  400208:	004008fd 	.word	0x004008fd

0040020c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40020c:	b990      	cbnz	r0, 400234 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40020e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400212:	460c      	mov	r4, r1
  400214:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400216:	2a00      	cmp	r2, #0
  400218:	dd0f      	ble.n	40023a <_read+0x2e>
  40021a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40021c:	4e08      	ldr	r6, [pc, #32]	; (400240 <_read+0x34>)
  40021e:	4d09      	ldr	r5, [pc, #36]	; (400244 <_read+0x38>)
  400220:	6830      	ldr	r0, [r6, #0]
  400222:	4621      	mov	r1, r4
  400224:	682b      	ldr	r3, [r5, #0]
  400226:	4798      	blx	r3
		ptr++;
  400228:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40022a:	42a7      	cmp	r7, r4
  40022c:	d1f8      	bne.n	400220 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40022e:	4640      	mov	r0, r8
  400230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400234:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400238:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40023a:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  40023c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400240:	20400a84 	.word	0x20400a84
  400244:	20400a7c 	.word	0x20400a7c

00400248 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400248:	3801      	subs	r0, #1
  40024a:	2802      	cmp	r0, #2
  40024c:	d815      	bhi.n	40027a <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40024e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400252:	460e      	mov	r6, r1
  400254:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400256:	b19a      	cbz	r2, 400280 <_write+0x38>
  400258:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40025a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400294 <_write+0x4c>
  40025e:	4f0c      	ldr	r7, [pc, #48]	; (400290 <_write+0x48>)
  400260:	f8d8 0000 	ldr.w	r0, [r8]
  400264:	f815 1b01 	ldrb.w	r1, [r5], #1
  400268:	683b      	ldr	r3, [r7, #0]
  40026a:	4798      	blx	r3
  40026c:	2800      	cmp	r0, #0
  40026e:	db0a      	blt.n	400286 <_write+0x3e>
  400270:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400272:	3c01      	subs	r4, #1
  400274:	d1f4      	bne.n	400260 <_write+0x18>
  400276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  40027a:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  40027e:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400280:	2000      	movs	r0, #0
  400282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400286:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40028a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40028e:	bf00      	nop
  400290:	20400a80 	.word	0x20400a80
  400294:	20400a84 	.word	0x20400a84

00400298 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40029a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40029e:	4b57      	ldr	r3, [pc, #348]	; (4003fc <board_init+0x164>)
  4002a0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002a2:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4002a6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4002aa:	4b55      	ldr	r3, [pc, #340]	; (400400 <board_init+0x168>)
  4002ac:	2200      	movs	r2, #0
  4002ae:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4002b2:	695a      	ldr	r2, [r3, #20]
  4002b4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4002b8:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002ba:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4002be:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4002c2:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4002c6:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4002ca:	f006 0707 	and.w	r7, r6, #7
  4002ce:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4002d0:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4002d4:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  4002d8:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002dc:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4002e0:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  4002e2:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  4002e4:	fa05 f107 	lsl.w	r1, r5, r7
  4002e8:	fa03 f200 	lsl.w	r2, r3, r0
  4002ec:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  4002ee:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  4002f2:	3b01      	subs	r3, #1
  4002f4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4002f8:	d1f6      	bne.n	4002e8 <board_init+0x50>
        } while(sets--);
  4002fa:	3d01      	subs	r5, #1
  4002fc:	f1b5 3fff 	cmp.w	r5, #4294967295
  400300:	d1ef      	bne.n	4002e2 <board_init+0x4a>
  400302:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400306:	4b3e      	ldr	r3, [pc, #248]	; (400400 <board_init+0x168>)
  400308:	695a      	ldr	r2, [r3, #20]
  40030a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40030e:	615a      	str	r2, [r3, #20]
  400310:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400314:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400318:	4a3a      	ldr	r2, [pc, #232]	; (400404 <board_init+0x16c>)
  40031a:	493b      	ldr	r1, [pc, #236]	; (400408 <board_init+0x170>)
  40031c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40031e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400322:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400324:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400328:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40032c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400330:	f022 0201 	bic.w	r2, r2, #1
  400334:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400338:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  40033c:	f022 0201 	bic.w	r2, r2, #1
  400340:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400344:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400348:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40034c:	200a      	movs	r0, #10
  40034e:	4c2f      	ldr	r4, [pc, #188]	; (40040c <board_init+0x174>)
  400350:	47a0      	blx	r4
  400352:	200b      	movs	r0, #11
  400354:	47a0      	blx	r4
  400356:	200c      	movs	r0, #12
  400358:	47a0      	blx	r4
  40035a:	2010      	movs	r0, #16
  40035c:	47a0      	blx	r4
  40035e:	2011      	movs	r0, #17
  400360:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400362:	4b2b      	ldr	r3, [pc, #172]	; (400410 <board_init+0x178>)
  400364:	f44f 7280 	mov.w	r2, #256	; 0x100
  400368:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40036a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40036e:	631a      	str	r2, [r3, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400370:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400374:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400378:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40037a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  40037e:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400380:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400384:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  400386:	621a      	str	r2, [r3, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400388:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40038c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40038e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400392:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400394:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400396:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40039a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40039c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4003a0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4003a4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4003a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4003ac:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4003ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4003b2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4003b4:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4003b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4003ba:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003bc:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4003c0:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4003c2:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003c4:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4003c8:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003ca:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4003cc:	4a11      	ldr	r2, [pc, #68]	; (400414 <board_init+0x17c>)
  4003ce:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4003d2:	f043 0310 	orr.w	r3, r3, #16
  4003d6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4003da:	4b0f      	ldr	r3, [pc, #60]	; (400418 <board_init+0x180>)
  4003dc:	2210      	movs	r2, #16
  4003de:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4003e0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4003e4:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4003e6:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4003e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  4003ec:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003ee:	4311      	orrs	r1, r2
  4003f0:	6719      	str	r1, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  4003f2:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003f4:	4311      	orrs	r1, r2
  4003f6:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003f8:	605a      	str	r2, [r3, #4]
  4003fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4003fc:	400e1850 	.word	0x400e1850
  400400:	e000ed00 	.word	0xe000ed00
  400404:	400e0c00 	.word	0x400e0c00
  400408:	5a00080c 	.word	0x5a00080c
  40040c:	00400685 	.word	0x00400685
  400410:	400e1200 	.word	0x400e1200
  400414:	40088000 	.word	0x40088000
  400418:	400e1000 	.word	0x400e1000

0040041c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40041c:	6301      	str	r1, [r0, #48]	; 0x30
  40041e:	4770      	bx	lr

00400420 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400420:	6341      	str	r1, [r0, #52]	; 0x34
  400422:	4770      	bx	lr

00400424 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400424:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400428:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40042c:	d101      	bne.n	400432 <pio_get+0xe>
		ul_reg = p_pio->PIO_ODSR;
  40042e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400430:	e000      	b.n	400434 <pio_get+0x10>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  400432:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400434:	4213      	tst	r3, r2
	if ((ul_reg & ul_mask) == 0) {
		return 0;
	} else {
		return 1;
	}
}
  400436:	bf14      	ite	ne
  400438:	2001      	movne	r0, #1
  40043a:	2000      	moveq	r0, #0
  40043c:	4770      	bx	lr
  40043e:	bf00      	nop

00400440 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400440:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400442:	f012 0f01 	tst.w	r2, #1
  400446:	d001      	beq.n	40044c <pio_set_input+0xc>
		p_pio->PIO_PUER = ul_mask;
  400448:	6641      	str	r1, [r0, #100]	; 0x64
  40044a:	e000      	b.n	40044e <pio_set_input+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40044c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40044e:	f012 0f0a 	tst.w	r2, #10
  400452:	d001      	beq.n	400458 <pio_set_input+0x18>
		p_pio->PIO_IFER = ul_mask;
  400454:	6201      	str	r1, [r0, #32]
  400456:	e000      	b.n	40045a <pio_set_input+0x1a>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400458:	6241      	str	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40045a:	f012 0f02 	tst.w	r2, #2
  40045e:	d002      	beq.n	400466 <pio_set_input+0x26>
		p_pio->PIO_IFSCDR = ul_mask;
  400460:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400464:	e004      	b.n	400470 <pio_set_input+0x30>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400466:	f012 0f08 	tst.w	r2, #8
  40046a:	d001      	beq.n	400470 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40046c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400470:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400472:	6001      	str	r1, [r0, #0]
  400474:	4770      	bx	lr
  400476:	bf00      	nop

00400478 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400478:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40047a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40047c:	9c01      	ldr	r4, [sp, #4]
  40047e:	b10c      	cbz	r4, 400484 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400480:	6641      	str	r1, [r0, #100]	; 0x64
  400482:	e000      	b.n	400486 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400484:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400486:	b10b      	cbz	r3, 40048c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400488:	6501      	str	r1, [r0, #80]	; 0x50
  40048a:	e000      	b.n	40048e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40048c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40048e:	b10a      	cbz	r2, 400494 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400490:	6301      	str	r1, [r0, #48]	; 0x30
  400492:	e000      	b.n	400496 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400494:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400496:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400498:	6001      	str	r1, [r0, #0]
}
  40049a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40049e:	4770      	bx	lr

004004a0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4004a0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4004a2:	4770      	bx	lr

004004a4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4004a4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4004a6:	4770      	bx	lr

004004a8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4004a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4004ac:	4604      	mov	r4, r0
  4004ae:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4004b0:	4b0e      	ldr	r3, [pc, #56]	; (4004ec <pio_handler_process+0x44>)
  4004b2:	4798      	blx	r3
  4004b4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4004b6:	4620      	mov	r0, r4
  4004b8:	4b0d      	ldr	r3, [pc, #52]	; (4004f0 <pio_handler_process+0x48>)
  4004ba:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4004bc:	4005      	ands	r5, r0
  4004be:	d013      	beq.n	4004e8 <pio_handler_process+0x40>
  4004c0:	4c0c      	ldr	r4, [pc, #48]	; (4004f4 <pio_handler_process+0x4c>)
  4004c2:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4004c6:	6823      	ldr	r3, [r4, #0]
  4004c8:	4543      	cmp	r3, r8
  4004ca:	d108      	bne.n	4004de <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4004cc:	6861      	ldr	r1, [r4, #4]
  4004ce:	4229      	tst	r1, r5
  4004d0:	d005      	beq.n	4004de <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4004d2:	68e3      	ldr	r3, [r4, #12]
  4004d4:	4640      	mov	r0, r8
  4004d6:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4004d8:	6863      	ldr	r3, [r4, #4]
  4004da:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4004de:	42b4      	cmp	r4, r6
  4004e0:	d002      	beq.n	4004e8 <pio_handler_process+0x40>
  4004e2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4004e4:	2d00      	cmp	r5, #0
  4004e6:	d1ee      	bne.n	4004c6 <pio_handler_process+0x1e>
  4004e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4004ec:	004004a1 	.word	0x004004a1
  4004f0:	004004a5 	.word	0x004004a5
  4004f4:	20400890 	.word	0x20400890

004004f8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4004f8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4004fa:	210a      	movs	r1, #10
  4004fc:	4801      	ldr	r0, [pc, #4]	; (400504 <PIOA_Handler+0xc>)
  4004fe:	4b02      	ldr	r3, [pc, #8]	; (400508 <PIOA_Handler+0x10>)
  400500:	4798      	blx	r3
  400502:	bd08      	pop	{r3, pc}
  400504:	400e0e00 	.word	0x400e0e00
  400508:	004004a9 	.word	0x004004a9

0040050c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40050c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40050e:	210b      	movs	r1, #11
  400510:	4801      	ldr	r0, [pc, #4]	; (400518 <PIOB_Handler+0xc>)
  400512:	4b02      	ldr	r3, [pc, #8]	; (40051c <PIOB_Handler+0x10>)
  400514:	4798      	blx	r3
  400516:	bd08      	pop	{r3, pc}
  400518:	400e1000 	.word	0x400e1000
  40051c:	004004a9 	.word	0x004004a9

00400520 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400520:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400522:	210c      	movs	r1, #12
  400524:	4801      	ldr	r0, [pc, #4]	; (40052c <PIOC_Handler+0xc>)
  400526:	4b02      	ldr	r3, [pc, #8]	; (400530 <PIOC_Handler+0x10>)
  400528:	4798      	blx	r3
  40052a:	bd08      	pop	{r3, pc}
  40052c:	400e1200 	.word	0x400e1200
  400530:	004004a9 	.word	0x004004a9

00400534 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400534:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400536:	2110      	movs	r1, #16
  400538:	4801      	ldr	r0, [pc, #4]	; (400540 <PIOD_Handler+0xc>)
  40053a:	4b02      	ldr	r3, [pc, #8]	; (400544 <PIOD_Handler+0x10>)
  40053c:	4798      	blx	r3
  40053e:	bd08      	pop	{r3, pc}
  400540:	400e1400 	.word	0x400e1400
  400544:	004004a9 	.word	0x004004a9

00400548 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400548:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40054a:	2111      	movs	r1, #17
  40054c:	4801      	ldr	r0, [pc, #4]	; (400554 <PIOE_Handler+0xc>)
  40054e:	4b02      	ldr	r3, [pc, #8]	; (400558 <PIOE_Handler+0x10>)
  400550:	4798      	blx	r3
  400552:	bd08      	pop	{r3, pc}
  400554:	400e1600 	.word	0x400e1600
  400558:	004004a9 	.word	0x004004a9

0040055c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  40055c:	2803      	cmp	r0, #3
  40055e:	d007      	beq.n	400570 <pmc_mck_set_division+0x14>
  400560:	2804      	cmp	r0, #4
  400562:	d008      	beq.n	400576 <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400564:	2802      	cmp	r0, #2
  400566:	bf0c      	ite	eq
  400568:	f44f 7280 	moveq.w	r2, #256	; 0x100
  40056c:	2200      	movne	r2, #0
  40056e:	e004      	b.n	40057a <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400570:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  400574:	e001      	b.n	40057a <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400576:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40057a:	4906      	ldr	r1, [pc, #24]	; (400594 <pmc_mck_set_division+0x38>)
  40057c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40057e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400582:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400584:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400586:	460a      	mov	r2, r1
  400588:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40058a:	f013 0f08 	tst.w	r3, #8
  40058e:	d0fb      	beq.n	400588 <pmc_mck_set_division+0x2c>
}
  400590:	4770      	bx	lr
  400592:	bf00      	nop
  400594:	400e0600 	.word	0x400e0600

00400598 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400598:	4a18      	ldr	r2, [pc, #96]	; (4005fc <pmc_switch_mck_to_pllack+0x64>)
  40059a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40059c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4005a0:	4318      	orrs	r0, r3
  4005a2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4005a4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4005a6:	f013 0f08 	tst.w	r3, #8
  4005aa:	d003      	beq.n	4005b4 <pmc_switch_mck_to_pllack+0x1c>
  4005ac:	e009      	b.n	4005c2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4005ae:	3b01      	subs	r3, #1
  4005b0:	d103      	bne.n	4005ba <pmc_switch_mck_to_pllack+0x22>
  4005b2:	e01e      	b.n	4005f2 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4005b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4005b8:	4910      	ldr	r1, [pc, #64]	; (4005fc <pmc_switch_mck_to_pllack+0x64>)
  4005ba:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4005bc:	f012 0f08 	tst.w	r2, #8
  4005c0:	d0f5      	beq.n	4005ae <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4005c2:	4a0e      	ldr	r2, [pc, #56]	; (4005fc <pmc_switch_mck_to_pllack+0x64>)
  4005c4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4005c6:	f023 0303 	bic.w	r3, r3, #3
  4005ca:	f043 0302 	orr.w	r3, r3, #2
  4005ce:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4005d0:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4005d2:	f010 0008 	ands.w	r0, r0, #8
  4005d6:	d004      	beq.n	4005e2 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4005d8:	2000      	movs	r0, #0
  4005da:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4005dc:	3b01      	subs	r3, #1
  4005de:	d103      	bne.n	4005e8 <pmc_switch_mck_to_pllack+0x50>
  4005e0:	e009      	b.n	4005f6 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4005e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4005e6:	4905      	ldr	r1, [pc, #20]	; (4005fc <pmc_switch_mck_to_pllack+0x64>)
  4005e8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4005ea:	f012 0f08 	tst.w	r2, #8
  4005ee:	d0f5      	beq.n	4005dc <pmc_switch_mck_to_pllack+0x44>
  4005f0:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4005f2:	2001      	movs	r0, #1
  4005f4:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4005f6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4005f8:	4770      	bx	lr
  4005fa:	bf00      	nop
  4005fc:	400e0600 	.word	0x400e0600

00400600 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400600:	b138      	cbz	r0, 400612 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400602:	490e      	ldr	r1, [pc, #56]	; (40063c <pmc_switch_mainck_to_xtal+0x3c>)
  400604:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400606:	4a0e      	ldr	r2, [pc, #56]	; (400640 <pmc_switch_mainck_to_xtal+0x40>)
  400608:	401a      	ands	r2, r3
  40060a:	4b0e      	ldr	r3, [pc, #56]	; (400644 <pmc_switch_mainck_to_xtal+0x44>)
  40060c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40060e:	620b      	str	r3, [r1, #32]
  400610:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400612:	480a      	ldr	r0, [pc, #40]	; (40063c <pmc_switch_mainck_to_xtal+0x3c>)
  400614:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400616:	0209      	lsls	r1, r1, #8
  400618:	b289      	uxth	r1, r1
  40061a:	4a0b      	ldr	r2, [pc, #44]	; (400648 <pmc_switch_mainck_to_xtal+0x48>)
  40061c:	401a      	ands	r2, r3
  40061e:	4b0b      	ldr	r3, [pc, #44]	; (40064c <pmc_switch_mainck_to_xtal+0x4c>)
  400620:	4313      	orrs	r3, r2
  400622:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400624:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400626:	4602      	mov	r2, r0
  400628:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40062a:	f013 0f01 	tst.w	r3, #1
  40062e:	d0fb      	beq.n	400628 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400630:	4a02      	ldr	r2, [pc, #8]	; (40063c <pmc_switch_mainck_to_xtal+0x3c>)
  400632:	6a11      	ldr	r1, [r2, #32]
  400634:	4b06      	ldr	r3, [pc, #24]	; (400650 <pmc_switch_mainck_to_xtal+0x50>)
  400636:	430b      	orrs	r3, r1
  400638:	6213      	str	r3, [r2, #32]
  40063a:	4770      	bx	lr
  40063c:	400e0600 	.word	0x400e0600
  400640:	fec8fffc 	.word	0xfec8fffc
  400644:	01370002 	.word	0x01370002
  400648:	ffc8fffc 	.word	0xffc8fffc
  40064c:	00370001 	.word	0x00370001
  400650:	01370000 	.word	0x01370000

00400654 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400654:	4b02      	ldr	r3, [pc, #8]	; (400660 <pmc_osc_is_ready_mainck+0xc>)
  400656:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400658:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40065c:	4770      	bx	lr
  40065e:	bf00      	nop
  400660:	400e0600 	.word	0x400e0600

00400664 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400664:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400668:	4b01      	ldr	r3, [pc, #4]	; (400670 <pmc_disable_pllack+0xc>)
  40066a:	629a      	str	r2, [r3, #40]	; 0x28
  40066c:	4770      	bx	lr
  40066e:	bf00      	nop
  400670:	400e0600 	.word	0x400e0600

00400674 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400674:	4b02      	ldr	r3, [pc, #8]	; (400680 <pmc_is_locked_pllack+0xc>)
  400676:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400678:	f000 0002 	and.w	r0, r0, #2
  40067c:	4770      	bx	lr
  40067e:	bf00      	nop
  400680:	400e0600 	.word	0x400e0600

00400684 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400684:	283f      	cmp	r0, #63	; 0x3f
  400686:	d81e      	bhi.n	4006c6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400688:	281f      	cmp	r0, #31
  40068a:	d80c      	bhi.n	4006a6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40068c:	4b11      	ldr	r3, [pc, #68]	; (4006d4 <pmc_enable_periph_clk+0x50>)
  40068e:	699a      	ldr	r2, [r3, #24]
  400690:	2301      	movs	r3, #1
  400692:	4083      	lsls	r3, r0
  400694:	4393      	bics	r3, r2
  400696:	d018      	beq.n	4006ca <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400698:	2301      	movs	r3, #1
  40069a:	fa03 f000 	lsl.w	r0, r3, r0
  40069e:	4b0d      	ldr	r3, [pc, #52]	; (4006d4 <pmc_enable_periph_clk+0x50>)
  4006a0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4006a2:	2000      	movs	r0, #0
  4006a4:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4006a6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4006a8:	4b0a      	ldr	r3, [pc, #40]	; (4006d4 <pmc_enable_periph_clk+0x50>)
  4006aa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4006ae:	2301      	movs	r3, #1
  4006b0:	4083      	lsls	r3, r0
  4006b2:	4393      	bics	r3, r2
  4006b4:	d00b      	beq.n	4006ce <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4006b6:	2301      	movs	r3, #1
  4006b8:	fa03 f000 	lsl.w	r0, r3, r0
  4006bc:	4b05      	ldr	r3, [pc, #20]	; (4006d4 <pmc_enable_periph_clk+0x50>)
  4006be:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  4006c2:	2000      	movs	r0, #0
  4006c4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4006c6:	2001      	movs	r0, #1
  4006c8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4006ca:	2000      	movs	r0, #0
  4006cc:	4770      	bx	lr
  4006ce:	2000      	movs	r0, #0
}
  4006d0:	4770      	bx	lr
  4006d2:	bf00      	nop
  4006d4:	400e0600 	.word	0x400e0600

004006d8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4006d8:	6943      	ldr	r3, [r0, #20]
  4006da:	f013 0f02 	tst.w	r3, #2
  4006de:	d002      	beq.n	4006e6 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4006e0:	61c1      	str	r1, [r0, #28]
	return 0;
  4006e2:	2000      	movs	r0, #0
  4006e4:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4006e6:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4006e8:	4770      	bx	lr
  4006ea:	bf00      	nop

004006ec <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4006ec:	6943      	ldr	r3, [r0, #20]
  4006ee:	f013 0f01 	tst.w	r3, #1
  4006f2:	d003      	beq.n	4006fc <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4006f4:	6983      	ldr	r3, [r0, #24]
  4006f6:	700b      	strb	r3, [r1, #0]
	return 0;
  4006f8:	2000      	movs	r0, #0
  4006fa:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4006fc:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4006fe:	4770      	bx	lr

00400700 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400700:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400702:	010c      	lsls	r4, r1, #4
  400704:	4294      	cmp	r4, r2
  400706:	d90f      	bls.n	400728 <usart_set_async_baudrate+0x28>
  400708:	e01a      	b.n	400740 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40070a:	6841      	ldr	r1, [r0, #4]
  40070c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400710:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400712:	0412      	lsls	r2, r2, #16
  400714:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400718:	431a      	orrs	r2, r3
  40071a:	6202      	str	r2, [r0, #32]

	return 0;
  40071c:	2000      	movs	r0, #0
  40071e:	e01c      	b.n	40075a <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  400720:	2001      	movs	r0, #1
  400722:	e01a      	b.n	40075a <usart_set_async_baudrate+0x5a>
  400724:	2001      	movs	r0, #1
  400726:	e018      	b.n	40075a <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400728:	0863      	lsrs	r3, r4, #1
  40072a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40072e:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  400732:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400734:	1e5c      	subs	r4, r3, #1
  400736:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40073a:	428c      	cmp	r4, r1
  40073c:	d9e9      	bls.n	400712 <usart_set_async_baudrate+0x12>
  40073e:	e7ef      	b.n	400720 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400740:	00c9      	lsls	r1, r1, #3
  400742:	084b      	lsrs	r3, r1, #1
  400744:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400748:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40074c:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40074e:	1e5c      	subs	r4, r3, #1
  400750:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400754:	428c      	cmp	r4, r1
  400756:	d8e5      	bhi.n	400724 <usart_set_async_baudrate+0x24>
  400758:	e7d7      	b.n	40070a <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  40075a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40075e:	4770      	bx	lr

00400760 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400760:	4b08      	ldr	r3, [pc, #32]	; (400784 <usart_reset+0x24>)
  400762:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400766:	2300      	movs	r3, #0
  400768:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40076a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40076c:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40076e:	2388      	movs	r3, #136	; 0x88
  400770:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400772:	2324      	movs	r3, #36	; 0x24
  400774:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  400776:	f44f 7380 	mov.w	r3, #256	; 0x100
  40077a:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  40077c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400780:	6003      	str	r3, [r0, #0]
  400782:	4770      	bx	lr
  400784:	55534100 	.word	0x55534100

00400788 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400788:	b570      	push	{r4, r5, r6, lr}
  40078a:	4605      	mov	r5, r0
  40078c:	460c      	mov	r4, r1
  40078e:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400790:	4b0f      	ldr	r3, [pc, #60]	; (4007d0 <usart_init_rs232+0x48>)
  400792:	4798      	blx	r3

	ul_reg_val = 0;
  400794:	2200      	movs	r2, #0
  400796:	4b0f      	ldr	r3, [pc, #60]	; (4007d4 <usart_init_rs232+0x4c>)
  400798:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40079a:	b19c      	cbz	r4, 4007c4 <usart_init_rs232+0x3c>
  40079c:	4632      	mov	r2, r6
  40079e:	6821      	ldr	r1, [r4, #0]
  4007a0:	4628      	mov	r0, r5
  4007a2:	4b0d      	ldr	r3, [pc, #52]	; (4007d8 <usart_init_rs232+0x50>)
  4007a4:	4798      	blx	r3
  4007a6:	4602      	mov	r2, r0
  4007a8:	b970      	cbnz	r0, 4007c8 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4007aa:	6861      	ldr	r1, [r4, #4]
  4007ac:	68a3      	ldr	r3, [r4, #8]
  4007ae:	4319      	orrs	r1, r3
  4007b0:	6923      	ldr	r3, [r4, #16]
  4007b2:	4319      	orrs	r1, r3
  4007b4:	68e3      	ldr	r3, [r4, #12]
  4007b6:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007b8:	4906      	ldr	r1, [pc, #24]	; (4007d4 <usart_init_rs232+0x4c>)
  4007ba:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  4007bc:	6869      	ldr	r1, [r5, #4]
  4007be:	430b      	orrs	r3, r1
  4007c0:	606b      	str	r3, [r5, #4]

	return 0;
  4007c2:	e002      	b.n	4007ca <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4007c4:	2201      	movs	r2, #1
  4007c6:	e000      	b.n	4007ca <usart_init_rs232+0x42>
  4007c8:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  4007ca:	4610      	mov	r0, r2
  4007cc:	bd70      	pop	{r4, r5, r6, pc}
  4007ce:	bf00      	nop
  4007d0:	00400761 	.word	0x00400761
  4007d4:	20400900 	.word	0x20400900
  4007d8:	00400701 	.word	0x00400701

004007dc <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  4007dc:	2340      	movs	r3, #64	; 0x40
  4007de:	6003      	str	r3, [r0, #0]
  4007e0:	4770      	bx	lr
  4007e2:	bf00      	nop

004007e4 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  4007e4:	2310      	movs	r3, #16
  4007e6:	6003      	str	r3, [r0, #0]
  4007e8:	4770      	bx	lr
  4007ea:	bf00      	nop

004007ec <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4007ec:	6943      	ldr	r3, [r0, #20]
  4007ee:	f013 0f02 	tst.w	r3, #2
  4007f2:	d004      	beq.n	4007fe <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4007f4:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4007f8:	61c1      	str	r1, [r0, #28]
	return 0;
  4007fa:	2000      	movs	r0, #0
  4007fc:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  4007fe:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400800:	4770      	bx	lr
  400802:	bf00      	nop

00400804 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400804:	6943      	ldr	r3, [r0, #20]
  400806:	f013 0f01 	tst.w	r3, #1
  40080a:	d005      	beq.n	400818 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40080c:	6983      	ldr	r3, [r0, #24]
  40080e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400812:	600b      	str	r3, [r1, #0]

	return 0;
  400814:	2000      	movs	r0, #0
  400816:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400818:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40081a:	4770      	bx	lr

0040081c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40081c:	e7fe      	b.n	40081c <Dummy_Handler>
  40081e:	bf00      	nop

00400820 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400820:	b500      	push	{lr}
  400822:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  400824:	4b27      	ldr	r3, [pc, #156]	; (4008c4 <Reset_Handler+0xa4>)
  400826:	4a28      	ldr	r2, [pc, #160]	; (4008c8 <Reset_Handler+0xa8>)
  400828:	429a      	cmp	r2, r3
  40082a:	d003      	beq.n	400834 <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  40082c:	4b27      	ldr	r3, [pc, #156]	; (4008cc <Reset_Handler+0xac>)
  40082e:	4a25      	ldr	r2, [pc, #148]	; (4008c4 <Reset_Handler+0xa4>)
  400830:	429a      	cmp	r2, r3
  400832:	d304      	bcc.n	40083e <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400834:	4b26      	ldr	r3, [pc, #152]	; (4008d0 <Reset_Handler+0xb0>)
  400836:	4a27      	ldr	r2, [pc, #156]	; (4008d4 <Reset_Handler+0xb4>)
  400838:	429a      	cmp	r2, r3
  40083a:	d30f      	bcc.n	40085c <Reset_Handler+0x3c>
  40083c:	e01a      	b.n	400874 <Reset_Handler+0x54>
  40083e:	4921      	ldr	r1, [pc, #132]	; (4008c4 <Reset_Handler+0xa4>)
  400840:	4b25      	ldr	r3, [pc, #148]	; (4008d8 <Reset_Handler+0xb8>)
  400842:	1a5b      	subs	r3, r3, r1
  400844:	f023 0303 	bic.w	r3, r3, #3
  400848:	3304      	adds	r3, #4
  40084a:	4a1f      	ldr	r2, [pc, #124]	; (4008c8 <Reset_Handler+0xa8>)
  40084c:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  40084e:	f852 0b04 	ldr.w	r0, [r2], #4
  400852:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  400856:	429a      	cmp	r2, r3
  400858:	d1f9      	bne.n	40084e <Reset_Handler+0x2e>
  40085a:	e7eb      	b.n	400834 <Reset_Handler+0x14>
  40085c:	4b1f      	ldr	r3, [pc, #124]	; (4008dc <Reset_Handler+0xbc>)
  40085e:	4a20      	ldr	r2, [pc, #128]	; (4008e0 <Reset_Handler+0xc0>)
  400860:	1ad2      	subs	r2, r2, r3
  400862:	f022 0203 	bic.w	r2, r2, #3
  400866:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400868:	3b04      	subs	r3, #4
                *pDest++ = 0;
  40086a:	2100      	movs	r1, #0
  40086c:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400870:	4293      	cmp	r3, r2
  400872:	d1fb      	bne.n	40086c <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400874:	4a1b      	ldr	r2, [pc, #108]	; (4008e4 <Reset_Handler+0xc4>)
  400876:	4b1c      	ldr	r3, [pc, #112]	; (4008e8 <Reset_Handler+0xc8>)
  400878:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40087c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40087e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400882:	fab3 f383 	clz	r3, r3
  400886:	095b      	lsrs	r3, r3, #5
  400888:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40088a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40088c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400890:	2200      	movs	r2, #0
  400892:	4b16      	ldr	r3, [pc, #88]	; (4008ec <Reset_Handler+0xcc>)
  400894:	701a      	strb	r2, [r3, #0]
	return flags;
  400896:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400898:	4a15      	ldr	r2, [pc, #84]	; (4008f0 <Reset_Handler+0xd0>)
  40089a:	6813      	ldr	r3, [r2, #0]
  40089c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4008a0:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4008a2:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4008a6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4008aa:	b129      	cbz	r1, 4008b8 <Reset_Handler+0x98>
		cpu_irq_enable();
  4008ac:	2201      	movs	r2, #1
  4008ae:	4b0f      	ldr	r3, [pc, #60]	; (4008ec <Reset_Handler+0xcc>)
  4008b0:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4008b2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4008b6:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4008b8:	4b0e      	ldr	r3, [pc, #56]	; (4008f4 <Reset_Handler+0xd4>)
  4008ba:	4798      	blx	r3

        /* Branch to main function */
        main();
  4008bc:	4b0e      	ldr	r3, [pc, #56]	; (4008f8 <Reset_Handler+0xd8>)
  4008be:	4798      	blx	r3
  4008c0:	e7fe      	b.n	4008c0 <Reset_Handler+0xa0>
  4008c2:	bf00      	nop
  4008c4:	20400000 	.word	0x20400000
  4008c8:	00405e64 	.word	0x00405e64
  4008cc:	20400874 	.word	0x20400874
  4008d0:	20400ad0 	.word	0x20400ad0
  4008d4:	20400874 	.word	0x20400874
  4008d8:	20400873 	.word	0x20400873
  4008dc:	20400878 	.word	0x20400878
  4008e0:	20400ad3 	.word	0x20400ad3
  4008e4:	e000ed00 	.word	0xe000ed00
  4008e8:	00400000 	.word	0x00400000
  4008ec:	20400000 	.word	0x20400000
  4008f0:	e000ed88 	.word	0xe000ed88
  4008f4:	00402c71 	.word	0x00402c71
  4008f8:	00402a31 	.word	0x00402a31

004008fc <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4008fc:	4b3c      	ldr	r3, [pc, #240]	; (4009f0 <SystemCoreClockUpdate+0xf4>)
  4008fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400900:	f003 0303 	and.w	r3, r3, #3
  400904:	2b01      	cmp	r3, #1
  400906:	d00f      	beq.n	400928 <SystemCoreClockUpdate+0x2c>
  400908:	b113      	cbz	r3, 400910 <SystemCoreClockUpdate+0x14>
  40090a:	2b02      	cmp	r3, #2
  40090c:	d029      	beq.n	400962 <SystemCoreClockUpdate+0x66>
  40090e:	e057      	b.n	4009c0 <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400910:	4b38      	ldr	r3, [pc, #224]	; (4009f4 <SystemCoreClockUpdate+0xf8>)
  400912:	695b      	ldr	r3, [r3, #20]
  400914:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400918:	bf14      	ite	ne
  40091a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40091e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400922:	4b35      	ldr	r3, [pc, #212]	; (4009f8 <SystemCoreClockUpdate+0xfc>)
  400924:	601a      	str	r2, [r3, #0]
  400926:	e04b      	b.n	4009c0 <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400928:	4b31      	ldr	r3, [pc, #196]	; (4009f0 <SystemCoreClockUpdate+0xf4>)
  40092a:	6a1b      	ldr	r3, [r3, #32]
  40092c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400930:	d003      	beq.n	40093a <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400932:	4a32      	ldr	r2, [pc, #200]	; (4009fc <SystemCoreClockUpdate+0x100>)
  400934:	4b30      	ldr	r3, [pc, #192]	; (4009f8 <SystemCoreClockUpdate+0xfc>)
  400936:	601a      	str	r2, [r3, #0]
  400938:	e042      	b.n	4009c0 <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40093a:	4a31      	ldr	r2, [pc, #196]	; (400a00 <SystemCoreClockUpdate+0x104>)
  40093c:	4b2e      	ldr	r3, [pc, #184]	; (4009f8 <SystemCoreClockUpdate+0xfc>)
  40093e:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400940:	4b2b      	ldr	r3, [pc, #172]	; (4009f0 <SystemCoreClockUpdate+0xf4>)
  400942:	6a1b      	ldr	r3, [r3, #32]
  400944:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400948:	2b10      	cmp	r3, #16
  40094a:	d002      	beq.n	400952 <SystemCoreClockUpdate+0x56>
  40094c:	2b20      	cmp	r3, #32
  40094e:	d004      	beq.n	40095a <SystemCoreClockUpdate+0x5e>
  400950:	e036      	b.n	4009c0 <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  400952:	4a2c      	ldr	r2, [pc, #176]	; (400a04 <SystemCoreClockUpdate+0x108>)
  400954:	4b28      	ldr	r3, [pc, #160]	; (4009f8 <SystemCoreClockUpdate+0xfc>)
  400956:	601a      	str	r2, [r3, #0]
          break;
  400958:	e032      	b.n	4009c0 <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40095a:	4a28      	ldr	r2, [pc, #160]	; (4009fc <SystemCoreClockUpdate+0x100>)
  40095c:	4b26      	ldr	r3, [pc, #152]	; (4009f8 <SystemCoreClockUpdate+0xfc>)
  40095e:	601a      	str	r2, [r3, #0]
          break;
  400960:	e02e      	b.n	4009c0 <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400962:	4b23      	ldr	r3, [pc, #140]	; (4009f0 <SystemCoreClockUpdate+0xf4>)
  400964:	6a1b      	ldr	r3, [r3, #32]
  400966:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40096a:	d003      	beq.n	400974 <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40096c:	4a23      	ldr	r2, [pc, #140]	; (4009fc <SystemCoreClockUpdate+0x100>)
  40096e:	4b22      	ldr	r3, [pc, #136]	; (4009f8 <SystemCoreClockUpdate+0xfc>)
  400970:	601a      	str	r2, [r3, #0]
  400972:	e012      	b.n	40099a <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400974:	4a22      	ldr	r2, [pc, #136]	; (400a00 <SystemCoreClockUpdate+0x104>)
  400976:	4b20      	ldr	r3, [pc, #128]	; (4009f8 <SystemCoreClockUpdate+0xfc>)
  400978:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40097a:	4b1d      	ldr	r3, [pc, #116]	; (4009f0 <SystemCoreClockUpdate+0xf4>)
  40097c:	6a1b      	ldr	r3, [r3, #32]
  40097e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400982:	2b10      	cmp	r3, #16
  400984:	d002      	beq.n	40098c <SystemCoreClockUpdate+0x90>
  400986:	2b20      	cmp	r3, #32
  400988:	d004      	beq.n	400994 <SystemCoreClockUpdate+0x98>
  40098a:	e006      	b.n	40099a <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  40098c:	4a1d      	ldr	r2, [pc, #116]	; (400a04 <SystemCoreClockUpdate+0x108>)
  40098e:	4b1a      	ldr	r3, [pc, #104]	; (4009f8 <SystemCoreClockUpdate+0xfc>)
  400990:	601a      	str	r2, [r3, #0]
          break;
  400992:	e002      	b.n	40099a <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  400994:	4a19      	ldr	r2, [pc, #100]	; (4009fc <SystemCoreClockUpdate+0x100>)
  400996:	4b18      	ldr	r3, [pc, #96]	; (4009f8 <SystemCoreClockUpdate+0xfc>)
  400998:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40099a:	4b15      	ldr	r3, [pc, #84]	; (4009f0 <SystemCoreClockUpdate+0xf4>)
  40099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40099e:	f003 0303 	and.w	r3, r3, #3
  4009a2:	2b02      	cmp	r3, #2
  4009a4:	d10c      	bne.n	4009c0 <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4009a6:	4a12      	ldr	r2, [pc, #72]	; (4009f0 <SystemCoreClockUpdate+0xf4>)
  4009a8:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4009aa:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4009ac:	4812      	ldr	r0, [pc, #72]	; (4009f8 <SystemCoreClockUpdate+0xfc>)
  4009ae:	f3c3 410a 	ubfx	r1, r3, #16, #11
  4009b2:	6803      	ldr	r3, [r0, #0]
  4009b4:	fb01 3303 	mla	r3, r1, r3, r3
  4009b8:	b2d2      	uxtb	r2, r2
  4009ba:	fbb3 f3f2 	udiv	r3, r3, r2
  4009be:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4009c0:	4b0b      	ldr	r3, [pc, #44]	; (4009f0 <SystemCoreClockUpdate+0xf4>)
  4009c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4009c8:	2b70      	cmp	r3, #112	; 0x70
  4009ca:	d107      	bne.n	4009dc <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  4009cc:	4a0a      	ldr	r2, [pc, #40]	; (4009f8 <SystemCoreClockUpdate+0xfc>)
  4009ce:	6813      	ldr	r3, [r2, #0]
  4009d0:	490d      	ldr	r1, [pc, #52]	; (400a08 <SystemCoreClockUpdate+0x10c>)
  4009d2:	fba1 1303 	umull	r1, r3, r1, r3
  4009d6:	085b      	lsrs	r3, r3, #1
  4009d8:	6013      	str	r3, [r2, #0]
  4009da:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009dc:	4b04      	ldr	r3, [pc, #16]	; (4009f0 <SystemCoreClockUpdate+0xf4>)
  4009de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009e0:	4905      	ldr	r1, [pc, #20]	; (4009f8 <SystemCoreClockUpdate+0xfc>)
  4009e2:	f3c3 1202 	ubfx	r2, r3, #4, #3
  4009e6:	680b      	ldr	r3, [r1, #0]
  4009e8:	40d3      	lsrs	r3, r2
  4009ea:	600b      	str	r3, [r1, #0]
  4009ec:	4770      	bx	lr
  4009ee:	bf00      	nop
  4009f0:	400e0600 	.word	0x400e0600
  4009f4:	400e1810 	.word	0x400e1810
  4009f8:	20400004 	.word	0x20400004
  4009fc:	00b71b00 	.word	0x00b71b00
  400a00:	003d0900 	.word	0x003d0900
  400a04:	007a1200 	.word	0x007a1200
  400a08:	aaaaaaab 	.word	0xaaaaaaab

00400a0c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400a0c:	4b12      	ldr	r3, [pc, #72]	; (400a58 <system_init_flash+0x4c>)
  400a0e:	4298      	cmp	r0, r3
  400a10:	d804      	bhi.n	400a1c <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400a12:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400a16:	4b11      	ldr	r3, [pc, #68]	; (400a5c <system_init_flash+0x50>)
  400a18:	601a      	str	r2, [r3, #0]
  400a1a:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400a1c:	4b10      	ldr	r3, [pc, #64]	; (400a60 <system_init_flash+0x54>)
  400a1e:	4298      	cmp	r0, r3
  400a20:	d803      	bhi.n	400a2a <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400a22:	4a10      	ldr	r2, [pc, #64]	; (400a64 <system_init_flash+0x58>)
  400a24:	4b0d      	ldr	r3, [pc, #52]	; (400a5c <system_init_flash+0x50>)
  400a26:	601a      	str	r2, [r3, #0]
  400a28:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400a2a:	4b0f      	ldr	r3, [pc, #60]	; (400a68 <system_init_flash+0x5c>)
  400a2c:	4298      	cmp	r0, r3
  400a2e:	d803      	bhi.n	400a38 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400a30:	4a0e      	ldr	r2, [pc, #56]	; (400a6c <system_init_flash+0x60>)
  400a32:	4b0a      	ldr	r3, [pc, #40]	; (400a5c <system_init_flash+0x50>)
  400a34:	601a      	str	r2, [r3, #0]
  400a36:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400a38:	4b0d      	ldr	r3, [pc, #52]	; (400a70 <system_init_flash+0x64>)
  400a3a:	4298      	cmp	r0, r3
  400a3c:	d803      	bhi.n	400a46 <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400a3e:	4a0d      	ldr	r2, [pc, #52]	; (400a74 <system_init_flash+0x68>)
  400a40:	4b06      	ldr	r3, [pc, #24]	; (400a5c <system_init_flash+0x50>)
  400a42:	601a      	str	r2, [r3, #0]
  400a44:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400a46:	4b0c      	ldr	r3, [pc, #48]	; (400a78 <system_init_flash+0x6c>)
  400a48:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400a4a:	bf94      	ite	ls
  400a4c:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a50:	4a0a      	ldrhi	r2, [pc, #40]	; (400a7c <system_init_flash+0x70>)
  400a52:	4b02      	ldr	r3, [pc, #8]	; (400a5c <system_init_flash+0x50>)
  400a54:	601a      	str	r2, [r3, #0]
  400a56:	4770      	bx	lr
  400a58:	01312cff 	.word	0x01312cff
  400a5c:	400e0c00 	.word	0x400e0c00
  400a60:	026259ff 	.word	0x026259ff
  400a64:	04000100 	.word	0x04000100
  400a68:	039386ff 	.word	0x039386ff
  400a6c:	04000200 	.word	0x04000200
  400a70:	04c4b3ff 	.word	0x04c4b3ff
  400a74:	04000300 	.word	0x04000300
  400a78:	05f5e0ff 	.word	0x05f5e0ff
  400a7c:	04000500 	.word	0x04000500

00400a80 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400a80:	4b09      	ldr	r3, [pc, #36]	; (400aa8 <_sbrk+0x28>)
  400a82:	681b      	ldr	r3, [r3, #0]
  400a84:	b913      	cbnz	r3, 400a8c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400a86:	4a09      	ldr	r2, [pc, #36]	; (400aac <_sbrk+0x2c>)
  400a88:	4b07      	ldr	r3, [pc, #28]	; (400aa8 <_sbrk+0x28>)
  400a8a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400a8c:	4b06      	ldr	r3, [pc, #24]	; (400aa8 <_sbrk+0x28>)
  400a8e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400a90:	181a      	adds	r2, r3, r0
  400a92:	4907      	ldr	r1, [pc, #28]	; (400ab0 <_sbrk+0x30>)
  400a94:	4291      	cmp	r1, r2
  400a96:	db04      	blt.n	400aa2 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400a98:	4610      	mov	r0, r2
  400a9a:	4a03      	ldr	r2, [pc, #12]	; (400aa8 <_sbrk+0x28>)
  400a9c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400a9e:	4618      	mov	r0, r3
  400aa0:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400aa2:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400aa6:	4770      	bx	lr
  400aa8:	20400904 	.word	0x20400904
  400aac:	20402cd0 	.word	0x20402cd0
  400ab0:	2045fffc 	.word	0x2045fffc

00400ab4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400ab4:	f04f 30ff 	mov.w	r0, #4294967295
  400ab8:	4770      	bx	lr
  400aba:	bf00      	nop

00400abc <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400abc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400ac0:	604b      	str	r3, [r1, #4]

	return 0;
}
  400ac2:	2000      	movs	r0, #0
  400ac4:	4770      	bx	lr
  400ac6:	bf00      	nop

00400ac8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400ac8:	2001      	movs	r0, #1
  400aca:	4770      	bx	lr

00400acc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400acc:	2000      	movs	r0, #0
  400ace:	4770      	bx	lr

00400ad0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400ad0:	f100 0308 	add.w	r3, r0, #8
  400ad4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400ad6:	f04f 32ff 	mov.w	r2, #4294967295
  400ada:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400adc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400ade:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  400ae0:	2300      	movs	r3, #0
  400ae2:	6003      	str	r3, [r0, #0]
  400ae4:	4770      	bx	lr
  400ae6:	bf00      	nop

00400ae8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  400ae8:	2300      	movs	r3, #0
  400aea:	6103      	str	r3, [r0, #16]
  400aec:	4770      	bx	lr
  400aee:	bf00      	nop

00400af0 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  400af0:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  400af2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  400af4:	689a      	ldr	r2, [r3, #8]
  400af6:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  400af8:	689a      	ldr	r2, [r3, #8]
  400afa:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  400afc:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400afe:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400b00:	6803      	ldr	r3, [r0, #0]
  400b02:	3301      	adds	r3, #1
  400b04:	6003      	str	r3, [r0, #0]
  400b06:	4770      	bx	lr

00400b08 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  400b08:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  400b0a:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  400b0c:	f1b5 3fff 	cmp.w	r5, #4294967295
  400b10:	d101      	bne.n	400b16 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  400b12:	6902      	ldr	r2, [r0, #16]
  400b14:	e007      	b.n	400b26 <vListInsert+0x1e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400b16:	f100 0208 	add.w	r2, r0, #8
  400b1a:	e000      	b.n	400b1e <vListInsert+0x16>
  400b1c:	461a      	mov	r2, r3
  400b1e:	6853      	ldr	r3, [r2, #4]
  400b20:	681c      	ldr	r4, [r3, #0]
  400b22:	42a5      	cmp	r5, r4
  400b24:	d2fa      	bcs.n	400b1c <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  400b26:	6853      	ldr	r3, [r2, #4]
  400b28:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  400b2a:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  400b2c:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  400b2e:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400b30:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400b32:	6803      	ldr	r3, [r0, #0]
  400b34:	3301      	adds	r3, #1
  400b36:	6003      	str	r3, [r0, #0]
}
  400b38:	bc30      	pop	{r4, r5}
  400b3a:	4770      	bx	lr

00400b3c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  400b3c:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400b3e:	6842      	ldr	r2, [r0, #4]
  400b40:	6881      	ldr	r1, [r0, #8]
  400b42:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400b44:	6882      	ldr	r2, [r0, #8]
  400b46:	6841      	ldr	r1, [r0, #4]
  400b48:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400b4a:	685a      	ldr	r2, [r3, #4]
  400b4c:	4290      	cmp	r0, r2
  400b4e:	d101      	bne.n	400b54 <uxListRemove+0x18>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  400b50:	6882      	ldr	r2, [r0, #8]
  400b52:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  400b54:	2200      	movs	r2, #0
  400b56:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400b58:	6818      	ldr	r0, [r3, #0]
  400b5a:	3801      	subs	r0, #1
  400b5c:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  400b5e:	4770      	bx	lr

00400b60 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  400b60:	4b0d      	ldr	r3, [pc, #52]	; (400b98 <prvTaskExitError+0x38>)
  400b62:	681b      	ldr	r3, [r3, #0]
  400b64:	f1b3 3fff 	cmp.w	r3, #4294967295
  400b68:	d00a      	beq.n	400b80 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400b6a:	f04f 0380 	mov.w	r3, #128	; 0x80
  400b6e:	b672      	cpsid	i
  400b70:	f383 8811 	msr	BASEPRI, r3
  400b74:	f3bf 8f6f 	isb	sy
  400b78:	f3bf 8f4f 	dsb	sy
  400b7c:	b662      	cpsie	i
  400b7e:	e7fe      	b.n	400b7e <prvTaskExitError+0x1e>
  400b80:	f04f 0380 	mov.w	r3, #128	; 0x80
  400b84:	b672      	cpsid	i
  400b86:	f383 8811 	msr	BASEPRI, r3
  400b8a:	f3bf 8f6f 	isb	sy
  400b8e:	f3bf 8f4f 	dsb	sy
  400b92:	b662      	cpsie	i
  400b94:	e7fe      	b.n	400b94 <prvTaskExitError+0x34>
  400b96:	bf00      	nop
  400b98:	20400008 	.word	0x20400008

00400b9c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  400b9c:	4806      	ldr	r0, [pc, #24]	; (400bb8 <prvPortStartFirstTask+0x1c>)
  400b9e:	6800      	ldr	r0, [r0, #0]
  400ba0:	6800      	ldr	r0, [r0, #0]
  400ba2:	f380 8808 	msr	MSP, r0
  400ba6:	b662      	cpsie	i
  400ba8:	b661      	cpsie	f
  400baa:	f3bf 8f4f 	dsb	sy
  400bae:	f3bf 8f6f 	isb	sy
  400bb2:	df00      	svc	0
  400bb4:	bf00      	nop
  400bb6:	0000      	.short	0x0000
  400bb8:	e000ed08 	.word	0xe000ed08

00400bbc <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  400bbc:	f8df 000c 	ldr.w	r0, [pc, #12]	; 400bcc <vPortEnableVFP+0x10>
  400bc0:	6801      	ldr	r1, [r0, #0]
  400bc2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400bc6:	6001      	str	r1, [r0, #0]
  400bc8:	4770      	bx	lr
  400bca:	0000      	.short	0x0000
  400bcc:	e000ed88 	.word	0xe000ed88

00400bd0 <pxPortInitialiseStack>:

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  400bd0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400bd4:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  400bd8:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  400bdc:	4b05      	ldr	r3, [pc, #20]	; (400bf4 <pxPortInitialiseStack+0x24>)
  400bde:	f840 3c0c 	str.w	r3, [r0, #-12]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  400be2:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  400be6:	f06f 0302 	mvn.w	r3, #2
  400bea:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  400bee:	3844      	subs	r0, #68	; 0x44
  400bf0:	4770      	bx	lr
  400bf2:	bf00      	nop
  400bf4:	00400b61 	.word	0x00400b61

00400bf8 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
  400bf8:	4b06      	ldr	r3, [pc, #24]	; (400c14 <pxCurrentTCBConst2>)
  400bfa:	6819      	ldr	r1, [r3, #0]
  400bfc:	6808      	ldr	r0, [r1, #0]
  400bfe:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c02:	f380 8809 	msr	PSP, r0
  400c06:	f3bf 8f6f 	isb	sy
  400c0a:	f04f 0000 	mov.w	r0, #0
  400c0e:	f380 8811 	msr	BASEPRI, r0
  400c12:	4770      	bx	lr

00400c14 <pxCurrentTCBConst2>:
  400c14:	204009b4 	.word	0x204009b4
  400c18:	4770      	bx	lr
  400c1a:	bf00      	nop

00400c1c <vPortEnterCritical>:
  400c1c:	f04f 0380 	mov.w	r3, #128	; 0x80
  400c20:	b672      	cpsid	i
  400c22:	f383 8811 	msr	BASEPRI, r3
  400c26:	f3bf 8f6f 	isb	sy
  400c2a:	f3bf 8f4f 	dsb	sy
  400c2e:	b662      	cpsie	i
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
  400c30:	4a0b      	ldr	r2, [pc, #44]	; (400c60 <vPortEnterCritical+0x44>)
  400c32:	6813      	ldr	r3, [r2, #0]
  400c34:	3301      	adds	r3, #1
  400c36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
  400c38:	2b01      	cmp	r3, #1
  400c3a:	d10f      	bne.n	400c5c <vPortEnterCritical+0x40>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  400c3c:	4b09      	ldr	r3, [pc, #36]	; (400c64 <vPortEnterCritical+0x48>)
  400c3e:	681b      	ldr	r3, [r3, #0]
  400c40:	f013 0fff 	tst.w	r3, #255	; 0xff
  400c44:	d00a      	beq.n	400c5c <vPortEnterCritical+0x40>
  400c46:	f04f 0380 	mov.w	r3, #128	; 0x80
  400c4a:	b672      	cpsid	i
  400c4c:	f383 8811 	msr	BASEPRI, r3
  400c50:	f3bf 8f6f 	isb	sy
  400c54:	f3bf 8f4f 	dsb	sy
  400c58:	b662      	cpsie	i
  400c5a:	e7fe      	b.n	400c5a <vPortEnterCritical+0x3e>
  400c5c:	4770      	bx	lr
  400c5e:	bf00      	nop
  400c60:	20400008 	.word	0x20400008
  400c64:	e000ed04 	.word	0xe000ed04

00400c68 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
  400c68:	4b0a      	ldr	r3, [pc, #40]	; (400c94 <vPortExitCritical+0x2c>)
  400c6a:	681b      	ldr	r3, [r3, #0]
  400c6c:	b953      	cbnz	r3, 400c84 <vPortExitCritical+0x1c>
  400c6e:	f04f 0380 	mov.w	r3, #128	; 0x80
  400c72:	b672      	cpsid	i
  400c74:	f383 8811 	msr	BASEPRI, r3
  400c78:	f3bf 8f6f 	isb	sy
  400c7c:	f3bf 8f4f 	dsb	sy
  400c80:	b662      	cpsie	i
  400c82:	e7fe      	b.n	400c82 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  400c84:	3b01      	subs	r3, #1
  400c86:	4a03      	ldr	r2, [pc, #12]	; (400c94 <vPortExitCritical+0x2c>)
  400c88:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  400c8a:	b90b      	cbnz	r3, 400c90 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400c8c:	f383 8811 	msr	BASEPRI, r3
  400c90:	4770      	bx	lr
  400c92:	bf00      	nop
  400c94:	20400008 	.word	0x20400008

00400c98 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
  400c98:	f3ef 8009 	mrs	r0, PSP
  400c9c:	f3bf 8f6f 	isb	sy
  400ca0:	4b15      	ldr	r3, [pc, #84]	; (400cf8 <pxCurrentTCBConst>)
  400ca2:	681a      	ldr	r2, [r3, #0]
  400ca4:	f01e 0f10 	tst.w	lr, #16
  400ca8:	bf08      	it	eq
  400caa:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400cae:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400cb2:	6010      	str	r0, [r2, #0]
  400cb4:	f84d 3d04 	str.w	r3, [sp, #-4]!
  400cb8:	f04f 0080 	mov.w	r0, #128	; 0x80
  400cbc:	b672      	cpsid	i
  400cbe:	f380 8811 	msr	BASEPRI, r0
  400cc2:	f3bf 8f4f 	dsb	sy
  400cc6:	f3bf 8f6f 	isb	sy
  400cca:	b662      	cpsie	i
  400ccc:	f001 f89e 	bl	401e0c <vTaskSwitchContext>
  400cd0:	f04f 0000 	mov.w	r0, #0
  400cd4:	f380 8811 	msr	BASEPRI, r0
  400cd8:	bc08      	pop	{r3}
  400cda:	6819      	ldr	r1, [r3, #0]
  400cdc:	6808      	ldr	r0, [r1, #0]
  400cde:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ce2:	f01e 0f10 	tst.w	lr, #16
  400ce6:	bf08      	it	eq
  400ce8:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  400cec:	f380 8809 	msr	PSP, r0
  400cf0:	f3bf 8f6f 	isb	sy
  400cf4:	4770      	bx	lr
  400cf6:	bf00      	nop

00400cf8 <pxCurrentTCBConst>:
  400cf8:	204009b4 	.word	0x204009b4
  400cfc:	4770      	bx	lr
  400cfe:	bf00      	nop

00400d00 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
  400d00:	b508      	push	{r3, lr}

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
  400d02:	f3ef 8311 	mrs	r3, BASEPRI
  400d06:	f04f 0280 	mov.w	r2, #128	; 0x80
  400d0a:	b672      	cpsid	i
  400d0c:	f382 8811 	msr	BASEPRI, r2
  400d10:	f3bf 8f6f 	isb	sy
  400d14:	f3bf 8f4f 	dsb	sy
  400d18:	b662      	cpsie	i
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
  400d1a:	4b05      	ldr	r3, [pc, #20]	; (400d30 <SysTick_Handler+0x30>)
  400d1c:	4798      	blx	r3
  400d1e:	b118      	cbz	r0, 400d28 <SysTick_Handler+0x28>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  400d20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400d24:	4b03      	ldr	r3, [pc, #12]	; (400d34 <SysTick_Handler+0x34>)
  400d26:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400d28:	2300      	movs	r3, #0
  400d2a:	f383 8811 	msr	BASEPRI, r3
  400d2e:	bd08      	pop	{r3, pc}
  400d30:	00401a8d 	.word	0x00401a8d
  400d34:	e000ed04 	.word	0xe000ed04

00400d38 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  400d38:	4a03      	ldr	r2, [pc, #12]	; (400d48 <vPortSetupTimerInterrupt+0x10>)
  400d3a:	4b04      	ldr	r3, [pc, #16]	; (400d4c <vPortSetupTimerInterrupt+0x14>)
  400d3c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  400d3e:	2207      	movs	r2, #7
  400d40:	3b04      	subs	r3, #4
  400d42:	601a      	str	r2, [r3, #0]
  400d44:	4770      	bx	lr
  400d46:	bf00      	nop
  400d48:	000927bf 	.word	0x000927bf
  400d4c:	e000e014 	.word	0xe000e014

00400d50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
  400d50:	b500      	push	{lr}
  400d52:	b083      	sub	sp, #12
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  400d54:	4b25      	ldr	r3, [pc, #148]	; (400dec <xPortStartScheduler+0x9c>)
  400d56:	781a      	ldrb	r2, [r3, #0]
  400d58:	b2d2      	uxtb	r2, r2
  400d5a:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  400d5c:	22ff      	movs	r2, #255	; 0xff
  400d5e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  400d60:	781b      	ldrb	r3, [r3, #0]
  400d62:	b2db      	uxtb	r3, r3
  400d64:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  400d68:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400d6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400d70:	4a1f      	ldr	r2, [pc, #124]	; (400df0 <xPortStartScheduler+0xa0>)
  400d72:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  400d74:	2207      	movs	r2, #7
  400d76:	4b1f      	ldr	r3, [pc, #124]	; (400df4 <xPortStartScheduler+0xa4>)
  400d78:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  400d7a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400d7e:	f013 0f80 	tst.w	r3, #128	; 0x80
  400d82:	d010      	beq.n	400da6 <xPortStartScheduler+0x56>
  400d84:	2206      	movs	r2, #6
  400d86:	e000      	b.n	400d8a <xPortStartScheduler+0x3a>
  400d88:	460a      	mov	r2, r1
		{
			ulMaxPRIGROUPValue--;
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  400d8a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400d8e:	005b      	lsls	r3, r3, #1
  400d90:	b2db      	uxtb	r3, r3
  400d92:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  400d96:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400d9a:	1e51      	subs	r1, r2, #1
  400d9c:	f013 0f80 	tst.w	r3, #128	; 0x80
  400da0:	d1f2      	bne.n	400d88 <xPortStartScheduler+0x38>
  400da2:	4b14      	ldr	r3, [pc, #80]	; (400df4 <xPortStartScheduler+0xa4>)
  400da4:	601a      	str	r2, [r3, #0]
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  400da6:	4a13      	ldr	r2, [pc, #76]	; (400df4 <xPortStartScheduler+0xa4>)
  400da8:	6813      	ldr	r3, [r2, #0]
  400daa:	021b      	lsls	r3, r3, #8
  400dac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  400db0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  400db2:	9b01      	ldr	r3, [sp, #4]
  400db4:	b2db      	uxtb	r3, r3
  400db6:	4a0d      	ldr	r2, [pc, #52]	; (400dec <xPortStartScheduler+0x9c>)
  400db8:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  400dba:	4b0f      	ldr	r3, [pc, #60]	; (400df8 <xPortStartScheduler+0xa8>)
  400dbc:	681a      	ldr	r2, [r3, #0]
  400dbe:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  400dc2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  400dc4:	681a      	ldr	r2, [r3, #0]
  400dc6:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  400dca:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  400dcc:	4b0b      	ldr	r3, [pc, #44]	; (400dfc <xPortStartScheduler+0xac>)
  400dce:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  400dd0:	2200      	movs	r2, #0
  400dd2:	4b0b      	ldr	r3, [pc, #44]	; (400e00 <xPortStartScheduler+0xb0>)
  400dd4:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
  400dd6:	4b0b      	ldr	r3, [pc, #44]	; (400e04 <xPortStartScheduler+0xb4>)
  400dd8:	4798      	blx	r3

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  400dda:	4a0b      	ldr	r2, [pc, #44]	; (400e08 <xPortStartScheduler+0xb8>)
  400ddc:	6813      	ldr	r3, [r2, #0]
  400dde:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  400de2:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  400de4:	4b09      	ldr	r3, [pc, #36]	; (400e0c <xPortStartScheduler+0xbc>)
  400de6:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
  400de8:	4b09      	ldr	r3, [pc, #36]	; (400e10 <xPortStartScheduler+0xc0>)
  400dea:	4798      	blx	r3
  400dec:	e000e400 	.word	0xe000e400
  400df0:	20400908 	.word	0x20400908
  400df4:	2040090c 	.word	0x2040090c
  400df8:	e000ed20 	.word	0xe000ed20
  400dfc:	00400d39 	.word	0x00400d39
  400e00:	20400008 	.word	0x20400008
  400e04:	00400bbd 	.word	0x00400bbd
  400e08:	e000ef34 	.word	0xe000ef34
  400e0c:	00400b9d 	.word	0x00400b9d
  400e10:	00400b61 	.word	0x00400b61

00400e14 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  400e14:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  400e18:	2b0f      	cmp	r3, #15
  400e1a:	d911      	bls.n	400e40 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  400e1c:	4a12      	ldr	r2, [pc, #72]	; (400e68 <vPortValidateInterruptPriority+0x54>)
  400e1e:	5c9b      	ldrb	r3, [r3, r2]
  400e20:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  400e22:	4a12      	ldr	r2, [pc, #72]	; (400e6c <vPortValidateInterruptPriority+0x58>)
  400e24:	7812      	ldrb	r2, [r2, #0]
  400e26:	429a      	cmp	r2, r3
  400e28:	d90a      	bls.n	400e40 <vPortValidateInterruptPriority+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400e2a:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e2e:	b672      	cpsid	i
  400e30:	f383 8811 	msr	BASEPRI, r3
  400e34:	f3bf 8f6f 	isb	sy
  400e38:	f3bf 8f4f 	dsb	sy
  400e3c:	b662      	cpsie	i
  400e3e:	e7fe      	b.n	400e3e <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  400e40:	4b0b      	ldr	r3, [pc, #44]	; (400e70 <vPortValidateInterruptPriority+0x5c>)
  400e42:	681b      	ldr	r3, [r3, #0]
  400e44:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  400e48:	4a0a      	ldr	r2, [pc, #40]	; (400e74 <vPortValidateInterruptPriority+0x60>)
  400e4a:	6812      	ldr	r2, [r2, #0]
  400e4c:	4293      	cmp	r3, r2
  400e4e:	d90a      	bls.n	400e66 <vPortValidateInterruptPriority+0x52>
  400e50:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e54:	b672      	cpsid	i
  400e56:	f383 8811 	msr	BASEPRI, r3
  400e5a:	f3bf 8f6f 	isb	sy
  400e5e:	f3bf 8f4f 	dsb	sy
  400e62:	b662      	cpsie	i
  400e64:	e7fe      	b.n	400e64 <vPortValidateInterruptPriority+0x50>
  400e66:	4770      	bx	lr
  400e68:	e000e3f0 	.word	0xe000e3f0
  400e6c:	20400908 	.word	0x20400908
  400e70:	e000ed0c 	.word	0xe000ed0c
  400e74:	2040090c 	.word	0x2040090c

00400e78 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  400e78:	b510      	push	{r4, lr}
  400e7a:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  400e7c:	4b06      	ldr	r3, [pc, #24]	; (400e98 <pvPortMalloc+0x20>)
  400e7e:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  400e80:	4620      	mov	r0, r4
  400e82:	4b06      	ldr	r3, [pc, #24]	; (400e9c <pvPortMalloc+0x24>)
  400e84:	4798      	blx	r3
  400e86:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  400e88:	4b05      	ldr	r3, [pc, #20]	; (400ea0 <pvPortMalloc+0x28>)
  400e8a:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  400e8c:	b90c      	cbnz	r4, 400e92 <pvPortMalloc+0x1a>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
  400e8e:	4b05      	ldr	r3, [pc, #20]	; (400ea4 <pvPortMalloc+0x2c>)
  400e90:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
  400e92:	4620      	mov	r0, r4
  400e94:	bd10      	pop	{r4, pc}
  400e96:	bf00      	nop
  400e98:	00401a71 	.word	0x00401a71
  400e9c:	00402ce9 	.word	0x00402ce9
  400ea0:	00401bd5 	.word	0x00401bd5
  400ea4:	00402a19 	.word	0x00402a19

00400ea8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  400ea8:	b148      	cbz	r0, 400ebe <vPortFree+0x16>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  400eaa:	b510      	push	{r4, lr}
  400eac:	4604      	mov	r4, r0
	if( pv )
	{
		vTaskSuspendAll();
  400eae:	4b04      	ldr	r3, [pc, #16]	; (400ec0 <vPortFree+0x18>)
  400eb0:	4798      	blx	r3
		{
			free( pv );
  400eb2:	4620      	mov	r0, r4
  400eb4:	4b03      	ldr	r3, [pc, #12]	; (400ec4 <vPortFree+0x1c>)
  400eb6:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  400eb8:	4b03      	ldr	r3, [pc, #12]	; (400ec8 <vPortFree+0x20>)
  400eba:	4798      	blx	r3
  400ebc:	bd10      	pop	{r4, pc}
  400ebe:	4770      	bx	lr
  400ec0:	00401a71 	.word	0x00401a71
  400ec4:	00402cf9 	.word	0x00402cf9
  400ec8:	00401bd5 	.word	0x00401bd5

00400ecc <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  400ecc:	b538      	push	{r3, r4, r5, lr}
  400ece:	4604      	mov	r4, r0
  400ed0:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  400ed2:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400ed4:	b942      	cbnz	r2, 400ee8 <prvCopyDataToQueue+0x1c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400ed6:	6803      	ldr	r3, [r0, #0]
  400ed8:	2b00      	cmp	r3, #0
  400eda:	d12b      	bne.n	400f34 <prvCopyDataToQueue+0x68>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  400edc:	6840      	ldr	r0, [r0, #4]
  400ede:	4b1b      	ldr	r3, [pc, #108]	; (400f4c <prvCopyDataToQueue+0x80>)
  400ee0:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  400ee2:	2300      	movs	r3, #0
  400ee4:	6063      	str	r3, [r4, #4]
  400ee6:	e02c      	b.n	400f42 <prvCopyDataToQueue+0x76>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
  400ee8:	b96d      	cbnz	r5, 400f06 <prvCopyDataToQueue+0x3a>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  400eea:	6880      	ldr	r0, [r0, #8]
  400eec:	4b18      	ldr	r3, [pc, #96]	; (400f50 <prvCopyDataToQueue+0x84>)
  400eee:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  400ef0:	68a2      	ldr	r2, [r4, #8]
  400ef2:	6c23      	ldr	r3, [r4, #64]	; 0x40
  400ef4:	4413      	add	r3, r2
  400ef6:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  400ef8:	6862      	ldr	r2, [r4, #4]
  400efa:	4293      	cmp	r3, r2
  400efc:	d31c      	bcc.n	400f38 <prvCopyDataToQueue+0x6c>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  400efe:	6823      	ldr	r3, [r4, #0]
  400f00:	60a3      	str	r3, [r4, #8]
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
  400f02:	2000      	movs	r0, #0
  400f04:	e01d      	b.n	400f42 <prvCopyDataToQueue+0x76>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  400f06:	68c0      	ldr	r0, [r0, #12]
  400f08:	4b11      	ldr	r3, [pc, #68]	; (400f50 <prvCopyDataToQueue+0x84>)
  400f0a:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  400f0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
  400f0e:	425b      	negs	r3, r3
  400f10:	68e2      	ldr	r2, [r4, #12]
  400f12:	441a      	add	r2, r3
  400f14:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  400f16:	6821      	ldr	r1, [r4, #0]
  400f18:	428a      	cmp	r2, r1
  400f1a:	d202      	bcs.n	400f22 <prvCopyDataToQueue+0x56>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  400f1c:	6862      	ldr	r2, [r4, #4]
  400f1e:	4413      	add	r3, r2
  400f20:	60e3      	str	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
  400f22:	2d02      	cmp	r5, #2
  400f24:	d10a      	bne.n	400f3c <prvCopyDataToQueue+0x70>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  400f26:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400f28:	b153      	cbz	r3, 400f40 <prvCopyDataToQueue+0x74>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
  400f2a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400f2c:	3b01      	subs	r3, #1
  400f2e:	63a3      	str	r3, [r4, #56]	; 0x38
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
  400f30:	2000      	movs	r0, #0
  400f32:	e006      	b.n	400f42 <prvCopyDataToQueue+0x76>
  400f34:	2000      	movs	r0, #0
  400f36:	e004      	b.n	400f42 <prvCopyDataToQueue+0x76>
  400f38:	2000      	movs	r0, #0
  400f3a:	e002      	b.n	400f42 <prvCopyDataToQueue+0x76>
  400f3c:	2000      	movs	r0, #0
  400f3e:	e000      	b.n	400f42 <prvCopyDataToQueue+0x76>
  400f40:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  400f42:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400f44:	3301      	adds	r3, #1
  400f46:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  400f48:	bd38      	pop	{r3, r4, r5, pc}
  400f4a:	bf00      	nop
  400f4c:	0040220d 	.word	0x0040220d
  400f50:	00403279 	.word	0x00403279

00400f54 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  400f54:	b530      	push	{r4, r5, lr}
  400f56:	b083      	sub	sp, #12
  400f58:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  400f5a:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  400f5c:	b954      	cbnz	r4, 400f74 <prvNotifyQueueSetContainer+0x20>
  400f5e:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f62:	b672      	cpsid	i
  400f64:	f383 8811 	msr	BASEPRI, r3
  400f68:	f3bf 8f6f 	isb	sy
  400f6c:	f3bf 8f4f 	dsb	sy
  400f70:	b662      	cpsie	i
  400f72:	e7fe      	b.n	400f72 <prvNotifyQueueSetContainer+0x1e>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  400f74:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400f76:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400f78:	429a      	cmp	r2, r3
  400f7a:	d30a      	bcc.n	400f92 <prvNotifyQueueSetContainer+0x3e>
  400f7c:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f80:	b672      	cpsid	i
  400f82:	f383 8811 	msr	BASEPRI, r3
  400f86:	f3bf 8f6f 	isb	sy
  400f8a:	f3bf 8f4f 	dsb	sy
  400f8e:	b662      	cpsie	i
  400f90:	e7fe      	b.n	400f90 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  400f92:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400f94:	4293      	cmp	r3, r2
  400f96:	d917      	bls.n	400fc8 <prvNotifyQueueSetContainer+0x74>
  400f98:	460a      	mov	r2, r1
		{
			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  400f9a:	a901      	add	r1, sp, #4
  400f9c:	4620      	mov	r0, r4
  400f9e:	4b0c      	ldr	r3, [pc, #48]	; (400fd0 <prvNotifyQueueSetContainer+0x7c>)
  400fa0:	4798      	blx	r3
  400fa2:	4605      	mov	r5, r0

			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  400fa4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400fa6:	f1b3 3fff 	cmp.w	r3, #4294967295
  400faa:	d109      	bne.n	400fc0 <prvNotifyQueueSetContainer+0x6c>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  400fac:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400fae:	b163      	cbz	r3, 400fca <prvNotifyQueueSetContainer+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  400fb0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400fb4:	4b07      	ldr	r3, [pc, #28]	; (400fd4 <prvNotifyQueueSetContainer+0x80>)
  400fb6:	4798      	blx	r3
  400fb8:	2800      	cmp	r0, #0
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
  400fba:	bf18      	it	ne
  400fbc:	2501      	movne	r5, #1
  400fbe:	e004      	b.n	400fca <prvNotifyQueueSetContainer+0x76>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				( pxQueueSetContainer->xTxLock )++;
  400fc0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400fc2:	3301      	adds	r3, #1
  400fc4:	64a3      	str	r3, [r4, #72]	; 0x48
  400fc6:	e000      	b.n	400fca <prvNotifyQueueSetContainer+0x76>
#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
	BaseType_t xReturn = pdFALSE;
  400fc8:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  400fca:	4628      	mov	r0, r5
  400fcc:	b003      	add	sp, #12
  400fce:	bd30      	pop	{r4, r5, pc}
  400fd0:	00400ecd 	.word	0x00400ecd
  400fd4:	00401fdd 	.word	0x00401fdd

00400fd8 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  400fd8:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400fda:	b172      	cbz	r2, 400ffa <prvCopyDataFromQueue+0x22>
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
  400fdc:	b510      	push	{r4, lr}
  400fde:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  400fe0:	68c4      	ldr	r4, [r0, #12]
  400fe2:	4414      	add	r4, r2
  400fe4:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  400fe6:	6840      	ldr	r0, [r0, #4]
  400fe8:	4284      	cmp	r4, r0
  400fea:	d301      	bcc.n	400ff0 <prvCopyDataFromQueue+0x18>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  400fec:	6818      	ldr	r0, [r3, #0]
  400fee:	60d8      	str	r0, [r3, #12]
  400ff0:	4608      	mov	r0, r1
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  400ff2:	68d9      	ldr	r1, [r3, #12]
  400ff4:	4b01      	ldr	r3, [pc, #4]	; (400ffc <prvCopyDataFromQueue+0x24>)
  400ff6:	4798      	blx	r3
  400ff8:	bd10      	pop	{r4, pc}
  400ffa:	4770      	bx	lr
  400ffc:	00403279 	.word	0x00403279

00401000 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
  401000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401002:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  401004:	4b20      	ldr	r3, [pc, #128]	; (401088 <prvUnlockQueue+0x88>)
  401006:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401008:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40100a:	2b00      	cmp	r3, #0
  40100c:	dd18      	ble.n	401040 <prvUnlockQueue+0x40>
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  40100e:	4d1f      	ldr	r5, [pc, #124]	; (40108c <prvUnlockQueue+0x8c>)
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
  401010:	4f1f      	ldr	r7, [pc, #124]	; (401090 <prvUnlockQueue+0x90>)
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401012:	4e20      	ldr	r6, [pc, #128]	; (401094 <prvUnlockQueue+0x94>)
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
  401014:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401016:	b133      	cbz	r3, 401026 <prvUnlockQueue+0x26>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401018:	2100      	movs	r1, #0
  40101a:	4620      	mov	r0, r4
  40101c:	47a8      	blx	r5
  40101e:	2801      	cmp	r0, #1
  401020:	d108      	bne.n	401034 <prvUnlockQueue+0x34>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
  401022:	47b8      	blx	r7
  401024:	e006      	b.n	401034 <prvUnlockQueue+0x34>
				}
				else
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401026:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401028:	b153      	cbz	r3, 401040 <prvUnlockQueue+0x40>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40102a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40102e:	47b0      	blx	r6
  401030:	b100      	cbz	r0, 401034 <prvUnlockQueue+0x34>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
  401032:	47b8      	blx	r7
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
  401034:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401036:	3b01      	subs	r3, #1
  401038:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40103a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40103c:	2b00      	cmp	r3, #0
  40103e:	dce9      	bgt.n	401014 <prvUnlockQueue+0x14>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
  401040:	f04f 33ff 	mov.w	r3, #4294967295
  401044:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  401046:	4b14      	ldr	r3, [pc, #80]	; (401098 <prvUnlockQueue+0x98>)
  401048:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  40104a:	4b0f      	ldr	r3, [pc, #60]	; (401088 <prvUnlockQueue+0x88>)
  40104c:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40104e:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401050:	2b00      	cmp	r3, #0
  401052:	dd13      	ble.n	40107c <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401054:	6923      	ldr	r3, [r4, #16]
  401056:	b91b      	cbnz	r3, 401060 <prvUnlockQueue+0x60>
  401058:	e010      	b.n	40107c <prvUnlockQueue+0x7c>
  40105a:	6923      	ldr	r3, [r4, #16]
  40105c:	b923      	cbnz	r3, 401068 <prvUnlockQueue+0x68>
  40105e:	e00d      	b.n	40107c <prvUnlockQueue+0x7c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401060:	f104 0610 	add.w	r6, r4, #16
  401064:	4d0b      	ldr	r5, [pc, #44]	; (401094 <prvUnlockQueue+0x94>)
				{
					vTaskMissedYield();
  401066:	4f0a      	ldr	r7, [pc, #40]	; (401090 <prvUnlockQueue+0x90>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401068:	4630      	mov	r0, r6
  40106a:	47a8      	blx	r5
  40106c:	b100      	cbz	r0, 401070 <prvUnlockQueue+0x70>
				{
					vTaskMissedYield();
  40106e:	47b8      	blx	r7
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
  401070:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401072:	3b01      	subs	r3, #1
  401074:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401076:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401078:	2b00      	cmp	r3, #0
  40107a:	dcee      	bgt.n	40105a <prvUnlockQueue+0x5a>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  40107c:	f04f 33ff 	mov.w	r3, #4294967295
  401080:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  401082:	4b05      	ldr	r3, [pc, #20]	; (401098 <prvUnlockQueue+0x98>)
  401084:	4798      	blx	r3
  401086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401088:	00400c1d 	.word	0x00400c1d
  40108c:	00400f55 	.word	0x00400f55
  401090:	00402139 	.word	0x00402139
  401094:	00401fdd 	.word	0x00401fdd
  401098:	00400c69 	.word	0x00400c69

0040109c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
  40109c:	b538      	push	{r3, r4, r5, lr}
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  40109e:	b950      	cbnz	r0, 4010b6 <xQueueGenericReset+0x1a>
  4010a0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4010a4:	b672      	cpsid	i
  4010a6:	f383 8811 	msr	BASEPRI, r3
  4010aa:	f3bf 8f6f 	isb	sy
  4010ae:	f3bf 8f4f 	dsb	sy
  4010b2:	b662      	cpsie	i
  4010b4:	e7fe      	b.n	4010b4 <xQueueGenericReset+0x18>
  4010b6:	4604      	mov	r4, r0
  4010b8:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
  4010ba:	4b18      	ldr	r3, [pc, #96]	; (40111c <xQueueGenericReset+0x80>)
  4010bc:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  4010be:	6822      	ldr	r2, [r4, #0]
  4010c0:	6c21      	ldr	r1, [r4, #64]	; 0x40
  4010c2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4010c4:	fb03 f301 	mul.w	r3, r3, r1
  4010c8:	18d0      	adds	r0, r2, r3
  4010ca:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  4010cc:	2000      	movs	r0, #0
  4010ce:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  4010d0:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  4010d2:	1a5b      	subs	r3, r3, r1
  4010d4:	4413      	add	r3, r2
  4010d6:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  4010d8:	f04f 33ff 	mov.w	r3, #4294967295
  4010dc:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  4010de:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  4010e0:	b985      	cbnz	r5, 401104 <xQueueGenericReset+0x68>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4010e2:	6923      	ldr	r3, [r4, #16]
  4010e4:	b1ab      	cbz	r3, 401112 <xQueueGenericReset+0x76>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4010e6:	f104 0010 	add.w	r0, r4, #16
  4010ea:	4b0d      	ldr	r3, [pc, #52]	; (401120 <xQueueGenericReset+0x84>)
  4010ec:	4798      	blx	r3
  4010ee:	2801      	cmp	r0, #1
  4010f0:	d10f      	bne.n	401112 <xQueueGenericReset+0x76>
				{
					queueYIELD_IF_USING_PREEMPTION();
  4010f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4010f6:	4b0b      	ldr	r3, [pc, #44]	; (401124 <xQueueGenericReset+0x88>)
  4010f8:	601a      	str	r2, [r3, #0]
  4010fa:	f3bf 8f4f 	dsb	sy
  4010fe:	f3bf 8f6f 	isb	sy
  401102:	e006      	b.n	401112 <xQueueGenericReset+0x76>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401104:	f104 0010 	add.w	r0, r4, #16
  401108:	4d07      	ldr	r5, [pc, #28]	; (401128 <xQueueGenericReset+0x8c>)
  40110a:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  40110c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401110:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
  401112:	4b06      	ldr	r3, [pc, #24]	; (40112c <xQueueGenericReset+0x90>)
  401114:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
  401116:	2001      	movs	r0, #1
  401118:	bd38      	pop	{r3, r4, r5, pc}
  40111a:	bf00      	nop
  40111c:	00400c1d 	.word	0x00400c1d
  401120:	00401fdd 	.word	0x00401fdd
  401124:	e000ed04 	.word	0xe000ed04
  401128:	00400ad1 	.word	0x00400ad1
  40112c:	00400c69 	.word	0x00400c69

00401130 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
  401130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  401132:	b950      	cbnz	r0, 40114a <xQueueGenericCreate+0x1a>
  401134:	f04f 0380 	mov.w	r3, #128	; 0x80
  401138:	b672      	cpsid	i
  40113a:	f383 8811 	msr	BASEPRI, r3
  40113e:	f3bf 8f6f 	isb	sy
  401142:	f3bf 8f4f 	dsb	sy
  401146:	b662      	cpsie	i
  401148:	e7fe      	b.n	401148 <xQueueGenericCreate+0x18>
  40114a:	4606      	mov	r6, r0
  40114c:	4617      	mov	r7, r2
  40114e:	460d      	mov	r5, r1

	if( uxItemSize == ( UBaseType_t ) 0 )
  401150:	b1c1      	cbz	r1, 401184 <xQueueGenericCreate+0x54>
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401152:	fb01 f000 	mul.w	r0, r1, r0
  401156:	3059      	adds	r0, #89	; 0x59
  401158:	4b14      	ldr	r3, [pc, #80]	; (4011ac <xQueueGenericCreate+0x7c>)
  40115a:	4798      	blx	r3

	if( pxNewQueue != NULL )
  40115c:	4604      	mov	r4, r0
  40115e:	b910      	cbnz	r0, 401166 <xQueueGenericCreate+0x36>
  401160:	e005      	b.n	40116e <xQueueGenericCreate+0x3e>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  401162:	6024      	str	r4, [r4, #0]
  401164:	e015      	b.n	401192 <xQueueGenericCreate+0x62>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401166:	f100 0358 	add.w	r3, r0, #88	; 0x58
  40116a:	6003      	str	r3, [r0, #0]
  40116c:	e011      	b.n	401192 <xQueueGenericCreate+0x62>
  40116e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401172:	b672      	cpsid	i
  401174:	f383 8811 	msr	BASEPRI, r3
  401178:	f3bf 8f6f 	isb	sy
  40117c:	f3bf 8f4f 	dsb	sy
  401180:	b662      	cpsie	i
  401182:	e7fe      	b.n	401182 <xQueueGenericCreate+0x52>
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401184:	2058      	movs	r0, #88	; 0x58
  401186:	4b09      	ldr	r3, [pc, #36]	; (4011ac <xQueueGenericCreate+0x7c>)
  401188:	4798      	blx	r3

	if( pxNewQueue != NULL )
  40118a:	4604      	mov	r4, r0
  40118c:	2800      	cmp	r0, #0
  40118e:	d1e8      	bne.n	401162 <xQueueGenericCreate+0x32>
  401190:	e7ed      	b.n	40116e <xQueueGenericCreate+0x3e>
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
  401192:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  401194:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  401196:	2101      	movs	r1, #1
  401198:	4620      	mov	r0, r4
  40119a:	4b05      	ldr	r3, [pc, #20]	; (4011b0 <xQueueGenericCreate+0x80>)
  40119c:	4798      	blx	r3

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			pxNewQueue->ucQueueType = ucQueueType;
  40119e:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		}
		#endif /* configUSE_TRACE_FACILITY */

		#if( configUSE_QUEUE_SETS == 1 )
		{
			pxNewQueue->pxQueueSetContainer = NULL;
  4011a2:	2300      	movs	r3, #0
  4011a4:	6563      	str	r3, [r4, #84]	; 0x54
	}

	configASSERT( xReturn );

	return xReturn;
}
  4011a6:	4620      	mov	r0, r4
  4011a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4011aa:	bf00      	nop
  4011ac:	00400e79 	.word	0x00400e79
  4011b0:	0040109d 	.word	0x0040109d

004011b4 <xQueueCreateCountingSemaphore>:

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
  4011b4:	b950      	cbnz	r0, 4011cc <xQueueCreateCountingSemaphore+0x18>
  4011b6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011ba:	b672      	cpsid	i
  4011bc:	f383 8811 	msr	BASEPRI, r3
  4011c0:	f3bf 8f6f 	isb	sy
  4011c4:	f3bf 8f4f 	dsb	sy
  4011c8:	b662      	cpsie	i
  4011ca:	e7fe      	b.n	4011ca <xQueueCreateCountingSemaphore+0x16>
		configASSERT( uxInitialCount <= uxMaxCount );
  4011cc:	4288      	cmp	r0, r1
  4011ce:	d20a      	bcs.n	4011e6 <xQueueCreateCountingSemaphore+0x32>
  4011d0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011d4:	b672      	cpsid	i
  4011d6:	f383 8811 	msr	BASEPRI, r3
  4011da:	f3bf 8f6f 	isb	sy
  4011de:	f3bf 8f4f 	dsb	sy
  4011e2:	b662      	cpsie	i
  4011e4:	e7fe      	b.n	4011e4 <xQueueCreateCountingSemaphore+0x30>
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
  4011e6:	b510      	push	{r4, lr}
  4011e8:	460c      	mov	r4, r1
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
  4011ea:	2202      	movs	r2, #2
  4011ec:	2100      	movs	r1, #0
  4011ee:	4b09      	ldr	r3, [pc, #36]	; (401214 <xQueueCreateCountingSemaphore+0x60>)
  4011f0:	4798      	blx	r3

		if( xHandle != NULL )
  4011f2:	b108      	cbz	r0, 4011f8 <xQueueCreateCountingSemaphore+0x44>
  4011f4:	e00b      	b.n	40120e <xQueueCreateCountingSemaphore+0x5a>
  4011f6:	e7fe      	b.n	4011f6 <xQueueCreateCountingSemaphore+0x42>
  4011f8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011fc:	b672      	cpsid	i
  4011fe:	f383 8811 	msr	BASEPRI, r3
  401202:	f3bf 8f6f 	isb	sy
  401206:	f3bf 8f4f 	dsb	sy
  40120a:	b662      	cpsie	i
  40120c:	e7f3      	b.n	4011f6 <xQueueCreateCountingSemaphore+0x42>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
  40120e:	6384      	str	r4, [r0, #56]	; 0x38
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
	}
  401210:	bd10      	pop	{r4, pc}
  401212:	bf00      	nop
  401214:	00401131 	.word	0x00401131

00401218 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
  401218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40121c:	b085      	sub	sp, #20
  40121e:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  401220:	b950      	cbnz	r0, 401238 <xQueueGenericSend+0x20>
  401222:	f04f 0380 	mov.w	r3, #128	; 0x80
  401226:	b672      	cpsid	i
  401228:	f383 8811 	msr	BASEPRI, r3
  40122c:	f3bf 8f6f 	isb	sy
  401230:	f3bf 8f4f 	dsb	sy
  401234:	b662      	cpsie	i
  401236:	e7fe      	b.n	401236 <xQueueGenericSend+0x1e>
  401238:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40123a:	b961      	cbnz	r1, 401256 <xQueueGenericSend+0x3e>
  40123c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40123e:	b152      	cbz	r2, 401256 <xQueueGenericSend+0x3e>
  401240:	f04f 0380 	mov.w	r3, #128	; 0x80
  401244:	b672      	cpsid	i
  401246:	f383 8811 	msr	BASEPRI, r3
  40124a:	f3bf 8f6f 	isb	sy
  40124e:	f3bf 8f4f 	dsb	sy
  401252:	b662      	cpsie	i
  401254:	e7fe      	b.n	401254 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401256:	2b02      	cmp	r3, #2
  401258:	d10d      	bne.n	401276 <xQueueGenericSend+0x5e>
  40125a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  40125c:	2a01      	cmp	r2, #1
  40125e:	d00a      	beq.n	401276 <xQueueGenericSend+0x5e>
  401260:	f04f 0380 	mov.w	r3, #128	; 0x80
  401264:	b672      	cpsid	i
  401266:	f383 8811 	msr	BASEPRI, r3
  40126a:	f3bf 8f6f 	isb	sy
  40126e:	f3bf 8f4f 	dsb	sy
  401272:	b662      	cpsie	i
  401274:	e7fe      	b.n	401274 <xQueueGenericSend+0x5c>
  401276:	461d      	mov	r5, r3
  401278:	9100      	str	r1, [sp, #0]
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40127a:	4b51      	ldr	r3, [pc, #324]	; (4013c0 <xQueueGenericSend+0x1a8>)
  40127c:	4798      	blx	r3
  40127e:	b960      	cbnz	r0, 40129a <xQueueGenericSend+0x82>
  401280:	9b01      	ldr	r3, [sp, #4]
  401282:	b163      	cbz	r3, 40129e <xQueueGenericSend+0x86>
  401284:	f04f 0380 	mov.w	r3, #128	; 0x80
  401288:	b672      	cpsid	i
  40128a:	f383 8811 	msr	BASEPRI, r3
  40128e:	f3bf 8f6f 	isb	sy
  401292:	f3bf 8f4f 	dsb	sy
  401296:	b662      	cpsie	i
  401298:	e7fe      	b.n	401298 <xQueueGenericSend+0x80>
  40129a:	2700      	movs	r7, #0
  40129c:	e000      	b.n	4012a0 <xQueueGenericSend+0x88>
  40129e:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  4012a0:	4e48      	ldr	r6, [pc, #288]	; (4013c4 <xQueueGenericSend+0x1ac>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4012a2:	f8df 914c 	ldr.w	r9, [pc, #332]	; 4013f0 <xQueueGenericSend+0x1d8>
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
  4012a6:	f8df 8128 	ldr.w	r8, [pc, #296]	; 4013d0 <xQueueGenericSend+0x1b8>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  4012aa:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4012ac:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4012ae:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4012b0:	429a      	cmp	r2, r3
  4012b2:	d301      	bcc.n	4012b8 <xQueueGenericSend+0xa0>
  4012b4:	2d02      	cmp	r5, #2
  4012b6:	d133      	bne.n	401320 <xQueueGenericSend+0x108>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4012b8:	462a      	mov	r2, r5
  4012ba:	9900      	ldr	r1, [sp, #0]
  4012bc:	4620      	mov	r0, r4
  4012be:	4b42      	ldr	r3, [pc, #264]	; (4013c8 <xQueueGenericSend+0x1b0>)
  4012c0:	4798      	blx	r3

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  4012c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4012c4:	b173      	cbz	r3, 4012e4 <xQueueGenericSend+0xcc>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  4012c6:	4629      	mov	r1, r5
  4012c8:	4620      	mov	r0, r4
  4012ca:	4b40      	ldr	r3, [pc, #256]	; (4013cc <xQueueGenericSend+0x1b4>)
  4012cc:	4798      	blx	r3
  4012ce:	2801      	cmp	r0, #1
  4012d0:	d122      	bne.n	401318 <xQueueGenericSend+0x100>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
  4012d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4012d6:	4b3e      	ldr	r3, [pc, #248]	; (4013d0 <xQueueGenericSend+0x1b8>)
  4012d8:	601a      	str	r2, [r3, #0]
  4012da:	f3bf 8f4f 	dsb	sy
  4012de:	f3bf 8f6f 	isb	sy
  4012e2:	e019      	b.n	401318 <xQueueGenericSend+0x100>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4012e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4012e6:	b173      	cbz	r3, 401306 <xQueueGenericSend+0xee>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4012e8:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4012ec:	4b39      	ldr	r3, [pc, #228]	; (4013d4 <xQueueGenericSend+0x1bc>)
  4012ee:	4798      	blx	r3
  4012f0:	2801      	cmp	r0, #1
  4012f2:	d111      	bne.n	401318 <xQueueGenericSend+0x100>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
  4012f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4012f8:	4b35      	ldr	r3, [pc, #212]	; (4013d0 <xQueueGenericSend+0x1b8>)
  4012fa:	601a      	str	r2, [r3, #0]
  4012fc:	f3bf 8f4f 	dsb	sy
  401300:	f3bf 8f6f 	isb	sy
  401304:	e008      	b.n	401318 <xQueueGenericSend+0x100>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
  401306:	b138      	cbz	r0, 401318 <xQueueGenericSend+0x100>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
  401308:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40130c:	4b30      	ldr	r3, [pc, #192]	; (4013d0 <xQueueGenericSend+0x1b8>)
  40130e:	601a      	str	r2, [r3, #0]
  401310:	f3bf 8f4f 	dsb	sy
  401314:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
  401318:	4b2f      	ldr	r3, [pc, #188]	; (4013d8 <xQueueGenericSend+0x1c0>)
  40131a:	4798      	blx	r3
				return pdPASS;
  40131c:	2001      	movs	r0, #1
  40131e:	e04b      	b.n	4013b8 <xQueueGenericSend+0x1a0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
  401320:	9b01      	ldr	r3, [sp, #4]
  401322:	b91b      	cbnz	r3, 40132c <xQueueGenericSend+0x114>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  401324:	4b2c      	ldr	r3, [pc, #176]	; (4013d8 <xQueueGenericSend+0x1c0>)
  401326:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  401328:	2000      	movs	r0, #0
  40132a:	e045      	b.n	4013b8 <xQueueGenericSend+0x1a0>
				}
				else if( xEntryTimeSet == pdFALSE )
  40132c:	b917      	cbnz	r7, 401334 <xQueueGenericSend+0x11c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  40132e:	a802      	add	r0, sp, #8
  401330:	47c8      	blx	r9
					xEntryTimeSet = pdTRUE;
  401332:	2701      	movs	r7, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
  401334:	4b28      	ldr	r3, [pc, #160]	; (4013d8 <xQueueGenericSend+0x1c0>)
  401336:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  401338:	4b28      	ldr	r3, [pc, #160]	; (4013dc <xQueueGenericSend+0x1c4>)
  40133a:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40133c:	47b0      	blx	r6
  40133e:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401340:	f1b3 3fff 	cmp.w	r3, #4294967295
  401344:	d101      	bne.n	40134a <xQueueGenericSend+0x132>
  401346:	2300      	movs	r3, #0
  401348:	6463      	str	r3, [r4, #68]	; 0x44
  40134a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40134c:	f1b3 3fff 	cmp.w	r3, #4294967295
  401350:	d101      	bne.n	401356 <xQueueGenericSend+0x13e>
  401352:	2300      	movs	r3, #0
  401354:	64a3      	str	r3, [r4, #72]	; 0x48
  401356:	4b20      	ldr	r3, [pc, #128]	; (4013d8 <xQueueGenericSend+0x1c0>)
  401358:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40135a:	a901      	add	r1, sp, #4
  40135c:	a802      	add	r0, sp, #8
  40135e:	4b20      	ldr	r3, [pc, #128]	; (4013e0 <xQueueGenericSend+0x1c8>)
  401360:	4798      	blx	r3
  401362:	bb18      	cbnz	r0, 4013ac <xQueueGenericSend+0x194>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
  401364:	47b0      	blx	r6
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  401366:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  40136a:	f8d4 a03c 	ldr.w	sl, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
  40136e:	4b1a      	ldr	r3, [pc, #104]	; (4013d8 <xQueueGenericSend+0x1c0>)
  401370:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  401372:	45d3      	cmp	fp, sl
  401374:	d114      	bne.n	4013a0 <xQueueGenericSend+0x188>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  401376:	9901      	ldr	r1, [sp, #4]
  401378:	f104 0010 	add.w	r0, r4, #16
  40137c:	4b19      	ldr	r3, [pc, #100]	; (4013e4 <xQueueGenericSend+0x1cc>)
  40137e:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  401380:	4620      	mov	r0, r4
  401382:	4b19      	ldr	r3, [pc, #100]	; (4013e8 <xQueueGenericSend+0x1d0>)
  401384:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  401386:	4b19      	ldr	r3, [pc, #100]	; (4013ec <xQueueGenericSend+0x1d4>)
  401388:	4798      	blx	r3
  40138a:	2800      	cmp	r0, #0
  40138c:	d18d      	bne.n	4012aa <xQueueGenericSend+0x92>
				{
					portYIELD_WITHIN_API();
  40138e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401392:	f8c8 3000 	str.w	r3, [r8]
  401396:	f3bf 8f4f 	dsb	sy
  40139a:	f3bf 8f6f 	isb	sy
  40139e:	e784      	b.n	4012aa <xQueueGenericSend+0x92>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4013a0:	4620      	mov	r0, r4
  4013a2:	4b11      	ldr	r3, [pc, #68]	; (4013e8 <xQueueGenericSend+0x1d0>)
  4013a4:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4013a6:	4b11      	ldr	r3, [pc, #68]	; (4013ec <xQueueGenericSend+0x1d4>)
  4013a8:	4798      	blx	r3
  4013aa:	e77e      	b.n	4012aa <xQueueGenericSend+0x92>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  4013ac:	4620      	mov	r0, r4
  4013ae:	4b0e      	ldr	r3, [pc, #56]	; (4013e8 <xQueueGenericSend+0x1d0>)
  4013b0:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4013b2:	4b0e      	ldr	r3, [pc, #56]	; (4013ec <xQueueGenericSend+0x1d4>)
  4013b4:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  4013b6:	2000      	movs	r0, #0
		}
	}
}
  4013b8:	b005      	add	sp, #20
  4013ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4013be:	bf00      	nop
  4013c0:	00402145 	.word	0x00402145
  4013c4:	00400c1d 	.word	0x00400c1d
  4013c8:	00400ecd 	.word	0x00400ecd
  4013cc:	00400f55 	.word	0x00400f55
  4013d0:	e000ed04 	.word	0xe000ed04
  4013d4:	00401fdd 	.word	0x00401fdd
  4013d8:	00400c69 	.word	0x00400c69
  4013dc:	00401a71 	.word	0x00401a71
  4013e0:	004020a5 	.word	0x004020a5
  4013e4:	00401ed9 	.word	0x00401ed9
  4013e8:	00401001 	.word	0x00401001
  4013ec:	00401bd5 	.word	0x00401bd5
  4013f0:	00402075 	.word	0x00402075

004013f4 <xQueueGenericSendFromISR>:
{
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  4013f4:	b950      	cbnz	r0, 40140c <xQueueGenericSendFromISR+0x18>
  4013f6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013fa:	b672      	cpsid	i
  4013fc:	f383 8811 	msr	BASEPRI, r3
  401400:	f3bf 8f6f 	isb	sy
  401404:	f3bf 8f4f 	dsb	sy
  401408:	b662      	cpsie	i
  40140a:	e7fe      	b.n	40140a <xQueueGenericSendFromISR+0x16>

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
  40140c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401410:	4604      	mov	r4, r0
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401412:	b961      	cbnz	r1, 40142e <xQueueGenericSendFromISR+0x3a>
  401414:	6c00      	ldr	r0, [r0, #64]	; 0x40
  401416:	b150      	cbz	r0, 40142e <xQueueGenericSendFromISR+0x3a>
  401418:	f04f 0380 	mov.w	r3, #128	; 0x80
  40141c:	b672      	cpsid	i
  40141e:	f383 8811 	msr	BASEPRI, r3
  401422:	f3bf 8f6f 	isb	sy
  401426:	f3bf 8f4f 	dsb	sy
  40142a:	b662      	cpsie	i
  40142c:	e7fe      	b.n	40142c <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40142e:	2b02      	cmp	r3, #2
  401430:	d10d      	bne.n	40144e <xQueueGenericSendFromISR+0x5a>
  401432:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  401434:	2801      	cmp	r0, #1
  401436:	d00a      	beq.n	40144e <xQueueGenericSendFromISR+0x5a>
  401438:	f04f 0380 	mov.w	r3, #128	; 0x80
  40143c:	b672      	cpsid	i
  40143e:	f383 8811 	msr	BASEPRI, r3
  401442:	f3bf 8f6f 	isb	sy
  401446:	f3bf 8f4f 	dsb	sy
  40144a:	b662      	cpsie	i
  40144c:	e7fe      	b.n	40144c <xQueueGenericSendFromISR+0x58>
  40144e:	461e      	mov	r6, r3
  401450:	4615      	mov	r5, r2
  401452:	4688      	mov	r8, r1
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401454:	4b21      	ldr	r3, [pc, #132]	; (4014dc <xQueueGenericSendFromISR+0xe8>)
  401456:	4798      	blx	r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
  401458:	f3ef 8711 	mrs	r7, BASEPRI
  40145c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401460:	b672      	cpsid	i
  401462:	f383 8811 	msr	BASEPRI, r3
  401466:	f3bf 8f6f 	isb	sy
  40146a:	f3bf 8f4f 	dsb	sy
  40146e:	b662      	cpsie	i
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401470:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401472:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401474:	429a      	cmp	r2, r3
  401476:	d301      	bcc.n	40147c <xQueueGenericSendFromISR+0x88>
  401478:	2e02      	cmp	r6, #2
  40147a:	d123      	bne.n	4014c4 <xQueueGenericSendFromISR+0xd0>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40147c:	4632      	mov	r2, r6
  40147e:	4641      	mov	r1, r8
  401480:	4620      	mov	r0, r4
  401482:	4b17      	ldr	r3, [pc, #92]	; (4014e0 <xQueueGenericSendFromISR+0xec>)
  401484:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  401486:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401488:	f1b3 3fff 	cmp.w	r3, #4294967295
  40148c:	d115      	bne.n	4014ba <xQueueGenericSendFromISR+0xc6>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  40148e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401490:	b143      	cbz	r3, 4014a4 <xQueueGenericSendFromISR+0xb0>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401492:	4631      	mov	r1, r6
  401494:	4620      	mov	r0, r4
  401496:	4b13      	ldr	r3, [pc, #76]	; (4014e4 <xQueueGenericSendFromISR+0xf0>)
  401498:	4798      	blx	r3
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
  40149a:	b1ad      	cbz	r5, 4014c8 <xQueueGenericSendFromISR+0xd4>
  40149c:	2801      	cmp	r0, #1
  40149e:	d113      	bne.n	4014c8 <xQueueGenericSendFromISR+0xd4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
  4014a0:	6028      	str	r0, [r5, #0]
  4014a2:	e016      	b.n	4014d2 <xQueueGenericSendFromISR+0xde>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4014a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4014a6:	b18b      	cbz	r3, 4014cc <xQueueGenericSendFromISR+0xd8>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4014a8:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4014ac:	4b0e      	ldr	r3, [pc, #56]	; (4014e8 <xQueueGenericSendFromISR+0xf4>)
  4014ae:	4798      	blx	r3
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
  4014b0:	b175      	cbz	r5, 4014d0 <xQueueGenericSendFromISR+0xdc>
  4014b2:	b168      	cbz	r0, 4014d0 <xQueueGenericSendFromISR+0xdc>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
  4014b4:	2001      	movs	r0, #1
  4014b6:	6028      	str	r0, [r5, #0]
  4014b8:	e00b      	b.n	4014d2 <xQueueGenericSendFromISR+0xde>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  4014ba:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4014bc:	3301      	adds	r3, #1
  4014be:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  4014c0:	2001      	movs	r0, #1
  4014c2:	e006      	b.n	4014d2 <xQueueGenericSendFromISR+0xde>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  4014c4:	2000      	movs	r0, #0
  4014c6:	e004      	b.n	4014d2 <xQueueGenericSendFromISR+0xde>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  4014c8:	2001      	movs	r0, #1
  4014ca:	e002      	b.n	4014d2 <xQueueGenericSendFromISR+0xde>
  4014cc:	2001      	movs	r0, #1
  4014ce:	e000      	b.n	4014d2 <xQueueGenericSendFromISR+0xde>
  4014d0:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4014d2:	f387 8811 	msr	BASEPRI, r7
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
  4014d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014da:	bf00      	nop
  4014dc:	00400e15 	.word	0x00400e15
  4014e0:	00400ecd 	.word	0x00400ecd
  4014e4:	00400f55 	.word	0x00400f55
  4014e8:	00401fdd 	.word	0x00401fdd

004014ec <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
  4014ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4014f0:	b085      	sub	sp, #20
  4014f2:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
  4014f4:	b950      	cbnz	r0, 40150c <xQueueGenericReceive+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4014f6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4014fa:	b672      	cpsid	i
  4014fc:	f383 8811 	msr	BASEPRI, r3
  401500:	f3bf 8f6f 	isb	sy
  401504:	f3bf 8f4f 	dsb	sy
  401508:	b662      	cpsie	i
  40150a:	e7fe      	b.n	40150a <xQueueGenericReceive+0x1e>
  40150c:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40150e:	b961      	cbnz	r1, 40152a <xQueueGenericReceive+0x3e>
  401510:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401512:	b152      	cbz	r2, 40152a <xQueueGenericReceive+0x3e>
  401514:	f04f 0380 	mov.w	r3, #128	; 0x80
  401518:	b672      	cpsid	i
  40151a:	f383 8811 	msr	BASEPRI, r3
  40151e:	f3bf 8f6f 	isb	sy
  401522:	f3bf 8f4f 	dsb	sy
  401526:	b662      	cpsie	i
  401528:	e7fe      	b.n	401528 <xQueueGenericReceive+0x3c>
  40152a:	4698      	mov	r8, r3
  40152c:	468b      	mov	fp, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40152e:	4b52      	ldr	r3, [pc, #328]	; (401678 <xQueueGenericReceive+0x18c>)
  401530:	4798      	blx	r3
  401532:	b960      	cbnz	r0, 40154e <xQueueGenericReceive+0x62>
  401534:	9b01      	ldr	r3, [sp, #4]
  401536:	b163      	cbz	r3, 401552 <xQueueGenericReceive+0x66>
  401538:	f04f 0380 	mov.w	r3, #128	; 0x80
  40153c:	b672      	cpsid	i
  40153e:	f383 8811 	msr	BASEPRI, r3
  401542:	f3bf 8f6f 	isb	sy
  401546:	f3bf 8f4f 	dsb	sy
  40154a:	b662      	cpsie	i
  40154c:	e7fe      	b.n	40154c <xQueueGenericReceive+0x60>
  40154e:	2600      	movs	r6, #0
  401550:	e000      	b.n	401554 <xQueueGenericReceive+0x68>
  401552:	2600      	movs	r6, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  401554:	4d49      	ldr	r5, [pc, #292]	; (40167c <xQueueGenericReceive+0x190>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  401556:	f8df a154 	ldr.w	sl, [pc, #340]	; 4016ac <xQueueGenericReceive+0x1c0>

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
				prvUnlockQueue( pxQueue );
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
  40155a:	f8df 9130 	ldr.w	r9, [pc, #304]	; 40168c <xQueueGenericReceive+0x1a0>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  40155e:	47a8      	blx	r5
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401560:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401562:	2b00      	cmp	r3, #0
  401564:	d034      	beq.n	4015d0 <xQueueGenericReceive+0xe4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  401566:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  401568:	4659      	mov	r1, fp
  40156a:	4620      	mov	r0, r4
  40156c:	4b44      	ldr	r3, [pc, #272]	; (401680 <xQueueGenericReceive+0x194>)
  40156e:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  401570:	f1b8 0f00 	cmp.w	r8, #0
  401574:	d118      	bne.n	4015a8 <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
  401576:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401578:	3b01      	subs	r3, #1
  40157a:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40157c:	6823      	ldr	r3, [r4, #0]
  40157e:	b913      	cbnz	r3, 401586 <xQueueGenericReceive+0x9a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  401580:	4b40      	ldr	r3, [pc, #256]	; (401684 <xQueueGenericReceive+0x198>)
  401582:	4798      	blx	r3
  401584:	6060      	str	r0, [r4, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401586:	6923      	ldr	r3, [r4, #16]
  401588:	b1f3      	cbz	r3, 4015c8 <xQueueGenericReceive+0xdc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40158a:	f104 0010 	add.w	r0, r4, #16
  40158e:	4b3e      	ldr	r3, [pc, #248]	; (401688 <xQueueGenericReceive+0x19c>)
  401590:	4798      	blx	r3
  401592:	2801      	cmp	r0, #1
  401594:	d118      	bne.n	4015c8 <xQueueGenericReceive+0xdc>
						{
							queueYIELD_IF_USING_PREEMPTION();
  401596:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40159a:	4b3c      	ldr	r3, [pc, #240]	; (40168c <xQueueGenericReceive+0x1a0>)
  40159c:	601a      	str	r2, [r3, #0]
  40159e:	f3bf 8f4f 	dsb	sy
  4015a2:	f3bf 8f6f 	isb	sy
  4015a6:	e00f      	b.n	4015c8 <xQueueGenericReceive+0xdc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  4015a8:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4015aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4015ac:	b163      	cbz	r3, 4015c8 <xQueueGenericReceive+0xdc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4015ae:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4015b2:	4b35      	ldr	r3, [pc, #212]	; (401688 <xQueueGenericReceive+0x19c>)
  4015b4:	4798      	blx	r3
  4015b6:	b138      	cbz	r0, 4015c8 <xQueueGenericReceive+0xdc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
  4015b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4015bc:	4b33      	ldr	r3, [pc, #204]	; (40168c <xQueueGenericReceive+0x1a0>)
  4015be:	601a      	str	r2, [r3, #0]
  4015c0:	f3bf 8f4f 	dsb	sy
  4015c4:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
  4015c8:	4b31      	ldr	r3, [pc, #196]	; (401690 <xQueueGenericReceive+0x1a4>)
  4015ca:	4798      	blx	r3
				return pdPASS;
  4015cc:	2001      	movs	r0, #1
  4015ce:	e04f      	b.n	401670 <xQueueGenericReceive+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
  4015d0:	9b01      	ldr	r3, [sp, #4]
  4015d2:	b91b      	cbnz	r3, 4015dc <xQueueGenericReceive+0xf0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4015d4:	4b2e      	ldr	r3, [pc, #184]	; (401690 <xQueueGenericReceive+0x1a4>)
  4015d6:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  4015d8:	2000      	movs	r0, #0
  4015da:	e049      	b.n	401670 <xQueueGenericReceive+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
  4015dc:	b916      	cbnz	r6, 4015e4 <xQueueGenericReceive+0xf8>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4015de:	a802      	add	r0, sp, #8
  4015e0:	47d0      	blx	sl
					xEntryTimeSet = pdTRUE;
  4015e2:	2601      	movs	r6, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
  4015e4:	4b2a      	ldr	r3, [pc, #168]	; (401690 <xQueueGenericReceive+0x1a4>)
  4015e6:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4015e8:	4b2a      	ldr	r3, [pc, #168]	; (401694 <xQueueGenericReceive+0x1a8>)
  4015ea:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4015ec:	47a8      	blx	r5
  4015ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4015f0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4015f4:	d101      	bne.n	4015fa <xQueueGenericReceive+0x10e>
  4015f6:	2300      	movs	r3, #0
  4015f8:	6463      	str	r3, [r4, #68]	; 0x44
  4015fa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4015fc:	f1b3 3fff 	cmp.w	r3, #4294967295
  401600:	d101      	bne.n	401606 <xQueueGenericReceive+0x11a>
  401602:	2300      	movs	r3, #0
  401604:	64a3      	str	r3, [r4, #72]	; 0x48
  401606:	4b22      	ldr	r3, [pc, #136]	; (401690 <xQueueGenericReceive+0x1a4>)
  401608:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40160a:	a901      	add	r1, sp, #4
  40160c:	a802      	add	r0, sp, #8
  40160e:	4b22      	ldr	r3, [pc, #136]	; (401698 <xQueueGenericReceive+0x1ac>)
  401610:	4798      	blx	r3
  401612:	bb38      	cbnz	r0, 401664 <xQueueGenericReceive+0x178>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
  401614:	47a8      	blx	r5
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  401616:	6ba7      	ldr	r7, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
  401618:	4b1d      	ldr	r3, [pc, #116]	; (401690 <xQueueGenericReceive+0x1a4>)
  40161a:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  40161c:	b9e7      	cbnz	r7, 401658 <xQueueGenericReceive+0x16c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40161e:	6823      	ldr	r3, [r4, #0]
  401620:	b92b      	cbnz	r3, 40162e <xQueueGenericReceive+0x142>
					{
						taskENTER_CRITICAL();
  401622:	47a8      	blx	r5
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  401624:	6860      	ldr	r0, [r4, #4]
  401626:	4b1d      	ldr	r3, [pc, #116]	; (40169c <xQueueGenericReceive+0x1b0>)
  401628:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
  40162a:	4b19      	ldr	r3, [pc, #100]	; (401690 <xQueueGenericReceive+0x1a4>)
  40162c:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  40162e:	9901      	ldr	r1, [sp, #4]
  401630:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401634:	4b1a      	ldr	r3, [pc, #104]	; (4016a0 <xQueueGenericReceive+0x1b4>)
  401636:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401638:	4620      	mov	r0, r4
  40163a:	4b1a      	ldr	r3, [pc, #104]	; (4016a4 <xQueueGenericReceive+0x1b8>)
  40163c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40163e:	4b1a      	ldr	r3, [pc, #104]	; (4016a8 <xQueueGenericReceive+0x1bc>)
  401640:	4798      	blx	r3
  401642:	2800      	cmp	r0, #0
  401644:	d18b      	bne.n	40155e <xQueueGenericReceive+0x72>
				{
					portYIELD_WITHIN_API();
  401646:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40164a:	f8c9 3000 	str.w	r3, [r9]
  40164e:	f3bf 8f4f 	dsb	sy
  401652:	f3bf 8f6f 	isb	sy
  401656:	e782      	b.n	40155e <xQueueGenericReceive+0x72>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  401658:	4620      	mov	r0, r4
  40165a:	4b12      	ldr	r3, [pc, #72]	; (4016a4 <xQueueGenericReceive+0x1b8>)
  40165c:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40165e:	4b12      	ldr	r3, [pc, #72]	; (4016a8 <xQueueGenericReceive+0x1bc>)
  401660:	4798      	blx	r3
  401662:	e77c      	b.n	40155e <xQueueGenericReceive+0x72>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  401664:	4620      	mov	r0, r4
  401666:	4b0f      	ldr	r3, [pc, #60]	; (4016a4 <xQueueGenericReceive+0x1b8>)
  401668:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40166a:	4b0f      	ldr	r3, [pc, #60]	; (4016a8 <xQueueGenericReceive+0x1bc>)
  40166c:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  40166e:	2000      	movs	r0, #0
		}
	}
}
  401670:	b005      	add	sp, #20
  401672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401676:	bf00      	nop
  401678:	00402145 	.word	0x00402145
  40167c:	00400c1d 	.word	0x00400c1d
  401680:	00400fd9 	.word	0x00400fd9
  401684:	004022cd 	.word	0x004022cd
  401688:	00401fdd 	.word	0x00401fdd
  40168c:	e000ed04 	.word	0xe000ed04
  401690:	00400c69 	.word	0x00400c69
  401694:	00401a71 	.word	0x00401a71
  401698:	004020a5 	.word	0x004020a5
  40169c:	00402165 	.word	0x00402165
  4016a0:	00401ed9 	.word	0x00401ed9
  4016a4:	00401001 	.word	0x00401001
  4016a8:	00401bd5 	.word	0x00401bd5
  4016ac:	00402075 	.word	0x00402075

004016b0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
  4016b0:	b410      	push	{r4}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  4016b2:	4b0b      	ldr	r3, [pc, #44]	; (4016e0 <vQueueAddToRegistry+0x30>)
  4016b4:	681b      	ldr	r3, [r3, #0]
  4016b6:	b12b      	cbz	r3, 4016c4 <vQueueAddToRegistry+0x14>
  4016b8:	2301      	movs	r3, #1
  4016ba:	4c09      	ldr	r4, [pc, #36]	; (4016e0 <vQueueAddToRegistry+0x30>)
  4016bc:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  4016c0:	b942      	cbnz	r2, 4016d4 <vQueueAddToRegistry+0x24>
  4016c2:	e000      	b.n	4016c6 <vQueueAddToRegistry+0x16>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4016c4:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  4016c6:	4a06      	ldr	r2, [pc, #24]	; (4016e0 <vQueueAddToRegistry+0x30>)
  4016c8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  4016cc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4016d0:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
  4016d2:	e002      	b.n	4016da <vQueueAddToRegistry+0x2a>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4016d4:	3301      	adds	r3, #1
  4016d6:	2b08      	cmp	r3, #8
  4016d8:	d1f0      	bne.n	4016bc <vQueueAddToRegistry+0xc>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
  4016da:	f85d 4b04 	ldr.w	r4, [sp], #4
  4016de:	4770      	bx	lr
  4016e0:	20400a88 	.word	0x20400a88

004016e4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
  4016e4:	b570      	push	{r4, r5, r6, lr}
  4016e6:	4604      	mov	r4, r0
  4016e8:	460d      	mov	r5, r1
  4016ea:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  4016ec:	4b0d      	ldr	r3, [pc, #52]	; (401724 <vQueueWaitForMessageRestricted+0x40>)
  4016ee:	4798      	blx	r3
  4016f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4016f2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4016f6:	d101      	bne.n	4016fc <vQueueWaitForMessageRestricted+0x18>
  4016f8:	2300      	movs	r3, #0
  4016fa:	6463      	str	r3, [r4, #68]	; 0x44
  4016fc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4016fe:	f1b3 3fff 	cmp.w	r3, #4294967295
  401702:	d101      	bne.n	401708 <vQueueWaitForMessageRestricted+0x24>
  401704:	2300      	movs	r3, #0
  401706:	64a3      	str	r3, [r4, #72]	; 0x48
  401708:	4b07      	ldr	r3, [pc, #28]	; (401728 <vQueueWaitForMessageRestricted+0x44>)
  40170a:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  40170c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40170e:	b92b      	cbnz	r3, 40171c <vQueueWaitForMessageRestricted+0x38>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  401710:	4632      	mov	r2, r6
  401712:	4629      	mov	r1, r5
  401714:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401718:	4b04      	ldr	r3, [pc, #16]	; (40172c <vQueueWaitForMessageRestricted+0x48>)
  40171a:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
  40171c:	4620      	mov	r0, r4
  40171e:	4b04      	ldr	r3, [pc, #16]	; (401730 <vQueueWaitForMessageRestricted+0x4c>)
  401720:	4798      	blx	r3
  401722:	bd70      	pop	{r4, r5, r6, pc}
  401724:	00400c1d 	.word	0x00400c1d
  401728:	00400c69 	.word	0x00400c69
  40172c:	00401f5d 	.word	0x00401f5d
  401730:	00401001 	.word	0x00401001

00401734 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401734:	4b08      	ldr	r3, [pc, #32]	; (401758 <prvResetNextTaskUnblockTime+0x24>)
  401736:	681b      	ldr	r3, [r3, #0]
  401738:	681b      	ldr	r3, [r3, #0]
  40173a:	b923      	cbnz	r3, 401746 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
  40173c:	f04f 32ff 	mov.w	r2, #4294967295
  401740:	4b06      	ldr	r3, [pc, #24]	; (40175c <prvResetNextTaskUnblockTime+0x28>)
  401742:	601a      	str	r2, [r3, #0]
  401744:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401746:	4b04      	ldr	r3, [pc, #16]	; (401758 <prvResetNextTaskUnblockTime+0x24>)
  401748:	681b      	ldr	r3, [r3, #0]
  40174a:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  40174c:	68db      	ldr	r3, [r3, #12]
  40174e:	685a      	ldr	r2, [r3, #4]
  401750:	4b02      	ldr	r3, [pc, #8]	; (40175c <prvResetNextTaskUnblockTime+0x28>)
  401752:	601a      	str	r2, [r3, #0]
  401754:	4770      	bx	lr
  401756:	bf00      	nop
  401758:	20400914 	.word	0x20400914
  40175c:	204009d4 	.word	0x204009d4

00401760 <prvAddCurrentTaskToDelayedList>:
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
  401760:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  401762:	4b0f      	ldr	r3, [pc, #60]	; (4017a0 <prvAddCurrentTaskToDelayedList+0x40>)
  401764:	681b      	ldr	r3, [r3, #0]
  401766:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  401768:	4b0e      	ldr	r3, [pc, #56]	; (4017a4 <prvAddCurrentTaskToDelayedList+0x44>)
  40176a:	681b      	ldr	r3, [r3, #0]
  40176c:	4298      	cmp	r0, r3
  40176e:	d207      	bcs.n	401780 <prvAddCurrentTaskToDelayedList+0x20>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401770:	4b0d      	ldr	r3, [pc, #52]	; (4017a8 <prvAddCurrentTaskToDelayedList+0x48>)
  401772:	6818      	ldr	r0, [r3, #0]
  401774:	4b0a      	ldr	r3, [pc, #40]	; (4017a0 <prvAddCurrentTaskToDelayedList+0x40>)
  401776:	6819      	ldr	r1, [r3, #0]
  401778:	3104      	adds	r1, #4
  40177a:	4b0c      	ldr	r3, [pc, #48]	; (4017ac <prvAddCurrentTaskToDelayedList+0x4c>)
  40177c:	4798      	blx	r3
  40177e:	bd10      	pop	{r4, pc}
  401780:	4604      	mov	r4, r0
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401782:	4b0b      	ldr	r3, [pc, #44]	; (4017b0 <prvAddCurrentTaskToDelayedList+0x50>)
  401784:	6818      	ldr	r0, [r3, #0]
  401786:	4b06      	ldr	r3, [pc, #24]	; (4017a0 <prvAddCurrentTaskToDelayedList+0x40>)
  401788:	6819      	ldr	r1, [r3, #0]
  40178a:	3104      	adds	r1, #4
  40178c:	4b07      	ldr	r3, [pc, #28]	; (4017ac <prvAddCurrentTaskToDelayedList+0x4c>)
  40178e:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  401790:	4b08      	ldr	r3, [pc, #32]	; (4017b4 <prvAddCurrentTaskToDelayedList+0x54>)
  401792:	681b      	ldr	r3, [r3, #0]
  401794:	429c      	cmp	r4, r3
  401796:	d201      	bcs.n	40179c <prvAddCurrentTaskToDelayedList+0x3c>
		{
			xNextTaskUnblockTime = xTimeToWake;
  401798:	4b06      	ldr	r3, [pc, #24]	; (4017b4 <prvAddCurrentTaskToDelayedList+0x54>)
  40179a:	601c      	str	r4, [r3, #0]
  40179c:	bd10      	pop	{r4, pc}
  40179e:	bf00      	nop
  4017a0:	204009b4 	.word	0x204009b4
  4017a4:	204009d0 	.word	0x204009d0
  4017a8:	20400934 	.word	0x20400934
  4017ac:	00400b09 	.word	0x00400b09
  4017b0:	20400914 	.word	0x20400914
  4017b4:	204009d4 	.word	0x204009d4

004017b8 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
  4017b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017bc:	b083      	sub	sp, #12
  4017be:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4017c0:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4017c4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
  4017c6:	b950      	cbnz	r0, 4017de <xTaskGenericCreate+0x26>
  4017c8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017cc:	b672      	cpsid	i
  4017ce:	f383 8811 	msr	BASEPRI, r3
  4017d2:	f3bf 8f6f 	isb	sy
  4017d6:	f3bf 8f4f 	dsb	sy
  4017da:	b662      	cpsie	i
  4017dc:	e7fe      	b.n	4017dc <xTaskGenericCreate+0x24>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  4017de:	2f04      	cmp	r7, #4
  4017e0:	d90a      	bls.n	4017f8 <xTaskGenericCreate+0x40>
  4017e2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017e6:	b672      	cpsid	i
  4017e8:	f383 8811 	msr	BASEPRI, r3
  4017ec:	f3bf 8f6f 	isb	sy
  4017f0:	f3bf 8f4f 	dsb	sy
  4017f4:	b662      	cpsie	i
  4017f6:	e7fe      	b.n	4017f6 <xTaskGenericCreate+0x3e>
  4017f8:	9001      	str	r0, [sp, #4]
  4017fa:	9300      	str	r3, [sp, #0]
  4017fc:	4690      	mov	r8, r2
  4017fe:	460e      	mov	r6, r1
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401800:	b935      	cbnz	r5, 401810 <xTaskGenericCreate+0x58>
  401802:	0090      	lsls	r0, r2, #2
  401804:	4b5f      	ldr	r3, [pc, #380]	; (401984 <xTaskGenericCreate+0x1cc>)
  401806:	4798      	blx	r3

		if( pxStack != NULL )
  401808:	4605      	mov	r5, r0
  40180a:	2800      	cmp	r0, #0
  40180c:	f000 80b4 	beq.w	401978 <xTaskGenericCreate+0x1c0>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  401810:	2058      	movs	r0, #88	; 0x58
  401812:	4b5c      	ldr	r3, [pc, #368]	; (401984 <xTaskGenericCreate+0x1cc>)
  401814:	4798      	blx	r3

			if( pxNewTCB != NULL )
  401816:	4604      	mov	r4, r0
  401818:	b1a0      	cbz	r0, 401844 <xTaskGenericCreate+0x8c>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
  40181a:	6305      	str	r5, [r0, #48]	; 0x30
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  40181c:	ea4f 0288 	mov.w	r2, r8, lsl #2
  401820:	21a5      	movs	r1, #165	; 0xa5
  401822:	4628      	mov	r0, r5
  401824:	4b58      	ldr	r3, [pc, #352]	; (401988 <xTaskGenericCreate+0x1d0>)
  401826:	4798      	blx	r3
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  401828:	f06f 4540 	mvn.w	r5, #3221225472	; 0xc0000000
  40182c:	4445      	add	r5, r8
  40182e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401830:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  401834:	f023 0507 	bic.w	r5, r3, #7
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401838:	7833      	ldrb	r3, [r6, #0]
  40183a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
  40183e:	7833      	ldrb	r3, [r6, #0]
  401840:	b923      	cbnz	r3, 40184c <xTaskGenericCreate+0x94>
  401842:	e00f      	b.n	401864 <xTaskGenericCreate+0xac>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
  401844:	4628      	mov	r0, r5
  401846:	4b51      	ldr	r3, [pc, #324]	; (40198c <xTaskGenericCreate+0x1d4>)
  401848:	4798      	blx	r3
  40184a:	e095      	b.n	401978 <xTaskGenericCreate+0x1c0>
  40184c:	4633      	mov	r3, r6
  40184e:	f104 0234 	add.w	r2, r4, #52	; 0x34
  401852:	3609      	adds	r6, #9
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401854:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  401858:	f802 1f01 	strb.w	r1, [r2, #1]!

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
  40185c:	7819      	ldrb	r1, [r3, #0]
  40185e:	b109      	cbz	r1, 401864 <xTaskGenericCreate+0xac>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  401860:	429e      	cmp	r6, r3
  401862:	d1f7      	bne.n	401854 <xTaskGenericCreate+0x9c>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  401864:	f04f 0800 	mov.w	r8, #0
  401868:	f884 803d 	strb.w	r8, [r4, #61]	; 0x3d
  40186c:	463e      	mov	r6, r7
  40186e:	2f04      	cmp	r7, #4
  401870:	bf28      	it	cs
  401872:	2604      	movcs	r6, #4
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
  401874:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  401876:	64a6      	str	r6, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  401878:	f8c4 804c 	str.w	r8, [r4, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  40187c:	f104 0904 	add.w	r9, r4, #4
  401880:	4648      	mov	r0, r9
  401882:	f8df b154 	ldr.w	fp, [pc, #340]	; 4019d8 <xTaskGenericCreate+0x220>
  401886:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401888:	f104 0018 	add.w	r0, r4, #24
  40188c:	47d8      	blx	fp

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  40188e:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401890:	f1c6 0605 	rsb	r6, r6, #5
  401894:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401896:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
  401898:	f8c4 8050 	str.w	r8, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  40189c:	f884 8054 	strb.w	r8, [r4, #84]	; 0x54
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  4018a0:	9a00      	ldr	r2, [sp, #0]
  4018a2:	9901      	ldr	r1, [sp, #4]
  4018a4:	4628      	mov	r0, r5
  4018a6:	4b3a      	ldr	r3, [pc, #232]	; (401990 <xTaskGenericCreate+0x1d8>)
  4018a8:	4798      	blx	r3
  4018aa:	6020      	str	r0, [r4, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
  4018ac:	f1ba 0f00 	cmp.w	sl, #0
  4018b0:	d001      	beq.n	4018b6 <xTaskGenericCreate+0xfe>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  4018b2:	f8ca 4000 	str.w	r4, [sl]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
  4018b6:	4b37      	ldr	r3, [pc, #220]	; (401994 <xTaskGenericCreate+0x1dc>)
  4018b8:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  4018ba:	4a37      	ldr	r2, [pc, #220]	; (401998 <xTaskGenericCreate+0x1e0>)
  4018bc:	6813      	ldr	r3, [r2, #0]
  4018be:	3301      	adds	r3, #1
  4018c0:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  4018c2:	4b36      	ldr	r3, [pc, #216]	; (40199c <xTaskGenericCreate+0x1e4>)
  4018c4:	681b      	ldr	r3, [r3, #0]
  4018c6:	bb0b      	cbnz	r3, 40190c <xTaskGenericCreate+0x154>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  4018c8:	4b34      	ldr	r3, [pc, #208]	; (40199c <xTaskGenericCreate+0x1e4>)
  4018ca:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  4018cc:	6813      	ldr	r3, [r2, #0]
  4018ce:	2b01      	cmp	r3, #1
  4018d0:	d126      	bne.n	401920 <xTaskGenericCreate+0x168>
  4018d2:	4d33      	ldr	r5, [pc, #204]	; (4019a0 <xTaskGenericCreate+0x1e8>)
  4018d4:	f105 0864 	add.w	r8, r5, #100	; 0x64
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  4018d8:	4e32      	ldr	r6, [pc, #200]	; (4019a4 <xTaskGenericCreate+0x1ec>)
  4018da:	4628      	mov	r0, r5
  4018dc:	47b0      	blx	r6
  4018de:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
  4018e0:	4545      	cmp	r5, r8
  4018e2:	d1fa      	bne.n	4018da <xTaskGenericCreate+0x122>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
  4018e4:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 4019dc <xTaskGenericCreate+0x224>
  4018e8:	4640      	mov	r0, r8
  4018ea:	4d2e      	ldr	r5, [pc, #184]	; (4019a4 <xTaskGenericCreate+0x1ec>)
  4018ec:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList2 );
  4018ee:	4e2e      	ldr	r6, [pc, #184]	; (4019a8 <xTaskGenericCreate+0x1f0>)
  4018f0:	4630      	mov	r0, r6
  4018f2:	47a8      	blx	r5
	vListInitialise( &xPendingReadyList );
  4018f4:	482d      	ldr	r0, [pc, #180]	; (4019ac <xTaskGenericCreate+0x1f4>)
  4018f6:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
  4018f8:	482d      	ldr	r0, [pc, #180]	; (4019b0 <xTaskGenericCreate+0x1f8>)
  4018fa:	47a8      	blx	r5
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
  4018fc:	482d      	ldr	r0, [pc, #180]	; (4019b4 <xTaskGenericCreate+0x1fc>)
  4018fe:	47a8      	blx	r5
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  401900:	4b2d      	ldr	r3, [pc, #180]	; (4019b8 <xTaskGenericCreate+0x200>)
  401902:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401906:	4b2d      	ldr	r3, [pc, #180]	; (4019bc <xTaskGenericCreate+0x204>)
  401908:	601e      	str	r6, [r3, #0]
  40190a:	e009      	b.n	401920 <xTaskGenericCreate+0x168>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  40190c:	4b2c      	ldr	r3, [pc, #176]	; (4019c0 <xTaskGenericCreate+0x208>)
  40190e:	681b      	ldr	r3, [r3, #0]
  401910:	b933      	cbnz	r3, 401920 <xTaskGenericCreate+0x168>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401912:	4b22      	ldr	r3, [pc, #136]	; (40199c <xTaskGenericCreate+0x1e4>)
  401914:	681b      	ldr	r3, [r3, #0]
  401916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401918:	429f      	cmp	r7, r3
  40191a:	d301      	bcc.n	401920 <xTaskGenericCreate+0x168>
					{
						pxCurrentTCB = pxNewTCB;
  40191c:	4b1f      	ldr	r3, [pc, #124]	; (40199c <xTaskGenericCreate+0x1e4>)
  40191e:	601c      	str	r4, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
  401920:	4a28      	ldr	r2, [pc, #160]	; (4019c4 <xTaskGenericCreate+0x20c>)
  401922:	6813      	ldr	r3, [r2, #0]
  401924:	3301      	adds	r3, #1
  401926:	6013      	str	r3, [r2, #0]

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401928:	6423      	str	r3, [r4, #64]	; 0x40
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
  40192a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40192c:	4926      	ldr	r1, [pc, #152]	; (4019c8 <xTaskGenericCreate+0x210>)
  40192e:	680b      	ldr	r3, [r1, #0]
  401930:	2201      	movs	r2, #1
  401932:	4082      	lsls	r2, r0
  401934:	4313      	orrs	r3, r2
  401936:	600b      	str	r3, [r1, #0]
  401938:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40193c:	4649      	mov	r1, r9
  40193e:	4b18      	ldr	r3, [pc, #96]	; (4019a0 <xTaskGenericCreate+0x1e8>)
  401940:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401944:	4b21      	ldr	r3, [pc, #132]	; (4019cc <xTaskGenericCreate+0x214>)
  401946:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  401948:	4b21      	ldr	r3, [pc, #132]	; (4019d0 <xTaskGenericCreate+0x218>)
  40194a:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
  40194c:	4b1c      	ldr	r3, [pc, #112]	; (4019c0 <xTaskGenericCreate+0x208>)
  40194e:	681b      	ldr	r3, [r3, #0]
  401950:	b173      	cbz	r3, 401970 <xTaskGenericCreate+0x1b8>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  401952:	4b12      	ldr	r3, [pc, #72]	; (40199c <xTaskGenericCreate+0x1e4>)
  401954:	681b      	ldr	r3, [r3, #0]
  401956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401958:	429f      	cmp	r7, r3
  40195a:	d90b      	bls.n	401974 <xTaskGenericCreate+0x1bc>
			{
				taskYIELD_IF_USING_PREEMPTION();
  40195c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401960:	4b1c      	ldr	r3, [pc, #112]	; (4019d4 <xTaskGenericCreate+0x21c>)
  401962:	601a      	str	r2, [r3, #0]
  401964:	f3bf 8f4f 	dsb	sy
  401968:	f3bf 8f6f 	isb	sy
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );

			xReturn = pdPASS;
  40196c:	2001      	movs	r0, #1
  40196e:	e005      	b.n	40197c <xTaskGenericCreate+0x1c4>
  401970:	2001      	movs	r0, #1
  401972:	e003      	b.n	40197c <xTaskGenericCreate+0x1c4>
  401974:	2001      	movs	r0, #1
  401976:	e001      	b.n	40197c <xTaskGenericCreate+0x1c4>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401978:	f04f 30ff 	mov.w	r0, #4294967295
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
  40197c:	b003      	add	sp, #12
  40197e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401982:	bf00      	nop
  401984:	00400e79 	.word	0x00400e79
  401988:	004033ad 	.word	0x004033ad
  40198c:	00400ea9 	.word	0x00400ea9
  401990:	00400bd1 	.word	0x00400bd1
  401994:	00400c1d 	.word	0x00400c1d
  401998:	204009dc 	.word	0x204009dc
  40199c:	204009b4 	.word	0x204009b4
  4019a0:	2040093c 	.word	0x2040093c
  4019a4:	00400ad1 	.word	0x00400ad1
  4019a8:	204009e0 	.word	0x204009e0
  4019ac:	204009b8 	.word	0x204009b8
  4019b0:	204009a0 	.word	0x204009a0
  4019b4:	204009f4 	.word	0x204009f4
  4019b8:	20400914 	.word	0x20400914
  4019bc:	20400934 	.word	0x20400934
  4019c0:	20400918 	.word	0x20400918
  4019c4:	204009d8 	.word	0x204009d8
  4019c8:	20400a08 	.word	0x20400a08
  4019cc:	00400af1 	.word	0x00400af1
  4019d0:	00400c69 	.word	0x00400c69
  4019d4:	e000ed04 	.word	0xe000ed04
  4019d8:	00400ae9 	.word	0x00400ae9
  4019dc:	20400920 	.word	0x20400920

004019e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
  4019e0:	b510      	push	{r4, lr}
  4019e2:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  4019e4:	2300      	movs	r3, #0
  4019e6:	9303      	str	r3, [sp, #12]
  4019e8:	9302      	str	r3, [sp, #8]
  4019ea:	9301      	str	r3, [sp, #4]
  4019ec:	9300      	str	r3, [sp, #0]
  4019ee:	2282      	movs	r2, #130	; 0x82
  4019f0:	4917      	ldr	r1, [pc, #92]	; (401a50 <vTaskStartScheduler+0x70>)
  4019f2:	4818      	ldr	r0, [pc, #96]	; (401a54 <vTaskStartScheduler+0x74>)
  4019f4:	4c18      	ldr	r4, [pc, #96]	; (401a58 <vTaskStartScheduler+0x78>)
  4019f6:	47a0      	blx	r4
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  4019f8:	2801      	cmp	r0, #1
  4019fa:	d11a      	bne.n	401a32 <vTaskStartScheduler+0x52>
		{
			xReturn = xTimerCreateTimerTask();
  4019fc:	4b17      	ldr	r3, [pc, #92]	; (401a5c <vTaskStartScheduler+0x7c>)
  4019fe:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
  401a00:	2801      	cmp	r0, #1
  401a02:	d116      	bne.n	401a32 <vTaskStartScheduler+0x52>
  401a04:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a08:	b672      	cpsid	i
  401a0a:	f383 8811 	msr	BASEPRI, r3
  401a0e:	f3bf 8f6f 	isb	sy
  401a12:	f3bf 8f4f 	dsb	sy
  401a16:	b662      	cpsie	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
  401a18:	f04f 32ff 	mov.w	r2, #4294967295
  401a1c:	4b10      	ldr	r3, [pc, #64]	; (401a60 <vTaskStartScheduler+0x80>)
  401a1e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  401a20:	2201      	movs	r2, #1
  401a22:	4b10      	ldr	r3, [pc, #64]	; (401a64 <vTaskStartScheduler+0x84>)
  401a24:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  401a26:	2200      	movs	r2, #0
  401a28:	4b0f      	ldr	r3, [pc, #60]	; (401a68 <vTaskStartScheduler+0x88>)
  401a2a:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  401a2c:	4b0f      	ldr	r3, [pc, #60]	; (401a6c <vTaskStartScheduler+0x8c>)
  401a2e:	4798      	blx	r3
  401a30:	e00b      	b.n	401a4a <vTaskStartScheduler+0x6a>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
  401a32:	b950      	cbnz	r0, 401a4a <vTaskStartScheduler+0x6a>
  401a34:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a38:	b672      	cpsid	i
  401a3a:	f383 8811 	msr	BASEPRI, r3
  401a3e:	f3bf 8f6f 	isb	sy
  401a42:	f3bf 8f4f 	dsb	sy
  401a46:	b662      	cpsie	i
  401a48:	e7fe      	b.n	401a48 <vTaskStartScheduler+0x68>
	}
}
  401a4a:	b004      	add	sp, #16
  401a4c:	bd10      	pop	{r4, pc}
  401a4e:	bf00      	nop
  401a50:	00405cf0 	.word	0x00405cf0
  401a54:	00401d7d 	.word	0x00401d7d
  401a58:	004017b9 	.word	0x004017b9
  401a5c:	004023b5 	.word	0x004023b5
  401a60:	204009d4 	.word	0x204009d4
  401a64:	20400918 	.word	0x20400918
  401a68:	204009d0 	.word	0x204009d0
  401a6c:	00400d51 	.word	0x00400d51

00401a70 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
  401a70:	4a02      	ldr	r2, [pc, #8]	; (401a7c <vTaskSuspendAll+0xc>)
  401a72:	6813      	ldr	r3, [r2, #0]
  401a74:	3301      	adds	r3, #1
  401a76:	6013      	str	r3, [r2, #0]
  401a78:	4770      	bx	lr
  401a7a:	bf00      	nop
  401a7c:	204009cc 	.word	0x204009cc

00401a80 <xTaskGetTickCount>:
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
  401a80:	4b01      	ldr	r3, [pc, #4]	; (401a88 <xTaskGetTickCount+0x8>)
  401a82:	6818      	ldr	r0, [r3, #0]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
}
  401a84:	4770      	bx	lr
  401a86:	bf00      	nop
  401a88:	204009d0 	.word	0x204009d0

00401a8c <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
  401a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401a90:	4b41      	ldr	r3, [pc, #260]	; (401b98 <xTaskIncrementTick+0x10c>)
  401a92:	681b      	ldr	r3, [r3, #0]
  401a94:	2b00      	cmp	r3, #0
  401a96:	d16f      	bne.n	401b78 <xTaskIncrementTick+0xec>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
  401a98:	4b40      	ldr	r3, [pc, #256]	; (401b9c <xTaskIncrementTick+0x110>)
  401a9a:	681a      	ldr	r2, [r3, #0]
  401a9c:	3201      	adds	r2, #1
  401a9e:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
  401aa0:	681e      	ldr	r6, [r3, #0]

			if( xConstTickCount == ( TickType_t ) 0U )
  401aa2:	b9d6      	cbnz	r6, 401ada <xTaskIncrementTick+0x4e>
			{
				taskSWITCH_DELAYED_LISTS();
  401aa4:	4b3e      	ldr	r3, [pc, #248]	; (401ba0 <xTaskIncrementTick+0x114>)
  401aa6:	681b      	ldr	r3, [r3, #0]
  401aa8:	681b      	ldr	r3, [r3, #0]
  401aaa:	b153      	cbz	r3, 401ac2 <xTaskIncrementTick+0x36>
  401aac:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ab0:	b672      	cpsid	i
  401ab2:	f383 8811 	msr	BASEPRI, r3
  401ab6:	f3bf 8f6f 	isb	sy
  401aba:	f3bf 8f4f 	dsb	sy
  401abe:	b662      	cpsie	i
  401ac0:	e7fe      	b.n	401ac0 <xTaskIncrementTick+0x34>
  401ac2:	4a37      	ldr	r2, [pc, #220]	; (401ba0 <xTaskIncrementTick+0x114>)
  401ac4:	6811      	ldr	r1, [r2, #0]
  401ac6:	4b37      	ldr	r3, [pc, #220]	; (401ba4 <xTaskIncrementTick+0x118>)
  401ac8:	6818      	ldr	r0, [r3, #0]
  401aca:	6010      	str	r0, [r2, #0]
  401acc:	6019      	str	r1, [r3, #0]
  401ace:	4a36      	ldr	r2, [pc, #216]	; (401ba8 <xTaskIncrementTick+0x11c>)
  401ad0:	6813      	ldr	r3, [r2, #0]
  401ad2:	3301      	adds	r3, #1
  401ad4:	6013      	str	r3, [r2, #0]
  401ad6:	4b35      	ldr	r3, [pc, #212]	; (401bac <xTaskIncrementTick+0x120>)
  401ad8:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
  401ada:	4b35      	ldr	r3, [pc, #212]	; (401bb0 <xTaskIncrementTick+0x124>)
  401adc:	681b      	ldr	r3, [r3, #0]
  401ade:	429e      	cmp	r6, r3
  401ae0:	d201      	bcs.n	401ae6 <xTaskIncrementTick+0x5a>

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
  401ae2:	2400      	movs	r4, #0
  401ae4:	e037      	b.n	401b56 <xTaskIncrementTick+0xca>
  401ae6:	2400      	movs	r4, #0
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401ae8:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 401ba0 <xTaskIncrementTick+0x114>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401aec:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 401bd0 <xTaskIncrementTick+0x144>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
  401af0:	4f30      	ldr	r7, [pc, #192]	; (401bb4 <xTaskIncrementTick+0x128>)
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401af2:	f8d9 3000 	ldr.w	r3, [r9]
  401af6:	681b      	ldr	r3, [r3, #0]
  401af8:	b923      	cbnz	r3, 401b04 <xTaskIncrementTick+0x78>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
  401afa:	f04f 32ff 	mov.w	r2, #4294967295
  401afe:	4b2c      	ldr	r3, [pc, #176]	; (401bb0 <xTaskIncrementTick+0x124>)
  401b00:	601a      	str	r2, [r3, #0]
						break;
  401b02:	e028      	b.n	401b56 <xTaskIncrementTick+0xca>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401b04:	f8d9 3000 	ldr.w	r3, [r9]
  401b08:	68db      	ldr	r3, [r3, #12]
  401b0a:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  401b0c:	686b      	ldr	r3, [r5, #4]

						if( xConstTickCount < xItemValue )
  401b0e:	429e      	cmp	r6, r3
  401b10:	d202      	bcs.n	401b18 <xTaskIncrementTick+0x8c>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
  401b12:	4a27      	ldr	r2, [pc, #156]	; (401bb0 <xTaskIncrementTick+0x124>)
  401b14:	6013      	str	r3, [r2, #0]
							break;
  401b16:	e01e      	b.n	401b56 <xTaskIncrementTick+0xca>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401b18:	f105 0a04 	add.w	sl, r5, #4
  401b1c:	4650      	mov	r0, sl
  401b1e:	47c0      	blx	r8

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401b20:	6aab      	ldr	r3, [r5, #40]	; 0x28
  401b22:	b113      	cbz	r3, 401b2a <xTaskIncrementTick+0x9e>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401b24:	f105 0018 	add.w	r0, r5, #24
  401b28:	47c0      	blx	r8
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
  401b2a:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  401b2c:	683b      	ldr	r3, [r7, #0]
  401b2e:	2201      	movs	r2, #1
  401b30:	4082      	lsls	r2, r0
  401b32:	4313      	orrs	r3, r2
  401b34:	603b      	str	r3, [r7, #0]
  401b36:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401b3a:	4651      	mov	r1, sl
  401b3c:	4b1e      	ldr	r3, [pc, #120]	; (401bb8 <xTaskIncrementTick+0x12c>)
  401b3e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401b42:	4b1e      	ldr	r3, [pc, #120]	; (401bbc <xTaskIncrementTick+0x130>)
  401b44:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401b46:	4b1e      	ldr	r3, [pc, #120]	; (401bc0 <xTaskIncrementTick+0x134>)
  401b48:	681b      	ldr	r3, [r3, #0]
  401b4a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  401b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							{
								xSwitchRequired = pdTRUE;
  401b4e:	429a      	cmp	r2, r3
  401b50:	bf28      	it	cs
  401b52:	2401      	movcs	r4, #1
  401b54:	e7cd      	b.n	401af2 <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  401b56:	4b1a      	ldr	r3, [pc, #104]	; (401bc0 <xTaskIncrementTick+0x134>)
  401b58:	681b      	ldr	r3, [r3, #0]
  401b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401b5c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401b60:	4a15      	ldr	r2, [pc, #84]	; (401bb8 <xTaskIncrementTick+0x12c>)
  401b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
			{
				xSwitchRequired = pdTRUE;
  401b66:	2b02      	cmp	r3, #2
  401b68:	bf28      	it	cs
  401b6a:	2401      	movcs	r4, #1

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  401b6c:	4b15      	ldr	r3, [pc, #84]	; (401bc4 <xTaskIncrementTick+0x138>)
  401b6e:	681b      	ldr	r3, [r3, #0]
  401b70:	b94b      	cbnz	r3, 401b86 <xTaskIncrementTick+0xfa>
			{
				vApplicationTickHook();
  401b72:	4b15      	ldr	r3, [pc, #84]	; (401bc8 <xTaskIncrementTick+0x13c>)
  401b74:	4798      	blx	r3
  401b76:	e006      	b.n	401b86 <xTaskIncrementTick+0xfa>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
  401b78:	4a12      	ldr	r2, [pc, #72]	; (401bc4 <xTaskIncrementTick+0x138>)
  401b7a:	6813      	ldr	r3, [r2, #0]
  401b7c:	3301      	adds	r3, #1
  401b7e:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  401b80:	4b11      	ldr	r3, [pc, #68]	; (401bc8 <xTaskIncrementTick+0x13c>)
  401b82:	4798      	blx	r3

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
  401b84:	2400      	movs	r4, #0
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
  401b86:	4b11      	ldr	r3, [pc, #68]	; (401bcc <xTaskIncrementTick+0x140>)
  401b88:	681b      	ldr	r3, [r3, #0]
		{
			xSwitchRequired = pdTRUE;
  401b8a:	2b00      	cmp	r3, #0
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
  401b8c:	bf0c      	ite	eq
  401b8e:	4620      	moveq	r0, r4
  401b90:	2001      	movne	r0, #1
  401b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401b96:	bf00      	nop
  401b98:	204009cc 	.word	0x204009cc
  401b9c:	204009d0 	.word	0x204009d0
  401ba0:	20400914 	.word	0x20400914
  401ba4:	20400934 	.word	0x20400934
  401ba8:	20400910 	.word	0x20400910
  401bac:	00401735 	.word	0x00401735
  401bb0:	204009d4 	.word	0x204009d4
  401bb4:	20400a08 	.word	0x20400a08
  401bb8:	2040093c 	.word	0x2040093c
  401bbc:	00400af1 	.word	0x00400af1
  401bc0:	204009b4 	.word	0x204009b4
  401bc4:	20400938 	.word	0x20400938
  401bc8:	00402a15 	.word	0x00402a15
  401bcc:	20400a0c 	.word	0x20400a0c
  401bd0:	00400b3d 	.word	0x00400b3d

00401bd4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
  401bd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  401bd8:	4b36      	ldr	r3, [pc, #216]	; (401cb4 <xTaskResumeAll+0xe0>)
  401bda:	681b      	ldr	r3, [r3, #0]
  401bdc:	b953      	cbnz	r3, 401bf4 <xTaskResumeAll+0x20>
  401bde:	f04f 0380 	mov.w	r3, #128	; 0x80
  401be2:	b672      	cpsid	i
  401be4:	f383 8811 	msr	BASEPRI, r3
  401be8:	f3bf 8f6f 	isb	sy
  401bec:	f3bf 8f4f 	dsb	sy
  401bf0:	b662      	cpsie	i
  401bf2:	e7fe      	b.n	401bf2 <xTaskResumeAll+0x1e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  401bf4:	4b30      	ldr	r3, [pc, #192]	; (401cb8 <xTaskResumeAll+0xe4>)
  401bf6:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  401bf8:	4b2e      	ldr	r3, [pc, #184]	; (401cb4 <xTaskResumeAll+0xe0>)
  401bfa:	681a      	ldr	r2, [r3, #0]
  401bfc:	3a01      	subs	r2, #1
  401bfe:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401c00:	681b      	ldr	r3, [r3, #0]
  401c02:	2b00      	cmp	r3, #0
  401c04:	d14d      	bne.n	401ca2 <xTaskResumeAll+0xce>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  401c06:	4b2d      	ldr	r3, [pc, #180]	; (401cbc <xTaskResumeAll+0xe8>)
  401c08:	681b      	ldr	r3, [r3, #0]
  401c0a:	bb0b      	cbnz	r3, 401c50 <xTaskResumeAll+0x7c>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
  401c0c:	2400      	movs	r4, #0
  401c0e:	e04b      	b.n	401ca8 <xTaskResumeAll+0xd4>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  401c10:	68fb      	ldr	r3, [r7, #12]
  401c12:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401c14:	f104 0018 	add.w	r0, r4, #24
  401c18:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401c1a:	f104 0804 	add.w	r8, r4, #4
  401c1e:	4640      	mov	r0, r8
  401c20:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  401c22:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401c24:	682b      	ldr	r3, [r5, #0]
  401c26:	2201      	movs	r2, #1
  401c28:	4082      	lsls	r2, r0
  401c2a:	4313      	orrs	r3, r2
  401c2c:	602b      	str	r3, [r5, #0]
  401c2e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401c32:	4641      	mov	r1, r8
  401c34:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  401c38:	4b21      	ldr	r3, [pc, #132]	; (401cc0 <xTaskResumeAll+0xec>)
  401c3a:	4798      	blx	r3

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401c3c:	4b21      	ldr	r3, [pc, #132]	; (401cc4 <xTaskResumeAll+0xf0>)
  401c3e:	681b      	ldr	r3, [r3, #0]
  401c40:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401c44:	429a      	cmp	r2, r3
  401c46:	d308      	bcc.n	401c5a <xTaskResumeAll+0x86>
					{
						xYieldPending = pdTRUE;
  401c48:	2201      	movs	r2, #1
  401c4a:	4b1f      	ldr	r3, [pc, #124]	; (401cc8 <xTaskResumeAll+0xf4>)
  401c4c:	601a      	str	r2, [r3, #0]
  401c4e:	e004      	b.n	401c5a <xTaskResumeAll+0x86>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401c50:	4f1e      	ldr	r7, [pc, #120]	; (401ccc <xTaskResumeAll+0xf8>)
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401c52:	4e1f      	ldr	r6, [pc, #124]	; (401cd0 <xTaskResumeAll+0xfc>)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
  401c54:	4d1f      	ldr	r5, [pc, #124]	; (401cd4 <xTaskResumeAll+0x100>)
  401c56:	f8df 9090 	ldr.w	r9, [pc, #144]	; 401ce8 <xTaskResumeAll+0x114>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401c5a:	683b      	ldr	r3, [r7, #0]
  401c5c:	2b00      	cmp	r3, #0
  401c5e:	d1d7      	bne.n	401c10 <xTaskResumeAll+0x3c>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  401c60:	4b1d      	ldr	r3, [pc, #116]	; (401cd8 <xTaskResumeAll+0x104>)
  401c62:	681b      	ldr	r3, [r3, #0]
  401c64:	b17b      	cbz	r3, 401c86 <xTaskResumeAll+0xb2>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401c66:	4b1c      	ldr	r3, [pc, #112]	; (401cd8 <xTaskResumeAll+0x104>)
  401c68:	681b      	ldr	r3, [r3, #0]
  401c6a:	b163      	cbz	r3, 401c86 <xTaskResumeAll+0xb2>
					{
						if( xTaskIncrementTick() != pdFALSE )
  401c6c:	4e1b      	ldr	r6, [pc, #108]	; (401cdc <xTaskResumeAll+0x108>)
						{
							xYieldPending = pdTRUE;
  401c6e:	4d16      	ldr	r5, [pc, #88]	; (401cc8 <xTaskResumeAll+0xf4>)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
  401c70:	4c19      	ldr	r4, [pc, #100]	; (401cd8 <xTaskResumeAll+0x104>)
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
					{
						if( xTaskIncrementTick() != pdFALSE )
  401c72:	47b0      	blx	r6
  401c74:	b108      	cbz	r0, 401c7a <xTaskResumeAll+0xa6>
						{
							xYieldPending = pdTRUE;
  401c76:	2301      	movs	r3, #1
  401c78:	602b      	str	r3, [r5, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
  401c7a:	6823      	ldr	r3, [r4, #0]
  401c7c:	3b01      	subs	r3, #1
  401c7e:	6023      	str	r3, [r4, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401c80:	6823      	ldr	r3, [r4, #0]
  401c82:	2b00      	cmp	r3, #0
  401c84:	d1f5      	bne.n	401c72 <xTaskResumeAll+0x9e>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
  401c86:	4b10      	ldr	r3, [pc, #64]	; (401cc8 <xTaskResumeAll+0xf4>)
  401c88:	681b      	ldr	r3, [r3, #0]
  401c8a:	2b01      	cmp	r3, #1
  401c8c:	d10b      	bne.n	401ca6 <xTaskResumeAll+0xd2>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
  401c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401c92:	4b13      	ldr	r3, [pc, #76]	; (401ce0 <xTaskResumeAll+0x10c>)
  401c94:	601a      	str	r2, [r3, #0]
  401c96:	f3bf 8f4f 	dsb	sy
  401c9a:	f3bf 8f6f 	isb	sy

				if( xYieldPending == pdTRUE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
  401c9e:	2401      	movs	r4, #1
  401ca0:	e002      	b.n	401ca8 <xTaskResumeAll+0xd4>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
  401ca2:	2400      	movs	r4, #0
  401ca4:	e000      	b.n	401ca8 <xTaskResumeAll+0xd4>
  401ca6:	2400      	movs	r4, #0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  401ca8:	4b0e      	ldr	r3, [pc, #56]	; (401ce4 <xTaskResumeAll+0x110>)
  401caa:	4798      	blx	r3

	return xAlreadyYielded;
}
  401cac:	4620      	mov	r0, r4
  401cae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401cb2:	bf00      	nop
  401cb4:	204009cc 	.word	0x204009cc
  401cb8:	00400c1d 	.word	0x00400c1d
  401cbc:	204009dc 	.word	0x204009dc
  401cc0:	00400af1 	.word	0x00400af1
  401cc4:	204009b4 	.word	0x204009b4
  401cc8:	20400a0c 	.word	0x20400a0c
  401ccc:	204009b8 	.word	0x204009b8
  401cd0:	00400b3d 	.word	0x00400b3d
  401cd4:	20400a08 	.word	0x20400a08
  401cd8:	20400938 	.word	0x20400938
  401cdc:	00401a8d 	.word	0x00401a8d
  401ce0:	e000ed04 	.word	0xe000ed04
  401ce4:	00400c69 	.word	0x00400c69
  401ce8:	2040093c 	.word	0x2040093c

00401cec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
  401cec:	b510      	push	{r4, lr}
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
  401cee:	2800      	cmp	r0, #0
  401cf0:	d029      	beq.n	401d46 <vTaskDelay+0x5a>
  401cf2:	4604      	mov	r4, r0
		{
			configASSERT( uxSchedulerSuspended == 0 );
  401cf4:	4b18      	ldr	r3, [pc, #96]	; (401d58 <vTaskDelay+0x6c>)
  401cf6:	681b      	ldr	r3, [r3, #0]
  401cf8:	b153      	cbz	r3, 401d10 <vTaskDelay+0x24>
  401cfa:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cfe:	b672      	cpsid	i
  401d00:	f383 8811 	msr	BASEPRI, r3
  401d04:	f3bf 8f6f 	isb	sy
  401d08:	f3bf 8f4f 	dsb	sy
  401d0c:	b662      	cpsie	i
  401d0e:	e7fe      	b.n	401d0e <vTaskDelay+0x22>
			vTaskSuspendAll();
  401d10:	4b12      	ldr	r3, [pc, #72]	; (401d5c <vTaskDelay+0x70>)
  401d12:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  401d14:	4b12      	ldr	r3, [pc, #72]	; (401d60 <vTaskDelay+0x74>)
  401d16:	681b      	ldr	r3, [r3, #0]
  401d18:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401d1a:	4b12      	ldr	r3, [pc, #72]	; (401d64 <vTaskDelay+0x78>)
  401d1c:	6818      	ldr	r0, [r3, #0]
  401d1e:	3004      	adds	r0, #4
  401d20:	4b11      	ldr	r3, [pc, #68]	; (401d68 <vTaskDelay+0x7c>)
  401d22:	4798      	blx	r3
  401d24:	b948      	cbnz	r0, 401d3a <vTaskDelay+0x4e>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401d26:	4b0f      	ldr	r3, [pc, #60]	; (401d64 <vTaskDelay+0x78>)
  401d28:	681a      	ldr	r2, [r3, #0]
  401d2a:	4910      	ldr	r1, [pc, #64]	; (401d6c <vTaskDelay+0x80>)
  401d2c:	680b      	ldr	r3, [r1, #0]
  401d2e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401d30:	2201      	movs	r2, #1
  401d32:	4082      	lsls	r2, r0
  401d34:	ea23 0302 	bic.w	r3, r3, r2
  401d38:	600b      	str	r3, [r1, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  401d3a:	4620      	mov	r0, r4
  401d3c:	4b0c      	ldr	r3, [pc, #48]	; (401d70 <vTaskDelay+0x84>)
  401d3e:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  401d40:	4b0c      	ldr	r3, [pc, #48]	; (401d74 <vTaskDelay+0x88>)
  401d42:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  401d44:	b938      	cbnz	r0, 401d56 <vTaskDelay+0x6a>
		{
			portYIELD_WITHIN_API();
  401d46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401d4a:	4b0b      	ldr	r3, [pc, #44]	; (401d78 <vTaskDelay+0x8c>)
  401d4c:	601a      	str	r2, [r3, #0]
  401d4e:	f3bf 8f4f 	dsb	sy
  401d52:	f3bf 8f6f 	isb	sy
  401d56:	bd10      	pop	{r4, pc}
  401d58:	204009cc 	.word	0x204009cc
  401d5c:	00401a71 	.word	0x00401a71
  401d60:	204009d0 	.word	0x204009d0
  401d64:	204009b4 	.word	0x204009b4
  401d68:	00400b3d 	.word	0x00400b3d
  401d6c:	20400a08 	.word	0x20400a08
  401d70:	00401761 	.word	0x00401761
  401d74:	00401bd5 	.word	0x00401bd5
  401d78:	e000ed04 	.word	0xe000ed04

00401d7c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  401d7c:	b580      	push	{r7, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401d7e:	4d18      	ldr	r5, [pc, #96]	; (401de0 <prvIdleTask+0x64>)
		{
			vTaskSuspendAll();
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401d80:	4f18      	ldr	r7, [pc, #96]	; (401de4 <prvIdleTask+0x68>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
		{
			vTaskSuspendAll();
  401d82:	f8df 8080 	ldr.w	r8, [pc, #128]	; 401e04 <prvIdleTask+0x88>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
			}
			( void ) xTaskResumeAll();
  401d86:	4e18      	ldr	r6, [pc, #96]	; (401de8 <prvIdleTask+0x6c>)
  401d88:	e019      	b.n	401dbe <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
		{
			vTaskSuspendAll();
  401d8a:	47c0      	blx	r8
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401d8c:	683c      	ldr	r4, [r7, #0]
			}
			( void ) xTaskResumeAll();
  401d8e:	47b0      	blx	r6

			if( xListIsEmpty == pdFALSE )
  401d90:	b1ac      	cbz	r4, 401dbe <prvIdleTask+0x42>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
  401d92:	4b16      	ldr	r3, [pc, #88]	; (401dec <prvIdleTask+0x70>)
  401d94:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  401d96:	68fb      	ldr	r3, [r7, #12]
  401d98:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401d9a:	1d20      	adds	r0, r4, #4
  401d9c:	4b14      	ldr	r3, [pc, #80]	; (401df0 <prvIdleTask+0x74>)
  401d9e:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  401da0:	4a14      	ldr	r2, [pc, #80]	; (401df4 <prvIdleTask+0x78>)
  401da2:	6813      	ldr	r3, [r2, #0]
  401da4:	3b01      	subs	r3, #1
  401da6:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  401da8:	682b      	ldr	r3, [r5, #0]
  401daa:	3b01      	subs	r3, #1
  401dac:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
  401dae:	4b12      	ldr	r3, [pc, #72]	; (401df8 <prvIdleTask+0x7c>)
  401db0:	4798      	blx	r3
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
  401db2:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401db4:	f8df 9050 	ldr.w	r9, [pc, #80]	; 401e08 <prvIdleTask+0x8c>
  401db8:	47c8      	blx	r9
		}
		#endif

		vPortFree( pxTCB );
  401dba:	4620      	mov	r0, r4
  401dbc:	47c8      	blx	r9
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401dbe:	682b      	ldr	r3, [r5, #0]
  401dc0:	2b00      	cmp	r3, #0
  401dc2:	d1e2      	bne.n	401d8a <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  401dc4:	4b0d      	ldr	r3, [pc, #52]	; (401dfc <prvIdleTask+0x80>)
  401dc6:	681b      	ldr	r3, [r3, #0]
  401dc8:	2b01      	cmp	r3, #1
  401dca:	d9dc      	bls.n	401d86 <prvIdleTask+0xa>
			{
				taskYIELD();
  401dcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401dd0:	4b0b      	ldr	r3, [pc, #44]	; (401e00 <prvIdleTask+0x84>)
  401dd2:	601a      	str	r2, [r3, #0]
  401dd4:	f3bf 8f4f 	dsb	sy
  401dd8:	f3bf 8f6f 	isb	sy
  401ddc:	e7d1      	b.n	401d82 <prvIdleTask+0x6>
  401dde:	bf00      	nop
  401de0:	2040091c 	.word	0x2040091c
  401de4:	204009a0 	.word	0x204009a0
  401de8:	00401bd5 	.word	0x00401bd5
  401dec:	00400c1d 	.word	0x00400c1d
  401df0:	00400b3d 	.word	0x00400b3d
  401df4:	204009dc 	.word	0x204009dc
  401df8:	00400c69 	.word	0x00400c69
  401dfc:	2040093c 	.word	0x2040093c
  401e00:	e000ed04 	.word	0xe000ed04
  401e04:	00401a71 	.word	0x00401a71
  401e08:	00400ea9 	.word	0x00400ea9

00401e0c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  401e0c:	4b2c      	ldr	r3, [pc, #176]	; (401ec0 <vTaskSwitchContext+0xb4>)
  401e0e:	681b      	ldr	r3, [r3, #0]
  401e10:	b11b      	cbz	r3, 401e1a <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
  401e12:	2201      	movs	r2, #1
  401e14:	4b2b      	ldr	r3, [pc, #172]	; (401ec4 <vTaskSwitchContext+0xb8>)
  401e16:	601a      	str	r2, [r3, #0]
  401e18:	4770      	bx	lr

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  401e1a:	b510      	push	{r4, lr}
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
  401e1c:	2200      	movs	r2, #0
  401e1e:	4b29      	ldr	r3, [pc, #164]	; (401ec4 <vTaskSwitchContext+0xb8>)
  401e20:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
  401e22:	4b29      	ldr	r3, [pc, #164]	; (401ec8 <vTaskSwitchContext+0xbc>)
  401e24:	681b      	ldr	r3, [r3, #0]
  401e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401e28:	681a      	ldr	r2, [r3, #0]
  401e2a:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401e2e:	d10b      	bne.n	401e48 <vTaskSwitchContext+0x3c>
  401e30:	685a      	ldr	r2, [r3, #4]
  401e32:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401e36:	d107      	bne.n	401e48 <vTaskSwitchContext+0x3c>
  401e38:	689a      	ldr	r2, [r3, #8]
  401e3a:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401e3e:	d103      	bne.n	401e48 <vTaskSwitchContext+0x3c>
  401e40:	68db      	ldr	r3, [r3, #12]
  401e42:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  401e46:	d005      	beq.n	401e54 <vTaskSwitchContext+0x48>
  401e48:	4b1f      	ldr	r3, [pc, #124]	; (401ec8 <vTaskSwitchContext+0xbc>)
  401e4a:	6818      	ldr	r0, [r3, #0]
  401e4c:	6819      	ldr	r1, [r3, #0]
  401e4e:	3134      	adds	r1, #52	; 0x34
  401e50:	4b1e      	ldr	r3, [pc, #120]	; (401ecc <vTaskSwitchContext+0xc0>)
  401e52:	4798      	blx	r3

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
  401e54:	4b1e      	ldr	r3, [pc, #120]	; (401ed0 <vTaskSwitchContext+0xc4>)
  401e56:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  401e58:	fab3 f383 	clz	r3, r3
  401e5c:	b2db      	uxtb	r3, r3
  401e5e:	f1c3 031f 	rsb	r3, r3, #31
  401e62:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401e66:	4a1b      	ldr	r2, [pc, #108]	; (401ed4 <vTaskSwitchContext+0xc8>)
  401e68:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  401e6c:	b952      	cbnz	r2, 401e84 <vTaskSwitchContext+0x78>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  401e6e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e72:	b672      	cpsid	i
  401e74:	f383 8811 	msr	BASEPRI, r3
  401e78:	f3bf 8f6f 	isb	sy
  401e7c:	f3bf 8f4f 	dsb	sy
  401e80:	b662      	cpsie	i
  401e82:	e7fe      	b.n	401e82 <vTaskSwitchContext+0x76>
  401e84:	4a13      	ldr	r2, [pc, #76]	; (401ed4 <vTaskSwitchContext+0xc8>)
  401e86:	0099      	lsls	r1, r3, #2
  401e88:	18c8      	adds	r0, r1, r3
  401e8a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  401e8e:	6844      	ldr	r4, [r0, #4]
  401e90:	6864      	ldr	r4, [r4, #4]
  401e92:	6044      	str	r4, [r0, #4]
  401e94:	4602      	mov	r2, r0
  401e96:	3208      	adds	r2, #8
  401e98:	4294      	cmp	r4, r2
  401e9a:	d106      	bne.n	401eaa <vTaskSwitchContext+0x9e>
  401e9c:	6860      	ldr	r0, [r4, #4]
  401e9e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401ea2:	4a0c      	ldr	r2, [pc, #48]	; (401ed4 <vTaskSwitchContext+0xc8>)
  401ea4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  401ea8:	6050      	str	r0, [r2, #4]
  401eaa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401eae:	4a09      	ldr	r2, [pc, #36]	; (401ed4 <vTaskSwitchContext+0xc8>)
  401eb0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401eb4:	685b      	ldr	r3, [r3, #4]
  401eb6:	68da      	ldr	r2, [r3, #12]
  401eb8:	4b03      	ldr	r3, [pc, #12]	; (401ec8 <vTaskSwitchContext+0xbc>)
  401eba:	601a      	str	r2, [r3, #0]
  401ebc:	bd10      	pop	{r4, pc}
  401ebe:	bf00      	nop
  401ec0:	204009cc 	.word	0x204009cc
  401ec4:	20400a0c 	.word	0x20400a0c
  401ec8:	204009b4 	.word	0x204009b4
  401ecc:	004029fd 	.word	0x004029fd
  401ed0:	20400a08 	.word	0x20400a08
  401ed4:	2040093c 	.word	0x2040093c

00401ed8 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
  401ed8:	b538      	push	{r3, r4, r5, lr}
TickType_t xTimeToWake;

	configASSERT( pxEventList );
  401eda:	b950      	cbnz	r0, 401ef2 <vTaskPlaceOnEventList+0x1a>
  401edc:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ee0:	b672      	cpsid	i
  401ee2:	f383 8811 	msr	BASEPRI, r3
  401ee6:	f3bf 8f6f 	isb	sy
  401eea:	f3bf 8f4f 	dsb	sy
  401eee:	b662      	cpsie	i
  401ef0:	e7fe      	b.n	401ef0 <vTaskPlaceOnEventList+0x18>
  401ef2:	460c      	mov	r4, r1

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401ef4:	4d11      	ldr	r5, [pc, #68]	; (401f3c <vTaskPlaceOnEventList+0x64>)
  401ef6:	6829      	ldr	r1, [r5, #0]
  401ef8:	3118      	adds	r1, #24
  401efa:	4b11      	ldr	r3, [pc, #68]	; (401f40 <vTaskPlaceOnEventList+0x68>)
  401efc:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401efe:	6828      	ldr	r0, [r5, #0]
  401f00:	3004      	adds	r0, #4
  401f02:	4b10      	ldr	r3, [pc, #64]	; (401f44 <vTaskPlaceOnEventList+0x6c>)
  401f04:	4798      	blx	r3
  401f06:	b940      	cbnz	r0, 401f1a <vTaskPlaceOnEventList+0x42>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401f08:	682a      	ldr	r2, [r5, #0]
  401f0a:	490f      	ldr	r1, [pc, #60]	; (401f48 <vTaskPlaceOnEventList+0x70>)
  401f0c:	680b      	ldr	r3, [r1, #0]
  401f0e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401f10:	2201      	movs	r2, #1
  401f12:	4082      	lsls	r2, r0
  401f14:	ea23 0302 	bic.w	r3, r3, r2
  401f18:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  401f1a:	f1b4 3fff 	cmp.w	r4, #4294967295
  401f1e:	d106      	bne.n	401f2e <vTaskPlaceOnEventList+0x56>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401f20:	4b06      	ldr	r3, [pc, #24]	; (401f3c <vTaskPlaceOnEventList+0x64>)
  401f22:	6819      	ldr	r1, [r3, #0]
  401f24:	3104      	adds	r1, #4
  401f26:	4809      	ldr	r0, [pc, #36]	; (401f4c <vTaskPlaceOnEventList+0x74>)
  401f28:	4b09      	ldr	r3, [pc, #36]	; (401f50 <vTaskPlaceOnEventList+0x78>)
  401f2a:	4798      	blx	r3
  401f2c:	bd38      	pop	{r3, r4, r5, pc}
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
  401f2e:	4b09      	ldr	r3, [pc, #36]	; (401f54 <vTaskPlaceOnEventList+0x7c>)
  401f30:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  401f32:	4420      	add	r0, r4
  401f34:	4b08      	ldr	r3, [pc, #32]	; (401f58 <vTaskPlaceOnEventList+0x80>)
  401f36:	4798      	blx	r3
  401f38:	bd38      	pop	{r3, r4, r5, pc}
  401f3a:	bf00      	nop
  401f3c:	204009b4 	.word	0x204009b4
  401f40:	00400b09 	.word	0x00400b09
  401f44:	00400b3d 	.word	0x00400b3d
  401f48:	20400a08 	.word	0x20400a08
  401f4c:	204009f4 	.word	0x204009f4
  401f50:	00400af1 	.word	0x00400af1
  401f54:	204009d0 	.word	0x204009d0
  401f58:	00401761 	.word	0x00401761

00401f5c <vTaskPlaceOnEventListRestricted>:

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
  401f5c:	b950      	cbnz	r0, 401f74 <vTaskPlaceOnEventListRestricted+0x18>
  401f5e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f62:	b672      	cpsid	i
  401f64:	f383 8811 	msr	BASEPRI, r3
  401f68:	f3bf 8f6f 	isb	sy
  401f6c:	f3bf 8f4f 	dsb	sy
  401f70:	b662      	cpsie	i
  401f72:	e7fe      	b.n	401f72 <vTaskPlaceOnEventListRestricted+0x16>
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
  401f74:	b570      	push	{r4, r5, r6, lr}
  401f76:	4615      	mov	r5, r2
  401f78:	460c      	mov	r4, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401f7a:	4e11      	ldr	r6, [pc, #68]	; (401fc0 <vTaskPlaceOnEventListRestricted+0x64>)
  401f7c:	6831      	ldr	r1, [r6, #0]
  401f7e:	3118      	adds	r1, #24
  401f80:	4b10      	ldr	r3, [pc, #64]	; (401fc4 <vTaskPlaceOnEventListRestricted+0x68>)
  401f82:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called with the scheduler locked so interrupts will not
		access the lists at the same time. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401f84:	6830      	ldr	r0, [r6, #0]
  401f86:	3004      	adds	r0, #4
  401f88:	4b0f      	ldr	r3, [pc, #60]	; (401fc8 <vTaskPlaceOnEventListRestricted+0x6c>)
  401f8a:	4798      	blx	r3
  401f8c:	b940      	cbnz	r0, 401fa0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401f8e:	6832      	ldr	r2, [r6, #0]
  401f90:	490e      	ldr	r1, [pc, #56]	; (401fcc <vTaskPlaceOnEventListRestricted+0x70>)
  401f92:	680b      	ldr	r3, [r1, #0]
  401f94:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401f96:	2201      	movs	r2, #1
  401f98:	4082      	lsls	r2, r0
  401f9a:	ea23 0302 	bic.w	r3, r3, r2
  401f9e:	600b      	str	r3, [r1, #0]
		Ready state when the event it is waiting indefinitely for occurs).
		Blocking indefinitely is useful when using tickless idle mode as when
		all tasks are blocked indefinitely all timers can be turned off. */
		#if( INCLUDE_vTaskSuspend == 1 )
		{
			if( xWaitIndefinitely == pdTRUE )
  401fa0:	2d01      	cmp	r5, #1
  401fa2:	d106      	bne.n	401fb2 <vTaskPlaceOnEventListRestricted+0x56>
			{
				/* Add the task to the suspended task list instead of a delayed
				task list to ensure the task is not woken by a timing event.  It
				will block indefinitely. */
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401fa4:	4b06      	ldr	r3, [pc, #24]	; (401fc0 <vTaskPlaceOnEventListRestricted+0x64>)
  401fa6:	6819      	ldr	r1, [r3, #0]
  401fa8:	3104      	adds	r1, #4
  401faa:	4809      	ldr	r0, [pc, #36]	; (401fd0 <vTaskPlaceOnEventListRestricted+0x74>)
  401fac:	4b05      	ldr	r3, [pc, #20]	; (401fc4 <vTaskPlaceOnEventListRestricted+0x68>)
  401fae:	4798      	blx	r3
  401fb0:	bd70      	pop	{r4, r5, r6, pc}
			else
			{
				/* Calculate the time at which the task should be woken if the
				event does not occur.  This may overflow but this doesn't
				matter. */
				xTimeToWake = xTickCount + xTicksToWait;
  401fb2:	4b08      	ldr	r3, [pc, #32]	; (401fd4 <vTaskPlaceOnEventListRestricted+0x78>)
  401fb4:	6818      	ldr	r0, [r3, #0]
				traceTASK_DELAY_UNTIL();
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  401fb6:	4420      	add	r0, r4
  401fb8:	4b07      	ldr	r3, [pc, #28]	; (401fd8 <vTaskPlaceOnEventListRestricted+0x7c>)
  401fba:	4798      	blx	r3
  401fbc:	bd70      	pop	{r4, r5, r6, pc}
  401fbe:	bf00      	nop
  401fc0:	204009b4 	.word	0x204009b4
  401fc4:	00400af1 	.word	0x00400af1
  401fc8:	00400b3d 	.word	0x00400b3d
  401fcc:	20400a08 	.word	0x20400a08
  401fd0:	204009f4 	.word	0x204009f4
  401fd4:	204009d0 	.word	0x204009d0
  401fd8:	00401761 	.word	0x00401761

00401fdc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
  401fdc:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  401fde:	68c3      	ldr	r3, [r0, #12]
  401fe0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  401fe2:	b954      	cbnz	r4, 401ffa <xTaskRemoveFromEventList+0x1e>
  401fe4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fe8:	b672      	cpsid	i
  401fea:	f383 8811 	msr	BASEPRI, r3
  401fee:	f3bf 8f6f 	isb	sy
  401ff2:	f3bf 8f4f 	dsb	sy
  401ff6:	b662      	cpsie	i
  401ff8:	e7fe      	b.n	401ff8 <xTaskRemoveFromEventList+0x1c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  401ffa:	f104 0518 	add.w	r5, r4, #24
  401ffe:	4628      	mov	r0, r5
  402000:	4b14      	ldr	r3, [pc, #80]	; (402054 <xTaskRemoveFromEventList+0x78>)
  402002:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402004:	4b14      	ldr	r3, [pc, #80]	; (402058 <xTaskRemoveFromEventList+0x7c>)
  402006:	681b      	ldr	r3, [r3, #0]
  402008:	b99b      	cbnz	r3, 402032 <xTaskRemoveFromEventList+0x56>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  40200a:	1d25      	adds	r5, r4, #4
  40200c:	4628      	mov	r0, r5
  40200e:	4b11      	ldr	r3, [pc, #68]	; (402054 <xTaskRemoveFromEventList+0x78>)
  402010:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  402012:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402014:	4911      	ldr	r1, [pc, #68]	; (40205c <xTaskRemoveFromEventList+0x80>)
  402016:	680b      	ldr	r3, [r1, #0]
  402018:	2201      	movs	r2, #1
  40201a:	4082      	lsls	r2, r0
  40201c:	4313      	orrs	r3, r2
  40201e:	600b      	str	r3, [r1, #0]
  402020:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402024:	4629      	mov	r1, r5
  402026:	4b0e      	ldr	r3, [pc, #56]	; (402060 <xTaskRemoveFromEventList+0x84>)
  402028:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40202c:	4b0d      	ldr	r3, [pc, #52]	; (402064 <xTaskRemoveFromEventList+0x88>)
  40202e:	4798      	blx	r3
  402030:	e003      	b.n	40203a <xTaskRemoveFromEventList+0x5e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402032:	4629      	mov	r1, r5
  402034:	480c      	ldr	r0, [pc, #48]	; (402068 <xTaskRemoveFromEventList+0x8c>)
  402036:	4b0b      	ldr	r3, [pc, #44]	; (402064 <xTaskRemoveFromEventList+0x88>)
  402038:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  40203a:	4b0c      	ldr	r3, [pc, #48]	; (40206c <xTaskRemoveFromEventList+0x90>)
  40203c:	681b      	ldr	r3, [r3, #0]
  40203e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402042:	429a      	cmp	r2, r3
  402044:	d903      	bls.n	40204e <xTaskRemoveFromEventList+0x72>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
  402046:	2001      	movs	r0, #1
  402048:	4b09      	ldr	r3, [pc, #36]	; (402070 <xTaskRemoveFromEventList+0x94>)
  40204a:	6018      	str	r0, [r3, #0]
  40204c:	bd38      	pop	{r3, r4, r5, pc}
	}
	else
	{
		xReturn = pdFALSE;
  40204e:	2000      	movs	r0, #0
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
  402050:	bd38      	pop	{r3, r4, r5, pc}
  402052:	bf00      	nop
  402054:	00400b3d 	.word	0x00400b3d
  402058:	204009cc 	.word	0x204009cc
  40205c:	20400a08 	.word	0x20400a08
  402060:	2040093c 	.word	0x2040093c
  402064:	00400af1 	.word	0x00400af1
  402068:	204009b8 	.word	0x204009b8
  40206c:	204009b4 	.word	0x204009b4
  402070:	20400a0c 	.word	0x20400a0c

00402074 <vTaskSetTimeOutState>:
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	configASSERT( pxTimeOut );
  402074:	b950      	cbnz	r0, 40208c <vTaskSetTimeOutState+0x18>
  402076:	f04f 0380 	mov.w	r3, #128	; 0x80
  40207a:	b672      	cpsid	i
  40207c:	f383 8811 	msr	BASEPRI, r3
  402080:	f3bf 8f6f 	isb	sy
  402084:	f3bf 8f4f 	dsb	sy
  402088:	b662      	cpsie	i
  40208a:	e7fe      	b.n	40208a <vTaskSetTimeOutState+0x16>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  40208c:	4a03      	ldr	r2, [pc, #12]	; (40209c <vTaskSetTimeOutState+0x28>)
  40208e:	6812      	ldr	r2, [r2, #0]
  402090:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402092:	4a03      	ldr	r2, [pc, #12]	; (4020a0 <vTaskSetTimeOutState+0x2c>)
  402094:	6812      	ldr	r2, [r2, #0]
  402096:	6042      	str	r2, [r0, #4]
  402098:	4770      	bx	lr
  40209a:	bf00      	nop
  40209c:	20400910 	.word	0x20400910
  4020a0:	204009d0 	.word	0x204009d0

004020a4 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
  4020a4:	b538      	push	{r3, r4, r5, lr}
BaseType_t xReturn;

	configASSERT( pxTimeOut );
  4020a6:	b950      	cbnz	r0, 4020be <xTaskCheckForTimeOut+0x1a>
  4020a8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020ac:	b672      	cpsid	i
  4020ae:	f383 8811 	msr	BASEPRI, r3
  4020b2:	f3bf 8f6f 	isb	sy
  4020b6:	f3bf 8f4f 	dsb	sy
  4020ba:	b662      	cpsie	i
  4020bc:	e7fe      	b.n	4020bc <xTaskCheckForTimeOut+0x18>
  4020be:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  4020c0:	b951      	cbnz	r1, 4020d8 <xTaskCheckForTimeOut+0x34>
  4020c2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020c6:	b672      	cpsid	i
  4020c8:	f383 8811 	msr	BASEPRI, r3
  4020cc:	f3bf 8f6f 	isb	sy
  4020d0:	f3bf 8f4f 	dsb	sy
  4020d4:	b662      	cpsie	i
  4020d6:	e7fe      	b.n	4020d6 <xTaskCheckForTimeOut+0x32>
  4020d8:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
  4020da:	4b12      	ldr	r3, [pc, #72]	; (402124 <xTaskCheckForTimeOut+0x80>)
  4020dc:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
  4020de:	4b12      	ldr	r3, [pc, #72]	; (402128 <xTaskCheckForTimeOut+0x84>)
  4020e0:	6819      	ldr	r1, [r3, #0]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  4020e2:	682b      	ldr	r3, [r5, #0]
  4020e4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4020e8:	d013      	beq.n	402112 <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  4020ea:	4a10      	ldr	r2, [pc, #64]	; (40212c <xTaskCheckForTimeOut+0x88>)
  4020ec:	6812      	ldr	r2, [r2, #0]
  4020ee:	6820      	ldr	r0, [r4, #0]
  4020f0:	4290      	cmp	r0, r2
  4020f2:	d002      	beq.n	4020fa <xTaskCheckForTimeOut+0x56>
  4020f4:	6862      	ldr	r2, [r4, #4]
  4020f6:	4291      	cmp	r1, r2
  4020f8:	d20d      	bcs.n	402116 <xTaskCheckForTimeOut+0x72>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  4020fa:	6862      	ldr	r2, [r4, #4]
  4020fc:	1a88      	subs	r0, r1, r2
  4020fe:	4283      	cmp	r3, r0
  402100:	d90b      	bls.n	40211a <xTaskCheckForTimeOut+0x76>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  402102:	1a52      	subs	r2, r2, r1
  402104:	4413      	add	r3, r2
  402106:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402108:	4620      	mov	r0, r4
  40210a:	4b09      	ldr	r3, [pc, #36]	; (402130 <xTaskCheckForTimeOut+0x8c>)
  40210c:	4798      	blx	r3
			xReturn = pdFALSE;
  40210e:	2400      	movs	r4, #0
  402110:	e004      	b.n	40211c <xTaskCheckForTimeOut+0x78>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
  402112:	2400      	movs	r4, #0
  402114:	e002      	b.n	40211c <xTaskCheckForTimeOut+0x78>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  402116:	2401      	movs	r4, #1
  402118:	e000      	b.n	40211c <xTaskCheckForTimeOut+0x78>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
  40211a:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
  40211c:	4b05      	ldr	r3, [pc, #20]	; (402134 <xTaskCheckForTimeOut+0x90>)
  40211e:	4798      	blx	r3

	return xReturn;
}
  402120:	4620      	mov	r0, r4
  402122:	bd38      	pop	{r3, r4, r5, pc}
  402124:	00400c1d 	.word	0x00400c1d
  402128:	204009d0 	.word	0x204009d0
  40212c:	20400910 	.word	0x20400910
  402130:	00402075 	.word	0x00402075
  402134:	00400c69 	.word	0x00400c69

00402138 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
  402138:	2201      	movs	r2, #1
  40213a:	4b01      	ldr	r3, [pc, #4]	; (402140 <vTaskMissedYield+0x8>)
  40213c:	601a      	str	r2, [r3, #0]
  40213e:	4770      	bx	lr
  402140:	20400a0c 	.word	0x20400a0c

00402144 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  402144:	4b05      	ldr	r3, [pc, #20]	; (40215c <xTaskGetSchedulerState+0x18>)
  402146:	681b      	ldr	r3, [r3, #0]
  402148:	b133      	cbz	r3, 402158 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40214a:	4b05      	ldr	r3, [pc, #20]	; (402160 <xTaskGetSchedulerState+0x1c>)
  40214c:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  40214e:	2b00      	cmp	r3, #0
  402150:	bf0c      	ite	eq
  402152:	2002      	moveq	r0, #2
  402154:	2000      	movne	r0, #0
  402156:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  402158:	2001      	movs	r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
  40215a:	4770      	bx	lr
  40215c:	20400918 	.word	0x20400918
  402160:	204009cc 	.word	0x204009cc

00402164 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402164:	2800      	cmp	r0, #0
  402166:	d045      	beq.n	4021f4 <vTaskPriorityInherit+0x90>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
  402168:	b538      	push	{r3, r4, r5, lr}
  40216a:	4603      	mov	r3, r0
		if( pxMutexHolder != NULL )
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  40216c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  40216e:	4922      	ldr	r1, [pc, #136]	; (4021f8 <vTaskPriorityInherit+0x94>)
  402170:	6809      	ldr	r1, [r1, #0]
  402172:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402174:	428a      	cmp	r2, r1
  402176:	d23c      	bcs.n	4021f2 <vTaskPriorityInherit+0x8e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  402178:	6981      	ldr	r1, [r0, #24]
  40217a:	2900      	cmp	r1, #0
  40217c:	db05      	blt.n	40218a <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40217e:	491e      	ldr	r1, [pc, #120]	; (4021f8 <vTaskPriorityInherit+0x94>)
  402180:	6809      	ldr	r1, [r1, #0]
  402182:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402184:	f1c1 0105 	rsb	r1, r1, #5
  402188:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  40218a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40218e:	491b      	ldr	r1, [pc, #108]	; (4021fc <vTaskPriorityInherit+0x98>)
  402190:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  402194:	6959      	ldr	r1, [r3, #20]
  402196:	4291      	cmp	r1, r2
  402198:	d127      	bne.n	4021ea <vTaskPriorityInherit+0x86>
  40219a:	461c      	mov	r4, r3
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40219c:	1d1d      	adds	r5, r3, #4
  40219e:	4628      	mov	r0, r5
  4021a0:	4b17      	ldr	r3, [pc, #92]	; (402200 <vTaskPriorityInherit+0x9c>)
  4021a2:	4798      	blx	r3
  4021a4:	b970      	cbnz	r0, 4021c4 <vTaskPriorityInherit+0x60>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4021a6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4021a8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4021ac:	4a13      	ldr	r2, [pc, #76]	; (4021fc <vTaskPriorityInherit+0x98>)
  4021ae:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4021b2:	b93a      	cbnz	r2, 4021c4 <vTaskPriorityInherit+0x60>
  4021b4:	4813      	ldr	r0, [pc, #76]	; (402204 <vTaskPriorityInherit+0xa0>)
  4021b6:	6802      	ldr	r2, [r0, #0]
  4021b8:	2101      	movs	r1, #1
  4021ba:	fa01 f303 	lsl.w	r3, r1, r3
  4021be:	ea22 0303 	bic.w	r3, r2, r3
  4021c2:	6003      	str	r3, [r0, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4021c4:	4b0c      	ldr	r3, [pc, #48]	; (4021f8 <vTaskPriorityInherit+0x94>)
  4021c6:	681b      	ldr	r3, [r3, #0]
  4021c8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  4021ca:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  4021cc:	490d      	ldr	r1, [pc, #52]	; (402204 <vTaskPriorityInherit+0xa0>)
  4021ce:	680a      	ldr	r2, [r1, #0]
  4021d0:	2301      	movs	r3, #1
  4021d2:	4083      	lsls	r3, r0
  4021d4:	4313      	orrs	r3, r2
  4021d6:	600b      	str	r3, [r1, #0]
  4021d8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4021dc:	4629      	mov	r1, r5
  4021de:	4b07      	ldr	r3, [pc, #28]	; (4021fc <vTaskPriorityInherit+0x98>)
  4021e0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4021e4:	4b08      	ldr	r3, [pc, #32]	; (402208 <vTaskPriorityInherit+0xa4>)
  4021e6:	4798      	blx	r3
  4021e8:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4021ea:	4a03      	ldr	r2, [pc, #12]	; (4021f8 <vTaskPriorityInherit+0x94>)
  4021ec:	6812      	ldr	r2, [r2, #0]
  4021ee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  4021f0:	62da      	str	r2, [r3, #44]	; 0x2c
  4021f2:	bd38      	pop	{r3, r4, r5, pc}
  4021f4:	4770      	bx	lr
  4021f6:	bf00      	nop
  4021f8:	204009b4 	.word	0x204009b4
  4021fc:	2040093c 	.word	0x2040093c
  402200:	00400b3d 	.word	0x00400b3d
  402204:	20400a08 	.word	0x20400a08
  402208:	00400af1 	.word	0x00400af1

0040220c <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  40220c:	2800      	cmp	r0, #0
  40220e:	d04e      	beq.n	4022ae <xTaskPriorityDisinherit+0xa2>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
  402210:	b538      	push	{r3, r4, r5, lr}
  402212:	4603      	mov	r3, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  402214:	4a28      	ldr	r2, [pc, #160]	; (4022b8 <xTaskPriorityDisinherit+0xac>)
  402216:	6812      	ldr	r2, [r2, #0]
  402218:	4290      	cmp	r0, r2
  40221a:	d00a      	beq.n	402232 <xTaskPriorityDisinherit+0x26>
  40221c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402220:	b672      	cpsid	i
  402222:	f383 8811 	msr	BASEPRI, r3
  402226:	f3bf 8f6f 	isb	sy
  40222a:	f3bf 8f4f 	dsb	sy
  40222e:	b662      	cpsie	i
  402230:	e7fe      	b.n	402230 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  402232:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  402234:	b952      	cbnz	r2, 40224c <xTaskPriorityDisinherit+0x40>
  402236:	f04f 0380 	mov.w	r3, #128	; 0x80
  40223a:	b672      	cpsid	i
  40223c:	f383 8811 	msr	BASEPRI, r3
  402240:	f3bf 8f6f 	isb	sy
  402244:	f3bf 8f4f 	dsb	sy
  402248:	b662      	cpsie	i
  40224a:	e7fe      	b.n	40224a <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  40224c:	3a01      	subs	r2, #1
  40224e:	64c2      	str	r2, [r0, #76]	; 0x4c
			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  402250:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  402252:	6c99      	ldr	r1, [r3, #72]	; 0x48
  402254:	4288      	cmp	r0, r1
  402256:	d02c      	beq.n	4022b2 <xTaskPriorityDisinherit+0xa6>
  402258:	bb5a      	cbnz	r2, 4022b2 <xTaskPriorityDisinherit+0xa6>
  40225a:	461c      	mov	r4, r3
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40225c:	1d1d      	adds	r5, r3, #4
  40225e:	4628      	mov	r0, r5
  402260:	4b16      	ldr	r3, [pc, #88]	; (4022bc <xTaskPriorityDisinherit+0xb0>)
  402262:	4798      	blx	r3
  402264:	b968      	cbnz	r0, 402282 <xTaskPriorityDisinherit+0x76>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402266:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  402268:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40226c:	4b14      	ldr	r3, [pc, #80]	; (4022c0 <xTaskPriorityDisinherit+0xb4>)
  40226e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402272:	b933      	cbnz	r3, 402282 <xTaskPriorityDisinherit+0x76>
  402274:	4813      	ldr	r0, [pc, #76]	; (4022c4 <xTaskPriorityDisinherit+0xb8>)
  402276:	6803      	ldr	r3, [r0, #0]
  402278:	2201      	movs	r2, #1
  40227a:	408a      	lsls	r2, r1
  40227c:	ea23 0302 	bic.w	r3, r3, r2
  402280:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  402282:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  402284:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402286:	f1c0 0305 	rsb	r3, r0, #5
  40228a:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  40228c:	4a0d      	ldr	r2, [pc, #52]	; (4022c4 <xTaskPriorityDisinherit+0xb8>)
  40228e:	6813      	ldr	r3, [r2, #0]
  402290:	2401      	movs	r4, #1
  402292:	fa04 f100 	lsl.w	r1, r4, r0
  402296:	430b      	orrs	r3, r1
  402298:	6013      	str	r3, [r2, #0]
  40229a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40229e:	4629      	mov	r1, r5
  4022a0:	4b07      	ldr	r3, [pc, #28]	; (4022c0 <xTaskPriorityDisinherit+0xb4>)
  4022a2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4022a6:	4b08      	ldr	r3, [pc, #32]	; (4022c8 <xTaskPriorityDisinherit+0xbc>)
  4022a8:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  4022aa:	4620      	mov	r0, r4
  4022ac:	bd38      	pop	{r3, r4, r5, pc}
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
  4022ae:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4022b0:	4770      	bx	lr
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
  4022b2:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4022b4:	bd38      	pop	{r3, r4, r5, pc}
  4022b6:	bf00      	nop
  4022b8:	204009b4 	.word	0x204009b4
  4022bc:	00400b3d 	.word	0x00400b3d
  4022c0:	2040093c 	.word	0x2040093c
  4022c4:	20400a08 	.word	0x20400a08
  4022c8:	00400af1 	.word	0x00400af1

004022cc <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  4022cc:	4b05      	ldr	r3, [pc, #20]	; (4022e4 <pvTaskIncrementMutexHeldCount+0x18>)
  4022ce:	681b      	ldr	r3, [r3, #0]
  4022d0:	b123      	cbz	r3, 4022dc <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  4022d2:	4b04      	ldr	r3, [pc, #16]	; (4022e4 <pvTaskIncrementMutexHeldCount+0x18>)
  4022d4:	681a      	ldr	r2, [r3, #0]
  4022d6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  4022d8:	3301      	adds	r3, #1
  4022da:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  4022dc:	4b01      	ldr	r3, [pc, #4]	; (4022e4 <pvTaskIncrementMutexHeldCount+0x18>)
  4022de:	6818      	ldr	r0, [r3, #0]
	}
  4022e0:	4770      	bx	lr
  4022e2:	bf00      	nop
  4022e4:	204009b4 	.word	0x204009b4

004022e8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  4022e8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4022ea:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4022ec:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  4022ee:	4291      	cmp	r1, r2
  4022f0:	d80a      	bhi.n	402308 <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  4022f2:	1ad2      	subs	r2, r2, r3
  4022f4:	6983      	ldr	r3, [r0, #24]
  4022f6:	429a      	cmp	r2, r3
  4022f8:	d211      	bcs.n	40231e <prvInsertTimerInActiveList+0x36>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  4022fa:	1d01      	adds	r1, r0, #4
  4022fc:	4b0a      	ldr	r3, [pc, #40]	; (402328 <prvInsertTimerInActiveList+0x40>)
  4022fe:	6818      	ldr	r0, [r3, #0]
  402300:	4b0a      	ldr	r3, [pc, #40]	; (40232c <prvInsertTimerInActiveList+0x44>)
  402302:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
  402304:	2000      	movs	r0, #0
  402306:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402308:	429a      	cmp	r2, r3
  40230a:	d201      	bcs.n	402310 <prvInsertTimerInActiveList+0x28>
  40230c:	4299      	cmp	r1, r3
  40230e:	d208      	bcs.n	402322 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402310:	1d01      	adds	r1, r0, #4
  402312:	4b07      	ldr	r3, [pc, #28]	; (402330 <prvInsertTimerInActiveList+0x48>)
  402314:	6818      	ldr	r0, [r3, #0]
  402316:	4b05      	ldr	r3, [pc, #20]	; (40232c <prvInsertTimerInActiveList+0x44>)
  402318:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
  40231a:	2000      	movs	r0, #0
  40231c:	bd08      	pop	{r3, pc}
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  40231e:	2001      	movs	r0, #1
  402320:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402322:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402324:	bd08      	pop	{r3, pc}
  402326:	bf00      	nop
  402328:	20400a44 	.word	0x20400a44
  40232c:	00400b09 	.word	0x00400b09
  402330:	20400a10 	.word	0x20400a10

00402334 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402334:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402336:	4b14      	ldr	r3, [pc, #80]	; (402388 <prvCheckForValidListAndQueue+0x54>)
  402338:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  40233a:	4b14      	ldr	r3, [pc, #80]	; (40238c <prvCheckForValidListAndQueue+0x58>)
  40233c:	681b      	ldr	r3, [r3, #0]
  40233e:	bb03      	cbnz	r3, 402382 <prvCheckForValidListAndQueue+0x4e>
		{
			vListInitialise( &xActiveTimerList1 );
  402340:	4d13      	ldr	r5, [pc, #76]	; (402390 <prvCheckForValidListAndQueue+0x5c>)
  402342:	4628      	mov	r0, r5
  402344:	4e13      	ldr	r6, [pc, #76]	; (402394 <prvCheckForValidListAndQueue+0x60>)
  402346:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  402348:	4c13      	ldr	r4, [pc, #76]	; (402398 <prvCheckForValidListAndQueue+0x64>)
  40234a:	4620      	mov	r0, r4
  40234c:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  40234e:	4b13      	ldr	r3, [pc, #76]	; (40239c <prvCheckForValidListAndQueue+0x68>)
  402350:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  402352:	4b13      	ldr	r3, [pc, #76]	; (4023a0 <prvCheckForValidListAndQueue+0x6c>)
  402354:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  402356:	2200      	movs	r2, #0
  402358:	2110      	movs	r1, #16
  40235a:	2005      	movs	r0, #5
  40235c:	4b11      	ldr	r3, [pc, #68]	; (4023a4 <prvCheckForValidListAndQueue+0x70>)
  40235e:	4798      	blx	r3
  402360:	4b0a      	ldr	r3, [pc, #40]	; (40238c <prvCheckForValidListAndQueue+0x58>)
  402362:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  402364:	b950      	cbnz	r0, 40237c <prvCheckForValidListAndQueue+0x48>
  402366:	f04f 0380 	mov.w	r3, #128	; 0x80
  40236a:	b672      	cpsid	i
  40236c:	f383 8811 	msr	BASEPRI, r3
  402370:	f3bf 8f6f 	isb	sy
  402374:	f3bf 8f4f 	dsb	sy
  402378:	b662      	cpsie	i
  40237a:	e7fe      	b.n	40237a <prvCheckForValidListAndQueue+0x46>

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  40237c:	490a      	ldr	r1, [pc, #40]	; (4023a8 <prvCheckForValidListAndQueue+0x74>)
  40237e:	4b0b      	ldr	r3, [pc, #44]	; (4023ac <prvCheckForValidListAndQueue+0x78>)
  402380:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  402382:	4b0b      	ldr	r3, [pc, #44]	; (4023b0 <prvCheckForValidListAndQueue+0x7c>)
  402384:	4798      	blx	r3
  402386:	bd70      	pop	{r4, r5, r6, pc}
  402388:	00400c1d 	.word	0x00400c1d
  40238c:	20400a40 	.word	0x20400a40
  402390:	20400a14 	.word	0x20400a14
  402394:	00400ad1 	.word	0x00400ad1
  402398:	20400a28 	.word	0x20400a28
  40239c:	20400a10 	.word	0x20400a10
  4023a0:	20400a44 	.word	0x20400a44
  4023a4:	00401131 	.word	0x00401131
  4023a8:	00405d08 	.word	0x00405d08
  4023ac:	004016b1 	.word	0x004016b1
  4023b0:	00400c69 	.word	0x00400c69

004023b4 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
  4023b4:	b510      	push	{r4, lr}
  4023b6:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  4023b8:	4b0f      	ldr	r3, [pc, #60]	; (4023f8 <xTimerCreateTimerTask+0x44>)
  4023ba:	4798      	blx	r3

	if( xTimerQueue != NULL )
  4023bc:	4b0f      	ldr	r3, [pc, #60]	; (4023fc <xTimerCreateTimerTask+0x48>)
  4023be:	681b      	ldr	r3, [r3, #0]
  4023c0:	b163      	cbz	r3, 4023dc <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4023c2:	2300      	movs	r3, #0
  4023c4:	9303      	str	r3, [sp, #12]
  4023c6:	9302      	str	r3, [sp, #8]
  4023c8:	9301      	str	r3, [sp, #4]
  4023ca:	2204      	movs	r2, #4
  4023cc:	9200      	str	r2, [sp, #0]
  4023ce:	f44f 7282 	mov.w	r2, #260	; 0x104
  4023d2:	490b      	ldr	r1, [pc, #44]	; (402400 <xTimerCreateTimerTask+0x4c>)
  4023d4:	480b      	ldr	r0, [pc, #44]	; (402404 <xTimerCreateTimerTask+0x50>)
  4023d6:	4c0c      	ldr	r4, [pc, #48]	; (402408 <xTimerCreateTimerTask+0x54>)
  4023d8:	47a0      	blx	r4
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
  4023da:	b950      	cbnz	r0, 4023f2 <xTimerCreateTimerTask+0x3e>
  4023dc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023e0:	b672      	cpsid	i
  4023e2:	f383 8811 	msr	BASEPRI, r3
  4023e6:	f3bf 8f6f 	isb	sy
  4023ea:	f3bf 8f4f 	dsb	sy
  4023ee:	b662      	cpsie	i
  4023f0:	e7fe      	b.n	4023f0 <xTimerCreateTimerTask+0x3c>
	return xReturn;
}
  4023f2:	b004      	add	sp, #16
  4023f4:	bd10      	pop	{r4, pc}
  4023f6:	bf00      	nop
  4023f8:	00402335 	.word	0x00402335
  4023fc:	20400a40 	.word	0x20400a40
  402400:	00405d10 	.word	0x00405d10
  402404:	00402539 	.word	0x00402539
  402408:	004017b9 	.word	0x004017b9

0040240c <xTimerGenericCommand>:
BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
  40240c:	b950      	cbnz	r0, 402424 <xTimerGenericCommand+0x18>
  40240e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402412:	b672      	cpsid	i
  402414:	f383 8811 	msr	BASEPRI, r3
  402418:	f3bf 8f6f 	isb	sy
  40241c:	f3bf 8f4f 	dsb	sy
  402420:	b662      	cpsie	i
  402422:	e7fe      	b.n	402422 <xTimerGenericCommand+0x16>
	return ( TimerHandle_t ) pxNewTimer;
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
  402424:	b530      	push	{r4, r5, lr}
  402426:	b085      	sub	sp, #20
  402428:	4615      	mov	r5, r2
  40242a:	4604      	mov	r4, r0

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  40242c:	4a0f      	ldr	r2, [pc, #60]	; (40246c <xTimerGenericCommand+0x60>)
  40242e:	6810      	ldr	r0, [r2, #0]
  402430:	b1c0      	cbz	r0, 402464 <xTimerGenericCommand+0x58>
  402432:	461a      	mov	r2, r3
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  402434:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  402436:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  402438:	9402      	str	r4, [sp, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  40243a:	2905      	cmp	r1, #5
  40243c:	dc0d      	bgt.n	40245a <xTimerGenericCommand+0x4e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  40243e:	4b0c      	ldr	r3, [pc, #48]	; (402470 <xTimerGenericCommand+0x64>)
  402440:	4798      	blx	r3
  402442:	2802      	cmp	r0, #2
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402444:	f04f 0300 	mov.w	r3, #0
  402448:	bf0c      	ite	eq
  40244a:	9a08      	ldreq	r2, [sp, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  40244c:	461a      	movne	r2, r3
  40244e:	4669      	mov	r1, sp
  402450:	4806      	ldr	r0, [pc, #24]	; (40246c <xTimerGenericCommand+0x60>)
  402452:	6800      	ldr	r0, [r0, #0]
  402454:	4c07      	ldr	r4, [pc, #28]	; (402474 <xTimerGenericCommand+0x68>)
  402456:	47a0      	blx	r4
  402458:	e005      	b.n	402466 <xTimerGenericCommand+0x5a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  40245a:	2300      	movs	r3, #0
  40245c:	4669      	mov	r1, sp
  40245e:	4c06      	ldr	r4, [pc, #24]	; (402478 <xTimerGenericCommand+0x6c>)
  402460:	47a0      	blx	r4
  402462:	e000      	b.n	402466 <xTimerGenericCommand+0x5a>
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
  402464:	2000      	movs	r0, #0
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
  402466:	b005      	add	sp, #20
  402468:	bd30      	pop	{r4, r5, pc}
  40246a:	bf00      	nop
  40246c:	20400a40 	.word	0x20400a40
  402470:	00402145 	.word	0x00402145
  402474:	00401219 	.word	0x00401219
  402478:	004013f5 	.word	0x004013f5

0040247c <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
  40247c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402480:	b082      	sub	sp, #8
  402482:	4680      	mov	r8, r0
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
  402484:	4b25      	ldr	r3, [pc, #148]	; (40251c <prvSampleTimeNow+0xa0>)
  402486:	4798      	blx	r3
  402488:	4607      	mov	r7, r0

	if( xTimeNow < xLastTime )
  40248a:	4b25      	ldr	r3, [pc, #148]	; (402520 <prvSampleTimeNow+0xa4>)
  40248c:	681b      	ldr	r3, [r3, #0]
  40248e:	4298      	cmp	r0, r3
  402490:	d23b      	bcs.n	40250a <prvSampleTimeNow+0x8e>
  402492:	e02b      	b.n	4024ec <prvSampleTimeNow+0x70>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402494:	68db      	ldr	r3, [r3, #12]
  402496:	f8d3 a000 	ldr.w	sl, [r3]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40249a:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40249c:	f104 0904 	add.w	r9, r4, #4
  4024a0:	4648      	mov	r0, r9
  4024a2:	47b0      	blx	r6
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4024a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4024a6:	4620      	mov	r0, r4
  4024a8:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4024aa:	69e3      	ldr	r3, [r4, #28]
  4024ac:	2b01      	cmp	r3, #1
  4024ae:	d11f      	bne.n	4024f0 <prvSampleTimeNow+0x74>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  4024b0:	69a3      	ldr	r3, [r4, #24]
  4024b2:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  4024b4:	459a      	cmp	sl, r3
  4024b6:	d206      	bcs.n	4024c6 <prvSampleTimeNow+0x4a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  4024b8:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4024ba:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4024bc:	4649      	mov	r1, r9
  4024be:	6828      	ldr	r0, [r5, #0]
  4024c0:	4b18      	ldr	r3, [pc, #96]	; (402524 <prvSampleTimeNow+0xa8>)
  4024c2:	4798      	blx	r3
  4024c4:	e014      	b.n	4024f0 <prvSampleTimeNow+0x74>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4024c6:	2100      	movs	r1, #0
  4024c8:	9100      	str	r1, [sp, #0]
  4024ca:	460b      	mov	r3, r1
  4024cc:	4652      	mov	r2, sl
  4024ce:	4620      	mov	r0, r4
  4024d0:	4c15      	ldr	r4, [pc, #84]	; (402528 <prvSampleTimeNow+0xac>)
  4024d2:	47a0      	blx	r4
				configASSERT( xResult );
  4024d4:	b960      	cbnz	r0, 4024f0 <prvSampleTimeNow+0x74>
  4024d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4024da:	b672      	cpsid	i
  4024dc:	f383 8811 	msr	BASEPRI, r3
  4024e0:	f3bf 8f6f 	isb	sy
  4024e4:	f3bf 8f4f 	dsb	sy
  4024e8:	b662      	cpsie	i
  4024ea:	e7fe      	b.n	4024ea <prvSampleTimeNow+0x6e>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4024ec:	4d0f      	ldr	r5, [pc, #60]	; (40252c <prvSampleTimeNow+0xb0>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4024ee:	4e10      	ldr	r6, [pc, #64]	; (402530 <prvSampleTimeNow+0xb4>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4024f0:	682b      	ldr	r3, [r5, #0]
  4024f2:	681a      	ldr	r2, [r3, #0]
  4024f4:	2a00      	cmp	r2, #0
  4024f6:	d1cd      	bne.n	402494 <prvSampleTimeNow+0x18>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
  4024f8:	4a0e      	ldr	r2, [pc, #56]	; (402534 <prvSampleTimeNow+0xb8>)
  4024fa:	6810      	ldr	r0, [r2, #0]
  4024fc:	490b      	ldr	r1, [pc, #44]	; (40252c <prvSampleTimeNow+0xb0>)
  4024fe:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  402500:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists();
		*pxTimerListsWereSwitched = pdTRUE;
  402502:	2301      	movs	r3, #1
  402504:	f8c8 3000 	str.w	r3, [r8]
  402508:	e002      	b.n	402510 <prvSampleTimeNow+0x94>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  40250a:	2300      	movs	r3, #0
  40250c:	f8c8 3000 	str.w	r3, [r8]
	}

	xLastTime = xTimeNow;
  402510:	4b03      	ldr	r3, [pc, #12]	; (402520 <prvSampleTimeNow+0xa4>)
  402512:	601f      	str	r7, [r3, #0]

	return xTimeNow;
}
  402514:	4638      	mov	r0, r7
  402516:	b002      	add	sp, #8
  402518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40251c:	00401a81 	.word	0x00401a81
  402520:	20400a3c 	.word	0x20400a3c
  402524:	00400b09 	.word	0x00400b09
  402528:	0040240d 	.word	0x0040240d
  40252c:	20400a10 	.word	0x20400a10
  402530:	00400b3d 	.word	0x00400b3d
  402534:	20400a44 	.word	0x20400a44

00402538 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  402538:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40253c:	b089      	sub	sp, #36	; 0x24
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  40253e:	4c68      	ldr	r4, [pc, #416]	; (4026e0 <prvTimerTask+0x1a8>)
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
  402540:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 402710 <prvTimerTask+0x1d8>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402544:	4d67      	ldr	r5, [pc, #412]	; (4026e4 <prvTimerTask+0x1ac>)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402546:	4b68      	ldr	r3, [pc, #416]	; (4026e8 <prvTimerTask+0x1b0>)
  402548:	681b      	ldr	r3, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  40254a:	681a      	ldr	r2, [r3, #0]
  40254c:	2a00      	cmp	r2, #0
  40254e:	f000 80b5 	beq.w	4026bc <prvTimerTask+0x184>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402552:	68db      	ldr	r3, [r3, #12]
  402554:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
  402556:	4b65      	ldr	r3, [pc, #404]	; (4026ec <prvTimerTask+0x1b4>)
  402558:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40255a:	a804      	add	r0, sp, #16
  40255c:	4b64      	ldr	r3, [pc, #400]	; (4026f0 <prvTimerTask+0x1b8>)
  40255e:	4798      	blx	r3
  402560:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402562:	9b04      	ldr	r3, [sp, #16]
  402564:	2b00      	cmp	r3, #0
  402566:	d144      	bne.n	4025f2 <prvTimerTask+0xba>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402568:	42b0      	cmp	r0, r6
  40256a:	d330      	bcc.n	4025ce <prvTimerTask+0x96>
			{
				( void ) xTaskResumeAll();
  40256c:	4b61      	ldr	r3, [pc, #388]	; (4026f4 <prvTimerTask+0x1bc>)
  40256e:	4798      	blx	r3
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402570:	4b5d      	ldr	r3, [pc, #372]	; (4026e8 <prvTimerTask+0x1b0>)
  402572:	681b      	ldr	r3, [r3, #0]
  402574:	68db      	ldr	r3, [r3, #12]
  402576:	f8d3 900c 	ldr.w	r9, [r3, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40257a:	f109 0004 	add.w	r0, r9, #4
  40257e:	4b5e      	ldr	r3, [pc, #376]	; (4026f8 <prvTimerTask+0x1c0>)
  402580:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402582:	f8d9 301c 	ldr.w	r3, [r9, #28]
  402586:	2b01      	cmp	r3, #1
  402588:	d11c      	bne.n	4025c4 <prvTimerTask+0x8c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  40258a:	f8d9 1018 	ldr.w	r1, [r9, #24]
  40258e:	4633      	mov	r3, r6
  402590:	463a      	mov	r2, r7
  402592:	4431      	add	r1, r6
  402594:	4648      	mov	r0, r9
  402596:	4f59      	ldr	r7, [pc, #356]	; (4026fc <prvTimerTask+0x1c4>)
  402598:	47b8      	blx	r7
  40259a:	2801      	cmp	r0, #1
  40259c:	d112      	bne.n	4025c4 <prvTimerTask+0x8c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  40259e:	2100      	movs	r1, #0
  4025a0:	9100      	str	r1, [sp, #0]
  4025a2:	460b      	mov	r3, r1
  4025a4:	4632      	mov	r2, r6
  4025a6:	4648      	mov	r0, r9
  4025a8:	4e55      	ldr	r6, [pc, #340]	; (402700 <prvTimerTask+0x1c8>)
  4025aa:	47b0      	blx	r6
			configASSERT( xResult );
  4025ac:	b950      	cbnz	r0, 4025c4 <prvTimerTask+0x8c>
  4025ae:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025b2:	b672      	cpsid	i
  4025b4:	f383 8811 	msr	BASEPRI, r3
  4025b8:	f3bf 8f6f 	isb	sy
  4025bc:	f3bf 8f4f 	dsb	sy
  4025c0:	b662      	cpsie	i
  4025c2:	e7fe      	b.n	4025c2 <prvTimerTask+0x8a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4025c4:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
  4025c8:	4648      	mov	r0, r9
  4025ca:	4798      	blx	r3
  4025cc:	e06d      	b.n	4026aa <prvTimerTask+0x172>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  4025ce:	2200      	movs	r2, #0
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  4025d0:	1bf1      	subs	r1, r6, r7
  4025d2:	6820      	ldr	r0, [r4, #0]
  4025d4:	4b4b      	ldr	r3, [pc, #300]	; (402704 <prvTimerTask+0x1cc>)
  4025d6:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  4025d8:	4b46      	ldr	r3, [pc, #280]	; (4026f4 <prvTimerTask+0x1bc>)
  4025da:	4798      	blx	r3
  4025dc:	2800      	cmp	r0, #0
  4025de:	d164      	bne.n	4026aa <prvTimerTask+0x172>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
  4025e0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4025e4:	f8c8 3000 	str.w	r3, [r8]
  4025e8:	f3bf 8f4f 	dsb	sy
  4025ec:	f3bf 8f6f 	isb	sy
  4025f0:	e05b      	b.n	4026aa <prvTimerTask+0x172>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
  4025f2:	4b40      	ldr	r3, [pc, #256]	; (4026f4 <prvTimerTask+0x1bc>)
  4025f4:	4798      	blx	r3
  4025f6:	e058      	b.n	4026aa <prvTimerTask+0x172>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  4025f8:	9b04      	ldr	r3, [sp, #16]
  4025fa:	2b00      	cmp	r3, #0
  4025fc:	da06      	bge.n	40260c <prvTimerTask+0xd4>
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  4025fe:	9907      	ldr	r1, [sp, #28]
  402600:	9806      	ldr	r0, [sp, #24]
  402602:	9b05      	ldr	r3, [sp, #20]
  402604:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  402606:	9b04      	ldr	r3, [sp, #16]
  402608:	2b00      	cmp	r3, #0
  40260a:	db4f      	blt.n	4026ac <prvTimerTask+0x174>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  40260c:	9e06      	ldr	r6, [sp, #24]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  40260e:	6973      	ldr	r3, [r6, #20]
  402610:	b10b      	cbz	r3, 402616 <prvTimerTask+0xde>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402612:	1d30      	adds	r0, r6, #4
  402614:	47b8      	blx	r7
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402616:	a803      	add	r0, sp, #12
  402618:	4b35      	ldr	r3, [pc, #212]	; (4026f0 <prvTimerTask+0x1b8>)
  40261a:	4798      	blx	r3

			switch( xMessage.xMessageID )
  40261c:	9b04      	ldr	r3, [sp, #16]
  40261e:	2b09      	cmp	r3, #9
  402620:	d844      	bhi.n	4026ac <prvTimerTask+0x174>
  402622:	e8df f003 	tbb	[pc, r3]
  402626:	0505      	.short	0x0505
  402628:	3f2a4305 	.word	0x3f2a4305
  40262c:	2a430505 	.word	0x2a430505
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  402630:	9f05      	ldr	r7, [sp, #20]
  402632:	69b1      	ldr	r1, [r6, #24]
  402634:	463b      	mov	r3, r7
  402636:	4602      	mov	r2, r0
  402638:	4439      	add	r1, r7
  40263a:	4630      	mov	r0, r6
  40263c:	4f2f      	ldr	r7, [pc, #188]	; (4026fc <prvTimerTask+0x1c4>)
  40263e:	47b8      	blx	r7
  402640:	2801      	cmp	r0, #1
  402642:	d132      	bne.n	4026aa <prvTimerTask+0x172>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402644:	6a73      	ldr	r3, [r6, #36]	; 0x24
  402646:	4630      	mov	r0, r6
  402648:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40264a:	69f3      	ldr	r3, [r6, #28]
  40264c:	2b01      	cmp	r3, #1
  40264e:	d12c      	bne.n	4026aa <prvTimerTask+0x172>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  402650:	69b2      	ldr	r2, [r6, #24]
  402652:	2100      	movs	r1, #0
  402654:	9100      	str	r1, [sp, #0]
  402656:	460b      	mov	r3, r1
  402658:	9805      	ldr	r0, [sp, #20]
  40265a:	4402      	add	r2, r0
  40265c:	4630      	mov	r0, r6
  40265e:	4e28      	ldr	r6, [pc, #160]	; (402700 <prvTimerTask+0x1c8>)
  402660:	47b0      	blx	r6
							configASSERT( xResult );
  402662:	bb10      	cbnz	r0, 4026aa <prvTimerTask+0x172>
  402664:	f04f 0380 	mov.w	r3, #128	; 0x80
  402668:	b672      	cpsid	i
  40266a:	f383 8811 	msr	BASEPRI, r3
  40266e:	f3bf 8f6f 	isb	sy
  402672:	f3bf 8f4f 	dsb	sy
  402676:	b662      	cpsie	i
  402678:	e7fe      	b.n	402678 <prvTimerTask+0x140>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  40267a:	9905      	ldr	r1, [sp, #20]
  40267c:	61b1      	str	r1, [r6, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  40267e:	b951      	cbnz	r1, 402696 <prvTimerTask+0x15e>
  402680:	f04f 0380 	mov.w	r3, #128	; 0x80
  402684:	b672      	cpsid	i
  402686:	f383 8811 	msr	BASEPRI, r3
  40268a:	f3bf 8f6f 	isb	sy
  40268e:	f3bf 8f4f 	dsb	sy
  402692:	b662      	cpsie	i
  402694:	e7fe      	b.n	402694 <prvTimerTask+0x15c>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402696:	4603      	mov	r3, r0
  402698:	4602      	mov	r2, r0
  40269a:	4401      	add	r1, r0
  40269c:	4630      	mov	r0, r6
  40269e:	4e17      	ldr	r6, [pc, #92]	; (4026fc <prvTimerTask+0x1c4>)
  4026a0:	47b0      	blx	r6
  4026a2:	e002      	b.n	4026aa <prvTimerTask+0x172>
					break;

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
  4026a4:	4630      	mov	r0, r6
  4026a6:	4b18      	ldr	r3, [pc, #96]	; (402708 <prvTimerTask+0x1d0>)
  4026a8:	4798      	blx	r3
			pxTimer = xMessage.u.xTimerParameters.pxTimer;

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4026aa:	4f13      	ldr	r7, [pc, #76]	; (4026f8 <prvTimerTask+0x1c0>)
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  4026ac:	2300      	movs	r3, #0
  4026ae:	461a      	mov	r2, r3
  4026b0:	a904      	add	r1, sp, #16
  4026b2:	6820      	ldr	r0, [r4, #0]
  4026b4:	47a8      	blx	r5
  4026b6:	2800      	cmp	r0, #0
  4026b8:	d19e      	bne.n	4025f8 <prvTimerTask+0xc0>
  4026ba:	e744      	b.n	402546 <prvTimerTask+0xe>
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
  4026bc:	4b0b      	ldr	r3, [pc, #44]	; (4026ec <prvTimerTask+0x1b4>)
  4026be:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4026c0:	a804      	add	r0, sp, #16
  4026c2:	4b0b      	ldr	r3, [pc, #44]	; (4026f0 <prvTimerTask+0x1b8>)
  4026c4:	4798      	blx	r3
  4026c6:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  4026c8:	9b04      	ldr	r3, [sp, #16]
  4026ca:	2b00      	cmp	r3, #0
  4026cc:	d191      	bne.n	4025f2 <prvTimerTask+0xba>
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  4026ce:	4b0f      	ldr	r3, [pc, #60]	; (40270c <prvTimerTask+0x1d4>)
  4026d0:	681b      	ldr	r3, [r3, #0]
  4026d2:	681a      	ldr	r2, [r3, #0]
  4026d4:	fab2 f282 	clz	r2, r2
  4026d8:	0952      	lsrs	r2, r2, #5
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
  4026da:	2600      	movs	r6, #0
  4026dc:	e778      	b.n	4025d0 <prvTimerTask+0x98>
  4026de:	bf00      	nop
  4026e0:	20400a40 	.word	0x20400a40
  4026e4:	004014ed 	.word	0x004014ed
  4026e8:	20400a10 	.word	0x20400a10
  4026ec:	00401a71 	.word	0x00401a71
  4026f0:	0040247d 	.word	0x0040247d
  4026f4:	00401bd5 	.word	0x00401bd5
  4026f8:	00400b3d 	.word	0x00400b3d
  4026fc:	004022e9 	.word	0x004022e9
  402700:	0040240d 	.word	0x0040240d
  402704:	004016e5 	.word	0x004016e5
  402708:	00400ea9 	.word	0x00400ea9
  40270c:	20400a44 	.word	0x20400a44
  402710:	e000ed04 	.word	0xe000ed04

00402714 <task_btn>:
		vTaskDelay(500);
	}
}

static void task_btn(void *pvParameters)
{
  402714:	b508      	push	{r3, lr}
	UNUSED(pvParameters);
	for (;;) {
		if(!pio_get(BUT_PIO_BOARD,PIO_INPUT,BUT_PIN_BOARD_MASK)){
  402716:	4e0c      	ldr	r6, [pc, #48]	; (402748 <task_btn+0x34>)
  402718:	4d0c      	ldr	r5, [pc, #48]	; (40274c <task_btn+0x38>)
  40271a:	f44f 6400 	mov.w	r4, #2048	; 0x800
  40271e:	4622      	mov	r2, r4
  402720:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402724:	4628      	mov	r0, r5
  402726:	47b0      	blx	r6
  402728:	2800      	cmp	r0, #0
  40272a:	d1f8      	bne.n	40271e <task_btn+0xa>
			xSemaphoreGive( xSemaphore );
  40272c:	2300      	movs	r3, #0
  40272e:	461a      	mov	r2, r3
  402730:	4619      	mov	r1, r3
  402732:	4807      	ldr	r0, [pc, #28]	; (402750 <task_btn+0x3c>)
  402734:	6800      	ldr	r0, [r0, #0]
  402736:	4c07      	ldr	r4, [pc, #28]	; (402754 <task_btn+0x40>)
  402738:	47a0      	blx	r4
			printf("apertado !\n");
  40273a:	4807      	ldr	r0, [pc, #28]	; (402758 <task_btn+0x44>)
  40273c:	4b07      	ldr	r3, [pc, #28]	; (40275c <task_btn+0x48>)
  40273e:	4798      	blx	r3
			vTaskDelay(100);
  402740:	2064      	movs	r0, #100	; 0x64
  402742:	4b07      	ldr	r3, [pc, #28]	; (402760 <task_btn+0x4c>)
  402744:	4798      	blx	r3
  402746:	e7e8      	b.n	40271a <task_btn+0x6>
  402748:	00400425 	.word	0x00400425
  40274c:	400e0e00 	.word	0x400e0e00
  402750:	20400ac8 	.word	0x20400ac8
  402754:	00401219 	.word	0x00401219
  402758:	00405d18 	.word	0x00405d18
  40275c:	00402cc1 	.word	0x00402cc1
  402760:	00401ced 	.word	0x00401ced

00402764 <task_led>:

/**
 * \brief This task, when activated, make LED blink at a fixed rate
 */
static void task_led(void *pvParameters)
{
  402764:	b580      	push	{r7, lr}
	UNUSED(pvParameters);
	for (;;) {
		//Troca estado do LED ao liberar sep
		if((xSemaphoreTake( xSemaphore, ( TickType_t ) 0 ) == pdTRUE)){
  402766:	4e0d      	ldr	r6, [pc, #52]	; (40279c <task_led+0x38>)
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  402768:	4f0d      	ldr	r7, [pc, #52]	; (4027a0 <task_led+0x3c>)
			LED_Toggle(LED0);
			vTaskDelay(100);
  40276a:	4d0e      	ldr	r5, [pc, #56]	; (4027a4 <task_led+0x40>)
static void task_led(void *pvParameters)
{
	UNUSED(pvParameters);
	for (;;) {
		//Troca estado do LED ao liberar sep
		if((xSemaphoreTake( xSemaphore, ( TickType_t ) 0 ) == pdTRUE)){
  40276c:	2300      	movs	r3, #0
  40276e:	461a      	mov	r2, r3
  402770:	4619      	mov	r1, r3
  402772:	6830      	ldr	r0, [r6, #0]
  402774:	4c0c      	ldr	r4, [pc, #48]	; (4027a8 <task_led+0x44>)
  402776:	47a0      	blx	r4
  402778:	2801      	cmp	r0, #1
  40277a:	d10c      	bne.n	402796 <task_led+0x32>
  40277c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40277e:	f413 7f80 	tst.w	r3, #256	; 0x100
  402782:	d003      	beq.n	40278c <task_led+0x28>
		port->PIO_CODR = mask;
  402784:	f44f 7380 	mov.w	r3, #256	; 0x100
  402788:	637b      	str	r3, [r7, #52]	; 0x34
  40278a:	e002      	b.n	402792 <task_led+0x2e>
	} else {
		port->PIO_SODR = mask;
  40278c:	f44f 7380 	mov.w	r3, #256	; 0x100
  402790:	633b      	str	r3, [r7, #48]	; 0x30
			LED_Toggle(LED0);
			vTaskDelay(100);
  402792:	2064      	movs	r0, #100	; 0x64
  402794:	47a8      	blx	r5
		}
		vTaskDelay(100);
  402796:	2064      	movs	r0, #100	; 0x64
  402798:	47a8      	blx	r5
	}
  40279a:	e7e7      	b.n	40276c <task_led+0x8>
  40279c:	20400ac8 	.word	0x20400ac8
  4027a0:	400e1200 	.word	0x400e1200
  4027a4:	00401ced 	.word	0x00401ced
  4027a8:	004014ed 	.word	0x004014ed

004027ac <task_led3>:
		vTaskDelay(300);
	}
}

static void task_led3(void *pvParameters)
{
  4027ac:	b580      	push	{r7, lr}
	UNUSED(pvParameters);
	for (;;) {
		pio_set(LED3_PIO, LED3_PIN_MASK);
  4027ae:	4e09      	ldr	r6, [pc, #36]	; (4027d4 <task_led3+0x28>)
  4027b0:	f44f 6500 	mov.w	r5, #2048	; 0x800
  4027b4:	4f08      	ldr	r7, [pc, #32]	; (4027d8 <task_led3+0x2c>)
  4027b6:	4629      	mov	r1, r5
  4027b8:	4630      	mov	r0, r6
  4027ba:	47b8      	blx	r7
		vTaskDelay(500);
  4027bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  4027c0:	4c06      	ldr	r4, [pc, #24]	; (4027dc <task_led3+0x30>)
  4027c2:	47a0      	blx	r4
		pio_clear(LED3_PIO, LED3_PIN_MASK);
  4027c4:	4629      	mov	r1, r5
  4027c6:	4630      	mov	r0, r6
  4027c8:	4b05      	ldr	r3, [pc, #20]	; (4027e0 <task_led3+0x34>)
  4027ca:	4798      	blx	r3
		vTaskDelay(500);
  4027cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  4027d0:	47a0      	blx	r4
  4027d2:	e7f0      	b.n	4027b6 <task_led3+0xa>
  4027d4:	400e1400 	.word	0x400e1400
  4027d8:	0040041d 	.word	0x0040041d
  4027dc:	00401ced 	.word	0x00401ced
  4027e0:	00400421 	.word	0x00400421

004027e4 <task_led2>:
		vTaskDelay(100);
	}
}

static void task_led2(void *pvParameters)
{
  4027e4:	b580      	push	{r7, lr}
	UNUSED(pvParameters);
	for (;;) {
		pio_set(LED2_PIO, LED2_PIN_MASK);
  4027e6:	4e09      	ldr	r6, [pc, #36]	; (40280c <task_led2+0x28>)
  4027e8:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
  4027ec:	4f08      	ldr	r7, [pc, #32]	; (402810 <task_led2+0x2c>)
  4027ee:	4629      	mov	r1, r5
  4027f0:	4630      	mov	r0, r6
  4027f2:	47b8      	blx	r7
		vTaskDelay(300);
  4027f4:	f44f 7096 	mov.w	r0, #300	; 0x12c
  4027f8:	4c06      	ldr	r4, [pc, #24]	; (402814 <task_led2+0x30>)
  4027fa:	47a0      	blx	r4
		pio_clear(LED2_PIO, LED2_PIN_MASK);
  4027fc:	4629      	mov	r1, r5
  4027fe:	4630      	mov	r0, r6
  402800:	4b05      	ldr	r3, [pc, #20]	; (402818 <task_led2+0x34>)
  402802:	4798      	blx	r3
		vTaskDelay(300);
  402804:	f44f 7096 	mov.w	r0, #300	; 0x12c
  402808:	47a0      	blx	r4
  40280a:	e7f0      	b.n	4027ee <task_led2+0xa>
  40280c:	400e1400 	.word	0x400e1400
  402810:	0040041d 	.word	0x0040041d
  402814:	00401ced 	.word	0x00401ced
  402818:	00400421 	.word	0x00400421

0040281c <task_led1>:
		vTaskDelay(100);
	}
}

static void task_led1(void *pvParameters)
{
  40281c:	b580      	push	{r7, lr}
	UNUSED(pvParameters);
	for (;;) {
		pio_set(LED1_PIO, LED1_PIN_MASK);
  40281e:	4e08      	ldr	r6, [pc, #32]	; (402840 <task_led1+0x24>)
  402820:	f44f 2500 	mov.w	r5, #524288	; 0x80000
  402824:	4f07      	ldr	r7, [pc, #28]	; (402844 <task_led1+0x28>)
  402826:	4629      	mov	r1, r5
  402828:	4630      	mov	r0, r6
  40282a:	47b8      	blx	r7
		vTaskDelay(100);
  40282c:	2064      	movs	r0, #100	; 0x64
  40282e:	4c06      	ldr	r4, [pc, #24]	; (402848 <task_led1+0x2c>)
  402830:	47a0      	blx	r4
		pio_clear(LED1_PIO, LED1_PIN_MASK);
  402832:	4629      	mov	r1, r5
  402834:	4630      	mov	r0, r6
  402836:	4b05      	ldr	r3, [pc, #20]	; (40284c <task_led1+0x30>)
  402838:	4798      	blx	r3
		vTaskDelay(100);
  40283a:	2064      	movs	r0, #100	; 0x64
  40283c:	47a0      	blx	r4
  40283e:	e7f2      	b.n	402826 <task_led1+0xa>
  402840:	400e1200 	.word	0x400e1200
  402844:	0040041d 	.word	0x0040041d
  402848:	00401ced 	.word	0x00401ced
  40284c:	00400421 	.word	0x00400421

00402850 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402850:	b5f0      	push	{r4, r5, r6, r7, lr}
  402852:	b083      	sub	sp, #12
  402854:	4605      	mov	r5, r0
  402856:	460c      	mov	r4, r1
	uint32_t val = 0;
  402858:	2300      	movs	r3, #0
  40285a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40285c:	4b29      	ldr	r3, [pc, #164]	; (402904 <usart_serial_getchar+0xb4>)
  40285e:	4298      	cmp	r0, r3
  402860:	d107      	bne.n	402872 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  402862:	461f      	mov	r7, r3
  402864:	4e28      	ldr	r6, [pc, #160]	; (402908 <usart_serial_getchar+0xb8>)
  402866:	4621      	mov	r1, r4
  402868:	4638      	mov	r0, r7
  40286a:	47b0      	blx	r6
  40286c:	2800      	cmp	r0, #0
  40286e:	d1fa      	bne.n	402866 <usart_serial_getchar+0x16>
  402870:	e015      	b.n	40289e <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402872:	4b26      	ldr	r3, [pc, #152]	; (40290c <usart_serial_getchar+0xbc>)
  402874:	4298      	cmp	r0, r3
  402876:	d107      	bne.n	402888 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  402878:	461f      	mov	r7, r3
  40287a:	4e23      	ldr	r6, [pc, #140]	; (402908 <usart_serial_getchar+0xb8>)
  40287c:	4621      	mov	r1, r4
  40287e:	4638      	mov	r0, r7
  402880:	47b0      	blx	r6
  402882:	2800      	cmp	r0, #0
  402884:	d1fa      	bne.n	40287c <usart_serial_getchar+0x2c>
  402886:	e015      	b.n	4028b4 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402888:	4b21      	ldr	r3, [pc, #132]	; (402910 <usart_serial_getchar+0xc0>)
  40288a:	4298      	cmp	r0, r3
  40288c:	d107      	bne.n	40289e <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  40288e:	461f      	mov	r7, r3
  402890:	4e1d      	ldr	r6, [pc, #116]	; (402908 <usart_serial_getchar+0xb8>)
  402892:	4621      	mov	r1, r4
  402894:	4638      	mov	r0, r7
  402896:	47b0      	blx	r6
  402898:	2800      	cmp	r0, #0
  40289a:	d1fa      	bne.n	402892 <usart_serial_getchar+0x42>
  40289c:	e017      	b.n	4028ce <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40289e:	4b1d      	ldr	r3, [pc, #116]	; (402914 <usart_serial_getchar+0xc4>)
  4028a0:	429d      	cmp	r5, r3
  4028a2:	d107      	bne.n	4028b4 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  4028a4:	461f      	mov	r7, r3
  4028a6:	4e18      	ldr	r6, [pc, #96]	; (402908 <usart_serial_getchar+0xb8>)
  4028a8:	4621      	mov	r1, r4
  4028aa:	4638      	mov	r0, r7
  4028ac:	47b0      	blx	r6
  4028ae:	2800      	cmp	r0, #0
  4028b0:	d1fa      	bne.n	4028a8 <usart_serial_getchar+0x58>
  4028b2:	e019      	b.n	4028e8 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4028b4:	4b18      	ldr	r3, [pc, #96]	; (402918 <usart_serial_getchar+0xc8>)
  4028b6:	429d      	cmp	r5, r3
  4028b8:	d109      	bne.n	4028ce <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  4028ba:	461e      	mov	r6, r3
  4028bc:	4d17      	ldr	r5, [pc, #92]	; (40291c <usart_serial_getchar+0xcc>)
  4028be:	a901      	add	r1, sp, #4
  4028c0:	4630      	mov	r0, r6
  4028c2:	47a8      	blx	r5
  4028c4:	2800      	cmp	r0, #0
  4028c6:	d1fa      	bne.n	4028be <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  4028c8:	9b01      	ldr	r3, [sp, #4]
  4028ca:	7023      	strb	r3, [r4, #0]
  4028cc:	e018      	b.n	402900 <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4028ce:	4b14      	ldr	r3, [pc, #80]	; (402920 <usart_serial_getchar+0xd0>)
  4028d0:	429d      	cmp	r5, r3
  4028d2:	d109      	bne.n	4028e8 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  4028d4:	461e      	mov	r6, r3
  4028d6:	4d11      	ldr	r5, [pc, #68]	; (40291c <usart_serial_getchar+0xcc>)
  4028d8:	a901      	add	r1, sp, #4
  4028da:	4630      	mov	r0, r6
  4028dc:	47a8      	blx	r5
  4028de:	2800      	cmp	r0, #0
  4028e0:	d1fa      	bne.n	4028d8 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  4028e2:	9b01      	ldr	r3, [sp, #4]
  4028e4:	7023      	strb	r3, [r4, #0]
  4028e6:	e00b      	b.n	402900 <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4028e8:	4b0e      	ldr	r3, [pc, #56]	; (402924 <usart_serial_getchar+0xd4>)
  4028ea:	429d      	cmp	r5, r3
  4028ec:	d108      	bne.n	402900 <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  4028ee:	461e      	mov	r6, r3
  4028f0:	4d0a      	ldr	r5, [pc, #40]	; (40291c <usart_serial_getchar+0xcc>)
  4028f2:	a901      	add	r1, sp, #4
  4028f4:	4630      	mov	r0, r6
  4028f6:	47a8      	blx	r5
  4028f8:	2800      	cmp	r0, #0
  4028fa:	d1fa      	bne.n	4028f2 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  4028fc:	9b01      	ldr	r3, [sp, #4]
  4028fe:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402900:	b003      	add	sp, #12
  402902:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402904:	400e0800 	.word	0x400e0800
  402908:	004006ed 	.word	0x004006ed
  40290c:	400e0a00 	.word	0x400e0a00
  402910:	400e1a00 	.word	0x400e1a00
  402914:	400e1c00 	.word	0x400e1c00
  402918:	40024000 	.word	0x40024000
  40291c:	00400805 	.word	0x00400805
  402920:	40028000 	.word	0x40028000
  402924:	4002c000 	.word	0x4002c000

00402928 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  402928:	b570      	push	{r4, r5, r6, lr}
  40292a:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40292c:	4b2a      	ldr	r3, [pc, #168]	; (4029d8 <usart_serial_putchar+0xb0>)
  40292e:	4298      	cmp	r0, r3
  402930:	d108      	bne.n	402944 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  402932:	461e      	mov	r6, r3
  402934:	4d29      	ldr	r5, [pc, #164]	; (4029dc <usart_serial_putchar+0xb4>)
  402936:	4621      	mov	r1, r4
  402938:	4630      	mov	r0, r6
  40293a:	47a8      	blx	r5
  40293c:	2800      	cmp	r0, #0
  40293e:	d1fa      	bne.n	402936 <usart_serial_putchar+0xe>
		return 1;
  402940:	2001      	movs	r0, #1
  402942:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402944:	4b26      	ldr	r3, [pc, #152]	; (4029e0 <usart_serial_putchar+0xb8>)
  402946:	4298      	cmp	r0, r3
  402948:	d108      	bne.n	40295c <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  40294a:	461e      	mov	r6, r3
  40294c:	4d23      	ldr	r5, [pc, #140]	; (4029dc <usart_serial_putchar+0xb4>)
  40294e:	4621      	mov	r1, r4
  402950:	4630      	mov	r0, r6
  402952:	47a8      	blx	r5
  402954:	2800      	cmp	r0, #0
  402956:	d1fa      	bne.n	40294e <usart_serial_putchar+0x26>
		return 1;
  402958:	2001      	movs	r0, #1
  40295a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40295c:	4b21      	ldr	r3, [pc, #132]	; (4029e4 <usart_serial_putchar+0xbc>)
  40295e:	4298      	cmp	r0, r3
  402960:	d108      	bne.n	402974 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  402962:	461e      	mov	r6, r3
  402964:	4d1d      	ldr	r5, [pc, #116]	; (4029dc <usart_serial_putchar+0xb4>)
  402966:	4621      	mov	r1, r4
  402968:	4630      	mov	r0, r6
  40296a:	47a8      	blx	r5
  40296c:	2800      	cmp	r0, #0
  40296e:	d1fa      	bne.n	402966 <usart_serial_putchar+0x3e>
		return 1;
  402970:	2001      	movs	r0, #1
  402972:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402974:	4b1c      	ldr	r3, [pc, #112]	; (4029e8 <usart_serial_putchar+0xc0>)
  402976:	4298      	cmp	r0, r3
  402978:	d108      	bne.n	40298c <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  40297a:	461e      	mov	r6, r3
  40297c:	4d17      	ldr	r5, [pc, #92]	; (4029dc <usart_serial_putchar+0xb4>)
  40297e:	4621      	mov	r1, r4
  402980:	4630      	mov	r0, r6
  402982:	47a8      	blx	r5
  402984:	2800      	cmp	r0, #0
  402986:	d1fa      	bne.n	40297e <usart_serial_putchar+0x56>
		return 1;
  402988:	2001      	movs	r0, #1
  40298a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40298c:	4b17      	ldr	r3, [pc, #92]	; (4029ec <usart_serial_putchar+0xc4>)
  40298e:	4298      	cmp	r0, r3
  402990:	d108      	bne.n	4029a4 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  402992:	461e      	mov	r6, r3
  402994:	4d16      	ldr	r5, [pc, #88]	; (4029f0 <usart_serial_putchar+0xc8>)
  402996:	4621      	mov	r1, r4
  402998:	4630      	mov	r0, r6
  40299a:	47a8      	blx	r5
  40299c:	2800      	cmp	r0, #0
  40299e:	d1fa      	bne.n	402996 <usart_serial_putchar+0x6e>
		return 1;
  4029a0:	2001      	movs	r0, #1
  4029a2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4029a4:	4b13      	ldr	r3, [pc, #76]	; (4029f4 <usart_serial_putchar+0xcc>)
  4029a6:	4298      	cmp	r0, r3
  4029a8:	d108      	bne.n	4029bc <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  4029aa:	461e      	mov	r6, r3
  4029ac:	4d10      	ldr	r5, [pc, #64]	; (4029f0 <usart_serial_putchar+0xc8>)
  4029ae:	4621      	mov	r1, r4
  4029b0:	4630      	mov	r0, r6
  4029b2:	47a8      	blx	r5
  4029b4:	2800      	cmp	r0, #0
  4029b6:	d1fa      	bne.n	4029ae <usart_serial_putchar+0x86>
		return 1;
  4029b8:	2001      	movs	r0, #1
  4029ba:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4029bc:	4b0e      	ldr	r3, [pc, #56]	; (4029f8 <usart_serial_putchar+0xd0>)
  4029be:	4298      	cmp	r0, r3
  4029c0:	d108      	bne.n	4029d4 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  4029c2:	461e      	mov	r6, r3
  4029c4:	4d0a      	ldr	r5, [pc, #40]	; (4029f0 <usart_serial_putchar+0xc8>)
  4029c6:	4621      	mov	r1, r4
  4029c8:	4630      	mov	r0, r6
  4029ca:	47a8      	blx	r5
  4029cc:	2800      	cmp	r0, #0
  4029ce:	d1fa      	bne.n	4029c6 <usart_serial_putchar+0x9e>
		return 1;
  4029d0:	2001      	movs	r0, #1
  4029d2:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4029d4:	2000      	movs	r0, #0
}
  4029d6:	bd70      	pop	{r4, r5, r6, pc}
  4029d8:	400e0800 	.word	0x400e0800
  4029dc:	004006d9 	.word	0x004006d9
  4029e0:	400e0a00 	.word	0x400e0a00
  4029e4:	400e1a00 	.word	0x400e1a00
  4029e8:	400e1c00 	.word	0x400e1c00
  4029ec:	40024000 	.word	0x40024000
  4029f0:	004007ed 	.word	0x004007ed
  4029f4:	40028000 	.word	0x40028000
  4029f8:	4002c000 	.word	0x4002c000

004029fc <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  4029fc:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  4029fe:	460a      	mov	r2, r1
  402a00:	4601      	mov	r1, r0
  402a02:	4802      	ldr	r0, [pc, #8]	; (402a0c <vApplicationStackOverflowHook+0x10>)
  402a04:	4b02      	ldr	r3, [pc, #8]	; (402a10 <vApplicationStackOverflowHook+0x14>)
  402a06:	4798      	blx	r3
  402a08:	e7fe      	b.n	402a08 <vApplicationStackOverflowHook+0xc>
  402a0a:	bf00      	nop
  402a0c:	00405d24 	.word	0x00405d24
  402a10:	00402cc1 	.word	0x00402cc1

00402a14 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  402a14:	4770      	bx	lr
  402a16:	bf00      	nop

00402a18 <vApplicationMallocFailedHook>:

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  402a18:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a1c:	b672      	cpsid	i
  402a1e:	f383 8811 	msr	BASEPRI, r3
  402a22:	f3bf 8f6f 	isb	sy
  402a26:	f3bf 8f4f 	dsb	sy
  402a2a:	b662      	cpsie	i
  402a2c:	e7fe      	b.n	402a2c <vApplicationMallocFailedHook+0x14>
  402a2e:	bf00      	nop

00402a30 <main>:
 *  \brief FreeRTOS Real Time Kernel example entry point.
 *
 *  \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  402a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402a34:	b08a      	sub	sp, #40	; 0x28
	/* Initialize the SAM system */
	sysclk_init();
  402a36:	4b63      	ldr	r3, [pc, #396]	; (402bc4 <main+0x194>)
  402a38:	4798      	blx	r3
	board_init();
  402a3a:	4b63      	ldr	r3, [pc, #396]	; (402bc8 <main+0x198>)
  402a3c:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  402a3e:	4e63      	ldr	r6, [pc, #396]	; (402bcc <main+0x19c>)
  402a40:	4b63      	ldr	r3, [pc, #396]	; (402bd0 <main+0x1a0>)
  402a42:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402a44:	4a63      	ldr	r2, [pc, #396]	; (402bd4 <main+0x1a4>)
  402a46:	4b64      	ldr	r3, [pc, #400]	; (402bd8 <main+0x1a8>)
  402a48:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402a4a:	4a64      	ldr	r2, [pc, #400]	; (402bdc <main+0x1ac>)
  402a4c:	4b64      	ldr	r3, [pc, #400]	; (402be0 <main+0x1b0>)
  402a4e:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  402a50:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402a54:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  402a56:	23c0      	movs	r3, #192	; 0xc0
  402a58:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  402a5a:	f44f 6700 	mov.w	r7, #2048	; 0x800
  402a5e:	9706      	str	r7, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  402a60:	2400      	movs	r4, #0
  402a62:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402a64:	9408      	str	r4, [sp, #32]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  402a66:	200e      	movs	r0, #14
  402a68:	4d5e      	ldr	r5, [pc, #376]	; (402be4 <main+0x1b4>)
  402a6a:	47a8      	blx	r5
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  402a6c:	4a5e      	ldr	r2, [pc, #376]	; (402be8 <main+0x1b8>)
  402a6e:	a904      	add	r1, sp, #16
  402a70:	4630      	mov	r0, r6
  402a72:	4b5e      	ldr	r3, [pc, #376]	; (402bec <main+0x1bc>)
  402a74:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  402a76:	4630      	mov	r0, r6
  402a78:	4b5d      	ldr	r3, [pc, #372]	; (402bf0 <main+0x1c0>)
  402a7a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402a7c:	4630      	mov	r0, r6
  402a7e:	4b5d      	ldr	r3, [pc, #372]	; (402bf4 <main+0x1c4>)
  402a80:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402a82:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 402c68 <main+0x238>
  402a86:	f8d8 3000 	ldr.w	r3, [r8]
  402a8a:	4621      	mov	r1, r4
  402a8c:	6898      	ldr	r0, [r3, #8]
  402a8e:	4e5a      	ldr	r6, [pc, #360]	; (402bf8 <main+0x1c8>)
  402a90:	47b0      	blx	r6
	setbuf(stdin, NULL);
  402a92:	f8d8 3000 	ldr.w	r3, [r8]
  402a96:	4621      	mov	r1, r4
  402a98:	6858      	ldr	r0, [r3, #4]
  402a9a:	47b0      	blx	r6
	/* Configure console UART. */
	stdio_serial_init(CONF_UART, &uart_serial_options);

	/* Specify that stdout should not be buffered. */
#if defined(__GNUC__)
	setbuf(stdout, NULL);
  402a9c:	f8d8 3000 	ldr.w	r3, [r8]
  402aa0:	4621      	mov	r1, r4
  402aa2:	6898      	ldr	r0, [r3, #8]
  402aa4:	47b0      	blx	r6
	board_init();

	/* Initialize the console uart */
	configure_console();

	pmc_enable_periph_clk(LED1_PIO_ID);
  402aa6:	200c      	movs	r0, #12
  402aa8:	47a8      	blx	r5
	pio_set_output(LED1_PIO, LED1_PIN_MASK, 0, 0, 0);
  402aaa:	9400      	str	r4, [sp, #0]
  402aac:	4623      	mov	r3, r4
  402aae:	4622      	mov	r2, r4
  402ab0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402ab4:	4851      	ldr	r0, [pc, #324]	; (402bfc <main+0x1cc>)
  402ab6:	4e52      	ldr	r6, [pc, #328]	; (402c00 <main+0x1d0>)
  402ab8:	47b0      	blx	r6
	pmc_enable_periph_clk(LED2_PIO_ID);
  402aba:	2010      	movs	r0, #16
  402abc:	47a8      	blx	r5
	pio_set_output(LED2_PIO, LED2_PIN_MASK, 0, 0, 0);
  402abe:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 402c6c <main+0x23c>
  402ac2:	9400      	str	r4, [sp, #0]
  402ac4:	4623      	mov	r3, r4
  402ac6:	4622      	mov	r2, r4
  402ac8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  402acc:	4640      	mov	r0, r8
  402ace:	47b0      	blx	r6
	pmc_enable_periph_clk(LED3_PIO_ID);
  402ad0:	2010      	movs	r0, #16
  402ad2:	47a8      	blx	r5
	pio_set_output(LED3_PIO, LED3_PIN_MASK, 0, 0, 0);
  402ad4:	9400      	str	r4, [sp, #0]
  402ad6:	4623      	mov	r3, r4
  402ad8:	4622      	mov	r2, r4
  402ada:	4639      	mov	r1, r7
  402adc:	4640      	mov	r0, r8
  402ade:	47b0      	blx	r6

	
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_BOARD_ID);
  402ae0:	200a      	movs	r0, #10
  402ae2:	47a8      	blx	r5
	pio_set_input(BUT_PIO_BOARD, BUT_PIN_BOARD_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402ae4:	2209      	movs	r2, #9
  402ae6:	4639      	mov	r1, r7
  402ae8:	4846      	ldr	r0, [pc, #280]	; (402c04 <main+0x1d4>)
  402aea:	4b47      	ldr	r3, [pc, #284]	; (402c08 <main+0x1d8>)
  402aec:	4798      	blx	r3
	

	//Semaphore
    xSemaphore = xSemaphoreCreateCounting(1,0);
  402aee:	4621      	mov	r1, r4
  402af0:	2001      	movs	r0, #1
  402af2:	4b46      	ldr	r3, [pc, #280]	; (402c0c <main+0x1dc>)
  402af4:	4798      	blx	r3
  402af6:	4b46      	ldr	r3, [pc, #280]	; (402c10 <main+0x1e0>)
  402af8:	6018      	str	r0, [r3, #0]
	xSemaphoreTake( xSemaphore, ( TickType_t ) 0 );
  402afa:	4623      	mov	r3, r4
  402afc:	4622      	mov	r2, r4
  402afe:	4621      	mov	r1, r4
  402b00:	4d44      	ldr	r5, [pc, #272]	; (402c14 <main+0x1e4>)
  402b02:	47a8      	blx	r5

	/* Output demo infomation. */
	printf("-- Freertos Example --\n\r");
  402b04:	4844      	ldr	r0, [pc, #272]	; (402c18 <main+0x1e8>)
  402b06:	4d45      	ldr	r5, [pc, #276]	; (402c1c <main+0x1ec>)
  402b08:	47a8      	blx	r5
	printf("-- %s\n\r", BOARD_NAME);
  402b0a:	4945      	ldr	r1, [pc, #276]	; (402c20 <main+0x1f0>)
  402b0c:	4845      	ldr	r0, [pc, #276]	; (402c24 <main+0x1f4>)
  402b0e:	47a8      	blx	r5
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
  402b10:	4a45      	ldr	r2, [pc, #276]	; (402c28 <main+0x1f8>)
  402b12:	4946      	ldr	r1, [pc, #280]	; (402c2c <main+0x1fc>)
  402b14:	4846      	ldr	r0, [pc, #280]	; (402c30 <main+0x200>)
  402b16:	47a8      	blx	r5
	//		TASK_MONITOR_STACK_PRIORITY, NULL) != pdPASS) {
	//	printf("Failed to create Monitor task\r\n");
	//}

	/* Create task to make led blink */
	if (xTaskCreate(task_led, "Led", TASK_LED_STACK_SIZE, NULL,
  402b18:	9403      	str	r4, [sp, #12]
  402b1a:	9402      	str	r4, [sp, #8]
  402b1c:	9401      	str	r4, [sp, #4]
  402b1e:	9400      	str	r4, [sp, #0]
  402b20:	4623      	mov	r3, r4
  402b22:	f44f 7280 	mov.w	r2, #256	; 0x100
  402b26:	4943      	ldr	r1, [pc, #268]	; (402c34 <main+0x204>)
  402b28:	4843      	ldr	r0, [pc, #268]	; (402c38 <main+0x208>)
  402b2a:	4c44      	ldr	r4, [pc, #272]	; (402c3c <main+0x20c>)
  402b2c:	47a0      	blx	r4
  402b2e:	2801      	cmp	r0, #1
  402b30:	d001      	beq.n	402b36 <main+0x106>
			TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  402b32:	4843      	ldr	r0, [pc, #268]	; (402c40 <main+0x210>)
  402b34:	47a8      	blx	r5
	}

	/* Create task to make led1 blink */
	if (xTaskCreate(task_led1, "Led1", TASK_LED_STACK_SIZE, NULL,
  402b36:	2300      	movs	r3, #0
  402b38:	9303      	str	r3, [sp, #12]
  402b3a:	9302      	str	r3, [sp, #8]
  402b3c:	9301      	str	r3, [sp, #4]
  402b3e:	9300      	str	r3, [sp, #0]
  402b40:	f44f 7280 	mov.w	r2, #256	; 0x100
  402b44:	493f      	ldr	r1, [pc, #252]	; (402c44 <main+0x214>)
  402b46:	4840      	ldr	r0, [pc, #256]	; (402c48 <main+0x218>)
  402b48:	4c3c      	ldr	r4, [pc, #240]	; (402c3c <main+0x20c>)
  402b4a:	47a0      	blx	r4
  402b4c:	2801      	cmp	r0, #1
  402b4e:	d002      	beq.n	402b56 <main+0x126>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  402b50:	483b      	ldr	r0, [pc, #236]	; (402c40 <main+0x210>)
  402b52:	4b32      	ldr	r3, [pc, #200]	; (402c1c <main+0x1ec>)
  402b54:	4798      	blx	r3
	}

	/* Create task to make led2 blink */
	if (xTaskCreate(task_led2, "Led2", TASK_LED_STACK_SIZE, NULL,
  402b56:	2300      	movs	r3, #0
  402b58:	9303      	str	r3, [sp, #12]
  402b5a:	9302      	str	r3, [sp, #8]
  402b5c:	9301      	str	r3, [sp, #4]
  402b5e:	9300      	str	r3, [sp, #0]
  402b60:	f44f 7280 	mov.w	r2, #256	; 0x100
  402b64:	4939      	ldr	r1, [pc, #228]	; (402c4c <main+0x21c>)
  402b66:	483a      	ldr	r0, [pc, #232]	; (402c50 <main+0x220>)
  402b68:	4c34      	ldr	r4, [pc, #208]	; (402c3c <main+0x20c>)
  402b6a:	47a0      	blx	r4
  402b6c:	2801      	cmp	r0, #1
  402b6e:	d002      	beq.n	402b76 <main+0x146>
			TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  402b70:	4833      	ldr	r0, [pc, #204]	; (402c40 <main+0x210>)
  402b72:	4b2a      	ldr	r3, [pc, #168]	; (402c1c <main+0x1ec>)
  402b74:	4798      	blx	r3
	}

	/* Create task to make led3 blink */
	if (xTaskCreate(task_led3, "Led3", TASK_LED_STACK_SIZE, NULL,
  402b76:	2300      	movs	r3, #0
  402b78:	9303      	str	r3, [sp, #12]
  402b7a:	9302      	str	r3, [sp, #8]
  402b7c:	9301      	str	r3, [sp, #4]
  402b7e:	9300      	str	r3, [sp, #0]
  402b80:	f44f 7280 	mov.w	r2, #256	; 0x100
  402b84:	4933      	ldr	r1, [pc, #204]	; (402c54 <main+0x224>)
  402b86:	4834      	ldr	r0, [pc, #208]	; (402c58 <main+0x228>)
  402b88:	4c2c      	ldr	r4, [pc, #176]	; (402c3c <main+0x20c>)
  402b8a:	47a0      	blx	r4
  402b8c:	2801      	cmp	r0, #1
  402b8e:	d002      	beq.n	402b96 <main+0x166>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  402b90:	482b      	ldr	r0, [pc, #172]	; (402c40 <main+0x210>)
  402b92:	4b22      	ldr	r3, [pc, #136]	; (402c1c <main+0x1ec>)
  402b94:	4798      	blx	r3
	}

	/* Create task to make check btn value */
	if (xTaskCreate(task_btn, "Btn", TASK_LED_STACK_SIZE, NULL,
  402b96:	2300      	movs	r3, #0
  402b98:	9303      	str	r3, [sp, #12]
  402b9a:	9302      	str	r3, [sp, #8]
  402b9c:	9301      	str	r3, [sp, #4]
  402b9e:	9300      	str	r3, [sp, #0]
  402ba0:	f44f 7280 	mov.w	r2, #256	; 0x100
  402ba4:	492d      	ldr	r1, [pc, #180]	; (402c5c <main+0x22c>)
  402ba6:	482e      	ldr	r0, [pc, #184]	; (402c60 <main+0x230>)
  402ba8:	4c24      	ldr	r4, [pc, #144]	; (402c3c <main+0x20c>)
  402baa:	47a0      	blx	r4
  402bac:	2801      	cmp	r0, #1
  402bae:	d002      	beq.n	402bb6 <main+0x186>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  402bb0:	4823      	ldr	r0, [pc, #140]	; (402c40 <main+0x210>)
  402bb2:	4b1a      	ldr	r3, [pc, #104]	; (402c1c <main+0x1ec>)
  402bb4:	4798      	blx	r3
	}
	/* Start the scheduler. */
	vTaskStartScheduler();
  402bb6:	4b2b      	ldr	r3, [pc, #172]	; (402c64 <main+0x234>)
  402bb8:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	return 0;
}
  402bba:	2000      	movs	r0, #0
  402bbc:	b00a      	add	sp, #40	; 0x28
  402bbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402bc2:	bf00      	nop
  402bc4:	0040019d 	.word	0x0040019d
  402bc8:	00400299 	.word	0x00400299
  402bcc:	40028000 	.word	0x40028000
  402bd0:	20400a84 	.word	0x20400a84
  402bd4:	00402929 	.word	0x00402929
  402bd8:	20400a80 	.word	0x20400a80
  402bdc:	00402851 	.word	0x00402851
  402be0:	20400a7c 	.word	0x20400a7c
  402be4:	00400685 	.word	0x00400685
  402be8:	08f0d180 	.word	0x08f0d180
  402bec:	00400789 	.word	0x00400789
  402bf0:	004007dd 	.word	0x004007dd
  402bf4:	004007e5 	.word	0x004007e5
  402bf8:	00403475 	.word	0x00403475
  402bfc:	400e1200 	.word	0x400e1200
  402c00:	00400479 	.word	0x00400479
  402c04:	400e0e00 	.word	0x400e0e00
  402c08:	00400441 	.word	0x00400441
  402c0c:	004011b5 	.word	0x004011b5
  402c10:	20400ac8 	.word	0x20400ac8
  402c14:	004014ed 	.word	0x004014ed
  402c18:	00405d3c 	.word	0x00405d3c
  402c1c:	00402cc1 	.word	0x00402cc1
  402c20:	00405d58 	.word	0x00405d58
  402c24:	00405d64 	.word	0x00405d64
  402c28:	00405d6c 	.word	0x00405d6c
  402c2c:	00405d78 	.word	0x00405d78
  402c30:	00405d84 	.word	0x00405d84
  402c34:	00405d9c 	.word	0x00405d9c
  402c38:	00402765 	.word	0x00402765
  402c3c:	004017b9 	.word	0x004017b9
  402c40:	00405da0 	.word	0x00405da0
  402c44:	00405dc4 	.word	0x00405dc4
  402c48:	0040281d 	.word	0x0040281d
  402c4c:	00405dcc 	.word	0x00405dcc
  402c50:	004027e5 	.word	0x004027e5
  402c54:	00405dd4 	.word	0x00405dd4
  402c58:	004027ad 	.word	0x004027ad
  402c5c:	00405ddc 	.word	0x00405ddc
  402c60:	00402715 	.word	0x00402715
  402c64:	004019e1 	.word	0x004019e1
  402c68:	20400438 	.word	0x20400438
  402c6c:	400e1400 	.word	0x400e1400

00402c70 <__libc_init_array>:
  402c70:	b570      	push	{r4, r5, r6, lr}
  402c72:	4e0f      	ldr	r6, [pc, #60]	; (402cb0 <__libc_init_array+0x40>)
  402c74:	4d0f      	ldr	r5, [pc, #60]	; (402cb4 <__libc_init_array+0x44>)
  402c76:	1b76      	subs	r6, r6, r5
  402c78:	10b6      	asrs	r6, r6, #2
  402c7a:	bf18      	it	ne
  402c7c:	2400      	movne	r4, #0
  402c7e:	d005      	beq.n	402c8c <__libc_init_array+0x1c>
  402c80:	3401      	adds	r4, #1
  402c82:	f855 3b04 	ldr.w	r3, [r5], #4
  402c86:	4798      	blx	r3
  402c88:	42a6      	cmp	r6, r4
  402c8a:	d1f9      	bne.n	402c80 <__libc_init_array+0x10>
  402c8c:	4e0a      	ldr	r6, [pc, #40]	; (402cb8 <__libc_init_array+0x48>)
  402c8e:	4d0b      	ldr	r5, [pc, #44]	; (402cbc <__libc_init_array+0x4c>)
  402c90:	1b76      	subs	r6, r6, r5
  402c92:	f003 f8d1 	bl	405e38 <_init>
  402c96:	10b6      	asrs	r6, r6, #2
  402c98:	bf18      	it	ne
  402c9a:	2400      	movne	r4, #0
  402c9c:	d006      	beq.n	402cac <__libc_init_array+0x3c>
  402c9e:	3401      	adds	r4, #1
  402ca0:	f855 3b04 	ldr.w	r3, [r5], #4
  402ca4:	4798      	blx	r3
  402ca6:	42a6      	cmp	r6, r4
  402ca8:	d1f9      	bne.n	402c9e <__libc_init_array+0x2e>
  402caa:	bd70      	pop	{r4, r5, r6, pc}
  402cac:	bd70      	pop	{r4, r5, r6, pc}
  402cae:	bf00      	nop
  402cb0:	00405e44 	.word	0x00405e44
  402cb4:	00405e44 	.word	0x00405e44
  402cb8:	00405e4c 	.word	0x00405e4c
  402cbc:	00405e44 	.word	0x00405e44

00402cc0 <iprintf>:
  402cc0:	b40f      	push	{r0, r1, r2, r3}
  402cc2:	b500      	push	{lr}
  402cc4:	4907      	ldr	r1, [pc, #28]	; (402ce4 <iprintf+0x24>)
  402cc6:	b083      	sub	sp, #12
  402cc8:	ab04      	add	r3, sp, #16
  402cca:	6808      	ldr	r0, [r1, #0]
  402ccc:	f853 2b04 	ldr.w	r2, [r3], #4
  402cd0:	6881      	ldr	r1, [r0, #8]
  402cd2:	9301      	str	r3, [sp, #4]
  402cd4:	f000 fd3e 	bl	403754 <_vfiprintf_r>
  402cd8:	b003      	add	sp, #12
  402cda:	f85d eb04 	ldr.w	lr, [sp], #4
  402cde:	b004      	add	sp, #16
  402ce0:	4770      	bx	lr
  402ce2:	bf00      	nop
  402ce4:	20400438 	.word	0x20400438

00402ce8 <malloc>:
  402ce8:	4b02      	ldr	r3, [pc, #8]	; (402cf4 <malloc+0xc>)
  402cea:	4601      	mov	r1, r0
  402cec:	6818      	ldr	r0, [r3, #0]
  402cee:	f000 b80b 	b.w	402d08 <_malloc_r>
  402cf2:	bf00      	nop
  402cf4:	20400438 	.word	0x20400438

00402cf8 <free>:
  402cf8:	4b02      	ldr	r3, [pc, #8]	; (402d04 <free+0xc>)
  402cfa:	4601      	mov	r1, r0
  402cfc:	6818      	ldr	r0, [r3, #0]
  402cfe:	f001 bed3 	b.w	404aa8 <_free_r>
  402d02:	bf00      	nop
  402d04:	20400438 	.word	0x20400438

00402d08 <_malloc_r>:
  402d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d0c:	f101 050b 	add.w	r5, r1, #11
  402d10:	2d16      	cmp	r5, #22
  402d12:	b083      	sub	sp, #12
  402d14:	4606      	mov	r6, r0
  402d16:	f240 809f 	bls.w	402e58 <_malloc_r+0x150>
  402d1a:	f035 0507 	bics.w	r5, r5, #7
  402d1e:	f100 80bf 	bmi.w	402ea0 <_malloc_r+0x198>
  402d22:	42a9      	cmp	r1, r5
  402d24:	f200 80bc 	bhi.w	402ea0 <_malloc_r+0x198>
  402d28:	f000 fb8e 	bl	403448 <__malloc_lock>
  402d2c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402d30:	f0c0 829c 	bcc.w	40326c <_malloc_r+0x564>
  402d34:	0a6b      	lsrs	r3, r5, #9
  402d36:	f000 80ba 	beq.w	402eae <_malloc_r+0x1a6>
  402d3a:	2b04      	cmp	r3, #4
  402d3c:	f200 8183 	bhi.w	403046 <_malloc_r+0x33e>
  402d40:	09a8      	lsrs	r0, r5, #6
  402d42:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  402d46:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402d4a:	3038      	adds	r0, #56	; 0x38
  402d4c:	4fc4      	ldr	r7, [pc, #784]	; (403060 <_malloc_r+0x358>)
  402d4e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  402d52:	f1a3 0108 	sub.w	r1, r3, #8
  402d56:	685c      	ldr	r4, [r3, #4]
  402d58:	42a1      	cmp	r1, r4
  402d5a:	d107      	bne.n	402d6c <_malloc_r+0x64>
  402d5c:	e0ac      	b.n	402eb8 <_malloc_r+0x1b0>
  402d5e:	2a00      	cmp	r2, #0
  402d60:	f280 80ac 	bge.w	402ebc <_malloc_r+0x1b4>
  402d64:	68e4      	ldr	r4, [r4, #12]
  402d66:	42a1      	cmp	r1, r4
  402d68:	f000 80a6 	beq.w	402eb8 <_malloc_r+0x1b0>
  402d6c:	6863      	ldr	r3, [r4, #4]
  402d6e:	f023 0303 	bic.w	r3, r3, #3
  402d72:	1b5a      	subs	r2, r3, r5
  402d74:	2a0f      	cmp	r2, #15
  402d76:	ddf2      	ble.n	402d5e <_malloc_r+0x56>
  402d78:	49b9      	ldr	r1, [pc, #740]	; (403060 <_malloc_r+0x358>)
  402d7a:	693c      	ldr	r4, [r7, #16]
  402d7c:	f101 0e08 	add.w	lr, r1, #8
  402d80:	4574      	cmp	r4, lr
  402d82:	f000 81b3 	beq.w	4030ec <_malloc_r+0x3e4>
  402d86:	6863      	ldr	r3, [r4, #4]
  402d88:	f023 0303 	bic.w	r3, r3, #3
  402d8c:	1b5a      	subs	r2, r3, r5
  402d8e:	2a0f      	cmp	r2, #15
  402d90:	f300 8199 	bgt.w	4030c6 <_malloc_r+0x3be>
  402d94:	2a00      	cmp	r2, #0
  402d96:	f8c1 e014 	str.w	lr, [r1, #20]
  402d9a:	f8c1 e010 	str.w	lr, [r1, #16]
  402d9e:	f280 809e 	bge.w	402ede <_malloc_r+0x1d6>
  402da2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402da6:	f080 8167 	bcs.w	403078 <_malloc_r+0x370>
  402daa:	08db      	lsrs	r3, r3, #3
  402dac:	f103 0c01 	add.w	ip, r3, #1
  402db0:	2201      	movs	r2, #1
  402db2:	109b      	asrs	r3, r3, #2
  402db4:	fa02 f303 	lsl.w	r3, r2, r3
  402db8:	684a      	ldr	r2, [r1, #4]
  402dba:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  402dbe:	f8c4 8008 	str.w	r8, [r4, #8]
  402dc2:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  402dc6:	431a      	orrs	r2, r3
  402dc8:	f1a9 0308 	sub.w	r3, r9, #8
  402dcc:	60e3      	str	r3, [r4, #12]
  402dce:	604a      	str	r2, [r1, #4]
  402dd0:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  402dd4:	f8c8 400c 	str.w	r4, [r8, #12]
  402dd8:	1083      	asrs	r3, r0, #2
  402dda:	2401      	movs	r4, #1
  402ddc:	409c      	lsls	r4, r3
  402dde:	4294      	cmp	r4, r2
  402de0:	f200 808a 	bhi.w	402ef8 <_malloc_r+0x1f0>
  402de4:	4214      	tst	r4, r2
  402de6:	d106      	bne.n	402df6 <_malloc_r+0xee>
  402de8:	f020 0003 	bic.w	r0, r0, #3
  402dec:	0064      	lsls	r4, r4, #1
  402dee:	4214      	tst	r4, r2
  402df0:	f100 0004 	add.w	r0, r0, #4
  402df4:	d0fa      	beq.n	402dec <_malloc_r+0xe4>
  402df6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402dfa:	46cc      	mov	ip, r9
  402dfc:	4680      	mov	r8, r0
  402dfe:	f8dc 100c 	ldr.w	r1, [ip, #12]
  402e02:	458c      	cmp	ip, r1
  402e04:	d107      	bne.n	402e16 <_malloc_r+0x10e>
  402e06:	e173      	b.n	4030f0 <_malloc_r+0x3e8>
  402e08:	2a00      	cmp	r2, #0
  402e0a:	f280 8181 	bge.w	403110 <_malloc_r+0x408>
  402e0e:	68c9      	ldr	r1, [r1, #12]
  402e10:	458c      	cmp	ip, r1
  402e12:	f000 816d 	beq.w	4030f0 <_malloc_r+0x3e8>
  402e16:	684b      	ldr	r3, [r1, #4]
  402e18:	f023 0303 	bic.w	r3, r3, #3
  402e1c:	1b5a      	subs	r2, r3, r5
  402e1e:	2a0f      	cmp	r2, #15
  402e20:	ddf2      	ble.n	402e08 <_malloc_r+0x100>
  402e22:	460c      	mov	r4, r1
  402e24:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  402e28:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402e2c:	194b      	adds	r3, r1, r5
  402e2e:	f045 0501 	orr.w	r5, r5, #1
  402e32:	604d      	str	r5, [r1, #4]
  402e34:	f042 0101 	orr.w	r1, r2, #1
  402e38:	f8c8 c00c 	str.w	ip, [r8, #12]
  402e3c:	4630      	mov	r0, r6
  402e3e:	f8cc 8008 	str.w	r8, [ip, #8]
  402e42:	617b      	str	r3, [r7, #20]
  402e44:	613b      	str	r3, [r7, #16]
  402e46:	f8c3 e00c 	str.w	lr, [r3, #12]
  402e4a:	f8c3 e008 	str.w	lr, [r3, #8]
  402e4e:	6059      	str	r1, [r3, #4]
  402e50:	509a      	str	r2, [r3, r2]
  402e52:	f000 fafb 	bl	40344c <__malloc_unlock>
  402e56:	e01f      	b.n	402e98 <_malloc_r+0x190>
  402e58:	2910      	cmp	r1, #16
  402e5a:	d821      	bhi.n	402ea0 <_malloc_r+0x198>
  402e5c:	f000 faf4 	bl	403448 <__malloc_lock>
  402e60:	2510      	movs	r5, #16
  402e62:	2306      	movs	r3, #6
  402e64:	2002      	movs	r0, #2
  402e66:	4f7e      	ldr	r7, [pc, #504]	; (403060 <_malloc_r+0x358>)
  402e68:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  402e6c:	f1a3 0208 	sub.w	r2, r3, #8
  402e70:	685c      	ldr	r4, [r3, #4]
  402e72:	4294      	cmp	r4, r2
  402e74:	f000 8145 	beq.w	403102 <_malloc_r+0x3fa>
  402e78:	6863      	ldr	r3, [r4, #4]
  402e7a:	68e1      	ldr	r1, [r4, #12]
  402e7c:	68a5      	ldr	r5, [r4, #8]
  402e7e:	f023 0303 	bic.w	r3, r3, #3
  402e82:	4423      	add	r3, r4
  402e84:	4630      	mov	r0, r6
  402e86:	685a      	ldr	r2, [r3, #4]
  402e88:	60e9      	str	r1, [r5, #12]
  402e8a:	f042 0201 	orr.w	r2, r2, #1
  402e8e:	608d      	str	r5, [r1, #8]
  402e90:	605a      	str	r2, [r3, #4]
  402e92:	f000 fadb 	bl	40344c <__malloc_unlock>
  402e96:	3408      	adds	r4, #8
  402e98:	4620      	mov	r0, r4
  402e9a:	b003      	add	sp, #12
  402e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ea0:	2400      	movs	r4, #0
  402ea2:	230c      	movs	r3, #12
  402ea4:	4620      	mov	r0, r4
  402ea6:	6033      	str	r3, [r6, #0]
  402ea8:	b003      	add	sp, #12
  402eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402eae:	2380      	movs	r3, #128	; 0x80
  402eb0:	f04f 0e40 	mov.w	lr, #64	; 0x40
  402eb4:	203f      	movs	r0, #63	; 0x3f
  402eb6:	e749      	b.n	402d4c <_malloc_r+0x44>
  402eb8:	4670      	mov	r0, lr
  402eba:	e75d      	b.n	402d78 <_malloc_r+0x70>
  402ebc:	4423      	add	r3, r4
  402ebe:	68e1      	ldr	r1, [r4, #12]
  402ec0:	685a      	ldr	r2, [r3, #4]
  402ec2:	68a5      	ldr	r5, [r4, #8]
  402ec4:	f042 0201 	orr.w	r2, r2, #1
  402ec8:	60e9      	str	r1, [r5, #12]
  402eca:	4630      	mov	r0, r6
  402ecc:	608d      	str	r5, [r1, #8]
  402ece:	605a      	str	r2, [r3, #4]
  402ed0:	f000 fabc 	bl	40344c <__malloc_unlock>
  402ed4:	3408      	adds	r4, #8
  402ed6:	4620      	mov	r0, r4
  402ed8:	b003      	add	sp, #12
  402eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ede:	4423      	add	r3, r4
  402ee0:	4630      	mov	r0, r6
  402ee2:	685a      	ldr	r2, [r3, #4]
  402ee4:	f042 0201 	orr.w	r2, r2, #1
  402ee8:	605a      	str	r2, [r3, #4]
  402eea:	f000 faaf 	bl	40344c <__malloc_unlock>
  402eee:	3408      	adds	r4, #8
  402ef0:	4620      	mov	r0, r4
  402ef2:	b003      	add	sp, #12
  402ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ef8:	68bc      	ldr	r4, [r7, #8]
  402efa:	6863      	ldr	r3, [r4, #4]
  402efc:	f023 0803 	bic.w	r8, r3, #3
  402f00:	45a8      	cmp	r8, r5
  402f02:	d304      	bcc.n	402f0e <_malloc_r+0x206>
  402f04:	ebc5 0308 	rsb	r3, r5, r8
  402f08:	2b0f      	cmp	r3, #15
  402f0a:	f300 808c 	bgt.w	403026 <_malloc_r+0x31e>
  402f0e:	4b55      	ldr	r3, [pc, #340]	; (403064 <_malloc_r+0x35c>)
  402f10:	f8df 9160 	ldr.w	r9, [pc, #352]	; 403074 <_malloc_r+0x36c>
  402f14:	681a      	ldr	r2, [r3, #0]
  402f16:	f8d9 3000 	ldr.w	r3, [r9]
  402f1a:	3301      	adds	r3, #1
  402f1c:	442a      	add	r2, r5
  402f1e:	eb04 0a08 	add.w	sl, r4, r8
  402f22:	f000 8160 	beq.w	4031e6 <_malloc_r+0x4de>
  402f26:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402f2a:	320f      	adds	r2, #15
  402f2c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402f30:	f022 020f 	bic.w	r2, r2, #15
  402f34:	4611      	mov	r1, r2
  402f36:	4630      	mov	r0, r6
  402f38:	9201      	str	r2, [sp, #4]
  402f3a:	f000 fa89 	bl	403450 <_sbrk_r>
  402f3e:	f1b0 3fff 	cmp.w	r0, #4294967295
  402f42:	4683      	mov	fp, r0
  402f44:	9a01      	ldr	r2, [sp, #4]
  402f46:	f000 8158 	beq.w	4031fa <_malloc_r+0x4f2>
  402f4a:	4582      	cmp	sl, r0
  402f4c:	f200 80fc 	bhi.w	403148 <_malloc_r+0x440>
  402f50:	4b45      	ldr	r3, [pc, #276]	; (403068 <_malloc_r+0x360>)
  402f52:	6819      	ldr	r1, [r3, #0]
  402f54:	45da      	cmp	sl, fp
  402f56:	4411      	add	r1, r2
  402f58:	6019      	str	r1, [r3, #0]
  402f5a:	f000 8153 	beq.w	403204 <_malloc_r+0x4fc>
  402f5e:	f8d9 0000 	ldr.w	r0, [r9]
  402f62:	f8df e110 	ldr.w	lr, [pc, #272]	; 403074 <_malloc_r+0x36c>
  402f66:	3001      	adds	r0, #1
  402f68:	bf1b      	ittet	ne
  402f6a:	ebca 0a0b 	rsbne	sl, sl, fp
  402f6e:	4451      	addne	r1, sl
  402f70:	f8ce b000 	streq.w	fp, [lr]
  402f74:	6019      	strne	r1, [r3, #0]
  402f76:	f01b 0107 	ands.w	r1, fp, #7
  402f7a:	f000 8117 	beq.w	4031ac <_malloc_r+0x4a4>
  402f7e:	f1c1 0008 	rsb	r0, r1, #8
  402f82:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402f86:	4483      	add	fp, r0
  402f88:	3108      	adds	r1, #8
  402f8a:	445a      	add	r2, fp
  402f8c:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402f90:	ebc2 0901 	rsb	r9, r2, r1
  402f94:	4649      	mov	r1, r9
  402f96:	4630      	mov	r0, r6
  402f98:	9301      	str	r3, [sp, #4]
  402f9a:	f000 fa59 	bl	403450 <_sbrk_r>
  402f9e:	1c43      	adds	r3, r0, #1
  402fa0:	9b01      	ldr	r3, [sp, #4]
  402fa2:	f000 813f 	beq.w	403224 <_malloc_r+0x51c>
  402fa6:	ebcb 0200 	rsb	r2, fp, r0
  402faa:	444a      	add	r2, r9
  402fac:	f042 0201 	orr.w	r2, r2, #1
  402fb0:	6819      	ldr	r1, [r3, #0]
  402fb2:	f8c7 b008 	str.w	fp, [r7, #8]
  402fb6:	4449      	add	r1, r9
  402fb8:	42bc      	cmp	r4, r7
  402fba:	f8cb 2004 	str.w	r2, [fp, #4]
  402fbe:	6019      	str	r1, [r3, #0]
  402fc0:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 403068 <_malloc_r+0x360>
  402fc4:	d016      	beq.n	402ff4 <_malloc_r+0x2ec>
  402fc6:	f1b8 0f0f 	cmp.w	r8, #15
  402fca:	f240 80fd 	bls.w	4031c8 <_malloc_r+0x4c0>
  402fce:	6862      	ldr	r2, [r4, #4]
  402fd0:	f1a8 030c 	sub.w	r3, r8, #12
  402fd4:	f023 0307 	bic.w	r3, r3, #7
  402fd8:	18e0      	adds	r0, r4, r3
  402fda:	f002 0201 	and.w	r2, r2, #1
  402fde:	f04f 0e05 	mov.w	lr, #5
  402fe2:	431a      	orrs	r2, r3
  402fe4:	2b0f      	cmp	r3, #15
  402fe6:	6062      	str	r2, [r4, #4]
  402fe8:	f8c0 e004 	str.w	lr, [r0, #4]
  402fec:	f8c0 e008 	str.w	lr, [r0, #8]
  402ff0:	f200 811c 	bhi.w	40322c <_malloc_r+0x524>
  402ff4:	4b1d      	ldr	r3, [pc, #116]	; (40306c <_malloc_r+0x364>)
  402ff6:	68bc      	ldr	r4, [r7, #8]
  402ff8:	681a      	ldr	r2, [r3, #0]
  402ffa:	4291      	cmp	r1, r2
  402ffc:	bf88      	it	hi
  402ffe:	6019      	strhi	r1, [r3, #0]
  403000:	4b1b      	ldr	r3, [pc, #108]	; (403070 <_malloc_r+0x368>)
  403002:	681a      	ldr	r2, [r3, #0]
  403004:	4291      	cmp	r1, r2
  403006:	6862      	ldr	r2, [r4, #4]
  403008:	bf88      	it	hi
  40300a:	6019      	strhi	r1, [r3, #0]
  40300c:	f022 0203 	bic.w	r2, r2, #3
  403010:	4295      	cmp	r5, r2
  403012:	eba2 0305 	sub.w	r3, r2, r5
  403016:	d801      	bhi.n	40301c <_malloc_r+0x314>
  403018:	2b0f      	cmp	r3, #15
  40301a:	dc04      	bgt.n	403026 <_malloc_r+0x31e>
  40301c:	4630      	mov	r0, r6
  40301e:	f000 fa15 	bl	40344c <__malloc_unlock>
  403022:	2400      	movs	r4, #0
  403024:	e738      	b.n	402e98 <_malloc_r+0x190>
  403026:	1962      	adds	r2, r4, r5
  403028:	f043 0301 	orr.w	r3, r3, #1
  40302c:	f045 0501 	orr.w	r5, r5, #1
  403030:	6065      	str	r5, [r4, #4]
  403032:	4630      	mov	r0, r6
  403034:	60ba      	str	r2, [r7, #8]
  403036:	6053      	str	r3, [r2, #4]
  403038:	f000 fa08 	bl	40344c <__malloc_unlock>
  40303c:	3408      	adds	r4, #8
  40303e:	4620      	mov	r0, r4
  403040:	b003      	add	sp, #12
  403042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403046:	2b14      	cmp	r3, #20
  403048:	d971      	bls.n	40312e <_malloc_r+0x426>
  40304a:	2b54      	cmp	r3, #84	; 0x54
  40304c:	f200 80a4 	bhi.w	403198 <_malloc_r+0x490>
  403050:	0b28      	lsrs	r0, r5, #12
  403052:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  403056:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40305a:	306e      	adds	r0, #110	; 0x6e
  40305c:	e676      	b.n	402d4c <_malloc_r+0x44>
  40305e:	bf00      	nop
  403060:	2040043c 	.word	0x2040043c
  403064:	20400a50 	.word	0x20400a50
  403068:	20400a54 	.word	0x20400a54
  40306c:	20400a4c 	.word	0x20400a4c
  403070:	20400a48 	.word	0x20400a48
  403074:	20400848 	.word	0x20400848
  403078:	0a5a      	lsrs	r2, r3, #9
  40307a:	2a04      	cmp	r2, #4
  40307c:	d95e      	bls.n	40313c <_malloc_r+0x434>
  40307e:	2a14      	cmp	r2, #20
  403080:	f200 80b3 	bhi.w	4031ea <_malloc_r+0x4e2>
  403084:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403088:	0049      	lsls	r1, r1, #1
  40308a:	325b      	adds	r2, #91	; 0x5b
  40308c:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  403090:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  403094:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 403274 <_malloc_r+0x56c>
  403098:	f1ac 0c08 	sub.w	ip, ip, #8
  40309c:	458c      	cmp	ip, r1
  40309e:	f000 8088 	beq.w	4031b2 <_malloc_r+0x4aa>
  4030a2:	684a      	ldr	r2, [r1, #4]
  4030a4:	f022 0203 	bic.w	r2, r2, #3
  4030a8:	4293      	cmp	r3, r2
  4030aa:	d202      	bcs.n	4030b2 <_malloc_r+0x3aa>
  4030ac:	6889      	ldr	r1, [r1, #8]
  4030ae:	458c      	cmp	ip, r1
  4030b0:	d1f7      	bne.n	4030a2 <_malloc_r+0x39a>
  4030b2:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4030b6:	687a      	ldr	r2, [r7, #4]
  4030b8:	f8c4 c00c 	str.w	ip, [r4, #12]
  4030bc:	60a1      	str	r1, [r4, #8]
  4030be:	f8cc 4008 	str.w	r4, [ip, #8]
  4030c2:	60cc      	str	r4, [r1, #12]
  4030c4:	e688      	b.n	402dd8 <_malloc_r+0xd0>
  4030c6:	1963      	adds	r3, r4, r5
  4030c8:	f042 0701 	orr.w	r7, r2, #1
  4030cc:	f045 0501 	orr.w	r5, r5, #1
  4030d0:	6065      	str	r5, [r4, #4]
  4030d2:	4630      	mov	r0, r6
  4030d4:	614b      	str	r3, [r1, #20]
  4030d6:	610b      	str	r3, [r1, #16]
  4030d8:	f8c3 e00c 	str.w	lr, [r3, #12]
  4030dc:	f8c3 e008 	str.w	lr, [r3, #8]
  4030e0:	605f      	str	r7, [r3, #4]
  4030e2:	509a      	str	r2, [r3, r2]
  4030e4:	3408      	adds	r4, #8
  4030e6:	f000 f9b1 	bl	40344c <__malloc_unlock>
  4030ea:	e6d5      	b.n	402e98 <_malloc_r+0x190>
  4030ec:	684a      	ldr	r2, [r1, #4]
  4030ee:	e673      	b.n	402dd8 <_malloc_r+0xd0>
  4030f0:	f108 0801 	add.w	r8, r8, #1
  4030f4:	f018 0f03 	tst.w	r8, #3
  4030f8:	f10c 0c08 	add.w	ip, ip, #8
  4030fc:	f47f ae7f 	bne.w	402dfe <_malloc_r+0xf6>
  403100:	e030      	b.n	403164 <_malloc_r+0x45c>
  403102:	68dc      	ldr	r4, [r3, #12]
  403104:	42a3      	cmp	r3, r4
  403106:	bf08      	it	eq
  403108:	3002      	addeq	r0, #2
  40310a:	f43f ae35 	beq.w	402d78 <_malloc_r+0x70>
  40310e:	e6b3      	b.n	402e78 <_malloc_r+0x170>
  403110:	440b      	add	r3, r1
  403112:	460c      	mov	r4, r1
  403114:	685a      	ldr	r2, [r3, #4]
  403116:	68c9      	ldr	r1, [r1, #12]
  403118:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40311c:	f042 0201 	orr.w	r2, r2, #1
  403120:	605a      	str	r2, [r3, #4]
  403122:	4630      	mov	r0, r6
  403124:	60e9      	str	r1, [r5, #12]
  403126:	608d      	str	r5, [r1, #8]
  403128:	f000 f990 	bl	40344c <__malloc_unlock>
  40312c:	e6b4      	b.n	402e98 <_malloc_r+0x190>
  40312e:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  403132:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  403136:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40313a:	e607      	b.n	402d4c <_malloc_r+0x44>
  40313c:	099a      	lsrs	r2, r3, #6
  40313e:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403142:	0049      	lsls	r1, r1, #1
  403144:	3238      	adds	r2, #56	; 0x38
  403146:	e7a1      	b.n	40308c <_malloc_r+0x384>
  403148:	42bc      	cmp	r4, r7
  40314a:	4b4a      	ldr	r3, [pc, #296]	; (403274 <_malloc_r+0x56c>)
  40314c:	f43f af00 	beq.w	402f50 <_malloc_r+0x248>
  403150:	689c      	ldr	r4, [r3, #8]
  403152:	6862      	ldr	r2, [r4, #4]
  403154:	f022 0203 	bic.w	r2, r2, #3
  403158:	e75a      	b.n	403010 <_malloc_r+0x308>
  40315a:	f859 3908 	ldr.w	r3, [r9], #-8
  40315e:	4599      	cmp	r9, r3
  403160:	f040 8082 	bne.w	403268 <_malloc_r+0x560>
  403164:	f010 0f03 	tst.w	r0, #3
  403168:	f100 30ff 	add.w	r0, r0, #4294967295
  40316c:	d1f5      	bne.n	40315a <_malloc_r+0x452>
  40316e:	687b      	ldr	r3, [r7, #4]
  403170:	ea23 0304 	bic.w	r3, r3, r4
  403174:	607b      	str	r3, [r7, #4]
  403176:	0064      	lsls	r4, r4, #1
  403178:	429c      	cmp	r4, r3
  40317a:	f63f aebd 	bhi.w	402ef8 <_malloc_r+0x1f0>
  40317e:	2c00      	cmp	r4, #0
  403180:	f43f aeba 	beq.w	402ef8 <_malloc_r+0x1f0>
  403184:	421c      	tst	r4, r3
  403186:	4640      	mov	r0, r8
  403188:	f47f ae35 	bne.w	402df6 <_malloc_r+0xee>
  40318c:	0064      	lsls	r4, r4, #1
  40318e:	421c      	tst	r4, r3
  403190:	f100 0004 	add.w	r0, r0, #4
  403194:	d0fa      	beq.n	40318c <_malloc_r+0x484>
  403196:	e62e      	b.n	402df6 <_malloc_r+0xee>
  403198:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40319c:	d818      	bhi.n	4031d0 <_malloc_r+0x4c8>
  40319e:	0be8      	lsrs	r0, r5, #15
  4031a0:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4031a4:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4031a8:	3077      	adds	r0, #119	; 0x77
  4031aa:	e5cf      	b.n	402d4c <_malloc_r+0x44>
  4031ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4031b0:	e6eb      	b.n	402f8a <_malloc_r+0x282>
  4031b2:	2101      	movs	r1, #1
  4031b4:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4031b8:	1092      	asrs	r2, r2, #2
  4031ba:	fa01 f202 	lsl.w	r2, r1, r2
  4031be:	431a      	orrs	r2, r3
  4031c0:	f8c8 2004 	str.w	r2, [r8, #4]
  4031c4:	4661      	mov	r1, ip
  4031c6:	e777      	b.n	4030b8 <_malloc_r+0x3b0>
  4031c8:	2301      	movs	r3, #1
  4031ca:	f8cb 3004 	str.w	r3, [fp, #4]
  4031ce:	e725      	b.n	40301c <_malloc_r+0x314>
  4031d0:	f240 5254 	movw	r2, #1364	; 0x554
  4031d4:	4293      	cmp	r3, r2
  4031d6:	d820      	bhi.n	40321a <_malloc_r+0x512>
  4031d8:	0ca8      	lsrs	r0, r5, #18
  4031da:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4031de:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4031e2:	307c      	adds	r0, #124	; 0x7c
  4031e4:	e5b2      	b.n	402d4c <_malloc_r+0x44>
  4031e6:	3210      	adds	r2, #16
  4031e8:	e6a4      	b.n	402f34 <_malloc_r+0x22c>
  4031ea:	2a54      	cmp	r2, #84	; 0x54
  4031ec:	d826      	bhi.n	40323c <_malloc_r+0x534>
  4031ee:	0b1a      	lsrs	r2, r3, #12
  4031f0:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4031f4:	0049      	lsls	r1, r1, #1
  4031f6:	326e      	adds	r2, #110	; 0x6e
  4031f8:	e748      	b.n	40308c <_malloc_r+0x384>
  4031fa:	68bc      	ldr	r4, [r7, #8]
  4031fc:	6862      	ldr	r2, [r4, #4]
  4031fe:	f022 0203 	bic.w	r2, r2, #3
  403202:	e705      	b.n	403010 <_malloc_r+0x308>
  403204:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403208:	2800      	cmp	r0, #0
  40320a:	f47f aea8 	bne.w	402f5e <_malloc_r+0x256>
  40320e:	4442      	add	r2, r8
  403210:	68bb      	ldr	r3, [r7, #8]
  403212:	f042 0201 	orr.w	r2, r2, #1
  403216:	605a      	str	r2, [r3, #4]
  403218:	e6ec      	b.n	402ff4 <_malloc_r+0x2ec>
  40321a:	23fe      	movs	r3, #254	; 0xfe
  40321c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  403220:	207e      	movs	r0, #126	; 0x7e
  403222:	e593      	b.n	402d4c <_malloc_r+0x44>
  403224:	2201      	movs	r2, #1
  403226:	f04f 0900 	mov.w	r9, #0
  40322a:	e6c1      	b.n	402fb0 <_malloc_r+0x2a8>
  40322c:	f104 0108 	add.w	r1, r4, #8
  403230:	4630      	mov	r0, r6
  403232:	f001 fc39 	bl	404aa8 <_free_r>
  403236:	f8d9 1000 	ldr.w	r1, [r9]
  40323a:	e6db      	b.n	402ff4 <_malloc_r+0x2ec>
  40323c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403240:	d805      	bhi.n	40324e <_malloc_r+0x546>
  403242:	0bda      	lsrs	r2, r3, #15
  403244:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403248:	0049      	lsls	r1, r1, #1
  40324a:	3277      	adds	r2, #119	; 0x77
  40324c:	e71e      	b.n	40308c <_malloc_r+0x384>
  40324e:	f240 5154 	movw	r1, #1364	; 0x554
  403252:	428a      	cmp	r2, r1
  403254:	d805      	bhi.n	403262 <_malloc_r+0x55a>
  403256:	0c9a      	lsrs	r2, r3, #18
  403258:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40325c:	0049      	lsls	r1, r1, #1
  40325e:	327c      	adds	r2, #124	; 0x7c
  403260:	e714      	b.n	40308c <_malloc_r+0x384>
  403262:	21fe      	movs	r1, #254	; 0xfe
  403264:	227e      	movs	r2, #126	; 0x7e
  403266:	e711      	b.n	40308c <_malloc_r+0x384>
  403268:	687b      	ldr	r3, [r7, #4]
  40326a:	e784      	b.n	403176 <_malloc_r+0x46e>
  40326c:	08e8      	lsrs	r0, r5, #3
  40326e:	1c43      	adds	r3, r0, #1
  403270:	005b      	lsls	r3, r3, #1
  403272:	e5f8      	b.n	402e66 <_malloc_r+0x15e>
  403274:	2040043c 	.word	0x2040043c

00403278 <memcpy>:
  403278:	4684      	mov	ip, r0
  40327a:	ea41 0300 	orr.w	r3, r1, r0
  40327e:	f013 0303 	ands.w	r3, r3, #3
  403282:	d16d      	bne.n	403360 <memcpy+0xe8>
  403284:	3a40      	subs	r2, #64	; 0x40
  403286:	d341      	bcc.n	40330c <memcpy+0x94>
  403288:	f851 3b04 	ldr.w	r3, [r1], #4
  40328c:	f840 3b04 	str.w	r3, [r0], #4
  403290:	f851 3b04 	ldr.w	r3, [r1], #4
  403294:	f840 3b04 	str.w	r3, [r0], #4
  403298:	f851 3b04 	ldr.w	r3, [r1], #4
  40329c:	f840 3b04 	str.w	r3, [r0], #4
  4032a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032a4:	f840 3b04 	str.w	r3, [r0], #4
  4032a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4032ac:	f840 3b04 	str.w	r3, [r0], #4
  4032b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032b4:	f840 3b04 	str.w	r3, [r0], #4
  4032b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4032bc:	f840 3b04 	str.w	r3, [r0], #4
  4032c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032c4:	f840 3b04 	str.w	r3, [r0], #4
  4032c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4032cc:	f840 3b04 	str.w	r3, [r0], #4
  4032d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032d4:	f840 3b04 	str.w	r3, [r0], #4
  4032d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4032dc:	f840 3b04 	str.w	r3, [r0], #4
  4032e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032e4:	f840 3b04 	str.w	r3, [r0], #4
  4032e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4032ec:	f840 3b04 	str.w	r3, [r0], #4
  4032f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032f4:	f840 3b04 	str.w	r3, [r0], #4
  4032f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4032fc:	f840 3b04 	str.w	r3, [r0], #4
  403300:	f851 3b04 	ldr.w	r3, [r1], #4
  403304:	f840 3b04 	str.w	r3, [r0], #4
  403308:	3a40      	subs	r2, #64	; 0x40
  40330a:	d2bd      	bcs.n	403288 <memcpy+0x10>
  40330c:	3230      	adds	r2, #48	; 0x30
  40330e:	d311      	bcc.n	403334 <memcpy+0xbc>
  403310:	f851 3b04 	ldr.w	r3, [r1], #4
  403314:	f840 3b04 	str.w	r3, [r0], #4
  403318:	f851 3b04 	ldr.w	r3, [r1], #4
  40331c:	f840 3b04 	str.w	r3, [r0], #4
  403320:	f851 3b04 	ldr.w	r3, [r1], #4
  403324:	f840 3b04 	str.w	r3, [r0], #4
  403328:	f851 3b04 	ldr.w	r3, [r1], #4
  40332c:	f840 3b04 	str.w	r3, [r0], #4
  403330:	3a10      	subs	r2, #16
  403332:	d2ed      	bcs.n	403310 <memcpy+0x98>
  403334:	320c      	adds	r2, #12
  403336:	d305      	bcc.n	403344 <memcpy+0xcc>
  403338:	f851 3b04 	ldr.w	r3, [r1], #4
  40333c:	f840 3b04 	str.w	r3, [r0], #4
  403340:	3a04      	subs	r2, #4
  403342:	d2f9      	bcs.n	403338 <memcpy+0xc0>
  403344:	3204      	adds	r2, #4
  403346:	d008      	beq.n	40335a <memcpy+0xe2>
  403348:	07d2      	lsls	r2, r2, #31
  40334a:	bf1c      	itt	ne
  40334c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403350:	f800 3b01 	strbne.w	r3, [r0], #1
  403354:	d301      	bcc.n	40335a <memcpy+0xe2>
  403356:	880b      	ldrh	r3, [r1, #0]
  403358:	8003      	strh	r3, [r0, #0]
  40335a:	4660      	mov	r0, ip
  40335c:	4770      	bx	lr
  40335e:	bf00      	nop
  403360:	2a08      	cmp	r2, #8
  403362:	d313      	bcc.n	40338c <memcpy+0x114>
  403364:	078b      	lsls	r3, r1, #30
  403366:	d08d      	beq.n	403284 <memcpy+0xc>
  403368:	f010 0303 	ands.w	r3, r0, #3
  40336c:	d08a      	beq.n	403284 <memcpy+0xc>
  40336e:	f1c3 0304 	rsb	r3, r3, #4
  403372:	1ad2      	subs	r2, r2, r3
  403374:	07db      	lsls	r3, r3, #31
  403376:	bf1c      	itt	ne
  403378:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40337c:	f800 3b01 	strbne.w	r3, [r0], #1
  403380:	d380      	bcc.n	403284 <memcpy+0xc>
  403382:	f831 3b02 	ldrh.w	r3, [r1], #2
  403386:	f820 3b02 	strh.w	r3, [r0], #2
  40338a:	e77b      	b.n	403284 <memcpy+0xc>
  40338c:	3a04      	subs	r2, #4
  40338e:	d3d9      	bcc.n	403344 <memcpy+0xcc>
  403390:	3a01      	subs	r2, #1
  403392:	f811 3b01 	ldrb.w	r3, [r1], #1
  403396:	f800 3b01 	strb.w	r3, [r0], #1
  40339a:	d2f9      	bcs.n	403390 <memcpy+0x118>
  40339c:	780b      	ldrb	r3, [r1, #0]
  40339e:	7003      	strb	r3, [r0, #0]
  4033a0:	784b      	ldrb	r3, [r1, #1]
  4033a2:	7043      	strb	r3, [r0, #1]
  4033a4:	788b      	ldrb	r3, [r1, #2]
  4033a6:	7083      	strb	r3, [r0, #2]
  4033a8:	4660      	mov	r0, ip
  4033aa:	4770      	bx	lr

004033ac <memset>:
  4033ac:	b470      	push	{r4, r5, r6}
  4033ae:	0784      	lsls	r4, r0, #30
  4033b0:	d046      	beq.n	403440 <memset+0x94>
  4033b2:	1e54      	subs	r4, r2, #1
  4033b4:	2a00      	cmp	r2, #0
  4033b6:	d041      	beq.n	40343c <memset+0x90>
  4033b8:	b2cd      	uxtb	r5, r1
  4033ba:	4603      	mov	r3, r0
  4033bc:	e002      	b.n	4033c4 <memset+0x18>
  4033be:	1e62      	subs	r2, r4, #1
  4033c0:	b3e4      	cbz	r4, 40343c <memset+0x90>
  4033c2:	4614      	mov	r4, r2
  4033c4:	f803 5b01 	strb.w	r5, [r3], #1
  4033c8:	079a      	lsls	r2, r3, #30
  4033ca:	d1f8      	bne.n	4033be <memset+0x12>
  4033cc:	2c03      	cmp	r4, #3
  4033ce:	d92e      	bls.n	40342e <memset+0x82>
  4033d0:	b2cd      	uxtb	r5, r1
  4033d2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4033d6:	2c0f      	cmp	r4, #15
  4033d8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4033dc:	d919      	bls.n	403412 <memset+0x66>
  4033de:	f103 0210 	add.w	r2, r3, #16
  4033e2:	4626      	mov	r6, r4
  4033e4:	3e10      	subs	r6, #16
  4033e6:	2e0f      	cmp	r6, #15
  4033e8:	f842 5c10 	str.w	r5, [r2, #-16]
  4033ec:	f842 5c0c 	str.w	r5, [r2, #-12]
  4033f0:	f842 5c08 	str.w	r5, [r2, #-8]
  4033f4:	f842 5c04 	str.w	r5, [r2, #-4]
  4033f8:	f102 0210 	add.w	r2, r2, #16
  4033fc:	d8f2      	bhi.n	4033e4 <memset+0x38>
  4033fe:	f1a4 0210 	sub.w	r2, r4, #16
  403402:	f022 020f 	bic.w	r2, r2, #15
  403406:	f004 040f 	and.w	r4, r4, #15
  40340a:	3210      	adds	r2, #16
  40340c:	2c03      	cmp	r4, #3
  40340e:	4413      	add	r3, r2
  403410:	d90d      	bls.n	40342e <memset+0x82>
  403412:	461e      	mov	r6, r3
  403414:	4622      	mov	r2, r4
  403416:	3a04      	subs	r2, #4
  403418:	2a03      	cmp	r2, #3
  40341a:	f846 5b04 	str.w	r5, [r6], #4
  40341e:	d8fa      	bhi.n	403416 <memset+0x6a>
  403420:	1f22      	subs	r2, r4, #4
  403422:	f022 0203 	bic.w	r2, r2, #3
  403426:	3204      	adds	r2, #4
  403428:	4413      	add	r3, r2
  40342a:	f004 0403 	and.w	r4, r4, #3
  40342e:	b12c      	cbz	r4, 40343c <memset+0x90>
  403430:	b2c9      	uxtb	r1, r1
  403432:	441c      	add	r4, r3
  403434:	f803 1b01 	strb.w	r1, [r3], #1
  403438:	42a3      	cmp	r3, r4
  40343a:	d1fb      	bne.n	403434 <memset+0x88>
  40343c:	bc70      	pop	{r4, r5, r6}
  40343e:	4770      	bx	lr
  403440:	4614      	mov	r4, r2
  403442:	4603      	mov	r3, r0
  403444:	e7c2      	b.n	4033cc <memset+0x20>
  403446:	bf00      	nop

00403448 <__malloc_lock>:
  403448:	4770      	bx	lr
  40344a:	bf00      	nop

0040344c <__malloc_unlock>:
  40344c:	4770      	bx	lr
  40344e:	bf00      	nop

00403450 <_sbrk_r>:
  403450:	b538      	push	{r3, r4, r5, lr}
  403452:	4c07      	ldr	r4, [pc, #28]	; (403470 <_sbrk_r+0x20>)
  403454:	2300      	movs	r3, #0
  403456:	4605      	mov	r5, r0
  403458:	4608      	mov	r0, r1
  40345a:	6023      	str	r3, [r4, #0]
  40345c:	f7fd fb10 	bl	400a80 <_sbrk>
  403460:	1c43      	adds	r3, r0, #1
  403462:	d000      	beq.n	403466 <_sbrk_r+0x16>
  403464:	bd38      	pop	{r3, r4, r5, pc}
  403466:	6823      	ldr	r3, [r4, #0]
  403468:	2b00      	cmp	r3, #0
  40346a:	d0fb      	beq.n	403464 <_sbrk_r+0x14>
  40346c:	602b      	str	r3, [r5, #0]
  40346e:	bd38      	pop	{r3, r4, r5, pc}
  403470:	20400acc 	.word	0x20400acc

00403474 <setbuf>:
  403474:	2900      	cmp	r1, #0
  403476:	bf0c      	ite	eq
  403478:	2202      	moveq	r2, #2
  40347a:	2200      	movne	r2, #0
  40347c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403480:	f000 b800 	b.w	403484 <setvbuf>

00403484 <setvbuf>:
  403484:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403488:	4c51      	ldr	r4, [pc, #324]	; (4035d0 <setvbuf+0x14c>)
  40348a:	6825      	ldr	r5, [r4, #0]
  40348c:	b083      	sub	sp, #12
  40348e:	4604      	mov	r4, r0
  403490:	460f      	mov	r7, r1
  403492:	4690      	mov	r8, r2
  403494:	461e      	mov	r6, r3
  403496:	b115      	cbz	r5, 40349e <setvbuf+0x1a>
  403498:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40349a:	2b00      	cmp	r3, #0
  40349c:	d079      	beq.n	403592 <setvbuf+0x10e>
  40349e:	f1b8 0f02 	cmp.w	r8, #2
  4034a2:	d004      	beq.n	4034ae <setvbuf+0x2a>
  4034a4:	f1b8 0f01 	cmp.w	r8, #1
  4034a8:	d87f      	bhi.n	4035aa <setvbuf+0x126>
  4034aa:	2e00      	cmp	r6, #0
  4034ac:	db7d      	blt.n	4035aa <setvbuf+0x126>
  4034ae:	4621      	mov	r1, r4
  4034b0:	4628      	mov	r0, r5
  4034b2:	f001 f99b 	bl	4047ec <_fflush_r>
  4034b6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4034b8:	b141      	cbz	r1, 4034cc <setvbuf+0x48>
  4034ba:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4034be:	4299      	cmp	r1, r3
  4034c0:	d002      	beq.n	4034c8 <setvbuf+0x44>
  4034c2:	4628      	mov	r0, r5
  4034c4:	f001 faf0 	bl	404aa8 <_free_r>
  4034c8:	2300      	movs	r3, #0
  4034ca:	6323      	str	r3, [r4, #48]	; 0x30
  4034cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4034d0:	2200      	movs	r2, #0
  4034d2:	61a2      	str	r2, [r4, #24]
  4034d4:	6062      	str	r2, [r4, #4]
  4034d6:	061a      	lsls	r2, r3, #24
  4034d8:	d454      	bmi.n	403584 <setvbuf+0x100>
  4034da:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4034de:	f023 0303 	bic.w	r3, r3, #3
  4034e2:	f1b8 0f02 	cmp.w	r8, #2
  4034e6:	81a3      	strh	r3, [r4, #12]
  4034e8:	d039      	beq.n	40355e <setvbuf+0xda>
  4034ea:	ab01      	add	r3, sp, #4
  4034ec:	466a      	mov	r2, sp
  4034ee:	4621      	mov	r1, r4
  4034f0:	4628      	mov	r0, r5
  4034f2:	f001 fd77 	bl	404fe4 <__swhatbuf_r>
  4034f6:	89a3      	ldrh	r3, [r4, #12]
  4034f8:	4318      	orrs	r0, r3
  4034fa:	81a0      	strh	r0, [r4, #12]
  4034fc:	b326      	cbz	r6, 403548 <setvbuf+0xc4>
  4034fe:	b327      	cbz	r7, 40354a <setvbuf+0xc6>
  403500:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403502:	2b00      	cmp	r3, #0
  403504:	d04d      	beq.n	4035a2 <setvbuf+0x11e>
  403506:	9b00      	ldr	r3, [sp, #0]
  403508:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  40350c:	6027      	str	r7, [r4, #0]
  40350e:	429e      	cmp	r6, r3
  403510:	bf1c      	itt	ne
  403512:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  403516:	81a0      	strhne	r0, [r4, #12]
  403518:	f1b8 0f01 	cmp.w	r8, #1
  40351c:	bf08      	it	eq
  40351e:	f040 0001 	orreq.w	r0, r0, #1
  403522:	b283      	uxth	r3, r0
  403524:	bf08      	it	eq
  403526:	81a0      	strheq	r0, [r4, #12]
  403528:	f003 0008 	and.w	r0, r3, #8
  40352c:	b280      	uxth	r0, r0
  40352e:	6127      	str	r7, [r4, #16]
  403530:	6166      	str	r6, [r4, #20]
  403532:	b318      	cbz	r0, 40357c <setvbuf+0xf8>
  403534:	f013 0001 	ands.w	r0, r3, #1
  403538:	d02f      	beq.n	40359a <setvbuf+0x116>
  40353a:	2000      	movs	r0, #0
  40353c:	4276      	negs	r6, r6
  40353e:	61a6      	str	r6, [r4, #24]
  403540:	60a0      	str	r0, [r4, #8]
  403542:	b003      	add	sp, #12
  403544:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403548:	9e00      	ldr	r6, [sp, #0]
  40354a:	4630      	mov	r0, r6
  40354c:	f7ff fbcc 	bl	402ce8 <malloc>
  403550:	4607      	mov	r7, r0
  403552:	b368      	cbz	r0, 4035b0 <setvbuf+0x12c>
  403554:	89a3      	ldrh	r3, [r4, #12]
  403556:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40355a:	81a3      	strh	r3, [r4, #12]
  40355c:	e7d0      	b.n	403500 <setvbuf+0x7c>
  40355e:	2000      	movs	r0, #0
  403560:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403564:	f043 0302 	orr.w	r3, r3, #2
  403568:	2500      	movs	r5, #0
  40356a:	2101      	movs	r1, #1
  40356c:	81a3      	strh	r3, [r4, #12]
  40356e:	60a5      	str	r5, [r4, #8]
  403570:	6022      	str	r2, [r4, #0]
  403572:	6122      	str	r2, [r4, #16]
  403574:	6161      	str	r1, [r4, #20]
  403576:	b003      	add	sp, #12
  403578:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40357c:	60a0      	str	r0, [r4, #8]
  40357e:	b003      	add	sp, #12
  403580:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403584:	6921      	ldr	r1, [r4, #16]
  403586:	4628      	mov	r0, r5
  403588:	f001 fa8e 	bl	404aa8 <_free_r>
  40358c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403590:	e7a3      	b.n	4034da <setvbuf+0x56>
  403592:	4628      	mov	r0, r5
  403594:	f001 f9be 	bl	404914 <__sinit>
  403598:	e781      	b.n	40349e <setvbuf+0x1a>
  40359a:	60a6      	str	r6, [r4, #8]
  40359c:	b003      	add	sp, #12
  40359e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4035a2:	4628      	mov	r0, r5
  4035a4:	f001 f9b6 	bl	404914 <__sinit>
  4035a8:	e7ad      	b.n	403506 <setvbuf+0x82>
  4035aa:	f04f 30ff 	mov.w	r0, #4294967295
  4035ae:	e7e2      	b.n	403576 <setvbuf+0xf2>
  4035b0:	f8dd 9000 	ldr.w	r9, [sp]
  4035b4:	45b1      	cmp	r9, r6
  4035b6:	d006      	beq.n	4035c6 <setvbuf+0x142>
  4035b8:	4648      	mov	r0, r9
  4035ba:	f7ff fb95 	bl	402ce8 <malloc>
  4035be:	4607      	mov	r7, r0
  4035c0:	b108      	cbz	r0, 4035c6 <setvbuf+0x142>
  4035c2:	464e      	mov	r6, r9
  4035c4:	e7c6      	b.n	403554 <setvbuf+0xd0>
  4035c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4035ca:	f04f 30ff 	mov.w	r0, #4294967295
  4035ce:	e7c7      	b.n	403560 <setvbuf+0xdc>
  4035d0:	20400438 	.word	0x20400438
	...

00403600 <strlen>:
  403600:	f890 f000 	pld	[r0]
  403604:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403608:	f020 0107 	bic.w	r1, r0, #7
  40360c:	f06f 0c00 	mvn.w	ip, #0
  403610:	f010 0407 	ands.w	r4, r0, #7
  403614:	f891 f020 	pld	[r1, #32]
  403618:	f040 8049 	bne.w	4036ae <strlen+0xae>
  40361c:	f04f 0400 	mov.w	r4, #0
  403620:	f06f 0007 	mvn.w	r0, #7
  403624:	e9d1 2300 	ldrd	r2, r3, [r1]
  403628:	f891 f040 	pld	[r1, #64]	; 0x40
  40362c:	f100 0008 	add.w	r0, r0, #8
  403630:	fa82 f24c 	uadd8	r2, r2, ip
  403634:	faa4 f28c 	sel	r2, r4, ip
  403638:	fa83 f34c 	uadd8	r3, r3, ip
  40363c:	faa2 f38c 	sel	r3, r2, ip
  403640:	bb4b      	cbnz	r3, 403696 <strlen+0x96>
  403642:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403646:	fa82 f24c 	uadd8	r2, r2, ip
  40364a:	f100 0008 	add.w	r0, r0, #8
  40364e:	faa4 f28c 	sel	r2, r4, ip
  403652:	fa83 f34c 	uadd8	r3, r3, ip
  403656:	faa2 f38c 	sel	r3, r2, ip
  40365a:	b9e3      	cbnz	r3, 403696 <strlen+0x96>
  40365c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403660:	fa82 f24c 	uadd8	r2, r2, ip
  403664:	f100 0008 	add.w	r0, r0, #8
  403668:	faa4 f28c 	sel	r2, r4, ip
  40366c:	fa83 f34c 	uadd8	r3, r3, ip
  403670:	faa2 f38c 	sel	r3, r2, ip
  403674:	b97b      	cbnz	r3, 403696 <strlen+0x96>
  403676:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40367a:	f101 0120 	add.w	r1, r1, #32
  40367e:	fa82 f24c 	uadd8	r2, r2, ip
  403682:	f100 0008 	add.w	r0, r0, #8
  403686:	faa4 f28c 	sel	r2, r4, ip
  40368a:	fa83 f34c 	uadd8	r3, r3, ip
  40368e:	faa2 f38c 	sel	r3, r2, ip
  403692:	2b00      	cmp	r3, #0
  403694:	d0c6      	beq.n	403624 <strlen+0x24>
  403696:	2a00      	cmp	r2, #0
  403698:	bf04      	itt	eq
  40369a:	3004      	addeq	r0, #4
  40369c:	461a      	moveq	r2, r3
  40369e:	ba12      	rev	r2, r2
  4036a0:	fab2 f282 	clz	r2, r2
  4036a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4036a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4036ac:	4770      	bx	lr
  4036ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4036b2:	f004 0503 	and.w	r5, r4, #3
  4036b6:	f1c4 0000 	rsb	r0, r4, #0
  4036ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4036be:	f014 0f04 	tst.w	r4, #4
  4036c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4036c6:	fa0c f505 	lsl.w	r5, ip, r5
  4036ca:	ea62 0205 	orn	r2, r2, r5
  4036ce:	bf1c      	itt	ne
  4036d0:	ea63 0305 	ornne	r3, r3, r5
  4036d4:	4662      	movne	r2, ip
  4036d6:	f04f 0400 	mov.w	r4, #0
  4036da:	e7a9      	b.n	403630 <strlen+0x30>

004036dc <__sprint_r.part.0>:
  4036dc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4036de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4036e2:	049c      	lsls	r4, r3, #18
  4036e4:	4692      	mov	sl, r2
  4036e6:	d52c      	bpl.n	403742 <__sprint_r.part.0+0x66>
  4036e8:	6893      	ldr	r3, [r2, #8]
  4036ea:	6812      	ldr	r2, [r2, #0]
  4036ec:	b33b      	cbz	r3, 40373e <__sprint_r.part.0+0x62>
  4036ee:	460f      	mov	r7, r1
  4036f0:	4680      	mov	r8, r0
  4036f2:	f102 0908 	add.w	r9, r2, #8
  4036f6:	e919 0060 	ldmdb	r9, {r5, r6}
  4036fa:	08b6      	lsrs	r6, r6, #2
  4036fc:	d017      	beq.n	40372e <__sprint_r.part.0+0x52>
  4036fe:	3d04      	subs	r5, #4
  403700:	2400      	movs	r4, #0
  403702:	e001      	b.n	403708 <__sprint_r.part.0+0x2c>
  403704:	42a6      	cmp	r6, r4
  403706:	d010      	beq.n	40372a <__sprint_r.part.0+0x4e>
  403708:	463a      	mov	r2, r7
  40370a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40370e:	4640      	mov	r0, r8
  403710:	f001 f96a 	bl	4049e8 <_fputwc_r>
  403714:	1c43      	adds	r3, r0, #1
  403716:	f104 0401 	add.w	r4, r4, #1
  40371a:	d1f3      	bne.n	403704 <__sprint_r.part.0+0x28>
  40371c:	2300      	movs	r3, #0
  40371e:	f8ca 3008 	str.w	r3, [sl, #8]
  403722:	f8ca 3004 	str.w	r3, [sl, #4]
  403726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40372a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40372e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  403732:	f8ca 3008 	str.w	r3, [sl, #8]
  403736:	f109 0908 	add.w	r9, r9, #8
  40373a:	2b00      	cmp	r3, #0
  40373c:	d1db      	bne.n	4036f6 <__sprint_r.part.0+0x1a>
  40373e:	2000      	movs	r0, #0
  403740:	e7ec      	b.n	40371c <__sprint_r.part.0+0x40>
  403742:	f001 fa99 	bl	404c78 <__sfvwrite_r>
  403746:	2300      	movs	r3, #0
  403748:	f8ca 3008 	str.w	r3, [sl, #8]
  40374c:	f8ca 3004 	str.w	r3, [sl, #4]
  403750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403754 <_vfiprintf_r>:
  403754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403758:	b0ab      	sub	sp, #172	; 0xac
  40375a:	461c      	mov	r4, r3
  40375c:	9100      	str	r1, [sp, #0]
  40375e:	4690      	mov	r8, r2
  403760:	9304      	str	r3, [sp, #16]
  403762:	9005      	str	r0, [sp, #20]
  403764:	b118      	cbz	r0, 40376e <_vfiprintf_r+0x1a>
  403766:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403768:	2b00      	cmp	r3, #0
  40376a:	f000 80de 	beq.w	40392a <_vfiprintf_r+0x1d6>
  40376e:	9800      	ldr	r0, [sp, #0]
  403770:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  403774:	b28a      	uxth	r2, r1
  403776:	0495      	lsls	r5, r2, #18
  403778:	d407      	bmi.n	40378a <_vfiprintf_r+0x36>
  40377a:	6e43      	ldr	r3, [r0, #100]	; 0x64
  40377c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  403780:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403784:	8182      	strh	r2, [r0, #12]
  403786:	6643      	str	r3, [r0, #100]	; 0x64
  403788:	b292      	uxth	r2, r2
  40378a:	0711      	lsls	r1, r2, #28
  40378c:	f140 80b1 	bpl.w	4038f2 <_vfiprintf_r+0x19e>
  403790:	9b00      	ldr	r3, [sp, #0]
  403792:	691b      	ldr	r3, [r3, #16]
  403794:	2b00      	cmp	r3, #0
  403796:	f000 80ac 	beq.w	4038f2 <_vfiprintf_r+0x19e>
  40379a:	f002 021a 	and.w	r2, r2, #26
  40379e:	2a0a      	cmp	r2, #10
  4037a0:	f000 80b5 	beq.w	40390e <_vfiprintf_r+0x1ba>
  4037a4:	2300      	movs	r3, #0
  4037a6:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  4037aa:	9302      	str	r3, [sp, #8]
  4037ac:	930f      	str	r3, [sp, #60]	; 0x3c
  4037ae:	930e      	str	r3, [sp, #56]	; 0x38
  4037b0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4037b4:	46da      	mov	sl, fp
  4037b6:	f898 3000 	ldrb.w	r3, [r8]
  4037ba:	4644      	mov	r4, r8
  4037bc:	b1fb      	cbz	r3, 4037fe <_vfiprintf_r+0xaa>
  4037be:	2b25      	cmp	r3, #37	; 0x25
  4037c0:	d102      	bne.n	4037c8 <_vfiprintf_r+0x74>
  4037c2:	e01c      	b.n	4037fe <_vfiprintf_r+0xaa>
  4037c4:	2b25      	cmp	r3, #37	; 0x25
  4037c6:	d003      	beq.n	4037d0 <_vfiprintf_r+0x7c>
  4037c8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4037cc:	2b00      	cmp	r3, #0
  4037ce:	d1f9      	bne.n	4037c4 <_vfiprintf_r+0x70>
  4037d0:	ebc8 0504 	rsb	r5, r8, r4
  4037d4:	b19d      	cbz	r5, 4037fe <_vfiprintf_r+0xaa>
  4037d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4037da:	f8ca 8000 	str.w	r8, [sl]
  4037de:	3301      	adds	r3, #1
  4037e0:	442a      	add	r2, r5
  4037e2:	2b07      	cmp	r3, #7
  4037e4:	f8ca 5004 	str.w	r5, [sl, #4]
  4037e8:	920f      	str	r2, [sp, #60]	; 0x3c
  4037ea:	930e      	str	r3, [sp, #56]	; 0x38
  4037ec:	dd7b      	ble.n	4038e6 <_vfiprintf_r+0x192>
  4037ee:	2a00      	cmp	r2, #0
  4037f0:	f040 8528 	bne.w	404244 <_vfiprintf_r+0xaf0>
  4037f4:	9b02      	ldr	r3, [sp, #8]
  4037f6:	920e      	str	r2, [sp, #56]	; 0x38
  4037f8:	442b      	add	r3, r5
  4037fa:	46da      	mov	sl, fp
  4037fc:	9302      	str	r3, [sp, #8]
  4037fe:	7823      	ldrb	r3, [r4, #0]
  403800:	2b00      	cmp	r3, #0
  403802:	f000 843e 	beq.w	404082 <_vfiprintf_r+0x92e>
  403806:	2100      	movs	r1, #0
  403808:	f04f 0300 	mov.w	r3, #0
  40380c:	f04f 32ff 	mov.w	r2, #4294967295
  403810:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403814:	f104 0801 	add.w	r8, r4, #1
  403818:	7863      	ldrb	r3, [r4, #1]
  40381a:	9201      	str	r2, [sp, #4]
  40381c:	4608      	mov	r0, r1
  40381e:	460e      	mov	r6, r1
  403820:	460c      	mov	r4, r1
  403822:	f108 0801 	add.w	r8, r8, #1
  403826:	f1a3 0220 	sub.w	r2, r3, #32
  40382a:	2a58      	cmp	r2, #88	; 0x58
  40382c:	f200 8393 	bhi.w	403f56 <_vfiprintf_r+0x802>
  403830:	e8df f012 	tbh	[pc, r2, lsl #1]
  403834:	03910346 	.word	0x03910346
  403838:	034e0391 	.word	0x034e0391
  40383c:	03910391 	.word	0x03910391
  403840:	03910391 	.word	0x03910391
  403844:	03910391 	.word	0x03910391
  403848:	02670289 	.word	0x02670289
  40384c:	00800391 	.word	0x00800391
  403850:	0391026c 	.word	0x0391026c
  403854:	025901c6 	.word	0x025901c6
  403858:	02590259 	.word	0x02590259
  40385c:	02590259 	.word	0x02590259
  403860:	02590259 	.word	0x02590259
  403864:	02590259 	.word	0x02590259
  403868:	03910391 	.word	0x03910391
  40386c:	03910391 	.word	0x03910391
  403870:	03910391 	.word	0x03910391
  403874:	03910391 	.word	0x03910391
  403878:	03910391 	.word	0x03910391
  40387c:	039101cb 	.word	0x039101cb
  403880:	03910391 	.word	0x03910391
  403884:	03910391 	.word	0x03910391
  403888:	03910391 	.word	0x03910391
  40388c:	03910391 	.word	0x03910391
  403890:	02140391 	.word	0x02140391
  403894:	03910391 	.word	0x03910391
  403898:	03910391 	.word	0x03910391
  40389c:	02ee0391 	.word	0x02ee0391
  4038a0:	03910391 	.word	0x03910391
  4038a4:	03910311 	.word	0x03910311
  4038a8:	03910391 	.word	0x03910391
  4038ac:	03910391 	.word	0x03910391
  4038b0:	03910391 	.word	0x03910391
  4038b4:	03910391 	.word	0x03910391
  4038b8:	03340391 	.word	0x03340391
  4038bc:	0391038a 	.word	0x0391038a
  4038c0:	03910391 	.word	0x03910391
  4038c4:	038a0367 	.word	0x038a0367
  4038c8:	03910391 	.word	0x03910391
  4038cc:	0391036c 	.word	0x0391036c
  4038d0:	02950379 	.word	0x02950379
  4038d4:	02e90085 	.word	0x02e90085
  4038d8:	029b0391 	.word	0x029b0391
  4038dc:	02ba0391 	.word	0x02ba0391
  4038e0:	03910391 	.word	0x03910391
  4038e4:	0353      	.short	0x0353
  4038e6:	f10a 0a08 	add.w	sl, sl, #8
  4038ea:	9b02      	ldr	r3, [sp, #8]
  4038ec:	442b      	add	r3, r5
  4038ee:	9302      	str	r3, [sp, #8]
  4038f0:	e785      	b.n	4037fe <_vfiprintf_r+0xaa>
  4038f2:	9900      	ldr	r1, [sp, #0]
  4038f4:	9805      	ldr	r0, [sp, #20]
  4038f6:	f000 fe61 	bl	4045bc <__swsetup_r>
  4038fa:	2800      	cmp	r0, #0
  4038fc:	f040 8558 	bne.w	4043b0 <_vfiprintf_r+0xc5c>
  403900:	9b00      	ldr	r3, [sp, #0]
  403902:	899a      	ldrh	r2, [r3, #12]
  403904:	f002 021a 	and.w	r2, r2, #26
  403908:	2a0a      	cmp	r2, #10
  40390a:	f47f af4b 	bne.w	4037a4 <_vfiprintf_r+0x50>
  40390e:	9900      	ldr	r1, [sp, #0]
  403910:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  403914:	2b00      	cmp	r3, #0
  403916:	f6ff af45 	blt.w	4037a4 <_vfiprintf_r+0x50>
  40391a:	4623      	mov	r3, r4
  40391c:	4642      	mov	r2, r8
  40391e:	9805      	ldr	r0, [sp, #20]
  403920:	f000 fe16 	bl	404550 <__sbprintf>
  403924:	b02b      	add	sp, #172	; 0xac
  403926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40392a:	f000 fff3 	bl	404914 <__sinit>
  40392e:	e71e      	b.n	40376e <_vfiprintf_r+0x1a>
  403930:	4264      	negs	r4, r4
  403932:	9304      	str	r3, [sp, #16]
  403934:	f046 0604 	orr.w	r6, r6, #4
  403938:	f898 3000 	ldrb.w	r3, [r8]
  40393c:	e771      	b.n	403822 <_vfiprintf_r+0xce>
  40393e:	2130      	movs	r1, #48	; 0x30
  403940:	9804      	ldr	r0, [sp, #16]
  403942:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  403946:	9901      	ldr	r1, [sp, #4]
  403948:	9406      	str	r4, [sp, #24]
  40394a:	f04f 0300 	mov.w	r3, #0
  40394e:	2278      	movs	r2, #120	; 0x78
  403950:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403954:	2900      	cmp	r1, #0
  403956:	4603      	mov	r3, r0
  403958:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  40395c:	6804      	ldr	r4, [r0, #0]
  40395e:	f103 0304 	add.w	r3, r3, #4
  403962:	f04f 0500 	mov.w	r5, #0
  403966:	f046 0202 	orr.w	r2, r6, #2
  40396a:	f2c0 8525 	blt.w	4043b8 <_vfiprintf_r+0xc64>
  40396e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403972:	ea54 0205 	orrs.w	r2, r4, r5
  403976:	f046 0602 	orr.w	r6, r6, #2
  40397a:	9304      	str	r3, [sp, #16]
  40397c:	f040 84bf 	bne.w	4042fe <_vfiprintf_r+0xbaa>
  403980:	48b3      	ldr	r0, [pc, #716]	; (403c50 <_vfiprintf_r+0x4fc>)
  403982:	9b01      	ldr	r3, [sp, #4]
  403984:	2b00      	cmp	r3, #0
  403986:	f040 841c 	bne.w	4041c2 <_vfiprintf_r+0xa6e>
  40398a:	4699      	mov	r9, r3
  40398c:	2300      	movs	r3, #0
  40398e:	9301      	str	r3, [sp, #4]
  403990:	9303      	str	r3, [sp, #12]
  403992:	465f      	mov	r7, fp
  403994:	9b01      	ldr	r3, [sp, #4]
  403996:	9a03      	ldr	r2, [sp, #12]
  403998:	4293      	cmp	r3, r2
  40399a:	bfb8      	it	lt
  40399c:	4613      	movlt	r3, r2
  40399e:	461d      	mov	r5, r3
  4039a0:	f1b9 0f00 	cmp.w	r9, #0
  4039a4:	d000      	beq.n	4039a8 <_vfiprintf_r+0x254>
  4039a6:	3501      	adds	r5, #1
  4039a8:	f016 0302 	ands.w	r3, r6, #2
  4039ac:	9307      	str	r3, [sp, #28]
  4039ae:	bf18      	it	ne
  4039b0:	3502      	addne	r5, #2
  4039b2:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  4039b6:	9308      	str	r3, [sp, #32]
  4039b8:	f040 82f1 	bne.w	403f9e <_vfiprintf_r+0x84a>
  4039bc:	9b06      	ldr	r3, [sp, #24]
  4039be:	1b5c      	subs	r4, r3, r5
  4039c0:	2c00      	cmp	r4, #0
  4039c2:	f340 82ec 	ble.w	403f9e <_vfiprintf_r+0x84a>
  4039c6:	2c10      	cmp	r4, #16
  4039c8:	f340 8556 	ble.w	404478 <_vfiprintf_r+0xd24>
  4039cc:	f8df 9284 	ldr.w	r9, [pc, #644]	; 403c54 <_vfiprintf_r+0x500>
  4039d0:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4039d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4039d6:	46d4      	mov	ip, sl
  4039d8:	2310      	movs	r3, #16
  4039da:	46c2      	mov	sl, r8
  4039dc:	4670      	mov	r0, lr
  4039de:	46a8      	mov	r8, r5
  4039e0:	464d      	mov	r5, r9
  4039e2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4039e6:	e007      	b.n	4039f8 <_vfiprintf_r+0x2a4>
  4039e8:	f100 0e02 	add.w	lr, r0, #2
  4039ec:	f10c 0c08 	add.w	ip, ip, #8
  4039f0:	4608      	mov	r0, r1
  4039f2:	3c10      	subs	r4, #16
  4039f4:	2c10      	cmp	r4, #16
  4039f6:	dd13      	ble.n	403a20 <_vfiprintf_r+0x2cc>
  4039f8:	1c41      	adds	r1, r0, #1
  4039fa:	3210      	adds	r2, #16
  4039fc:	2907      	cmp	r1, #7
  4039fe:	920f      	str	r2, [sp, #60]	; 0x3c
  403a00:	f8cc 5000 	str.w	r5, [ip]
  403a04:	f8cc 3004 	str.w	r3, [ip, #4]
  403a08:	910e      	str	r1, [sp, #56]	; 0x38
  403a0a:	dded      	ble.n	4039e8 <_vfiprintf_r+0x294>
  403a0c:	2a00      	cmp	r2, #0
  403a0e:	f040 82b7 	bne.w	403f80 <_vfiprintf_r+0x82c>
  403a12:	3c10      	subs	r4, #16
  403a14:	2c10      	cmp	r4, #16
  403a16:	4610      	mov	r0, r2
  403a18:	f04f 0e01 	mov.w	lr, #1
  403a1c:	46dc      	mov	ip, fp
  403a1e:	dceb      	bgt.n	4039f8 <_vfiprintf_r+0x2a4>
  403a20:	46a9      	mov	r9, r5
  403a22:	4670      	mov	r0, lr
  403a24:	4645      	mov	r5, r8
  403a26:	46d0      	mov	r8, sl
  403a28:	46e2      	mov	sl, ip
  403a2a:	4422      	add	r2, r4
  403a2c:	2807      	cmp	r0, #7
  403a2e:	920f      	str	r2, [sp, #60]	; 0x3c
  403a30:	f8ca 9000 	str.w	r9, [sl]
  403a34:	f8ca 4004 	str.w	r4, [sl, #4]
  403a38:	900e      	str	r0, [sp, #56]	; 0x38
  403a3a:	f300 8375 	bgt.w	404128 <_vfiprintf_r+0x9d4>
  403a3e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  403a42:	f10a 0a08 	add.w	sl, sl, #8
  403a46:	f100 0e01 	add.w	lr, r0, #1
  403a4a:	2b00      	cmp	r3, #0
  403a4c:	f040 82b0 	bne.w	403fb0 <_vfiprintf_r+0x85c>
  403a50:	9b07      	ldr	r3, [sp, #28]
  403a52:	2b00      	cmp	r3, #0
  403a54:	f000 82c3 	beq.w	403fde <_vfiprintf_r+0x88a>
  403a58:	3202      	adds	r2, #2
  403a5a:	a90c      	add	r1, sp, #48	; 0x30
  403a5c:	2302      	movs	r3, #2
  403a5e:	f1be 0f07 	cmp.w	lr, #7
  403a62:	920f      	str	r2, [sp, #60]	; 0x3c
  403a64:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  403a68:	e88a 000a 	stmia.w	sl, {r1, r3}
  403a6c:	f340 8378 	ble.w	404160 <_vfiprintf_r+0xa0c>
  403a70:	2a00      	cmp	r2, #0
  403a72:	f040 840a 	bne.w	40428a <_vfiprintf_r+0xb36>
  403a76:	9b08      	ldr	r3, [sp, #32]
  403a78:	2b80      	cmp	r3, #128	; 0x80
  403a7a:	f04f 0e01 	mov.w	lr, #1
  403a7e:	4610      	mov	r0, r2
  403a80:	46da      	mov	sl, fp
  403a82:	f040 82b0 	bne.w	403fe6 <_vfiprintf_r+0x892>
  403a86:	9b06      	ldr	r3, [sp, #24]
  403a88:	1b5c      	subs	r4, r3, r5
  403a8a:	2c00      	cmp	r4, #0
  403a8c:	f340 82ab 	ble.w	403fe6 <_vfiprintf_r+0x892>
  403a90:	2c10      	cmp	r4, #16
  403a92:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 403c58 <_vfiprintf_r+0x504>
  403a96:	f340 850b 	ble.w	4044b0 <_vfiprintf_r+0xd5c>
  403a9a:	46d6      	mov	lr, sl
  403a9c:	2310      	movs	r3, #16
  403a9e:	46c2      	mov	sl, r8
  403aa0:	46a8      	mov	r8, r5
  403aa2:	464d      	mov	r5, r9
  403aa4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403aa8:	e007      	b.n	403aba <_vfiprintf_r+0x366>
  403aaa:	f100 0c02 	add.w	ip, r0, #2
  403aae:	f10e 0e08 	add.w	lr, lr, #8
  403ab2:	4608      	mov	r0, r1
  403ab4:	3c10      	subs	r4, #16
  403ab6:	2c10      	cmp	r4, #16
  403ab8:	dd13      	ble.n	403ae2 <_vfiprintf_r+0x38e>
  403aba:	1c41      	adds	r1, r0, #1
  403abc:	3210      	adds	r2, #16
  403abe:	2907      	cmp	r1, #7
  403ac0:	920f      	str	r2, [sp, #60]	; 0x3c
  403ac2:	f8ce 5000 	str.w	r5, [lr]
  403ac6:	f8ce 3004 	str.w	r3, [lr, #4]
  403aca:	910e      	str	r1, [sp, #56]	; 0x38
  403acc:	dded      	ble.n	403aaa <_vfiprintf_r+0x356>
  403ace:	2a00      	cmp	r2, #0
  403ad0:	f040 8315 	bne.w	4040fe <_vfiprintf_r+0x9aa>
  403ad4:	3c10      	subs	r4, #16
  403ad6:	2c10      	cmp	r4, #16
  403ad8:	f04f 0c01 	mov.w	ip, #1
  403adc:	4610      	mov	r0, r2
  403ade:	46de      	mov	lr, fp
  403ae0:	dceb      	bgt.n	403aba <_vfiprintf_r+0x366>
  403ae2:	46a9      	mov	r9, r5
  403ae4:	4645      	mov	r5, r8
  403ae6:	46d0      	mov	r8, sl
  403ae8:	46f2      	mov	sl, lr
  403aea:	4422      	add	r2, r4
  403aec:	f1bc 0f07 	cmp.w	ip, #7
  403af0:	920f      	str	r2, [sp, #60]	; 0x3c
  403af2:	f8ca 9000 	str.w	r9, [sl]
  403af6:	f8ca 4004 	str.w	r4, [sl, #4]
  403afa:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  403afe:	f300 83d2 	bgt.w	4042a6 <_vfiprintf_r+0xb52>
  403b02:	9b01      	ldr	r3, [sp, #4]
  403b04:	9903      	ldr	r1, [sp, #12]
  403b06:	1a5c      	subs	r4, r3, r1
  403b08:	2c00      	cmp	r4, #0
  403b0a:	f10a 0a08 	add.w	sl, sl, #8
  403b0e:	f10c 0e01 	add.w	lr, ip, #1
  403b12:	4660      	mov	r0, ip
  403b14:	f300 826d 	bgt.w	403ff2 <_vfiprintf_r+0x89e>
  403b18:	9903      	ldr	r1, [sp, #12]
  403b1a:	f8ca 7000 	str.w	r7, [sl]
  403b1e:	440a      	add	r2, r1
  403b20:	f1be 0f07 	cmp.w	lr, #7
  403b24:	920f      	str	r2, [sp, #60]	; 0x3c
  403b26:	f8ca 1004 	str.w	r1, [sl, #4]
  403b2a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  403b2e:	f340 82ce 	ble.w	4040ce <_vfiprintf_r+0x97a>
  403b32:	2a00      	cmp	r2, #0
  403b34:	f040 833a 	bne.w	4041ac <_vfiprintf_r+0xa58>
  403b38:	0770      	lsls	r0, r6, #29
  403b3a:	920e      	str	r2, [sp, #56]	; 0x38
  403b3c:	d538      	bpl.n	403bb0 <_vfiprintf_r+0x45c>
  403b3e:	9b06      	ldr	r3, [sp, #24]
  403b40:	1b5c      	subs	r4, r3, r5
  403b42:	2c00      	cmp	r4, #0
  403b44:	dd34      	ble.n	403bb0 <_vfiprintf_r+0x45c>
  403b46:	46da      	mov	sl, fp
  403b48:	2c10      	cmp	r4, #16
  403b4a:	f340 84ab 	ble.w	4044a4 <_vfiprintf_r+0xd50>
  403b4e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 403c54 <_vfiprintf_r+0x500>
  403b52:	990e      	ldr	r1, [sp, #56]	; 0x38
  403b54:	464f      	mov	r7, r9
  403b56:	2610      	movs	r6, #16
  403b58:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403b5c:	e006      	b.n	403b6c <_vfiprintf_r+0x418>
  403b5e:	1c88      	adds	r0, r1, #2
  403b60:	f10a 0a08 	add.w	sl, sl, #8
  403b64:	4619      	mov	r1, r3
  403b66:	3c10      	subs	r4, #16
  403b68:	2c10      	cmp	r4, #16
  403b6a:	dd13      	ble.n	403b94 <_vfiprintf_r+0x440>
  403b6c:	1c4b      	adds	r3, r1, #1
  403b6e:	3210      	adds	r2, #16
  403b70:	2b07      	cmp	r3, #7
  403b72:	920f      	str	r2, [sp, #60]	; 0x3c
  403b74:	f8ca 7000 	str.w	r7, [sl]
  403b78:	f8ca 6004 	str.w	r6, [sl, #4]
  403b7c:	930e      	str	r3, [sp, #56]	; 0x38
  403b7e:	ddee      	ble.n	403b5e <_vfiprintf_r+0x40a>
  403b80:	2a00      	cmp	r2, #0
  403b82:	f040 828e 	bne.w	4040a2 <_vfiprintf_r+0x94e>
  403b86:	3c10      	subs	r4, #16
  403b88:	2c10      	cmp	r4, #16
  403b8a:	f04f 0001 	mov.w	r0, #1
  403b8e:	4611      	mov	r1, r2
  403b90:	46da      	mov	sl, fp
  403b92:	dceb      	bgt.n	403b6c <_vfiprintf_r+0x418>
  403b94:	46b9      	mov	r9, r7
  403b96:	4422      	add	r2, r4
  403b98:	2807      	cmp	r0, #7
  403b9a:	920f      	str	r2, [sp, #60]	; 0x3c
  403b9c:	f8ca 9000 	str.w	r9, [sl]
  403ba0:	f8ca 4004 	str.w	r4, [sl, #4]
  403ba4:	900e      	str	r0, [sp, #56]	; 0x38
  403ba6:	f340 829b 	ble.w	4040e0 <_vfiprintf_r+0x98c>
  403baa:	2a00      	cmp	r2, #0
  403bac:	f040 8425 	bne.w	4043fa <_vfiprintf_r+0xca6>
  403bb0:	9b02      	ldr	r3, [sp, #8]
  403bb2:	9a06      	ldr	r2, [sp, #24]
  403bb4:	42aa      	cmp	r2, r5
  403bb6:	bfac      	ite	ge
  403bb8:	189b      	addge	r3, r3, r2
  403bba:	195b      	addlt	r3, r3, r5
  403bbc:	9302      	str	r3, [sp, #8]
  403bbe:	e299      	b.n	4040f4 <_vfiprintf_r+0x9a0>
  403bc0:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  403bc4:	f898 3000 	ldrb.w	r3, [r8]
  403bc8:	e62b      	b.n	403822 <_vfiprintf_r+0xce>
  403bca:	9406      	str	r4, [sp, #24]
  403bcc:	2900      	cmp	r1, #0
  403bce:	f040 84af 	bne.w	404530 <_vfiprintf_r+0xddc>
  403bd2:	f046 0610 	orr.w	r6, r6, #16
  403bd6:	06b3      	lsls	r3, r6, #26
  403bd8:	f140 8312 	bpl.w	404200 <_vfiprintf_r+0xaac>
  403bdc:	9904      	ldr	r1, [sp, #16]
  403bde:	3107      	adds	r1, #7
  403be0:	f021 0107 	bic.w	r1, r1, #7
  403be4:	e9d1 2300 	ldrd	r2, r3, [r1]
  403be8:	3108      	adds	r1, #8
  403bea:	9104      	str	r1, [sp, #16]
  403bec:	4614      	mov	r4, r2
  403bee:	461d      	mov	r5, r3
  403bf0:	2a00      	cmp	r2, #0
  403bf2:	f173 0300 	sbcs.w	r3, r3, #0
  403bf6:	f2c0 8386 	blt.w	404306 <_vfiprintf_r+0xbb2>
  403bfa:	9b01      	ldr	r3, [sp, #4]
  403bfc:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  403c00:	2b00      	cmp	r3, #0
  403c02:	f2c0 831a 	blt.w	40423a <_vfiprintf_r+0xae6>
  403c06:	ea54 0305 	orrs.w	r3, r4, r5
  403c0a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403c0e:	f000 80ed 	beq.w	403dec <_vfiprintf_r+0x698>
  403c12:	2d00      	cmp	r5, #0
  403c14:	bf08      	it	eq
  403c16:	2c0a      	cmpeq	r4, #10
  403c18:	f0c0 80ed 	bcc.w	403df6 <_vfiprintf_r+0x6a2>
  403c1c:	465f      	mov	r7, fp
  403c1e:	4620      	mov	r0, r4
  403c20:	4629      	mov	r1, r5
  403c22:	220a      	movs	r2, #10
  403c24:	2300      	movs	r3, #0
  403c26:	f001 fed7 	bl	4059d8 <__aeabi_uldivmod>
  403c2a:	3230      	adds	r2, #48	; 0x30
  403c2c:	f807 2d01 	strb.w	r2, [r7, #-1]!
  403c30:	4620      	mov	r0, r4
  403c32:	4629      	mov	r1, r5
  403c34:	2300      	movs	r3, #0
  403c36:	220a      	movs	r2, #10
  403c38:	f001 fece 	bl	4059d8 <__aeabi_uldivmod>
  403c3c:	4604      	mov	r4, r0
  403c3e:	460d      	mov	r5, r1
  403c40:	ea54 0305 	orrs.w	r3, r4, r5
  403c44:	d1eb      	bne.n	403c1e <_vfiprintf_r+0x4ca>
  403c46:	ebc7 030b 	rsb	r3, r7, fp
  403c4a:	9303      	str	r3, [sp, #12]
  403c4c:	e6a2      	b.n	403994 <_vfiprintf_r+0x240>
  403c4e:	bf00      	nop
  403c50:	00405e0c 	.word	0x00405e0c
  403c54:	00405e28 	.word	0x00405e28
  403c58:	00405de8 	.word	0x00405de8
  403c5c:	9406      	str	r4, [sp, #24]
  403c5e:	2900      	cmp	r1, #0
  403c60:	f040 8462 	bne.w	404528 <_vfiprintf_r+0xdd4>
  403c64:	f046 0610 	orr.w	r6, r6, #16
  403c68:	f016 0320 	ands.w	r3, r6, #32
  403c6c:	f000 82ae 	beq.w	4041cc <_vfiprintf_r+0xa78>
  403c70:	9b04      	ldr	r3, [sp, #16]
  403c72:	3307      	adds	r3, #7
  403c74:	f023 0307 	bic.w	r3, r3, #7
  403c78:	f04f 0200 	mov.w	r2, #0
  403c7c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  403c80:	e9d3 4500 	ldrd	r4, r5, [r3]
  403c84:	f103 0208 	add.w	r2, r3, #8
  403c88:	9b01      	ldr	r3, [sp, #4]
  403c8a:	9204      	str	r2, [sp, #16]
  403c8c:	2b00      	cmp	r3, #0
  403c8e:	f2c0 8174 	blt.w	403f7a <_vfiprintf_r+0x826>
  403c92:	ea54 0305 	orrs.w	r3, r4, r5
  403c96:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403c9a:	f040 816e 	bne.w	403f7a <_vfiprintf_r+0x826>
  403c9e:	9b01      	ldr	r3, [sp, #4]
  403ca0:	2b00      	cmp	r3, #0
  403ca2:	f000 8430 	beq.w	404506 <_vfiprintf_r+0xdb2>
  403ca6:	f04f 0900 	mov.w	r9, #0
  403caa:	2400      	movs	r4, #0
  403cac:	2500      	movs	r5, #0
  403cae:	465f      	mov	r7, fp
  403cb0:	08e2      	lsrs	r2, r4, #3
  403cb2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403cb6:	08e9      	lsrs	r1, r5, #3
  403cb8:	f004 0307 	and.w	r3, r4, #7
  403cbc:	460d      	mov	r5, r1
  403cbe:	4614      	mov	r4, r2
  403cc0:	3330      	adds	r3, #48	; 0x30
  403cc2:	ea54 0205 	orrs.w	r2, r4, r5
  403cc6:	f807 3d01 	strb.w	r3, [r7, #-1]!
  403cca:	d1f1      	bne.n	403cb0 <_vfiprintf_r+0x55c>
  403ccc:	07f4      	lsls	r4, r6, #31
  403cce:	d5ba      	bpl.n	403c46 <_vfiprintf_r+0x4f2>
  403cd0:	2b30      	cmp	r3, #48	; 0x30
  403cd2:	d0b8      	beq.n	403c46 <_vfiprintf_r+0x4f2>
  403cd4:	2230      	movs	r2, #48	; 0x30
  403cd6:	1e7b      	subs	r3, r7, #1
  403cd8:	f807 2c01 	strb.w	r2, [r7, #-1]
  403cdc:	ebc3 020b 	rsb	r2, r3, fp
  403ce0:	9203      	str	r2, [sp, #12]
  403ce2:	461f      	mov	r7, r3
  403ce4:	e656      	b.n	403994 <_vfiprintf_r+0x240>
  403ce6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  403cea:	2400      	movs	r4, #0
  403cec:	f818 3b01 	ldrb.w	r3, [r8], #1
  403cf0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403cf4:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  403cf8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  403cfc:	2a09      	cmp	r2, #9
  403cfe:	d9f5      	bls.n	403cec <_vfiprintf_r+0x598>
  403d00:	e591      	b.n	403826 <_vfiprintf_r+0xd2>
  403d02:	f898 3000 	ldrb.w	r3, [r8]
  403d06:	2101      	movs	r1, #1
  403d08:	202b      	movs	r0, #43	; 0x2b
  403d0a:	e58a      	b.n	403822 <_vfiprintf_r+0xce>
  403d0c:	f898 3000 	ldrb.w	r3, [r8]
  403d10:	2b2a      	cmp	r3, #42	; 0x2a
  403d12:	f108 0501 	add.w	r5, r8, #1
  403d16:	f000 83dd 	beq.w	4044d4 <_vfiprintf_r+0xd80>
  403d1a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  403d1e:	2a09      	cmp	r2, #9
  403d20:	46a8      	mov	r8, r5
  403d22:	bf98      	it	ls
  403d24:	2500      	movls	r5, #0
  403d26:	f200 83ce 	bhi.w	4044c6 <_vfiprintf_r+0xd72>
  403d2a:	f818 3b01 	ldrb.w	r3, [r8], #1
  403d2e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  403d32:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  403d36:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  403d3a:	2a09      	cmp	r2, #9
  403d3c:	d9f5      	bls.n	403d2a <_vfiprintf_r+0x5d6>
  403d3e:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  403d42:	9201      	str	r2, [sp, #4]
  403d44:	e56f      	b.n	403826 <_vfiprintf_r+0xd2>
  403d46:	9a04      	ldr	r2, [sp, #16]
  403d48:	6814      	ldr	r4, [r2, #0]
  403d4a:	4613      	mov	r3, r2
  403d4c:	2c00      	cmp	r4, #0
  403d4e:	f103 0304 	add.w	r3, r3, #4
  403d52:	f6ff aded 	blt.w	403930 <_vfiprintf_r+0x1dc>
  403d56:	9304      	str	r3, [sp, #16]
  403d58:	f898 3000 	ldrb.w	r3, [r8]
  403d5c:	e561      	b.n	403822 <_vfiprintf_r+0xce>
  403d5e:	9406      	str	r4, [sp, #24]
  403d60:	2900      	cmp	r1, #0
  403d62:	d081      	beq.n	403c68 <_vfiprintf_r+0x514>
  403d64:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403d68:	e77e      	b.n	403c68 <_vfiprintf_r+0x514>
  403d6a:	9a04      	ldr	r2, [sp, #16]
  403d6c:	9406      	str	r4, [sp, #24]
  403d6e:	6817      	ldr	r7, [r2, #0]
  403d70:	f04f 0300 	mov.w	r3, #0
  403d74:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403d78:	1d14      	adds	r4, r2, #4
  403d7a:	9b01      	ldr	r3, [sp, #4]
  403d7c:	2f00      	cmp	r7, #0
  403d7e:	f000 8386 	beq.w	40448e <_vfiprintf_r+0xd3a>
  403d82:	2b00      	cmp	r3, #0
  403d84:	f2c0 835f 	blt.w	404446 <_vfiprintf_r+0xcf2>
  403d88:	461a      	mov	r2, r3
  403d8a:	2100      	movs	r1, #0
  403d8c:	4638      	mov	r0, r7
  403d8e:	f001 f99f 	bl	4050d0 <memchr>
  403d92:	2800      	cmp	r0, #0
  403d94:	f000 838f 	beq.w	4044b6 <_vfiprintf_r+0xd62>
  403d98:	1bc3      	subs	r3, r0, r7
  403d9a:	9303      	str	r3, [sp, #12]
  403d9c:	2300      	movs	r3, #0
  403d9e:	9404      	str	r4, [sp, #16]
  403da0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  403da4:	9301      	str	r3, [sp, #4]
  403da6:	e5f5      	b.n	403994 <_vfiprintf_r+0x240>
  403da8:	9406      	str	r4, [sp, #24]
  403daa:	2900      	cmp	r1, #0
  403dac:	f040 83b9 	bne.w	404522 <_vfiprintf_r+0xdce>
  403db0:	f016 0920 	ands.w	r9, r6, #32
  403db4:	d135      	bne.n	403e22 <_vfiprintf_r+0x6ce>
  403db6:	f016 0310 	ands.w	r3, r6, #16
  403dba:	d103      	bne.n	403dc4 <_vfiprintf_r+0x670>
  403dbc:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  403dc0:	f040 832a 	bne.w	404418 <_vfiprintf_r+0xcc4>
  403dc4:	9a04      	ldr	r2, [sp, #16]
  403dc6:	4613      	mov	r3, r2
  403dc8:	6814      	ldr	r4, [r2, #0]
  403dca:	9a01      	ldr	r2, [sp, #4]
  403dcc:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  403dd0:	2a00      	cmp	r2, #0
  403dd2:	f103 0304 	add.w	r3, r3, #4
  403dd6:	f04f 0500 	mov.w	r5, #0
  403dda:	f2c0 8332 	blt.w	404442 <_vfiprintf_r+0xcee>
  403dde:	ea54 0205 	orrs.w	r2, r4, r5
  403de2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403de6:	9304      	str	r3, [sp, #16]
  403de8:	f47f af13 	bne.w	403c12 <_vfiprintf_r+0x4be>
  403dec:	9b01      	ldr	r3, [sp, #4]
  403dee:	2b00      	cmp	r3, #0
  403df0:	f43f adcc 	beq.w	40398c <_vfiprintf_r+0x238>
  403df4:	2400      	movs	r4, #0
  403df6:	af2a      	add	r7, sp, #168	; 0xa8
  403df8:	3430      	adds	r4, #48	; 0x30
  403dfa:	f807 4d41 	strb.w	r4, [r7, #-65]!
  403dfe:	ebc7 030b 	rsb	r3, r7, fp
  403e02:	9303      	str	r3, [sp, #12]
  403e04:	e5c6      	b.n	403994 <_vfiprintf_r+0x240>
  403e06:	f046 0620 	orr.w	r6, r6, #32
  403e0a:	f898 3000 	ldrb.w	r3, [r8]
  403e0e:	e508      	b.n	403822 <_vfiprintf_r+0xce>
  403e10:	9406      	str	r4, [sp, #24]
  403e12:	2900      	cmp	r1, #0
  403e14:	f040 836e 	bne.w	4044f4 <_vfiprintf_r+0xda0>
  403e18:	f046 0610 	orr.w	r6, r6, #16
  403e1c:	f016 0920 	ands.w	r9, r6, #32
  403e20:	d0c9      	beq.n	403db6 <_vfiprintf_r+0x662>
  403e22:	9b04      	ldr	r3, [sp, #16]
  403e24:	3307      	adds	r3, #7
  403e26:	f023 0307 	bic.w	r3, r3, #7
  403e2a:	f04f 0200 	mov.w	r2, #0
  403e2e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  403e32:	e9d3 4500 	ldrd	r4, r5, [r3]
  403e36:	f103 0208 	add.w	r2, r3, #8
  403e3a:	9b01      	ldr	r3, [sp, #4]
  403e3c:	9204      	str	r2, [sp, #16]
  403e3e:	2b00      	cmp	r3, #0
  403e40:	f2c0 81f9 	blt.w	404236 <_vfiprintf_r+0xae2>
  403e44:	ea54 0305 	orrs.w	r3, r4, r5
  403e48:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403e4c:	f04f 0900 	mov.w	r9, #0
  403e50:	f47f aedf 	bne.w	403c12 <_vfiprintf_r+0x4be>
  403e54:	e7ca      	b.n	403dec <_vfiprintf_r+0x698>
  403e56:	9406      	str	r4, [sp, #24]
  403e58:	2900      	cmp	r1, #0
  403e5a:	f040 8351 	bne.w	404500 <_vfiprintf_r+0xdac>
  403e5e:	06b2      	lsls	r2, r6, #26
  403e60:	48ae      	ldr	r0, [pc, #696]	; (40411c <_vfiprintf_r+0x9c8>)
  403e62:	d541      	bpl.n	403ee8 <_vfiprintf_r+0x794>
  403e64:	9a04      	ldr	r2, [sp, #16]
  403e66:	3207      	adds	r2, #7
  403e68:	f022 0207 	bic.w	r2, r2, #7
  403e6c:	e9d2 4500 	ldrd	r4, r5, [r2]
  403e70:	f102 0108 	add.w	r1, r2, #8
  403e74:	9104      	str	r1, [sp, #16]
  403e76:	f016 0901 	ands.w	r9, r6, #1
  403e7a:	f000 8177 	beq.w	40416c <_vfiprintf_r+0xa18>
  403e7e:	ea54 0205 	orrs.w	r2, r4, r5
  403e82:	f040 8226 	bne.w	4042d2 <_vfiprintf_r+0xb7e>
  403e86:	f04f 0300 	mov.w	r3, #0
  403e8a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403e8e:	9b01      	ldr	r3, [sp, #4]
  403e90:	2b00      	cmp	r3, #0
  403e92:	f2c0 8196 	blt.w	4041c2 <_vfiprintf_r+0xa6e>
  403e96:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403e9a:	e572      	b.n	403982 <_vfiprintf_r+0x22e>
  403e9c:	9a04      	ldr	r2, [sp, #16]
  403e9e:	9406      	str	r4, [sp, #24]
  403ea0:	6813      	ldr	r3, [r2, #0]
  403ea2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  403ea6:	4613      	mov	r3, r2
  403ea8:	f04f 0100 	mov.w	r1, #0
  403eac:	2501      	movs	r5, #1
  403eae:	3304      	adds	r3, #4
  403eb0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  403eb4:	9304      	str	r3, [sp, #16]
  403eb6:	9503      	str	r5, [sp, #12]
  403eb8:	af10      	add	r7, sp, #64	; 0x40
  403eba:	2300      	movs	r3, #0
  403ebc:	9301      	str	r3, [sp, #4]
  403ebe:	e573      	b.n	4039a8 <_vfiprintf_r+0x254>
  403ec0:	f898 3000 	ldrb.w	r3, [r8]
  403ec4:	2800      	cmp	r0, #0
  403ec6:	f47f acac 	bne.w	403822 <_vfiprintf_r+0xce>
  403eca:	2101      	movs	r1, #1
  403ecc:	2020      	movs	r0, #32
  403ece:	e4a8      	b.n	403822 <_vfiprintf_r+0xce>
  403ed0:	f046 0601 	orr.w	r6, r6, #1
  403ed4:	f898 3000 	ldrb.w	r3, [r8]
  403ed8:	e4a3      	b.n	403822 <_vfiprintf_r+0xce>
  403eda:	9406      	str	r4, [sp, #24]
  403edc:	2900      	cmp	r1, #0
  403ede:	f040 830c 	bne.w	4044fa <_vfiprintf_r+0xda6>
  403ee2:	06b2      	lsls	r2, r6, #26
  403ee4:	488e      	ldr	r0, [pc, #568]	; (404120 <_vfiprintf_r+0x9cc>)
  403ee6:	d4bd      	bmi.n	403e64 <_vfiprintf_r+0x710>
  403ee8:	9904      	ldr	r1, [sp, #16]
  403eea:	06f7      	lsls	r7, r6, #27
  403eec:	460a      	mov	r2, r1
  403eee:	f100 819d 	bmi.w	40422c <_vfiprintf_r+0xad8>
  403ef2:	0675      	lsls	r5, r6, #25
  403ef4:	f140 819a 	bpl.w	40422c <_vfiprintf_r+0xad8>
  403ef8:	3204      	adds	r2, #4
  403efa:	880c      	ldrh	r4, [r1, #0]
  403efc:	9204      	str	r2, [sp, #16]
  403efe:	2500      	movs	r5, #0
  403f00:	e7b9      	b.n	403e76 <_vfiprintf_r+0x722>
  403f02:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  403f06:	f898 3000 	ldrb.w	r3, [r8]
  403f0a:	e48a      	b.n	403822 <_vfiprintf_r+0xce>
  403f0c:	f898 3000 	ldrb.w	r3, [r8]
  403f10:	2b6c      	cmp	r3, #108	; 0x6c
  403f12:	bf03      	ittte	eq
  403f14:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  403f18:	f046 0620 	orreq.w	r6, r6, #32
  403f1c:	f108 0801 	addeq.w	r8, r8, #1
  403f20:	f046 0610 	orrne.w	r6, r6, #16
  403f24:	e47d      	b.n	403822 <_vfiprintf_r+0xce>
  403f26:	2900      	cmp	r1, #0
  403f28:	f040 8309 	bne.w	40453e <_vfiprintf_r+0xdea>
  403f2c:	06b4      	lsls	r4, r6, #26
  403f2e:	f140 821c 	bpl.w	40436a <_vfiprintf_r+0xc16>
  403f32:	9a04      	ldr	r2, [sp, #16]
  403f34:	9902      	ldr	r1, [sp, #8]
  403f36:	6813      	ldr	r3, [r2, #0]
  403f38:	17cd      	asrs	r5, r1, #31
  403f3a:	4608      	mov	r0, r1
  403f3c:	3204      	adds	r2, #4
  403f3e:	4629      	mov	r1, r5
  403f40:	9204      	str	r2, [sp, #16]
  403f42:	e9c3 0100 	strd	r0, r1, [r3]
  403f46:	e436      	b.n	4037b6 <_vfiprintf_r+0x62>
  403f48:	9406      	str	r4, [sp, #24]
  403f4a:	2900      	cmp	r1, #0
  403f4c:	f43f ae43 	beq.w	403bd6 <_vfiprintf_r+0x482>
  403f50:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403f54:	e63f      	b.n	403bd6 <_vfiprintf_r+0x482>
  403f56:	9406      	str	r4, [sp, #24]
  403f58:	2900      	cmp	r1, #0
  403f5a:	f040 82ed 	bne.w	404538 <_vfiprintf_r+0xde4>
  403f5e:	2b00      	cmp	r3, #0
  403f60:	f000 808f 	beq.w	404082 <_vfiprintf_r+0x92e>
  403f64:	2501      	movs	r5, #1
  403f66:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  403f6a:	f04f 0300 	mov.w	r3, #0
  403f6e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403f72:	9503      	str	r5, [sp, #12]
  403f74:	af10      	add	r7, sp, #64	; 0x40
  403f76:	e7a0      	b.n	403eba <_vfiprintf_r+0x766>
  403f78:	9304      	str	r3, [sp, #16]
  403f7a:	f04f 0900 	mov.w	r9, #0
  403f7e:	e696      	b.n	403cae <_vfiprintf_r+0x55a>
  403f80:	aa0d      	add	r2, sp, #52	; 0x34
  403f82:	9900      	ldr	r1, [sp, #0]
  403f84:	9309      	str	r3, [sp, #36]	; 0x24
  403f86:	4648      	mov	r0, r9
  403f88:	f7ff fba8 	bl	4036dc <__sprint_r.part.0>
  403f8c:	2800      	cmp	r0, #0
  403f8e:	d17f      	bne.n	404090 <_vfiprintf_r+0x93c>
  403f90:	980e      	ldr	r0, [sp, #56]	; 0x38
  403f92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403f94:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403f96:	f100 0e01 	add.w	lr, r0, #1
  403f9a:	46dc      	mov	ip, fp
  403f9c:	e529      	b.n	4039f2 <_vfiprintf_r+0x29e>
  403f9e:	980e      	ldr	r0, [sp, #56]	; 0x38
  403fa0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403fa2:	f100 0e01 	add.w	lr, r0, #1
  403fa6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  403faa:	2b00      	cmp	r3, #0
  403fac:	f43f ad50 	beq.w	403a50 <_vfiprintf_r+0x2fc>
  403fb0:	3201      	adds	r2, #1
  403fb2:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  403fb6:	2301      	movs	r3, #1
  403fb8:	f1be 0f07 	cmp.w	lr, #7
  403fbc:	920f      	str	r2, [sp, #60]	; 0x3c
  403fbe:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  403fc2:	e88a 000a 	stmia.w	sl, {r1, r3}
  403fc6:	f340 80bf 	ble.w	404148 <_vfiprintf_r+0x9f4>
  403fca:	2a00      	cmp	r2, #0
  403fcc:	f040 814e 	bne.w	40426c <_vfiprintf_r+0xb18>
  403fd0:	9907      	ldr	r1, [sp, #28]
  403fd2:	2900      	cmp	r1, #0
  403fd4:	f040 80be 	bne.w	404154 <_vfiprintf_r+0xa00>
  403fd8:	469e      	mov	lr, r3
  403fda:	4610      	mov	r0, r2
  403fdc:	46da      	mov	sl, fp
  403fde:	9b08      	ldr	r3, [sp, #32]
  403fe0:	2b80      	cmp	r3, #128	; 0x80
  403fe2:	f43f ad50 	beq.w	403a86 <_vfiprintf_r+0x332>
  403fe6:	9b01      	ldr	r3, [sp, #4]
  403fe8:	9903      	ldr	r1, [sp, #12]
  403fea:	1a5c      	subs	r4, r3, r1
  403fec:	2c00      	cmp	r4, #0
  403fee:	f77f ad93 	ble.w	403b18 <_vfiprintf_r+0x3c4>
  403ff2:	2c10      	cmp	r4, #16
  403ff4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 404124 <_vfiprintf_r+0x9d0>
  403ff8:	dd25      	ble.n	404046 <_vfiprintf_r+0x8f2>
  403ffa:	46d4      	mov	ip, sl
  403ffc:	2310      	movs	r3, #16
  403ffe:	46c2      	mov	sl, r8
  404000:	46a8      	mov	r8, r5
  404002:	464d      	mov	r5, r9
  404004:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404008:	e007      	b.n	40401a <_vfiprintf_r+0x8c6>
  40400a:	f100 0e02 	add.w	lr, r0, #2
  40400e:	f10c 0c08 	add.w	ip, ip, #8
  404012:	4608      	mov	r0, r1
  404014:	3c10      	subs	r4, #16
  404016:	2c10      	cmp	r4, #16
  404018:	dd11      	ble.n	40403e <_vfiprintf_r+0x8ea>
  40401a:	1c41      	adds	r1, r0, #1
  40401c:	3210      	adds	r2, #16
  40401e:	2907      	cmp	r1, #7
  404020:	920f      	str	r2, [sp, #60]	; 0x3c
  404022:	f8cc 5000 	str.w	r5, [ip]
  404026:	f8cc 3004 	str.w	r3, [ip, #4]
  40402a:	910e      	str	r1, [sp, #56]	; 0x38
  40402c:	dded      	ble.n	40400a <_vfiprintf_r+0x8b6>
  40402e:	b9d2      	cbnz	r2, 404066 <_vfiprintf_r+0x912>
  404030:	3c10      	subs	r4, #16
  404032:	2c10      	cmp	r4, #16
  404034:	f04f 0e01 	mov.w	lr, #1
  404038:	4610      	mov	r0, r2
  40403a:	46dc      	mov	ip, fp
  40403c:	dced      	bgt.n	40401a <_vfiprintf_r+0x8c6>
  40403e:	46a9      	mov	r9, r5
  404040:	4645      	mov	r5, r8
  404042:	46d0      	mov	r8, sl
  404044:	46e2      	mov	sl, ip
  404046:	4422      	add	r2, r4
  404048:	f1be 0f07 	cmp.w	lr, #7
  40404c:	920f      	str	r2, [sp, #60]	; 0x3c
  40404e:	f8ca 9000 	str.w	r9, [sl]
  404052:	f8ca 4004 	str.w	r4, [sl, #4]
  404056:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40405a:	dc2e      	bgt.n	4040ba <_vfiprintf_r+0x966>
  40405c:	f10a 0a08 	add.w	sl, sl, #8
  404060:	f10e 0e01 	add.w	lr, lr, #1
  404064:	e558      	b.n	403b18 <_vfiprintf_r+0x3c4>
  404066:	aa0d      	add	r2, sp, #52	; 0x34
  404068:	9900      	ldr	r1, [sp, #0]
  40406a:	9301      	str	r3, [sp, #4]
  40406c:	4648      	mov	r0, r9
  40406e:	f7ff fb35 	bl	4036dc <__sprint_r.part.0>
  404072:	b968      	cbnz	r0, 404090 <_vfiprintf_r+0x93c>
  404074:	980e      	ldr	r0, [sp, #56]	; 0x38
  404076:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404078:	9b01      	ldr	r3, [sp, #4]
  40407a:	f100 0e01 	add.w	lr, r0, #1
  40407e:	46dc      	mov	ip, fp
  404080:	e7c8      	b.n	404014 <_vfiprintf_r+0x8c0>
  404082:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404084:	b123      	cbz	r3, 404090 <_vfiprintf_r+0x93c>
  404086:	9805      	ldr	r0, [sp, #20]
  404088:	9900      	ldr	r1, [sp, #0]
  40408a:	aa0d      	add	r2, sp, #52	; 0x34
  40408c:	f7ff fb26 	bl	4036dc <__sprint_r.part.0>
  404090:	9b00      	ldr	r3, [sp, #0]
  404092:	899b      	ldrh	r3, [r3, #12]
  404094:	065a      	lsls	r2, r3, #25
  404096:	f100 818b 	bmi.w	4043b0 <_vfiprintf_r+0xc5c>
  40409a:	9802      	ldr	r0, [sp, #8]
  40409c:	b02b      	add	sp, #172	; 0xac
  40409e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4040a2:	aa0d      	add	r2, sp, #52	; 0x34
  4040a4:	9900      	ldr	r1, [sp, #0]
  4040a6:	4648      	mov	r0, r9
  4040a8:	f7ff fb18 	bl	4036dc <__sprint_r.part.0>
  4040ac:	2800      	cmp	r0, #0
  4040ae:	d1ef      	bne.n	404090 <_vfiprintf_r+0x93c>
  4040b0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4040b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4040b4:	1c48      	adds	r0, r1, #1
  4040b6:	46da      	mov	sl, fp
  4040b8:	e555      	b.n	403b66 <_vfiprintf_r+0x412>
  4040ba:	2a00      	cmp	r2, #0
  4040bc:	f040 80fb 	bne.w	4042b6 <_vfiprintf_r+0xb62>
  4040c0:	9a03      	ldr	r2, [sp, #12]
  4040c2:	921b      	str	r2, [sp, #108]	; 0x6c
  4040c4:	2301      	movs	r3, #1
  4040c6:	920f      	str	r2, [sp, #60]	; 0x3c
  4040c8:	971a      	str	r7, [sp, #104]	; 0x68
  4040ca:	930e      	str	r3, [sp, #56]	; 0x38
  4040cc:	46da      	mov	sl, fp
  4040ce:	f10a 0a08 	add.w	sl, sl, #8
  4040d2:	0771      	lsls	r1, r6, #29
  4040d4:	d504      	bpl.n	4040e0 <_vfiprintf_r+0x98c>
  4040d6:	9b06      	ldr	r3, [sp, #24]
  4040d8:	1b5c      	subs	r4, r3, r5
  4040da:	2c00      	cmp	r4, #0
  4040dc:	f73f ad34 	bgt.w	403b48 <_vfiprintf_r+0x3f4>
  4040e0:	9b02      	ldr	r3, [sp, #8]
  4040e2:	9906      	ldr	r1, [sp, #24]
  4040e4:	42a9      	cmp	r1, r5
  4040e6:	bfac      	ite	ge
  4040e8:	185b      	addge	r3, r3, r1
  4040ea:	195b      	addlt	r3, r3, r5
  4040ec:	9302      	str	r3, [sp, #8]
  4040ee:	2a00      	cmp	r2, #0
  4040f0:	f040 80b3 	bne.w	40425a <_vfiprintf_r+0xb06>
  4040f4:	2300      	movs	r3, #0
  4040f6:	930e      	str	r3, [sp, #56]	; 0x38
  4040f8:	46da      	mov	sl, fp
  4040fa:	f7ff bb5c 	b.w	4037b6 <_vfiprintf_r+0x62>
  4040fe:	aa0d      	add	r2, sp, #52	; 0x34
  404100:	9900      	ldr	r1, [sp, #0]
  404102:	9307      	str	r3, [sp, #28]
  404104:	4648      	mov	r0, r9
  404106:	f7ff fae9 	bl	4036dc <__sprint_r.part.0>
  40410a:	2800      	cmp	r0, #0
  40410c:	d1c0      	bne.n	404090 <_vfiprintf_r+0x93c>
  40410e:	980e      	ldr	r0, [sp, #56]	; 0x38
  404110:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404112:	9b07      	ldr	r3, [sp, #28]
  404114:	f100 0c01 	add.w	ip, r0, #1
  404118:	46de      	mov	lr, fp
  40411a:	e4cb      	b.n	403ab4 <_vfiprintf_r+0x360>
  40411c:	00405df8 	.word	0x00405df8
  404120:	00405e0c 	.word	0x00405e0c
  404124:	00405de8 	.word	0x00405de8
  404128:	2a00      	cmp	r2, #0
  40412a:	f040 8133 	bne.w	404394 <_vfiprintf_r+0xc40>
  40412e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  404132:	2b00      	cmp	r3, #0
  404134:	f000 80f5 	beq.w	404322 <_vfiprintf_r+0xbce>
  404138:	2301      	movs	r3, #1
  40413a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40413e:	461a      	mov	r2, r3
  404140:	931b      	str	r3, [sp, #108]	; 0x6c
  404142:	469e      	mov	lr, r3
  404144:	911a      	str	r1, [sp, #104]	; 0x68
  404146:	46da      	mov	sl, fp
  404148:	4670      	mov	r0, lr
  40414a:	f10a 0a08 	add.w	sl, sl, #8
  40414e:	f10e 0e01 	add.w	lr, lr, #1
  404152:	e47d      	b.n	403a50 <_vfiprintf_r+0x2fc>
  404154:	a90c      	add	r1, sp, #48	; 0x30
  404156:	2202      	movs	r2, #2
  404158:	469e      	mov	lr, r3
  40415a:	911a      	str	r1, [sp, #104]	; 0x68
  40415c:	921b      	str	r2, [sp, #108]	; 0x6c
  40415e:	46da      	mov	sl, fp
  404160:	4670      	mov	r0, lr
  404162:	f10a 0a08 	add.w	sl, sl, #8
  404166:	f10e 0e01 	add.w	lr, lr, #1
  40416a:	e738      	b.n	403fde <_vfiprintf_r+0x88a>
  40416c:	9b01      	ldr	r3, [sp, #4]
  40416e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  404172:	2b00      	cmp	r3, #0
  404174:	f2c0 812a 	blt.w	4043cc <_vfiprintf_r+0xc78>
  404178:	ea54 0305 	orrs.w	r3, r4, r5
  40417c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404180:	f43f abff 	beq.w	403982 <_vfiprintf_r+0x22e>
  404184:	465f      	mov	r7, fp
  404186:	0923      	lsrs	r3, r4, #4
  404188:	f004 010f 	and.w	r1, r4, #15
  40418c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404190:	092a      	lsrs	r2, r5, #4
  404192:	461c      	mov	r4, r3
  404194:	4615      	mov	r5, r2
  404196:	5c43      	ldrb	r3, [r0, r1]
  404198:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40419c:	ea54 0305 	orrs.w	r3, r4, r5
  4041a0:	d1f1      	bne.n	404186 <_vfiprintf_r+0xa32>
  4041a2:	ebc7 030b 	rsb	r3, r7, fp
  4041a6:	9303      	str	r3, [sp, #12]
  4041a8:	f7ff bbf4 	b.w	403994 <_vfiprintf_r+0x240>
  4041ac:	aa0d      	add	r2, sp, #52	; 0x34
  4041ae:	9900      	ldr	r1, [sp, #0]
  4041b0:	9805      	ldr	r0, [sp, #20]
  4041b2:	f7ff fa93 	bl	4036dc <__sprint_r.part.0>
  4041b6:	2800      	cmp	r0, #0
  4041b8:	f47f af6a 	bne.w	404090 <_vfiprintf_r+0x93c>
  4041bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4041be:	46da      	mov	sl, fp
  4041c0:	e787      	b.n	4040d2 <_vfiprintf_r+0x97e>
  4041c2:	f04f 0900 	mov.w	r9, #0
  4041c6:	2400      	movs	r4, #0
  4041c8:	2500      	movs	r5, #0
  4041ca:	e7db      	b.n	404184 <_vfiprintf_r+0xa30>
  4041cc:	f016 0210 	ands.w	r2, r6, #16
  4041d0:	f000 80b2 	beq.w	404338 <_vfiprintf_r+0xbe4>
  4041d4:	9904      	ldr	r1, [sp, #16]
  4041d6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4041da:	460a      	mov	r2, r1
  4041dc:	680c      	ldr	r4, [r1, #0]
  4041de:	9901      	ldr	r1, [sp, #4]
  4041e0:	2900      	cmp	r1, #0
  4041e2:	f102 0204 	add.w	r2, r2, #4
  4041e6:	f04f 0500 	mov.w	r5, #0
  4041ea:	f2c0 8159 	blt.w	4044a0 <_vfiprintf_r+0xd4c>
  4041ee:	ea54 0105 	orrs.w	r1, r4, r5
  4041f2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4041f6:	9204      	str	r2, [sp, #16]
  4041f8:	f43f ad51 	beq.w	403c9e <_vfiprintf_r+0x54a>
  4041fc:	4699      	mov	r9, r3
  4041fe:	e556      	b.n	403cae <_vfiprintf_r+0x55a>
  404200:	06f7      	lsls	r7, r6, #27
  404202:	d40a      	bmi.n	40421a <_vfiprintf_r+0xac6>
  404204:	0675      	lsls	r5, r6, #25
  404206:	d508      	bpl.n	40421a <_vfiprintf_r+0xac6>
  404208:	9904      	ldr	r1, [sp, #16]
  40420a:	f9b1 4000 	ldrsh.w	r4, [r1]
  40420e:	3104      	adds	r1, #4
  404210:	17e5      	asrs	r5, r4, #31
  404212:	4622      	mov	r2, r4
  404214:	462b      	mov	r3, r5
  404216:	9104      	str	r1, [sp, #16]
  404218:	e4ea      	b.n	403bf0 <_vfiprintf_r+0x49c>
  40421a:	9a04      	ldr	r2, [sp, #16]
  40421c:	6814      	ldr	r4, [r2, #0]
  40421e:	4613      	mov	r3, r2
  404220:	3304      	adds	r3, #4
  404222:	17e5      	asrs	r5, r4, #31
  404224:	9304      	str	r3, [sp, #16]
  404226:	4622      	mov	r2, r4
  404228:	462b      	mov	r3, r5
  40422a:	e4e1      	b.n	403bf0 <_vfiprintf_r+0x49c>
  40422c:	6814      	ldr	r4, [r2, #0]
  40422e:	3204      	adds	r2, #4
  404230:	9204      	str	r2, [sp, #16]
  404232:	2500      	movs	r5, #0
  404234:	e61f      	b.n	403e76 <_vfiprintf_r+0x722>
  404236:	f04f 0900 	mov.w	r9, #0
  40423a:	ea54 0305 	orrs.w	r3, r4, r5
  40423e:	f47f ace8 	bne.w	403c12 <_vfiprintf_r+0x4be>
  404242:	e5d8      	b.n	403df6 <_vfiprintf_r+0x6a2>
  404244:	aa0d      	add	r2, sp, #52	; 0x34
  404246:	9900      	ldr	r1, [sp, #0]
  404248:	9805      	ldr	r0, [sp, #20]
  40424a:	f7ff fa47 	bl	4036dc <__sprint_r.part.0>
  40424e:	2800      	cmp	r0, #0
  404250:	f47f af1e 	bne.w	404090 <_vfiprintf_r+0x93c>
  404254:	46da      	mov	sl, fp
  404256:	f7ff bb48 	b.w	4038ea <_vfiprintf_r+0x196>
  40425a:	aa0d      	add	r2, sp, #52	; 0x34
  40425c:	9900      	ldr	r1, [sp, #0]
  40425e:	9805      	ldr	r0, [sp, #20]
  404260:	f7ff fa3c 	bl	4036dc <__sprint_r.part.0>
  404264:	2800      	cmp	r0, #0
  404266:	f43f af45 	beq.w	4040f4 <_vfiprintf_r+0x9a0>
  40426a:	e711      	b.n	404090 <_vfiprintf_r+0x93c>
  40426c:	aa0d      	add	r2, sp, #52	; 0x34
  40426e:	9900      	ldr	r1, [sp, #0]
  404270:	9805      	ldr	r0, [sp, #20]
  404272:	f7ff fa33 	bl	4036dc <__sprint_r.part.0>
  404276:	2800      	cmp	r0, #0
  404278:	f47f af0a 	bne.w	404090 <_vfiprintf_r+0x93c>
  40427c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40427e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404280:	f100 0e01 	add.w	lr, r0, #1
  404284:	46da      	mov	sl, fp
  404286:	f7ff bbe3 	b.w	403a50 <_vfiprintf_r+0x2fc>
  40428a:	aa0d      	add	r2, sp, #52	; 0x34
  40428c:	9900      	ldr	r1, [sp, #0]
  40428e:	9805      	ldr	r0, [sp, #20]
  404290:	f7ff fa24 	bl	4036dc <__sprint_r.part.0>
  404294:	2800      	cmp	r0, #0
  404296:	f47f aefb 	bne.w	404090 <_vfiprintf_r+0x93c>
  40429a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40429c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40429e:	f100 0e01 	add.w	lr, r0, #1
  4042a2:	46da      	mov	sl, fp
  4042a4:	e69b      	b.n	403fde <_vfiprintf_r+0x88a>
  4042a6:	2a00      	cmp	r2, #0
  4042a8:	f040 80d8 	bne.w	40445c <_vfiprintf_r+0xd08>
  4042ac:	f04f 0e01 	mov.w	lr, #1
  4042b0:	4610      	mov	r0, r2
  4042b2:	46da      	mov	sl, fp
  4042b4:	e697      	b.n	403fe6 <_vfiprintf_r+0x892>
  4042b6:	aa0d      	add	r2, sp, #52	; 0x34
  4042b8:	9900      	ldr	r1, [sp, #0]
  4042ba:	9805      	ldr	r0, [sp, #20]
  4042bc:	f7ff fa0e 	bl	4036dc <__sprint_r.part.0>
  4042c0:	2800      	cmp	r0, #0
  4042c2:	f47f aee5 	bne.w	404090 <_vfiprintf_r+0x93c>
  4042c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4042c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4042ca:	f103 0e01 	add.w	lr, r3, #1
  4042ce:	46da      	mov	sl, fp
  4042d0:	e422      	b.n	403b18 <_vfiprintf_r+0x3c4>
  4042d2:	2230      	movs	r2, #48	; 0x30
  4042d4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  4042d8:	9a01      	ldr	r2, [sp, #4]
  4042da:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  4042de:	2a00      	cmp	r2, #0
  4042e0:	f04f 0300 	mov.w	r3, #0
  4042e4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4042e8:	f046 0302 	orr.w	r3, r6, #2
  4042ec:	f2c0 80cb 	blt.w	404486 <_vfiprintf_r+0xd32>
  4042f0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4042f4:	f046 0602 	orr.w	r6, r6, #2
  4042f8:	f04f 0900 	mov.w	r9, #0
  4042fc:	e742      	b.n	404184 <_vfiprintf_r+0xa30>
  4042fe:	f04f 0900 	mov.w	r9, #0
  404302:	4890      	ldr	r0, [pc, #576]	; (404544 <_vfiprintf_r+0xdf0>)
  404304:	e73e      	b.n	404184 <_vfiprintf_r+0xa30>
  404306:	9b01      	ldr	r3, [sp, #4]
  404308:	4264      	negs	r4, r4
  40430a:	f04f 092d 	mov.w	r9, #45	; 0x2d
  40430e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404312:	2b00      	cmp	r3, #0
  404314:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  404318:	f6ff ac7b 	blt.w	403c12 <_vfiprintf_r+0x4be>
  40431c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404320:	e477      	b.n	403c12 <_vfiprintf_r+0x4be>
  404322:	9b07      	ldr	r3, [sp, #28]
  404324:	2b00      	cmp	r3, #0
  404326:	d072      	beq.n	40440e <_vfiprintf_r+0xcba>
  404328:	ab0c      	add	r3, sp, #48	; 0x30
  40432a:	2202      	movs	r2, #2
  40432c:	931a      	str	r3, [sp, #104]	; 0x68
  40432e:	921b      	str	r2, [sp, #108]	; 0x6c
  404330:	f04f 0e01 	mov.w	lr, #1
  404334:	46da      	mov	sl, fp
  404336:	e713      	b.n	404160 <_vfiprintf_r+0xa0c>
  404338:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40433c:	d048      	beq.n	4043d0 <_vfiprintf_r+0xc7c>
  40433e:	9904      	ldr	r1, [sp, #16]
  404340:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  404344:	460b      	mov	r3, r1
  404346:	880c      	ldrh	r4, [r1, #0]
  404348:	9901      	ldr	r1, [sp, #4]
  40434a:	2900      	cmp	r1, #0
  40434c:	f103 0304 	add.w	r3, r3, #4
  404350:	f04f 0500 	mov.w	r5, #0
  404354:	f6ff ae10 	blt.w	403f78 <_vfiprintf_r+0x824>
  404358:	ea54 0105 	orrs.w	r1, r4, r5
  40435c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404360:	9304      	str	r3, [sp, #16]
  404362:	f43f ac9c 	beq.w	403c9e <_vfiprintf_r+0x54a>
  404366:	4691      	mov	r9, r2
  404368:	e4a1      	b.n	403cae <_vfiprintf_r+0x55a>
  40436a:	06f0      	lsls	r0, r6, #27
  40436c:	d40a      	bmi.n	404384 <_vfiprintf_r+0xc30>
  40436e:	0671      	lsls	r1, r6, #25
  404370:	d508      	bpl.n	404384 <_vfiprintf_r+0xc30>
  404372:	9a04      	ldr	r2, [sp, #16]
  404374:	6813      	ldr	r3, [r2, #0]
  404376:	3204      	adds	r2, #4
  404378:	9204      	str	r2, [sp, #16]
  40437a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  40437e:	801a      	strh	r2, [r3, #0]
  404380:	f7ff ba19 	b.w	4037b6 <_vfiprintf_r+0x62>
  404384:	9a04      	ldr	r2, [sp, #16]
  404386:	6813      	ldr	r3, [r2, #0]
  404388:	3204      	adds	r2, #4
  40438a:	9204      	str	r2, [sp, #16]
  40438c:	9a02      	ldr	r2, [sp, #8]
  40438e:	601a      	str	r2, [r3, #0]
  404390:	f7ff ba11 	b.w	4037b6 <_vfiprintf_r+0x62>
  404394:	aa0d      	add	r2, sp, #52	; 0x34
  404396:	9900      	ldr	r1, [sp, #0]
  404398:	9805      	ldr	r0, [sp, #20]
  40439a:	f7ff f99f 	bl	4036dc <__sprint_r.part.0>
  40439e:	2800      	cmp	r0, #0
  4043a0:	f47f ae76 	bne.w	404090 <_vfiprintf_r+0x93c>
  4043a4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4043a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4043a8:	f100 0e01 	add.w	lr, r0, #1
  4043ac:	46da      	mov	sl, fp
  4043ae:	e5fa      	b.n	403fa6 <_vfiprintf_r+0x852>
  4043b0:	f04f 30ff 	mov.w	r0, #4294967295
  4043b4:	f7ff bab6 	b.w	403924 <_vfiprintf_r+0x1d0>
  4043b8:	4862      	ldr	r0, [pc, #392]	; (404544 <_vfiprintf_r+0xdf0>)
  4043ba:	4616      	mov	r6, r2
  4043bc:	ea54 0205 	orrs.w	r2, r4, r5
  4043c0:	9304      	str	r3, [sp, #16]
  4043c2:	f04f 0900 	mov.w	r9, #0
  4043c6:	f47f aedd 	bne.w	404184 <_vfiprintf_r+0xa30>
  4043ca:	e6fc      	b.n	4041c6 <_vfiprintf_r+0xa72>
  4043cc:	9b04      	ldr	r3, [sp, #16]
  4043ce:	e7f5      	b.n	4043bc <_vfiprintf_r+0xc68>
  4043d0:	9a04      	ldr	r2, [sp, #16]
  4043d2:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4043d6:	4613      	mov	r3, r2
  4043d8:	6814      	ldr	r4, [r2, #0]
  4043da:	9a01      	ldr	r2, [sp, #4]
  4043dc:	2a00      	cmp	r2, #0
  4043de:	f103 0304 	add.w	r3, r3, #4
  4043e2:	f04f 0500 	mov.w	r5, #0
  4043e6:	f6ff adc7 	blt.w	403f78 <_vfiprintf_r+0x824>
  4043ea:	ea54 0205 	orrs.w	r2, r4, r5
  4043ee:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4043f2:	9304      	str	r3, [sp, #16]
  4043f4:	f47f ac5b 	bne.w	403cae <_vfiprintf_r+0x55a>
  4043f8:	e451      	b.n	403c9e <_vfiprintf_r+0x54a>
  4043fa:	aa0d      	add	r2, sp, #52	; 0x34
  4043fc:	9900      	ldr	r1, [sp, #0]
  4043fe:	9805      	ldr	r0, [sp, #20]
  404400:	f7ff f96c 	bl	4036dc <__sprint_r.part.0>
  404404:	2800      	cmp	r0, #0
  404406:	f47f ae43 	bne.w	404090 <_vfiprintf_r+0x93c>
  40440a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40440c:	e668      	b.n	4040e0 <_vfiprintf_r+0x98c>
  40440e:	4610      	mov	r0, r2
  404410:	f04f 0e01 	mov.w	lr, #1
  404414:	46da      	mov	sl, fp
  404416:	e5e6      	b.n	403fe6 <_vfiprintf_r+0x892>
  404418:	9904      	ldr	r1, [sp, #16]
  40441a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40441e:	460a      	mov	r2, r1
  404420:	880c      	ldrh	r4, [r1, #0]
  404422:	9901      	ldr	r1, [sp, #4]
  404424:	2900      	cmp	r1, #0
  404426:	f102 0204 	add.w	r2, r2, #4
  40442a:	f04f 0500 	mov.w	r5, #0
  40442e:	db4e      	blt.n	4044ce <_vfiprintf_r+0xd7a>
  404430:	ea54 0105 	orrs.w	r1, r4, r5
  404434:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404438:	9204      	str	r2, [sp, #16]
  40443a:	4699      	mov	r9, r3
  40443c:	f47f abe9 	bne.w	403c12 <_vfiprintf_r+0x4be>
  404440:	e4d4      	b.n	403dec <_vfiprintf_r+0x698>
  404442:	9304      	str	r3, [sp, #16]
  404444:	e6f9      	b.n	40423a <_vfiprintf_r+0xae6>
  404446:	4638      	mov	r0, r7
  404448:	9404      	str	r4, [sp, #16]
  40444a:	f7ff f8d9 	bl	403600 <strlen>
  40444e:	2300      	movs	r3, #0
  404450:	9003      	str	r0, [sp, #12]
  404452:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  404456:	9301      	str	r3, [sp, #4]
  404458:	f7ff ba9c 	b.w	403994 <_vfiprintf_r+0x240>
  40445c:	aa0d      	add	r2, sp, #52	; 0x34
  40445e:	9900      	ldr	r1, [sp, #0]
  404460:	9805      	ldr	r0, [sp, #20]
  404462:	f7ff f93b 	bl	4036dc <__sprint_r.part.0>
  404466:	2800      	cmp	r0, #0
  404468:	f47f ae12 	bne.w	404090 <_vfiprintf_r+0x93c>
  40446c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40446e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404470:	f100 0e01 	add.w	lr, r0, #1
  404474:	46da      	mov	sl, fp
  404476:	e5b6      	b.n	403fe6 <_vfiprintf_r+0x892>
  404478:	980e      	ldr	r0, [sp, #56]	; 0x38
  40447a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40447c:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 40454c <_vfiprintf_r+0xdf8>
  404480:	3001      	adds	r0, #1
  404482:	f7ff bad2 	b.w	403a2a <_vfiprintf_r+0x2d6>
  404486:	461e      	mov	r6, r3
  404488:	f04f 0900 	mov.w	r9, #0
  40448c:	e67a      	b.n	404184 <_vfiprintf_r+0xa30>
  40448e:	2b06      	cmp	r3, #6
  404490:	bf28      	it	cs
  404492:	2306      	movcs	r3, #6
  404494:	9303      	str	r3, [sp, #12]
  404496:	9404      	str	r4, [sp, #16]
  404498:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  40449c:	4f2a      	ldr	r7, [pc, #168]	; (404548 <_vfiprintf_r+0xdf4>)
  40449e:	e50c      	b.n	403eba <_vfiprintf_r+0x766>
  4044a0:	9204      	str	r2, [sp, #16]
  4044a2:	e56a      	b.n	403f7a <_vfiprintf_r+0x826>
  4044a4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4044a6:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40454c <_vfiprintf_r+0xdf8>
  4044aa:	3001      	adds	r0, #1
  4044ac:	f7ff bb73 	b.w	403b96 <_vfiprintf_r+0x442>
  4044b0:	46f4      	mov	ip, lr
  4044b2:	f7ff bb1a 	b.w	403aea <_vfiprintf_r+0x396>
  4044b6:	9b01      	ldr	r3, [sp, #4]
  4044b8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4044bc:	9303      	str	r3, [sp, #12]
  4044be:	9404      	str	r4, [sp, #16]
  4044c0:	9001      	str	r0, [sp, #4]
  4044c2:	f7ff ba67 	b.w	403994 <_vfiprintf_r+0x240>
  4044c6:	2200      	movs	r2, #0
  4044c8:	9201      	str	r2, [sp, #4]
  4044ca:	f7ff b9ac 	b.w	403826 <_vfiprintf_r+0xd2>
  4044ce:	9204      	str	r2, [sp, #16]
  4044d0:	4699      	mov	r9, r3
  4044d2:	e6b2      	b.n	40423a <_vfiprintf_r+0xae6>
  4044d4:	9a04      	ldr	r2, [sp, #16]
  4044d6:	6813      	ldr	r3, [r2, #0]
  4044d8:	9301      	str	r3, [sp, #4]
  4044da:	3204      	adds	r2, #4
  4044dc:	2b00      	cmp	r3, #0
  4044de:	9204      	str	r2, [sp, #16]
  4044e0:	f898 3001 	ldrb.w	r3, [r8, #1]
  4044e4:	46a8      	mov	r8, r5
  4044e6:	f6bf a99c 	bge.w	403822 <_vfiprintf_r+0xce>
  4044ea:	f04f 32ff 	mov.w	r2, #4294967295
  4044ee:	9201      	str	r2, [sp, #4]
  4044f0:	f7ff b997 	b.w	403822 <_vfiprintf_r+0xce>
  4044f4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4044f8:	e48e      	b.n	403e18 <_vfiprintf_r+0x6c4>
  4044fa:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4044fe:	e4f0      	b.n	403ee2 <_vfiprintf_r+0x78e>
  404500:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404504:	e4ab      	b.n	403e5e <_vfiprintf_r+0x70a>
  404506:	4699      	mov	r9, r3
  404508:	07f3      	lsls	r3, r6, #31
  40450a:	d505      	bpl.n	404518 <_vfiprintf_r+0xdc4>
  40450c:	af2a      	add	r7, sp, #168	; 0xa8
  40450e:	2330      	movs	r3, #48	; 0x30
  404510:	f807 3d41 	strb.w	r3, [r7, #-65]!
  404514:	f7ff bb97 	b.w	403c46 <_vfiprintf_r+0x4f2>
  404518:	9b01      	ldr	r3, [sp, #4]
  40451a:	9303      	str	r3, [sp, #12]
  40451c:	465f      	mov	r7, fp
  40451e:	f7ff ba39 	b.w	403994 <_vfiprintf_r+0x240>
  404522:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404526:	e443      	b.n	403db0 <_vfiprintf_r+0x65c>
  404528:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40452c:	f7ff bb9a 	b.w	403c64 <_vfiprintf_r+0x510>
  404530:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404534:	f7ff bb4d 	b.w	403bd2 <_vfiprintf_r+0x47e>
  404538:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40453c:	e50f      	b.n	403f5e <_vfiprintf_r+0x80a>
  40453e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404542:	e4f3      	b.n	403f2c <_vfiprintf_r+0x7d8>
  404544:	00405e0c 	.word	0x00405e0c
  404548:	00405e20 	.word	0x00405e20
  40454c:	00405e28 	.word	0x00405e28

00404550 <__sbprintf>:
  404550:	b5f0      	push	{r4, r5, r6, r7, lr}
  404552:	460c      	mov	r4, r1
  404554:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  404558:	8989      	ldrh	r1, [r1, #12]
  40455a:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40455c:	89e5      	ldrh	r5, [r4, #14]
  40455e:	9619      	str	r6, [sp, #100]	; 0x64
  404560:	f021 0102 	bic.w	r1, r1, #2
  404564:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404566:	f8ad 500e 	strh.w	r5, [sp, #14]
  40456a:	2500      	movs	r5, #0
  40456c:	69e7      	ldr	r7, [r4, #28]
  40456e:	f8ad 100c 	strh.w	r1, [sp, #12]
  404572:	9609      	str	r6, [sp, #36]	; 0x24
  404574:	9506      	str	r5, [sp, #24]
  404576:	ae1a      	add	r6, sp, #104	; 0x68
  404578:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40457c:	4669      	mov	r1, sp
  40457e:	9600      	str	r6, [sp, #0]
  404580:	9604      	str	r6, [sp, #16]
  404582:	9502      	str	r5, [sp, #8]
  404584:	9505      	str	r5, [sp, #20]
  404586:	9707      	str	r7, [sp, #28]
  404588:	4606      	mov	r6, r0
  40458a:	f7ff f8e3 	bl	403754 <_vfiprintf_r>
  40458e:	1e05      	subs	r5, r0, #0
  404590:	db07      	blt.n	4045a2 <__sbprintf+0x52>
  404592:	4630      	mov	r0, r6
  404594:	4669      	mov	r1, sp
  404596:	f000 f929 	bl	4047ec <_fflush_r>
  40459a:	2800      	cmp	r0, #0
  40459c:	bf18      	it	ne
  40459e:	f04f 35ff 	movne.w	r5, #4294967295
  4045a2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4045a6:	065b      	lsls	r3, r3, #25
  4045a8:	d503      	bpl.n	4045b2 <__sbprintf+0x62>
  4045aa:	89a3      	ldrh	r3, [r4, #12]
  4045ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4045b0:	81a3      	strh	r3, [r4, #12]
  4045b2:	4628      	mov	r0, r5
  4045b4:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4045b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4045ba:	bf00      	nop

004045bc <__swsetup_r>:
  4045bc:	b538      	push	{r3, r4, r5, lr}
  4045be:	4b30      	ldr	r3, [pc, #192]	; (404680 <__swsetup_r+0xc4>)
  4045c0:	681b      	ldr	r3, [r3, #0]
  4045c2:	4605      	mov	r5, r0
  4045c4:	460c      	mov	r4, r1
  4045c6:	b113      	cbz	r3, 4045ce <__swsetup_r+0x12>
  4045c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4045ca:	2a00      	cmp	r2, #0
  4045cc:	d038      	beq.n	404640 <__swsetup_r+0x84>
  4045ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4045d2:	b293      	uxth	r3, r2
  4045d4:	0718      	lsls	r0, r3, #28
  4045d6:	d50c      	bpl.n	4045f2 <__swsetup_r+0x36>
  4045d8:	6920      	ldr	r0, [r4, #16]
  4045da:	b1a8      	cbz	r0, 404608 <__swsetup_r+0x4c>
  4045dc:	f013 0201 	ands.w	r2, r3, #1
  4045e0:	d01e      	beq.n	404620 <__swsetup_r+0x64>
  4045e2:	6963      	ldr	r3, [r4, #20]
  4045e4:	2200      	movs	r2, #0
  4045e6:	425b      	negs	r3, r3
  4045e8:	61a3      	str	r3, [r4, #24]
  4045ea:	60a2      	str	r2, [r4, #8]
  4045ec:	b1f0      	cbz	r0, 40462c <__swsetup_r+0x70>
  4045ee:	2000      	movs	r0, #0
  4045f0:	bd38      	pop	{r3, r4, r5, pc}
  4045f2:	06d9      	lsls	r1, r3, #27
  4045f4:	d53c      	bpl.n	404670 <__swsetup_r+0xb4>
  4045f6:	0758      	lsls	r0, r3, #29
  4045f8:	d426      	bmi.n	404648 <__swsetup_r+0x8c>
  4045fa:	6920      	ldr	r0, [r4, #16]
  4045fc:	f042 0308 	orr.w	r3, r2, #8
  404600:	81a3      	strh	r3, [r4, #12]
  404602:	b29b      	uxth	r3, r3
  404604:	2800      	cmp	r0, #0
  404606:	d1e9      	bne.n	4045dc <__swsetup_r+0x20>
  404608:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40460c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404610:	d0e4      	beq.n	4045dc <__swsetup_r+0x20>
  404612:	4628      	mov	r0, r5
  404614:	4621      	mov	r1, r4
  404616:	f000 fd15 	bl	405044 <__smakebuf_r>
  40461a:	89a3      	ldrh	r3, [r4, #12]
  40461c:	6920      	ldr	r0, [r4, #16]
  40461e:	e7dd      	b.n	4045dc <__swsetup_r+0x20>
  404620:	0799      	lsls	r1, r3, #30
  404622:	bf58      	it	pl
  404624:	6962      	ldrpl	r2, [r4, #20]
  404626:	60a2      	str	r2, [r4, #8]
  404628:	2800      	cmp	r0, #0
  40462a:	d1e0      	bne.n	4045ee <__swsetup_r+0x32>
  40462c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404630:	061a      	lsls	r2, r3, #24
  404632:	d5dd      	bpl.n	4045f0 <__swsetup_r+0x34>
  404634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404638:	81a3      	strh	r3, [r4, #12]
  40463a:	f04f 30ff 	mov.w	r0, #4294967295
  40463e:	bd38      	pop	{r3, r4, r5, pc}
  404640:	4618      	mov	r0, r3
  404642:	f000 f967 	bl	404914 <__sinit>
  404646:	e7c2      	b.n	4045ce <__swsetup_r+0x12>
  404648:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40464a:	b151      	cbz	r1, 404662 <__swsetup_r+0xa6>
  40464c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404650:	4299      	cmp	r1, r3
  404652:	d004      	beq.n	40465e <__swsetup_r+0xa2>
  404654:	4628      	mov	r0, r5
  404656:	f000 fa27 	bl	404aa8 <_free_r>
  40465a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40465e:	2300      	movs	r3, #0
  404660:	6323      	str	r3, [r4, #48]	; 0x30
  404662:	2300      	movs	r3, #0
  404664:	6920      	ldr	r0, [r4, #16]
  404666:	6063      	str	r3, [r4, #4]
  404668:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40466c:	6020      	str	r0, [r4, #0]
  40466e:	e7c5      	b.n	4045fc <__swsetup_r+0x40>
  404670:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404674:	2309      	movs	r3, #9
  404676:	602b      	str	r3, [r5, #0]
  404678:	f04f 30ff 	mov.w	r0, #4294967295
  40467c:	81a2      	strh	r2, [r4, #12]
  40467e:	bd38      	pop	{r3, r4, r5, pc}
  404680:	20400438 	.word	0x20400438

00404684 <register_fini>:
  404684:	4b02      	ldr	r3, [pc, #8]	; (404690 <register_fini+0xc>)
  404686:	b113      	cbz	r3, 40468e <register_fini+0xa>
  404688:	4802      	ldr	r0, [pc, #8]	; (404694 <register_fini+0x10>)
  40468a:	f000 b805 	b.w	404698 <atexit>
  40468e:	4770      	bx	lr
  404690:	00000000 	.word	0x00000000
  404694:	00404929 	.word	0x00404929

00404698 <atexit>:
  404698:	2300      	movs	r3, #0
  40469a:	4601      	mov	r1, r0
  40469c:	461a      	mov	r2, r3
  40469e:	4618      	mov	r0, r3
  4046a0:	f001 b8a2 	b.w	4057e8 <__register_exitproc>

004046a4 <__sflush_r>:
  4046a4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4046a8:	b29a      	uxth	r2, r3
  4046aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4046ae:	460d      	mov	r5, r1
  4046b0:	0711      	lsls	r1, r2, #28
  4046b2:	4680      	mov	r8, r0
  4046b4:	d43c      	bmi.n	404730 <__sflush_r+0x8c>
  4046b6:	686a      	ldr	r2, [r5, #4]
  4046b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4046bc:	2a00      	cmp	r2, #0
  4046be:	81ab      	strh	r3, [r5, #12]
  4046c0:	dd73      	ble.n	4047aa <__sflush_r+0x106>
  4046c2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4046c4:	2c00      	cmp	r4, #0
  4046c6:	d04b      	beq.n	404760 <__sflush_r+0xbc>
  4046c8:	b29b      	uxth	r3, r3
  4046ca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4046ce:	2100      	movs	r1, #0
  4046d0:	b292      	uxth	r2, r2
  4046d2:	f8d8 6000 	ldr.w	r6, [r8]
  4046d6:	f8c8 1000 	str.w	r1, [r8]
  4046da:	2a00      	cmp	r2, #0
  4046dc:	d069      	beq.n	4047b2 <__sflush_r+0x10e>
  4046de:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4046e0:	075f      	lsls	r7, r3, #29
  4046e2:	d505      	bpl.n	4046f0 <__sflush_r+0x4c>
  4046e4:	6869      	ldr	r1, [r5, #4]
  4046e6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4046e8:	1a52      	subs	r2, r2, r1
  4046ea:	b10b      	cbz	r3, 4046f0 <__sflush_r+0x4c>
  4046ec:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4046ee:	1ad2      	subs	r2, r2, r3
  4046f0:	2300      	movs	r3, #0
  4046f2:	69e9      	ldr	r1, [r5, #28]
  4046f4:	4640      	mov	r0, r8
  4046f6:	47a0      	blx	r4
  4046f8:	1c44      	adds	r4, r0, #1
  4046fa:	d03c      	beq.n	404776 <__sflush_r+0xd2>
  4046fc:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404700:	692a      	ldr	r2, [r5, #16]
  404702:	602a      	str	r2, [r5, #0]
  404704:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404708:	2200      	movs	r2, #0
  40470a:	81ab      	strh	r3, [r5, #12]
  40470c:	04db      	lsls	r3, r3, #19
  40470e:	606a      	str	r2, [r5, #4]
  404710:	d449      	bmi.n	4047a6 <__sflush_r+0x102>
  404712:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404714:	f8c8 6000 	str.w	r6, [r8]
  404718:	b311      	cbz	r1, 404760 <__sflush_r+0xbc>
  40471a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40471e:	4299      	cmp	r1, r3
  404720:	d002      	beq.n	404728 <__sflush_r+0x84>
  404722:	4640      	mov	r0, r8
  404724:	f000 f9c0 	bl	404aa8 <_free_r>
  404728:	2000      	movs	r0, #0
  40472a:	6328      	str	r0, [r5, #48]	; 0x30
  40472c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404730:	692e      	ldr	r6, [r5, #16]
  404732:	b1ae      	cbz	r6, 404760 <__sflush_r+0xbc>
  404734:	682c      	ldr	r4, [r5, #0]
  404736:	602e      	str	r6, [r5, #0]
  404738:	0790      	lsls	r0, r2, #30
  40473a:	bf0c      	ite	eq
  40473c:	696b      	ldreq	r3, [r5, #20]
  40473e:	2300      	movne	r3, #0
  404740:	1ba4      	subs	r4, r4, r6
  404742:	60ab      	str	r3, [r5, #8]
  404744:	e00a      	b.n	40475c <__sflush_r+0xb8>
  404746:	4623      	mov	r3, r4
  404748:	4632      	mov	r2, r6
  40474a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40474c:	69e9      	ldr	r1, [r5, #28]
  40474e:	4640      	mov	r0, r8
  404750:	47b8      	blx	r7
  404752:	2800      	cmp	r0, #0
  404754:	eba4 0400 	sub.w	r4, r4, r0
  404758:	4406      	add	r6, r0
  40475a:	dd04      	ble.n	404766 <__sflush_r+0xc2>
  40475c:	2c00      	cmp	r4, #0
  40475e:	dcf2      	bgt.n	404746 <__sflush_r+0xa2>
  404760:	2000      	movs	r0, #0
  404762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404766:	89ab      	ldrh	r3, [r5, #12]
  404768:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40476c:	81ab      	strh	r3, [r5, #12]
  40476e:	f04f 30ff 	mov.w	r0, #4294967295
  404772:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404776:	f8d8 2000 	ldr.w	r2, [r8]
  40477a:	2a1d      	cmp	r2, #29
  40477c:	d8f3      	bhi.n	404766 <__sflush_r+0xc2>
  40477e:	4b1a      	ldr	r3, [pc, #104]	; (4047e8 <__sflush_r+0x144>)
  404780:	40d3      	lsrs	r3, r2
  404782:	f003 0301 	and.w	r3, r3, #1
  404786:	f083 0401 	eor.w	r4, r3, #1
  40478a:	2b00      	cmp	r3, #0
  40478c:	d0eb      	beq.n	404766 <__sflush_r+0xc2>
  40478e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404792:	6929      	ldr	r1, [r5, #16]
  404794:	6029      	str	r1, [r5, #0]
  404796:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40479a:	04d9      	lsls	r1, r3, #19
  40479c:	606c      	str	r4, [r5, #4]
  40479e:	81ab      	strh	r3, [r5, #12]
  4047a0:	d5b7      	bpl.n	404712 <__sflush_r+0x6e>
  4047a2:	2a00      	cmp	r2, #0
  4047a4:	d1b5      	bne.n	404712 <__sflush_r+0x6e>
  4047a6:	6528      	str	r0, [r5, #80]	; 0x50
  4047a8:	e7b3      	b.n	404712 <__sflush_r+0x6e>
  4047aa:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4047ac:	2a00      	cmp	r2, #0
  4047ae:	dc88      	bgt.n	4046c2 <__sflush_r+0x1e>
  4047b0:	e7d6      	b.n	404760 <__sflush_r+0xbc>
  4047b2:	2301      	movs	r3, #1
  4047b4:	69e9      	ldr	r1, [r5, #28]
  4047b6:	4640      	mov	r0, r8
  4047b8:	47a0      	blx	r4
  4047ba:	1c43      	adds	r3, r0, #1
  4047bc:	4602      	mov	r2, r0
  4047be:	d002      	beq.n	4047c6 <__sflush_r+0x122>
  4047c0:	89ab      	ldrh	r3, [r5, #12]
  4047c2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4047c4:	e78c      	b.n	4046e0 <__sflush_r+0x3c>
  4047c6:	f8d8 3000 	ldr.w	r3, [r8]
  4047ca:	2b00      	cmp	r3, #0
  4047cc:	d0f8      	beq.n	4047c0 <__sflush_r+0x11c>
  4047ce:	2b1d      	cmp	r3, #29
  4047d0:	d001      	beq.n	4047d6 <__sflush_r+0x132>
  4047d2:	2b16      	cmp	r3, #22
  4047d4:	d102      	bne.n	4047dc <__sflush_r+0x138>
  4047d6:	f8c8 6000 	str.w	r6, [r8]
  4047da:	e7c1      	b.n	404760 <__sflush_r+0xbc>
  4047dc:	89ab      	ldrh	r3, [r5, #12]
  4047de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4047e2:	81ab      	strh	r3, [r5, #12]
  4047e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4047e8:	20400001 	.word	0x20400001

004047ec <_fflush_r>:
  4047ec:	b510      	push	{r4, lr}
  4047ee:	4604      	mov	r4, r0
  4047f0:	b082      	sub	sp, #8
  4047f2:	b108      	cbz	r0, 4047f8 <_fflush_r+0xc>
  4047f4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4047f6:	b153      	cbz	r3, 40480e <_fflush_r+0x22>
  4047f8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4047fc:	b908      	cbnz	r0, 404802 <_fflush_r+0x16>
  4047fe:	b002      	add	sp, #8
  404800:	bd10      	pop	{r4, pc}
  404802:	4620      	mov	r0, r4
  404804:	b002      	add	sp, #8
  404806:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40480a:	f7ff bf4b 	b.w	4046a4 <__sflush_r>
  40480e:	9101      	str	r1, [sp, #4]
  404810:	f000 f880 	bl	404914 <__sinit>
  404814:	9901      	ldr	r1, [sp, #4]
  404816:	e7ef      	b.n	4047f8 <_fflush_r+0xc>

00404818 <_cleanup_r>:
  404818:	4901      	ldr	r1, [pc, #4]	; (404820 <_cleanup_r+0x8>)
  40481a:	f000 bbaf 	b.w	404f7c <_fwalk_reent>
  40481e:	bf00      	nop
  404820:	004058b1 	.word	0x004058b1

00404824 <__sinit.part.1>:
  404824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404828:	4b35      	ldr	r3, [pc, #212]	; (404900 <__sinit.part.1+0xdc>)
  40482a:	6845      	ldr	r5, [r0, #4]
  40482c:	63c3      	str	r3, [r0, #60]	; 0x3c
  40482e:	2400      	movs	r4, #0
  404830:	4607      	mov	r7, r0
  404832:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  404836:	2304      	movs	r3, #4
  404838:	2103      	movs	r1, #3
  40483a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40483e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  404842:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  404846:	b083      	sub	sp, #12
  404848:	602c      	str	r4, [r5, #0]
  40484a:	606c      	str	r4, [r5, #4]
  40484c:	60ac      	str	r4, [r5, #8]
  40484e:	666c      	str	r4, [r5, #100]	; 0x64
  404850:	81ec      	strh	r4, [r5, #14]
  404852:	612c      	str	r4, [r5, #16]
  404854:	616c      	str	r4, [r5, #20]
  404856:	61ac      	str	r4, [r5, #24]
  404858:	81ab      	strh	r3, [r5, #12]
  40485a:	4621      	mov	r1, r4
  40485c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404860:	2208      	movs	r2, #8
  404862:	f7fe fda3 	bl	4033ac <memset>
  404866:	68be      	ldr	r6, [r7, #8]
  404868:	f8df b098 	ldr.w	fp, [pc, #152]	; 404904 <__sinit.part.1+0xe0>
  40486c:	f8df a098 	ldr.w	sl, [pc, #152]	; 404908 <__sinit.part.1+0xe4>
  404870:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40490c <__sinit.part.1+0xe8>
  404874:	f8df 8098 	ldr.w	r8, [pc, #152]	; 404910 <__sinit.part.1+0xec>
  404878:	f8c5 b020 	str.w	fp, [r5, #32]
  40487c:	2301      	movs	r3, #1
  40487e:	2209      	movs	r2, #9
  404880:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  404884:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  404888:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40488c:	61ed      	str	r5, [r5, #28]
  40488e:	4621      	mov	r1, r4
  404890:	81f3      	strh	r3, [r6, #14]
  404892:	81b2      	strh	r2, [r6, #12]
  404894:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  404898:	6034      	str	r4, [r6, #0]
  40489a:	6074      	str	r4, [r6, #4]
  40489c:	60b4      	str	r4, [r6, #8]
  40489e:	6674      	str	r4, [r6, #100]	; 0x64
  4048a0:	6134      	str	r4, [r6, #16]
  4048a2:	6174      	str	r4, [r6, #20]
  4048a4:	61b4      	str	r4, [r6, #24]
  4048a6:	2208      	movs	r2, #8
  4048a8:	9301      	str	r3, [sp, #4]
  4048aa:	f7fe fd7f 	bl	4033ac <memset>
  4048ae:	68fd      	ldr	r5, [r7, #12]
  4048b0:	61f6      	str	r6, [r6, #28]
  4048b2:	2012      	movs	r0, #18
  4048b4:	2202      	movs	r2, #2
  4048b6:	f8c6 b020 	str.w	fp, [r6, #32]
  4048ba:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4048be:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4048c2:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4048c6:	4621      	mov	r1, r4
  4048c8:	81a8      	strh	r0, [r5, #12]
  4048ca:	81ea      	strh	r2, [r5, #14]
  4048cc:	602c      	str	r4, [r5, #0]
  4048ce:	606c      	str	r4, [r5, #4]
  4048d0:	60ac      	str	r4, [r5, #8]
  4048d2:	666c      	str	r4, [r5, #100]	; 0x64
  4048d4:	612c      	str	r4, [r5, #16]
  4048d6:	616c      	str	r4, [r5, #20]
  4048d8:	61ac      	str	r4, [r5, #24]
  4048da:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4048de:	2208      	movs	r2, #8
  4048e0:	f7fe fd64 	bl	4033ac <memset>
  4048e4:	9b01      	ldr	r3, [sp, #4]
  4048e6:	61ed      	str	r5, [r5, #28]
  4048e8:	f8c5 b020 	str.w	fp, [r5, #32]
  4048ec:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4048f0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4048f4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4048f8:	63bb      	str	r3, [r7, #56]	; 0x38
  4048fa:	b003      	add	sp, #12
  4048fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404900:	00404819 	.word	0x00404819
  404904:	00405619 	.word	0x00405619
  404908:	0040563d 	.word	0x0040563d
  40490c:	00405679 	.word	0x00405679
  404910:	00405699 	.word	0x00405699

00404914 <__sinit>:
  404914:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404916:	b103      	cbz	r3, 40491a <__sinit+0x6>
  404918:	4770      	bx	lr
  40491a:	f7ff bf83 	b.w	404824 <__sinit.part.1>
  40491e:	bf00      	nop

00404920 <__sfp_lock_acquire>:
  404920:	4770      	bx	lr
  404922:	bf00      	nop

00404924 <__sfp_lock_release>:
  404924:	4770      	bx	lr
  404926:	bf00      	nop

00404928 <__libc_fini_array>:
  404928:	b538      	push	{r3, r4, r5, lr}
  40492a:	4d07      	ldr	r5, [pc, #28]	; (404948 <__libc_fini_array+0x20>)
  40492c:	4c07      	ldr	r4, [pc, #28]	; (40494c <__libc_fini_array+0x24>)
  40492e:	1b2c      	subs	r4, r5, r4
  404930:	10a4      	asrs	r4, r4, #2
  404932:	d005      	beq.n	404940 <__libc_fini_array+0x18>
  404934:	3c01      	subs	r4, #1
  404936:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40493a:	4798      	blx	r3
  40493c:	2c00      	cmp	r4, #0
  40493e:	d1f9      	bne.n	404934 <__libc_fini_array+0xc>
  404940:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404944:	f001 ba82 	b.w	405e4c <_fini>
  404948:	00405e5c 	.word	0x00405e5c
  40494c:	00405e58 	.word	0x00405e58

00404950 <__fputwc>:
  404950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404954:	b082      	sub	sp, #8
  404956:	4680      	mov	r8, r0
  404958:	4689      	mov	r9, r1
  40495a:	4614      	mov	r4, r2
  40495c:	f000 fb3c 	bl	404fd8 <__locale_mb_cur_max>
  404960:	2801      	cmp	r0, #1
  404962:	d033      	beq.n	4049cc <__fputwc+0x7c>
  404964:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404968:	464a      	mov	r2, r9
  40496a:	a901      	add	r1, sp, #4
  40496c:	4640      	mov	r0, r8
  40496e:	f000 feed 	bl	40574c <_wcrtomb_r>
  404972:	f1b0 3fff 	cmp.w	r0, #4294967295
  404976:	4682      	mov	sl, r0
  404978:	d021      	beq.n	4049be <__fputwc+0x6e>
  40497a:	b388      	cbz	r0, 4049e0 <__fputwc+0x90>
  40497c:	f89d 6004 	ldrb.w	r6, [sp, #4]
  404980:	2500      	movs	r5, #0
  404982:	e008      	b.n	404996 <__fputwc+0x46>
  404984:	6823      	ldr	r3, [r4, #0]
  404986:	1c5a      	adds	r2, r3, #1
  404988:	6022      	str	r2, [r4, #0]
  40498a:	701e      	strb	r6, [r3, #0]
  40498c:	3501      	adds	r5, #1
  40498e:	4555      	cmp	r5, sl
  404990:	d226      	bcs.n	4049e0 <__fputwc+0x90>
  404992:	ab01      	add	r3, sp, #4
  404994:	5d5e      	ldrb	r6, [r3, r5]
  404996:	68a3      	ldr	r3, [r4, #8]
  404998:	3b01      	subs	r3, #1
  40499a:	2b00      	cmp	r3, #0
  40499c:	60a3      	str	r3, [r4, #8]
  40499e:	daf1      	bge.n	404984 <__fputwc+0x34>
  4049a0:	69a7      	ldr	r7, [r4, #24]
  4049a2:	42bb      	cmp	r3, r7
  4049a4:	4631      	mov	r1, r6
  4049a6:	4622      	mov	r2, r4
  4049a8:	4640      	mov	r0, r8
  4049aa:	db01      	blt.n	4049b0 <__fputwc+0x60>
  4049ac:	2e0a      	cmp	r6, #10
  4049ae:	d1e9      	bne.n	404984 <__fputwc+0x34>
  4049b0:	f000 fe76 	bl	4056a0 <__swbuf_r>
  4049b4:	1c43      	adds	r3, r0, #1
  4049b6:	d1e9      	bne.n	40498c <__fputwc+0x3c>
  4049b8:	b002      	add	sp, #8
  4049ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4049be:	89a3      	ldrh	r3, [r4, #12]
  4049c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4049c4:	81a3      	strh	r3, [r4, #12]
  4049c6:	b002      	add	sp, #8
  4049c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4049cc:	f109 33ff 	add.w	r3, r9, #4294967295
  4049d0:	2bfe      	cmp	r3, #254	; 0xfe
  4049d2:	d8c7      	bhi.n	404964 <__fputwc+0x14>
  4049d4:	fa5f f689 	uxtb.w	r6, r9
  4049d8:	4682      	mov	sl, r0
  4049da:	f88d 6004 	strb.w	r6, [sp, #4]
  4049de:	e7cf      	b.n	404980 <__fputwc+0x30>
  4049e0:	4648      	mov	r0, r9
  4049e2:	b002      	add	sp, #8
  4049e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004049e8 <_fputwc_r>:
  4049e8:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4049ec:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4049f0:	d10a      	bne.n	404a08 <_fputwc_r+0x20>
  4049f2:	b410      	push	{r4}
  4049f4:	6e54      	ldr	r4, [r2, #100]	; 0x64
  4049f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4049fa:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4049fe:	6654      	str	r4, [r2, #100]	; 0x64
  404a00:	8193      	strh	r3, [r2, #12]
  404a02:	bc10      	pop	{r4}
  404a04:	f7ff bfa4 	b.w	404950 <__fputwc>
  404a08:	f7ff bfa2 	b.w	404950 <__fputwc>

00404a0c <_malloc_trim_r>:
  404a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404a0e:	4f23      	ldr	r7, [pc, #140]	; (404a9c <_malloc_trim_r+0x90>)
  404a10:	460c      	mov	r4, r1
  404a12:	4606      	mov	r6, r0
  404a14:	f7fe fd18 	bl	403448 <__malloc_lock>
  404a18:	68bb      	ldr	r3, [r7, #8]
  404a1a:	685d      	ldr	r5, [r3, #4]
  404a1c:	f025 0503 	bic.w	r5, r5, #3
  404a20:	1b29      	subs	r1, r5, r4
  404a22:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  404a26:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404a2a:	f021 010f 	bic.w	r1, r1, #15
  404a2e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404a32:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404a36:	db07      	blt.n	404a48 <_malloc_trim_r+0x3c>
  404a38:	2100      	movs	r1, #0
  404a3a:	4630      	mov	r0, r6
  404a3c:	f7fe fd08 	bl	403450 <_sbrk_r>
  404a40:	68bb      	ldr	r3, [r7, #8]
  404a42:	442b      	add	r3, r5
  404a44:	4298      	cmp	r0, r3
  404a46:	d004      	beq.n	404a52 <_malloc_trim_r+0x46>
  404a48:	4630      	mov	r0, r6
  404a4a:	f7fe fcff 	bl	40344c <__malloc_unlock>
  404a4e:	2000      	movs	r0, #0
  404a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404a52:	4261      	negs	r1, r4
  404a54:	4630      	mov	r0, r6
  404a56:	f7fe fcfb 	bl	403450 <_sbrk_r>
  404a5a:	3001      	adds	r0, #1
  404a5c:	d00d      	beq.n	404a7a <_malloc_trim_r+0x6e>
  404a5e:	4b10      	ldr	r3, [pc, #64]	; (404aa0 <_malloc_trim_r+0x94>)
  404a60:	68ba      	ldr	r2, [r7, #8]
  404a62:	6819      	ldr	r1, [r3, #0]
  404a64:	1b2d      	subs	r5, r5, r4
  404a66:	f045 0501 	orr.w	r5, r5, #1
  404a6a:	4630      	mov	r0, r6
  404a6c:	1b09      	subs	r1, r1, r4
  404a6e:	6055      	str	r5, [r2, #4]
  404a70:	6019      	str	r1, [r3, #0]
  404a72:	f7fe fceb 	bl	40344c <__malloc_unlock>
  404a76:	2001      	movs	r0, #1
  404a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404a7a:	2100      	movs	r1, #0
  404a7c:	4630      	mov	r0, r6
  404a7e:	f7fe fce7 	bl	403450 <_sbrk_r>
  404a82:	68ba      	ldr	r2, [r7, #8]
  404a84:	1a83      	subs	r3, r0, r2
  404a86:	2b0f      	cmp	r3, #15
  404a88:	ddde      	ble.n	404a48 <_malloc_trim_r+0x3c>
  404a8a:	4c06      	ldr	r4, [pc, #24]	; (404aa4 <_malloc_trim_r+0x98>)
  404a8c:	4904      	ldr	r1, [pc, #16]	; (404aa0 <_malloc_trim_r+0x94>)
  404a8e:	6824      	ldr	r4, [r4, #0]
  404a90:	f043 0301 	orr.w	r3, r3, #1
  404a94:	1b00      	subs	r0, r0, r4
  404a96:	6053      	str	r3, [r2, #4]
  404a98:	6008      	str	r0, [r1, #0]
  404a9a:	e7d5      	b.n	404a48 <_malloc_trim_r+0x3c>
  404a9c:	2040043c 	.word	0x2040043c
  404aa0:	20400a54 	.word	0x20400a54
  404aa4:	20400848 	.word	0x20400848

00404aa8 <_free_r>:
  404aa8:	2900      	cmp	r1, #0
  404aaa:	d045      	beq.n	404b38 <_free_r+0x90>
  404aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ab0:	460d      	mov	r5, r1
  404ab2:	4680      	mov	r8, r0
  404ab4:	f7fe fcc8 	bl	403448 <__malloc_lock>
  404ab8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404abc:	496a      	ldr	r1, [pc, #424]	; (404c68 <_free_r+0x1c0>)
  404abe:	f027 0301 	bic.w	r3, r7, #1
  404ac2:	f1a5 0408 	sub.w	r4, r5, #8
  404ac6:	18e2      	adds	r2, r4, r3
  404ac8:	688e      	ldr	r6, [r1, #8]
  404aca:	6850      	ldr	r0, [r2, #4]
  404acc:	42b2      	cmp	r2, r6
  404ace:	f020 0003 	bic.w	r0, r0, #3
  404ad2:	d062      	beq.n	404b9a <_free_r+0xf2>
  404ad4:	07fe      	lsls	r6, r7, #31
  404ad6:	6050      	str	r0, [r2, #4]
  404ad8:	d40b      	bmi.n	404af2 <_free_r+0x4a>
  404ada:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404ade:	1be4      	subs	r4, r4, r7
  404ae0:	f101 0e08 	add.w	lr, r1, #8
  404ae4:	68a5      	ldr	r5, [r4, #8]
  404ae6:	4575      	cmp	r5, lr
  404ae8:	443b      	add	r3, r7
  404aea:	d06f      	beq.n	404bcc <_free_r+0x124>
  404aec:	68e7      	ldr	r7, [r4, #12]
  404aee:	60ef      	str	r7, [r5, #12]
  404af0:	60bd      	str	r5, [r7, #8]
  404af2:	1815      	adds	r5, r2, r0
  404af4:	686d      	ldr	r5, [r5, #4]
  404af6:	07ed      	lsls	r5, r5, #31
  404af8:	d542      	bpl.n	404b80 <_free_r+0xd8>
  404afa:	f043 0201 	orr.w	r2, r3, #1
  404afe:	6062      	str	r2, [r4, #4]
  404b00:	50e3      	str	r3, [r4, r3]
  404b02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404b06:	d218      	bcs.n	404b3a <_free_r+0x92>
  404b08:	08db      	lsrs	r3, r3, #3
  404b0a:	1c5a      	adds	r2, r3, #1
  404b0c:	684d      	ldr	r5, [r1, #4]
  404b0e:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  404b12:	60a7      	str	r7, [r4, #8]
  404b14:	2001      	movs	r0, #1
  404b16:	109b      	asrs	r3, r3, #2
  404b18:	fa00 f303 	lsl.w	r3, r0, r3
  404b1c:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  404b20:	431d      	orrs	r5, r3
  404b22:	3808      	subs	r0, #8
  404b24:	60e0      	str	r0, [r4, #12]
  404b26:	604d      	str	r5, [r1, #4]
  404b28:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  404b2c:	60fc      	str	r4, [r7, #12]
  404b2e:	4640      	mov	r0, r8
  404b30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404b34:	f7fe bc8a 	b.w	40344c <__malloc_unlock>
  404b38:	4770      	bx	lr
  404b3a:	0a5a      	lsrs	r2, r3, #9
  404b3c:	2a04      	cmp	r2, #4
  404b3e:	d853      	bhi.n	404be8 <_free_r+0x140>
  404b40:	099a      	lsrs	r2, r3, #6
  404b42:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404b46:	007f      	lsls	r7, r7, #1
  404b48:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404b4c:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  404b50:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  404b54:	4944      	ldr	r1, [pc, #272]	; (404c68 <_free_r+0x1c0>)
  404b56:	3808      	subs	r0, #8
  404b58:	4290      	cmp	r0, r2
  404b5a:	d04d      	beq.n	404bf8 <_free_r+0x150>
  404b5c:	6851      	ldr	r1, [r2, #4]
  404b5e:	f021 0103 	bic.w	r1, r1, #3
  404b62:	428b      	cmp	r3, r1
  404b64:	d202      	bcs.n	404b6c <_free_r+0xc4>
  404b66:	6892      	ldr	r2, [r2, #8]
  404b68:	4290      	cmp	r0, r2
  404b6a:	d1f7      	bne.n	404b5c <_free_r+0xb4>
  404b6c:	68d0      	ldr	r0, [r2, #12]
  404b6e:	60e0      	str	r0, [r4, #12]
  404b70:	60a2      	str	r2, [r4, #8]
  404b72:	6084      	str	r4, [r0, #8]
  404b74:	60d4      	str	r4, [r2, #12]
  404b76:	4640      	mov	r0, r8
  404b78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404b7c:	f7fe bc66 	b.w	40344c <__malloc_unlock>
  404b80:	6895      	ldr	r5, [r2, #8]
  404b82:	4f3a      	ldr	r7, [pc, #232]	; (404c6c <_free_r+0x1c4>)
  404b84:	42bd      	cmp	r5, r7
  404b86:	4403      	add	r3, r0
  404b88:	d03f      	beq.n	404c0a <_free_r+0x162>
  404b8a:	68d0      	ldr	r0, [r2, #12]
  404b8c:	60e8      	str	r0, [r5, #12]
  404b8e:	f043 0201 	orr.w	r2, r3, #1
  404b92:	6085      	str	r5, [r0, #8]
  404b94:	6062      	str	r2, [r4, #4]
  404b96:	50e3      	str	r3, [r4, r3]
  404b98:	e7b3      	b.n	404b02 <_free_r+0x5a>
  404b9a:	07ff      	lsls	r7, r7, #31
  404b9c:	4403      	add	r3, r0
  404b9e:	d407      	bmi.n	404bb0 <_free_r+0x108>
  404ba0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404ba4:	1aa4      	subs	r4, r4, r2
  404ba6:	4413      	add	r3, r2
  404ba8:	68a0      	ldr	r0, [r4, #8]
  404baa:	68e2      	ldr	r2, [r4, #12]
  404bac:	60c2      	str	r2, [r0, #12]
  404bae:	6090      	str	r0, [r2, #8]
  404bb0:	4a2f      	ldr	r2, [pc, #188]	; (404c70 <_free_r+0x1c8>)
  404bb2:	6812      	ldr	r2, [r2, #0]
  404bb4:	f043 0001 	orr.w	r0, r3, #1
  404bb8:	4293      	cmp	r3, r2
  404bba:	6060      	str	r0, [r4, #4]
  404bbc:	608c      	str	r4, [r1, #8]
  404bbe:	d3b6      	bcc.n	404b2e <_free_r+0x86>
  404bc0:	4b2c      	ldr	r3, [pc, #176]	; (404c74 <_free_r+0x1cc>)
  404bc2:	4640      	mov	r0, r8
  404bc4:	6819      	ldr	r1, [r3, #0]
  404bc6:	f7ff ff21 	bl	404a0c <_malloc_trim_r>
  404bca:	e7b0      	b.n	404b2e <_free_r+0x86>
  404bcc:	1811      	adds	r1, r2, r0
  404bce:	6849      	ldr	r1, [r1, #4]
  404bd0:	07c9      	lsls	r1, r1, #31
  404bd2:	d444      	bmi.n	404c5e <_free_r+0x1b6>
  404bd4:	6891      	ldr	r1, [r2, #8]
  404bd6:	68d2      	ldr	r2, [r2, #12]
  404bd8:	60ca      	str	r2, [r1, #12]
  404bda:	4403      	add	r3, r0
  404bdc:	f043 0001 	orr.w	r0, r3, #1
  404be0:	6091      	str	r1, [r2, #8]
  404be2:	6060      	str	r0, [r4, #4]
  404be4:	50e3      	str	r3, [r4, r3]
  404be6:	e7a2      	b.n	404b2e <_free_r+0x86>
  404be8:	2a14      	cmp	r2, #20
  404bea:	d817      	bhi.n	404c1c <_free_r+0x174>
  404bec:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404bf0:	007f      	lsls	r7, r7, #1
  404bf2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404bf6:	e7a9      	b.n	404b4c <_free_r+0xa4>
  404bf8:	10aa      	asrs	r2, r5, #2
  404bfa:	684b      	ldr	r3, [r1, #4]
  404bfc:	2501      	movs	r5, #1
  404bfe:	fa05 f202 	lsl.w	r2, r5, r2
  404c02:	4313      	orrs	r3, r2
  404c04:	604b      	str	r3, [r1, #4]
  404c06:	4602      	mov	r2, r0
  404c08:	e7b1      	b.n	404b6e <_free_r+0xc6>
  404c0a:	f043 0201 	orr.w	r2, r3, #1
  404c0e:	614c      	str	r4, [r1, #20]
  404c10:	610c      	str	r4, [r1, #16]
  404c12:	60e5      	str	r5, [r4, #12]
  404c14:	60a5      	str	r5, [r4, #8]
  404c16:	6062      	str	r2, [r4, #4]
  404c18:	50e3      	str	r3, [r4, r3]
  404c1a:	e788      	b.n	404b2e <_free_r+0x86>
  404c1c:	2a54      	cmp	r2, #84	; 0x54
  404c1e:	d806      	bhi.n	404c2e <_free_r+0x186>
  404c20:	0b1a      	lsrs	r2, r3, #12
  404c22:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404c26:	007f      	lsls	r7, r7, #1
  404c28:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404c2c:	e78e      	b.n	404b4c <_free_r+0xa4>
  404c2e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404c32:	d806      	bhi.n	404c42 <_free_r+0x19a>
  404c34:	0bda      	lsrs	r2, r3, #15
  404c36:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404c3a:	007f      	lsls	r7, r7, #1
  404c3c:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404c40:	e784      	b.n	404b4c <_free_r+0xa4>
  404c42:	f240 5054 	movw	r0, #1364	; 0x554
  404c46:	4282      	cmp	r2, r0
  404c48:	d806      	bhi.n	404c58 <_free_r+0x1b0>
  404c4a:	0c9a      	lsrs	r2, r3, #18
  404c4c:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404c50:	007f      	lsls	r7, r7, #1
  404c52:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404c56:	e779      	b.n	404b4c <_free_r+0xa4>
  404c58:	27fe      	movs	r7, #254	; 0xfe
  404c5a:	257e      	movs	r5, #126	; 0x7e
  404c5c:	e776      	b.n	404b4c <_free_r+0xa4>
  404c5e:	f043 0201 	orr.w	r2, r3, #1
  404c62:	6062      	str	r2, [r4, #4]
  404c64:	50e3      	str	r3, [r4, r3]
  404c66:	e762      	b.n	404b2e <_free_r+0x86>
  404c68:	2040043c 	.word	0x2040043c
  404c6c:	20400444 	.word	0x20400444
  404c70:	20400844 	.word	0x20400844
  404c74:	20400a50 	.word	0x20400a50

00404c78 <__sfvwrite_r>:
  404c78:	6893      	ldr	r3, [r2, #8]
  404c7a:	2b00      	cmp	r3, #0
  404c7c:	d076      	beq.n	404d6c <__sfvwrite_r+0xf4>
  404c7e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c82:	898b      	ldrh	r3, [r1, #12]
  404c84:	b085      	sub	sp, #20
  404c86:	460c      	mov	r4, r1
  404c88:	0719      	lsls	r1, r3, #28
  404c8a:	9001      	str	r0, [sp, #4]
  404c8c:	4616      	mov	r6, r2
  404c8e:	d529      	bpl.n	404ce4 <__sfvwrite_r+0x6c>
  404c90:	6922      	ldr	r2, [r4, #16]
  404c92:	b33a      	cbz	r2, 404ce4 <__sfvwrite_r+0x6c>
  404c94:	f003 0802 	and.w	r8, r3, #2
  404c98:	fa1f f088 	uxth.w	r0, r8
  404c9c:	6835      	ldr	r5, [r6, #0]
  404c9e:	2800      	cmp	r0, #0
  404ca0:	d02f      	beq.n	404d02 <__sfvwrite_r+0x8a>
  404ca2:	f04f 0900 	mov.w	r9, #0
  404ca6:	4fb4      	ldr	r7, [pc, #720]	; (404f78 <__sfvwrite_r+0x300>)
  404ca8:	46c8      	mov	r8, r9
  404caa:	46b2      	mov	sl, r6
  404cac:	45b8      	cmp	r8, r7
  404cae:	4643      	mov	r3, r8
  404cb0:	464a      	mov	r2, r9
  404cb2:	bf28      	it	cs
  404cb4:	463b      	movcs	r3, r7
  404cb6:	9801      	ldr	r0, [sp, #4]
  404cb8:	f1b8 0f00 	cmp.w	r8, #0
  404cbc:	d050      	beq.n	404d60 <__sfvwrite_r+0xe8>
  404cbe:	69e1      	ldr	r1, [r4, #28]
  404cc0:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404cc2:	47b0      	blx	r6
  404cc4:	2800      	cmp	r0, #0
  404cc6:	dd71      	ble.n	404dac <__sfvwrite_r+0x134>
  404cc8:	f8da 3008 	ldr.w	r3, [sl, #8]
  404ccc:	1a1b      	subs	r3, r3, r0
  404cce:	4481      	add	r9, r0
  404cd0:	ebc0 0808 	rsb	r8, r0, r8
  404cd4:	f8ca 3008 	str.w	r3, [sl, #8]
  404cd8:	2b00      	cmp	r3, #0
  404cda:	d1e7      	bne.n	404cac <__sfvwrite_r+0x34>
  404cdc:	2000      	movs	r0, #0
  404cde:	b005      	add	sp, #20
  404ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ce4:	4621      	mov	r1, r4
  404ce6:	9801      	ldr	r0, [sp, #4]
  404ce8:	f7ff fc68 	bl	4045bc <__swsetup_r>
  404cec:	2800      	cmp	r0, #0
  404cee:	f040 813a 	bne.w	404f66 <__sfvwrite_r+0x2ee>
  404cf2:	89a3      	ldrh	r3, [r4, #12]
  404cf4:	6835      	ldr	r5, [r6, #0]
  404cf6:	f003 0802 	and.w	r8, r3, #2
  404cfa:	fa1f f088 	uxth.w	r0, r8
  404cfe:	2800      	cmp	r0, #0
  404d00:	d1cf      	bne.n	404ca2 <__sfvwrite_r+0x2a>
  404d02:	f013 0901 	ands.w	r9, r3, #1
  404d06:	d15b      	bne.n	404dc0 <__sfvwrite_r+0x148>
  404d08:	464f      	mov	r7, r9
  404d0a:	9602      	str	r6, [sp, #8]
  404d0c:	b31f      	cbz	r7, 404d56 <__sfvwrite_r+0xde>
  404d0e:	059a      	lsls	r2, r3, #22
  404d10:	f8d4 8008 	ldr.w	r8, [r4, #8]
  404d14:	d52c      	bpl.n	404d70 <__sfvwrite_r+0xf8>
  404d16:	4547      	cmp	r7, r8
  404d18:	46c2      	mov	sl, r8
  404d1a:	f0c0 80a4 	bcc.w	404e66 <__sfvwrite_r+0x1ee>
  404d1e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404d22:	f040 80b1 	bne.w	404e88 <__sfvwrite_r+0x210>
  404d26:	6820      	ldr	r0, [r4, #0]
  404d28:	4652      	mov	r2, sl
  404d2a:	4649      	mov	r1, r9
  404d2c:	f000 fa20 	bl	405170 <memmove>
  404d30:	68a0      	ldr	r0, [r4, #8]
  404d32:	6823      	ldr	r3, [r4, #0]
  404d34:	ebc8 0000 	rsb	r0, r8, r0
  404d38:	4453      	add	r3, sl
  404d3a:	60a0      	str	r0, [r4, #8]
  404d3c:	6023      	str	r3, [r4, #0]
  404d3e:	4638      	mov	r0, r7
  404d40:	9a02      	ldr	r2, [sp, #8]
  404d42:	6893      	ldr	r3, [r2, #8]
  404d44:	1a1b      	subs	r3, r3, r0
  404d46:	4481      	add	r9, r0
  404d48:	1a3f      	subs	r7, r7, r0
  404d4a:	6093      	str	r3, [r2, #8]
  404d4c:	2b00      	cmp	r3, #0
  404d4e:	d0c5      	beq.n	404cdc <__sfvwrite_r+0x64>
  404d50:	89a3      	ldrh	r3, [r4, #12]
  404d52:	2f00      	cmp	r7, #0
  404d54:	d1db      	bne.n	404d0e <__sfvwrite_r+0x96>
  404d56:	f8d5 9000 	ldr.w	r9, [r5]
  404d5a:	686f      	ldr	r7, [r5, #4]
  404d5c:	3508      	adds	r5, #8
  404d5e:	e7d5      	b.n	404d0c <__sfvwrite_r+0x94>
  404d60:	f8d5 9000 	ldr.w	r9, [r5]
  404d64:	f8d5 8004 	ldr.w	r8, [r5, #4]
  404d68:	3508      	adds	r5, #8
  404d6a:	e79f      	b.n	404cac <__sfvwrite_r+0x34>
  404d6c:	2000      	movs	r0, #0
  404d6e:	4770      	bx	lr
  404d70:	6820      	ldr	r0, [r4, #0]
  404d72:	6923      	ldr	r3, [r4, #16]
  404d74:	4298      	cmp	r0, r3
  404d76:	d803      	bhi.n	404d80 <__sfvwrite_r+0x108>
  404d78:	6961      	ldr	r1, [r4, #20]
  404d7a:	428f      	cmp	r7, r1
  404d7c:	f080 80b7 	bcs.w	404eee <__sfvwrite_r+0x276>
  404d80:	45b8      	cmp	r8, r7
  404d82:	bf28      	it	cs
  404d84:	46b8      	movcs	r8, r7
  404d86:	4642      	mov	r2, r8
  404d88:	4649      	mov	r1, r9
  404d8a:	f000 f9f1 	bl	405170 <memmove>
  404d8e:	68a3      	ldr	r3, [r4, #8]
  404d90:	6822      	ldr	r2, [r4, #0]
  404d92:	ebc8 0303 	rsb	r3, r8, r3
  404d96:	4442      	add	r2, r8
  404d98:	60a3      	str	r3, [r4, #8]
  404d9a:	6022      	str	r2, [r4, #0]
  404d9c:	2b00      	cmp	r3, #0
  404d9e:	d149      	bne.n	404e34 <__sfvwrite_r+0x1bc>
  404da0:	4621      	mov	r1, r4
  404da2:	9801      	ldr	r0, [sp, #4]
  404da4:	f7ff fd22 	bl	4047ec <_fflush_r>
  404da8:	2800      	cmp	r0, #0
  404daa:	d043      	beq.n	404e34 <__sfvwrite_r+0x1bc>
  404dac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404db0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404db4:	f04f 30ff 	mov.w	r0, #4294967295
  404db8:	81a3      	strh	r3, [r4, #12]
  404dba:	b005      	add	sp, #20
  404dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dc0:	4680      	mov	r8, r0
  404dc2:	9002      	str	r0, [sp, #8]
  404dc4:	4682      	mov	sl, r0
  404dc6:	4681      	mov	r9, r0
  404dc8:	f1b9 0f00 	cmp.w	r9, #0
  404dcc:	d02a      	beq.n	404e24 <__sfvwrite_r+0x1ac>
  404dce:	9b02      	ldr	r3, [sp, #8]
  404dd0:	2b00      	cmp	r3, #0
  404dd2:	d04c      	beq.n	404e6e <__sfvwrite_r+0x1f6>
  404dd4:	6820      	ldr	r0, [r4, #0]
  404dd6:	6923      	ldr	r3, [r4, #16]
  404dd8:	6962      	ldr	r2, [r4, #20]
  404dda:	45c8      	cmp	r8, r9
  404ddc:	46c3      	mov	fp, r8
  404dde:	bf28      	it	cs
  404de0:	46cb      	movcs	fp, r9
  404de2:	4298      	cmp	r0, r3
  404de4:	465f      	mov	r7, fp
  404de6:	d904      	bls.n	404df2 <__sfvwrite_r+0x17a>
  404de8:	68a3      	ldr	r3, [r4, #8]
  404dea:	4413      	add	r3, r2
  404dec:	459b      	cmp	fp, r3
  404dee:	f300 8090 	bgt.w	404f12 <__sfvwrite_r+0x29a>
  404df2:	4593      	cmp	fp, r2
  404df4:	db20      	blt.n	404e38 <__sfvwrite_r+0x1c0>
  404df6:	4613      	mov	r3, r2
  404df8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  404dfa:	69e1      	ldr	r1, [r4, #28]
  404dfc:	9801      	ldr	r0, [sp, #4]
  404dfe:	4652      	mov	r2, sl
  404e00:	47b8      	blx	r7
  404e02:	1e07      	subs	r7, r0, #0
  404e04:	ddd2      	ble.n	404dac <__sfvwrite_r+0x134>
  404e06:	ebb8 0807 	subs.w	r8, r8, r7
  404e0a:	d023      	beq.n	404e54 <__sfvwrite_r+0x1dc>
  404e0c:	68b3      	ldr	r3, [r6, #8]
  404e0e:	1bdb      	subs	r3, r3, r7
  404e10:	44ba      	add	sl, r7
  404e12:	ebc7 0909 	rsb	r9, r7, r9
  404e16:	60b3      	str	r3, [r6, #8]
  404e18:	2b00      	cmp	r3, #0
  404e1a:	f43f af5f 	beq.w	404cdc <__sfvwrite_r+0x64>
  404e1e:	f1b9 0f00 	cmp.w	r9, #0
  404e22:	d1d4      	bne.n	404dce <__sfvwrite_r+0x156>
  404e24:	2300      	movs	r3, #0
  404e26:	f8d5 a000 	ldr.w	sl, [r5]
  404e2a:	f8d5 9004 	ldr.w	r9, [r5, #4]
  404e2e:	9302      	str	r3, [sp, #8]
  404e30:	3508      	adds	r5, #8
  404e32:	e7c9      	b.n	404dc8 <__sfvwrite_r+0x150>
  404e34:	4640      	mov	r0, r8
  404e36:	e783      	b.n	404d40 <__sfvwrite_r+0xc8>
  404e38:	465a      	mov	r2, fp
  404e3a:	4651      	mov	r1, sl
  404e3c:	f000 f998 	bl	405170 <memmove>
  404e40:	68a2      	ldr	r2, [r4, #8]
  404e42:	6823      	ldr	r3, [r4, #0]
  404e44:	ebcb 0202 	rsb	r2, fp, r2
  404e48:	445b      	add	r3, fp
  404e4a:	ebb8 0807 	subs.w	r8, r8, r7
  404e4e:	60a2      	str	r2, [r4, #8]
  404e50:	6023      	str	r3, [r4, #0]
  404e52:	d1db      	bne.n	404e0c <__sfvwrite_r+0x194>
  404e54:	4621      	mov	r1, r4
  404e56:	9801      	ldr	r0, [sp, #4]
  404e58:	f7ff fcc8 	bl	4047ec <_fflush_r>
  404e5c:	2800      	cmp	r0, #0
  404e5e:	d1a5      	bne.n	404dac <__sfvwrite_r+0x134>
  404e60:	f8cd 8008 	str.w	r8, [sp, #8]
  404e64:	e7d2      	b.n	404e0c <__sfvwrite_r+0x194>
  404e66:	6820      	ldr	r0, [r4, #0]
  404e68:	46b8      	mov	r8, r7
  404e6a:	46ba      	mov	sl, r7
  404e6c:	e75c      	b.n	404d28 <__sfvwrite_r+0xb0>
  404e6e:	464a      	mov	r2, r9
  404e70:	210a      	movs	r1, #10
  404e72:	4650      	mov	r0, sl
  404e74:	f000 f92c 	bl	4050d0 <memchr>
  404e78:	2800      	cmp	r0, #0
  404e7a:	d06f      	beq.n	404f5c <__sfvwrite_r+0x2e4>
  404e7c:	3001      	adds	r0, #1
  404e7e:	2301      	movs	r3, #1
  404e80:	ebca 0800 	rsb	r8, sl, r0
  404e84:	9302      	str	r3, [sp, #8]
  404e86:	e7a5      	b.n	404dd4 <__sfvwrite_r+0x15c>
  404e88:	6962      	ldr	r2, [r4, #20]
  404e8a:	6820      	ldr	r0, [r4, #0]
  404e8c:	6921      	ldr	r1, [r4, #16]
  404e8e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  404e92:	ebc1 0a00 	rsb	sl, r1, r0
  404e96:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  404e9a:	f10a 0001 	add.w	r0, sl, #1
  404e9e:	ea4f 0868 	mov.w	r8, r8, asr #1
  404ea2:	4438      	add	r0, r7
  404ea4:	4540      	cmp	r0, r8
  404ea6:	4642      	mov	r2, r8
  404ea8:	bf84      	itt	hi
  404eaa:	4680      	movhi	r8, r0
  404eac:	4642      	movhi	r2, r8
  404eae:	055b      	lsls	r3, r3, #21
  404eb0:	d542      	bpl.n	404f38 <__sfvwrite_r+0x2c0>
  404eb2:	4611      	mov	r1, r2
  404eb4:	9801      	ldr	r0, [sp, #4]
  404eb6:	f7fd ff27 	bl	402d08 <_malloc_r>
  404eba:	4683      	mov	fp, r0
  404ebc:	2800      	cmp	r0, #0
  404ebe:	d055      	beq.n	404f6c <__sfvwrite_r+0x2f4>
  404ec0:	4652      	mov	r2, sl
  404ec2:	6921      	ldr	r1, [r4, #16]
  404ec4:	f7fe f9d8 	bl	403278 <memcpy>
  404ec8:	89a3      	ldrh	r3, [r4, #12]
  404eca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  404ece:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404ed2:	81a3      	strh	r3, [r4, #12]
  404ed4:	ebca 0308 	rsb	r3, sl, r8
  404ed8:	eb0b 000a 	add.w	r0, fp, sl
  404edc:	f8c4 8014 	str.w	r8, [r4, #20]
  404ee0:	f8c4 b010 	str.w	fp, [r4, #16]
  404ee4:	6020      	str	r0, [r4, #0]
  404ee6:	60a3      	str	r3, [r4, #8]
  404ee8:	46b8      	mov	r8, r7
  404eea:	46ba      	mov	sl, r7
  404eec:	e71c      	b.n	404d28 <__sfvwrite_r+0xb0>
  404eee:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  404ef2:	42bb      	cmp	r3, r7
  404ef4:	bf28      	it	cs
  404ef6:	463b      	movcs	r3, r7
  404ef8:	464a      	mov	r2, r9
  404efa:	fb93 f3f1 	sdiv	r3, r3, r1
  404efe:	9801      	ldr	r0, [sp, #4]
  404f00:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404f02:	fb01 f303 	mul.w	r3, r1, r3
  404f06:	69e1      	ldr	r1, [r4, #28]
  404f08:	47b0      	blx	r6
  404f0a:	2800      	cmp	r0, #0
  404f0c:	f73f af18 	bgt.w	404d40 <__sfvwrite_r+0xc8>
  404f10:	e74c      	b.n	404dac <__sfvwrite_r+0x134>
  404f12:	461a      	mov	r2, r3
  404f14:	4651      	mov	r1, sl
  404f16:	9303      	str	r3, [sp, #12]
  404f18:	f000 f92a 	bl	405170 <memmove>
  404f1c:	6822      	ldr	r2, [r4, #0]
  404f1e:	9b03      	ldr	r3, [sp, #12]
  404f20:	9801      	ldr	r0, [sp, #4]
  404f22:	441a      	add	r2, r3
  404f24:	6022      	str	r2, [r4, #0]
  404f26:	4621      	mov	r1, r4
  404f28:	f7ff fc60 	bl	4047ec <_fflush_r>
  404f2c:	9b03      	ldr	r3, [sp, #12]
  404f2e:	2800      	cmp	r0, #0
  404f30:	f47f af3c 	bne.w	404dac <__sfvwrite_r+0x134>
  404f34:	461f      	mov	r7, r3
  404f36:	e766      	b.n	404e06 <__sfvwrite_r+0x18e>
  404f38:	9801      	ldr	r0, [sp, #4]
  404f3a:	f000 f97d 	bl	405238 <_realloc_r>
  404f3e:	4683      	mov	fp, r0
  404f40:	2800      	cmp	r0, #0
  404f42:	d1c7      	bne.n	404ed4 <__sfvwrite_r+0x25c>
  404f44:	9d01      	ldr	r5, [sp, #4]
  404f46:	6921      	ldr	r1, [r4, #16]
  404f48:	4628      	mov	r0, r5
  404f4a:	f7ff fdad 	bl	404aa8 <_free_r>
  404f4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404f52:	220c      	movs	r2, #12
  404f54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404f58:	602a      	str	r2, [r5, #0]
  404f5a:	e729      	b.n	404db0 <__sfvwrite_r+0x138>
  404f5c:	2301      	movs	r3, #1
  404f5e:	f109 0801 	add.w	r8, r9, #1
  404f62:	9302      	str	r3, [sp, #8]
  404f64:	e736      	b.n	404dd4 <__sfvwrite_r+0x15c>
  404f66:	f04f 30ff 	mov.w	r0, #4294967295
  404f6a:	e6b8      	b.n	404cde <__sfvwrite_r+0x66>
  404f6c:	9a01      	ldr	r2, [sp, #4]
  404f6e:	230c      	movs	r3, #12
  404f70:	6013      	str	r3, [r2, #0]
  404f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404f76:	e71b      	b.n	404db0 <__sfvwrite_r+0x138>
  404f78:	7ffffc00 	.word	0x7ffffc00

00404f7c <_fwalk_reent>:
  404f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404f80:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404f84:	d01f      	beq.n	404fc6 <_fwalk_reent+0x4a>
  404f86:	4688      	mov	r8, r1
  404f88:	4606      	mov	r6, r0
  404f8a:	f04f 0900 	mov.w	r9, #0
  404f8e:	687d      	ldr	r5, [r7, #4]
  404f90:	68bc      	ldr	r4, [r7, #8]
  404f92:	3d01      	subs	r5, #1
  404f94:	d411      	bmi.n	404fba <_fwalk_reent+0x3e>
  404f96:	89a3      	ldrh	r3, [r4, #12]
  404f98:	2b01      	cmp	r3, #1
  404f9a:	f105 35ff 	add.w	r5, r5, #4294967295
  404f9e:	d908      	bls.n	404fb2 <_fwalk_reent+0x36>
  404fa0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404fa4:	3301      	adds	r3, #1
  404fa6:	4621      	mov	r1, r4
  404fa8:	4630      	mov	r0, r6
  404faa:	d002      	beq.n	404fb2 <_fwalk_reent+0x36>
  404fac:	47c0      	blx	r8
  404fae:	ea49 0900 	orr.w	r9, r9, r0
  404fb2:	1c6b      	adds	r3, r5, #1
  404fb4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404fb8:	d1ed      	bne.n	404f96 <_fwalk_reent+0x1a>
  404fba:	683f      	ldr	r7, [r7, #0]
  404fbc:	2f00      	cmp	r7, #0
  404fbe:	d1e6      	bne.n	404f8e <_fwalk_reent+0x12>
  404fc0:	4648      	mov	r0, r9
  404fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404fc6:	46b9      	mov	r9, r7
  404fc8:	4648      	mov	r0, r9
  404fca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404fce:	bf00      	nop

00404fd0 <__locale_charset>:
  404fd0:	4800      	ldr	r0, [pc, #0]	; (404fd4 <__locale_charset+0x4>)
  404fd2:	4770      	bx	lr
  404fd4:	2040084c 	.word	0x2040084c

00404fd8 <__locale_mb_cur_max>:
  404fd8:	4b01      	ldr	r3, [pc, #4]	; (404fe0 <__locale_mb_cur_max+0x8>)
  404fda:	6818      	ldr	r0, [r3, #0]
  404fdc:	4770      	bx	lr
  404fde:	bf00      	nop
  404fe0:	2040086c 	.word	0x2040086c

00404fe4 <__swhatbuf_r>:
  404fe4:	b570      	push	{r4, r5, r6, lr}
  404fe6:	460d      	mov	r5, r1
  404fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404fec:	2900      	cmp	r1, #0
  404fee:	b090      	sub	sp, #64	; 0x40
  404ff0:	4614      	mov	r4, r2
  404ff2:	461e      	mov	r6, r3
  404ff4:	db14      	blt.n	405020 <__swhatbuf_r+0x3c>
  404ff6:	aa01      	add	r2, sp, #4
  404ff8:	f000 fc9c 	bl	405934 <_fstat_r>
  404ffc:	2800      	cmp	r0, #0
  404ffe:	db0f      	blt.n	405020 <__swhatbuf_r+0x3c>
  405000:	9a02      	ldr	r2, [sp, #8]
  405002:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405006:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40500a:	fab2 f282 	clz	r2, r2
  40500e:	0952      	lsrs	r2, r2, #5
  405010:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405014:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405018:	6032      	str	r2, [r6, #0]
  40501a:	6023      	str	r3, [r4, #0]
  40501c:	b010      	add	sp, #64	; 0x40
  40501e:	bd70      	pop	{r4, r5, r6, pc}
  405020:	89a8      	ldrh	r0, [r5, #12]
  405022:	f000 0080 	and.w	r0, r0, #128	; 0x80
  405026:	b282      	uxth	r2, r0
  405028:	2000      	movs	r0, #0
  40502a:	6030      	str	r0, [r6, #0]
  40502c:	b11a      	cbz	r2, 405036 <__swhatbuf_r+0x52>
  40502e:	2340      	movs	r3, #64	; 0x40
  405030:	6023      	str	r3, [r4, #0]
  405032:	b010      	add	sp, #64	; 0x40
  405034:	bd70      	pop	{r4, r5, r6, pc}
  405036:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40503a:	4610      	mov	r0, r2
  40503c:	6023      	str	r3, [r4, #0]
  40503e:	b010      	add	sp, #64	; 0x40
  405040:	bd70      	pop	{r4, r5, r6, pc}
  405042:	bf00      	nop

00405044 <__smakebuf_r>:
  405044:	898a      	ldrh	r2, [r1, #12]
  405046:	0792      	lsls	r2, r2, #30
  405048:	460b      	mov	r3, r1
  40504a:	d506      	bpl.n	40505a <__smakebuf_r+0x16>
  40504c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405050:	2101      	movs	r1, #1
  405052:	601a      	str	r2, [r3, #0]
  405054:	611a      	str	r2, [r3, #16]
  405056:	6159      	str	r1, [r3, #20]
  405058:	4770      	bx	lr
  40505a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40505c:	b083      	sub	sp, #12
  40505e:	ab01      	add	r3, sp, #4
  405060:	466a      	mov	r2, sp
  405062:	460c      	mov	r4, r1
  405064:	4605      	mov	r5, r0
  405066:	f7ff ffbd 	bl	404fe4 <__swhatbuf_r>
  40506a:	9900      	ldr	r1, [sp, #0]
  40506c:	4606      	mov	r6, r0
  40506e:	4628      	mov	r0, r5
  405070:	f7fd fe4a 	bl	402d08 <_malloc_r>
  405074:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405078:	b1d0      	cbz	r0, 4050b0 <__smakebuf_r+0x6c>
  40507a:	9a01      	ldr	r2, [sp, #4]
  40507c:	4f12      	ldr	r7, [pc, #72]	; (4050c8 <__smakebuf_r+0x84>)
  40507e:	9900      	ldr	r1, [sp, #0]
  405080:	63ef      	str	r7, [r5, #60]	; 0x3c
  405082:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405086:	81a3      	strh	r3, [r4, #12]
  405088:	6020      	str	r0, [r4, #0]
  40508a:	6120      	str	r0, [r4, #16]
  40508c:	6161      	str	r1, [r4, #20]
  40508e:	b91a      	cbnz	r2, 405098 <__smakebuf_r+0x54>
  405090:	4333      	orrs	r3, r6
  405092:	81a3      	strh	r3, [r4, #12]
  405094:	b003      	add	sp, #12
  405096:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405098:	4628      	mov	r0, r5
  40509a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40509e:	f000 fc5d 	bl	40595c <_isatty_r>
  4050a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4050a6:	2800      	cmp	r0, #0
  4050a8:	d0f2      	beq.n	405090 <__smakebuf_r+0x4c>
  4050aa:	f043 0301 	orr.w	r3, r3, #1
  4050ae:	e7ef      	b.n	405090 <__smakebuf_r+0x4c>
  4050b0:	059a      	lsls	r2, r3, #22
  4050b2:	d4ef      	bmi.n	405094 <__smakebuf_r+0x50>
  4050b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4050b8:	f043 0302 	orr.w	r3, r3, #2
  4050bc:	2101      	movs	r1, #1
  4050be:	81a3      	strh	r3, [r4, #12]
  4050c0:	6022      	str	r2, [r4, #0]
  4050c2:	6122      	str	r2, [r4, #16]
  4050c4:	6161      	str	r1, [r4, #20]
  4050c6:	e7e5      	b.n	405094 <__smakebuf_r+0x50>
  4050c8:	00404819 	.word	0x00404819
  4050cc:	00000000 	.word	0x00000000

004050d0 <memchr>:
  4050d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4050d4:	2a10      	cmp	r2, #16
  4050d6:	db2b      	blt.n	405130 <memchr+0x60>
  4050d8:	f010 0f07 	tst.w	r0, #7
  4050dc:	d008      	beq.n	4050f0 <memchr+0x20>
  4050de:	f810 3b01 	ldrb.w	r3, [r0], #1
  4050e2:	3a01      	subs	r2, #1
  4050e4:	428b      	cmp	r3, r1
  4050e6:	d02d      	beq.n	405144 <memchr+0x74>
  4050e8:	f010 0f07 	tst.w	r0, #7
  4050ec:	b342      	cbz	r2, 405140 <memchr+0x70>
  4050ee:	d1f6      	bne.n	4050de <memchr+0xe>
  4050f0:	b4f0      	push	{r4, r5, r6, r7}
  4050f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4050f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4050fa:	f022 0407 	bic.w	r4, r2, #7
  4050fe:	f07f 0700 	mvns.w	r7, #0
  405102:	2300      	movs	r3, #0
  405104:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405108:	3c08      	subs	r4, #8
  40510a:	ea85 0501 	eor.w	r5, r5, r1
  40510e:	ea86 0601 	eor.w	r6, r6, r1
  405112:	fa85 f547 	uadd8	r5, r5, r7
  405116:	faa3 f587 	sel	r5, r3, r7
  40511a:	fa86 f647 	uadd8	r6, r6, r7
  40511e:	faa5 f687 	sel	r6, r5, r7
  405122:	b98e      	cbnz	r6, 405148 <memchr+0x78>
  405124:	d1ee      	bne.n	405104 <memchr+0x34>
  405126:	bcf0      	pop	{r4, r5, r6, r7}
  405128:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40512c:	f002 0207 	and.w	r2, r2, #7
  405130:	b132      	cbz	r2, 405140 <memchr+0x70>
  405132:	f810 3b01 	ldrb.w	r3, [r0], #1
  405136:	3a01      	subs	r2, #1
  405138:	ea83 0301 	eor.w	r3, r3, r1
  40513c:	b113      	cbz	r3, 405144 <memchr+0x74>
  40513e:	d1f8      	bne.n	405132 <memchr+0x62>
  405140:	2000      	movs	r0, #0
  405142:	4770      	bx	lr
  405144:	3801      	subs	r0, #1
  405146:	4770      	bx	lr
  405148:	2d00      	cmp	r5, #0
  40514a:	bf06      	itte	eq
  40514c:	4635      	moveq	r5, r6
  40514e:	3803      	subeq	r0, #3
  405150:	3807      	subne	r0, #7
  405152:	f015 0f01 	tst.w	r5, #1
  405156:	d107      	bne.n	405168 <memchr+0x98>
  405158:	3001      	adds	r0, #1
  40515a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40515e:	bf02      	ittt	eq
  405160:	3001      	addeq	r0, #1
  405162:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405166:	3001      	addeq	r0, #1
  405168:	bcf0      	pop	{r4, r5, r6, r7}
  40516a:	3801      	subs	r0, #1
  40516c:	4770      	bx	lr
  40516e:	bf00      	nop

00405170 <memmove>:
  405170:	4288      	cmp	r0, r1
  405172:	b5f0      	push	{r4, r5, r6, r7, lr}
  405174:	d90d      	bls.n	405192 <memmove+0x22>
  405176:	188b      	adds	r3, r1, r2
  405178:	4298      	cmp	r0, r3
  40517a:	d20a      	bcs.n	405192 <memmove+0x22>
  40517c:	1881      	adds	r1, r0, r2
  40517e:	2a00      	cmp	r2, #0
  405180:	d051      	beq.n	405226 <memmove+0xb6>
  405182:	1a9a      	subs	r2, r3, r2
  405184:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405188:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40518c:	4293      	cmp	r3, r2
  40518e:	d1f9      	bne.n	405184 <memmove+0x14>
  405190:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405192:	2a0f      	cmp	r2, #15
  405194:	d948      	bls.n	405228 <memmove+0xb8>
  405196:	ea41 0300 	orr.w	r3, r1, r0
  40519a:	079b      	lsls	r3, r3, #30
  40519c:	d146      	bne.n	40522c <memmove+0xbc>
  40519e:	f100 0410 	add.w	r4, r0, #16
  4051a2:	f101 0310 	add.w	r3, r1, #16
  4051a6:	4615      	mov	r5, r2
  4051a8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4051ac:	f844 6c10 	str.w	r6, [r4, #-16]
  4051b0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4051b4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4051b8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4051bc:	f844 6c08 	str.w	r6, [r4, #-8]
  4051c0:	3d10      	subs	r5, #16
  4051c2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4051c6:	f844 6c04 	str.w	r6, [r4, #-4]
  4051ca:	2d0f      	cmp	r5, #15
  4051cc:	f103 0310 	add.w	r3, r3, #16
  4051d0:	f104 0410 	add.w	r4, r4, #16
  4051d4:	d8e8      	bhi.n	4051a8 <memmove+0x38>
  4051d6:	f1a2 0310 	sub.w	r3, r2, #16
  4051da:	f023 030f 	bic.w	r3, r3, #15
  4051de:	f002 0e0f 	and.w	lr, r2, #15
  4051e2:	3310      	adds	r3, #16
  4051e4:	f1be 0f03 	cmp.w	lr, #3
  4051e8:	4419      	add	r1, r3
  4051ea:	4403      	add	r3, r0
  4051ec:	d921      	bls.n	405232 <memmove+0xc2>
  4051ee:	1f1e      	subs	r6, r3, #4
  4051f0:	460d      	mov	r5, r1
  4051f2:	4674      	mov	r4, lr
  4051f4:	3c04      	subs	r4, #4
  4051f6:	f855 7b04 	ldr.w	r7, [r5], #4
  4051fa:	f846 7f04 	str.w	r7, [r6, #4]!
  4051fe:	2c03      	cmp	r4, #3
  405200:	d8f8      	bhi.n	4051f4 <memmove+0x84>
  405202:	f1ae 0404 	sub.w	r4, lr, #4
  405206:	f024 0403 	bic.w	r4, r4, #3
  40520a:	3404      	adds	r4, #4
  40520c:	4423      	add	r3, r4
  40520e:	4421      	add	r1, r4
  405210:	f002 0203 	and.w	r2, r2, #3
  405214:	b162      	cbz	r2, 405230 <memmove+0xc0>
  405216:	3b01      	subs	r3, #1
  405218:	440a      	add	r2, r1
  40521a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40521e:	f803 4f01 	strb.w	r4, [r3, #1]!
  405222:	428a      	cmp	r2, r1
  405224:	d1f9      	bne.n	40521a <memmove+0xaa>
  405226:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405228:	4603      	mov	r3, r0
  40522a:	e7f3      	b.n	405214 <memmove+0xa4>
  40522c:	4603      	mov	r3, r0
  40522e:	e7f2      	b.n	405216 <memmove+0xa6>
  405230:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405232:	4672      	mov	r2, lr
  405234:	e7ee      	b.n	405214 <memmove+0xa4>
  405236:	bf00      	nop

00405238 <_realloc_r>:
  405238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40523c:	4617      	mov	r7, r2
  40523e:	b083      	sub	sp, #12
  405240:	2900      	cmp	r1, #0
  405242:	f000 80c1 	beq.w	4053c8 <_realloc_r+0x190>
  405246:	460e      	mov	r6, r1
  405248:	4681      	mov	r9, r0
  40524a:	f107 050b 	add.w	r5, r7, #11
  40524e:	f7fe f8fb 	bl	403448 <__malloc_lock>
  405252:	f856 ec04 	ldr.w	lr, [r6, #-4]
  405256:	2d16      	cmp	r5, #22
  405258:	f02e 0403 	bic.w	r4, lr, #3
  40525c:	f1a6 0808 	sub.w	r8, r6, #8
  405260:	d840      	bhi.n	4052e4 <_realloc_r+0xac>
  405262:	2210      	movs	r2, #16
  405264:	4615      	mov	r5, r2
  405266:	42af      	cmp	r7, r5
  405268:	d841      	bhi.n	4052ee <_realloc_r+0xb6>
  40526a:	4294      	cmp	r4, r2
  40526c:	da75      	bge.n	40535a <_realloc_r+0x122>
  40526e:	4bc9      	ldr	r3, [pc, #804]	; (405594 <_realloc_r+0x35c>)
  405270:	6899      	ldr	r1, [r3, #8]
  405272:	eb08 0004 	add.w	r0, r8, r4
  405276:	4288      	cmp	r0, r1
  405278:	6841      	ldr	r1, [r0, #4]
  40527a:	f000 80d9 	beq.w	405430 <_realloc_r+0x1f8>
  40527e:	f021 0301 	bic.w	r3, r1, #1
  405282:	4403      	add	r3, r0
  405284:	685b      	ldr	r3, [r3, #4]
  405286:	07db      	lsls	r3, r3, #31
  405288:	d57d      	bpl.n	405386 <_realloc_r+0x14e>
  40528a:	f01e 0f01 	tst.w	lr, #1
  40528e:	d035      	beq.n	4052fc <_realloc_r+0xc4>
  405290:	4639      	mov	r1, r7
  405292:	4648      	mov	r0, r9
  405294:	f7fd fd38 	bl	402d08 <_malloc_r>
  405298:	4607      	mov	r7, r0
  40529a:	b1e0      	cbz	r0, 4052d6 <_realloc_r+0x9e>
  40529c:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4052a0:	f023 0301 	bic.w	r3, r3, #1
  4052a4:	4443      	add	r3, r8
  4052a6:	f1a0 0208 	sub.w	r2, r0, #8
  4052aa:	429a      	cmp	r2, r3
  4052ac:	f000 8144 	beq.w	405538 <_realloc_r+0x300>
  4052b0:	1f22      	subs	r2, r4, #4
  4052b2:	2a24      	cmp	r2, #36	; 0x24
  4052b4:	f200 8131 	bhi.w	40551a <_realloc_r+0x2e2>
  4052b8:	2a13      	cmp	r2, #19
  4052ba:	f200 8104 	bhi.w	4054c6 <_realloc_r+0x28e>
  4052be:	4603      	mov	r3, r0
  4052c0:	4632      	mov	r2, r6
  4052c2:	6811      	ldr	r1, [r2, #0]
  4052c4:	6019      	str	r1, [r3, #0]
  4052c6:	6851      	ldr	r1, [r2, #4]
  4052c8:	6059      	str	r1, [r3, #4]
  4052ca:	6892      	ldr	r2, [r2, #8]
  4052cc:	609a      	str	r2, [r3, #8]
  4052ce:	4631      	mov	r1, r6
  4052d0:	4648      	mov	r0, r9
  4052d2:	f7ff fbe9 	bl	404aa8 <_free_r>
  4052d6:	4648      	mov	r0, r9
  4052d8:	f7fe f8b8 	bl	40344c <__malloc_unlock>
  4052dc:	4638      	mov	r0, r7
  4052de:	b003      	add	sp, #12
  4052e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052e4:	f025 0507 	bic.w	r5, r5, #7
  4052e8:	2d00      	cmp	r5, #0
  4052ea:	462a      	mov	r2, r5
  4052ec:	dabb      	bge.n	405266 <_realloc_r+0x2e>
  4052ee:	230c      	movs	r3, #12
  4052f0:	2000      	movs	r0, #0
  4052f2:	f8c9 3000 	str.w	r3, [r9]
  4052f6:	b003      	add	sp, #12
  4052f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052fc:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405300:	ebc3 0a08 	rsb	sl, r3, r8
  405304:	f8da 3004 	ldr.w	r3, [sl, #4]
  405308:	f023 0c03 	bic.w	ip, r3, #3
  40530c:	eb04 030c 	add.w	r3, r4, ip
  405310:	4293      	cmp	r3, r2
  405312:	dbbd      	blt.n	405290 <_realloc_r+0x58>
  405314:	4657      	mov	r7, sl
  405316:	f8da 100c 	ldr.w	r1, [sl, #12]
  40531a:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40531e:	1f22      	subs	r2, r4, #4
  405320:	2a24      	cmp	r2, #36	; 0x24
  405322:	60c1      	str	r1, [r0, #12]
  405324:	6088      	str	r0, [r1, #8]
  405326:	f200 8117 	bhi.w	405558 <_realloc_r+0x320>
  40532a:	2a13      	cmp	r2, #19
  40532c:	f240 8112 	bls.w	405554 <_realloc_r+0x31c>
  405330:	6831      	ldr	r1, [r6, #0]
  405332:	f8ca 1008 	str.w	r1, [sl, #8]
  405336:	6871      	ldr	r1, [r6, #4]
  405338:	f8ca 100c 	str.w	r1, [sl, #12]
  40533c:	2a1b      	cmp	r2, #27
  40533e:	f200 812b 	bhi.w	405598 <_realloc_r+0x360>
  405342:	3608      	adds	r6, #8
  405344:	f10a 0210 	add.w	r2, sl, #16
  405348:	6831      	ldr	r1, [r6, #0]
  40534a:	6011      	str	r1, [r2, #0]
  40534c:	6871      	ldr	r1, [r6, #4]
  40534e:	6051      	str	r1, [r2, #4]
  405350:	68b1      	ldr	r1, [r6, #8]
  405352:	6091      	str	r1, [r2, #8]
  405354:	463e      	mov	r6, r7
  405356:	461c      	mov	r4, r3
  405358:	46d0      	mov	r8, sl
  40535a:	1b63      	subs	r3, r4, r5
  40535c:	2b0f      	cmp	r3, #15
  40535e:	d81d      	bhi.n	40539c <_realloc_r+0x164>
  405360:	f8d8 3004 	ldr.w	r3, [r8, #4]
  405364:	f003 0301 	and.w	r3, r3, #1
  405368:	4323      	orrs	r3, r4
  40536a:	4444      	add	r4, r8
  40536c:	f8c8 3004 	str.w	r3, [r8, #4]
  405370:	6863      	ldr	r3, [r4, #4]
  405372:	f043 0301 	orr.w	r3, r3, #1
  405376:	6063      	str	r3, [r4, #4]
  405378:	4648      	mov	r0, r9
  40537a:	f7fe f867 	bl	40344c <__malloc_unlock>
  40537e:	4630      	mov	r0, r6
  405380:	b003      	add	sp, #12
  405382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405386:	f021 0103 	bic.w	r1, r1, #3
  40538a:	4421      	add	r1, r4
  40538c:	4291      	cmp	r1, r2
  40538e:	db21      	blt.n	4053d4 <_realloc_r+0x19c>
  405390:	68c3      	ldr	r3, [r0, #12]
  405392:	6882      	ldr	r2, [r0, #8]
  405394:	460c      	mov	r4, r1
  405396:	60d3      	str	r3, [r2, #12]
  405398:	609a      	str	r2, [r3, #8]
  40539a:	e7de      	b.n	40535a <_realloc_r+0x122>
  40539c:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4053a0:	eb08 0105 	add.w	r1, r8, r5
  4053a4:	f002 0201 	and.w	r2, r2, #1
  4053a8:	4315      	orrs	r5, r2
  4053aa:	f043 0201 	orr.w	r2, r3, #1
  4053ae:	440b      	add	r3, r1
  4053b0:	f8c8 5004 	str.w	r5, [r8, #4]
  4053b4:	604a      	str	r2, [r1, #4]
  4053b6:	685a      	ldr	r2, [r3, #4]
  4053b8:	f042 0201 	orr.w	r2, r2, #1
  4053bc:	3108      	adds	r1, #8
  4053be:	605a      	str	r2, [r3, #4]
  4053c0:	4648      	mov	r0, r9
  4053c2:	f7ff fb71 	bl	404aa8 <_free_r>
  4053c6:	e7d7      	b.n	405378 <_realloc_r+0x140>
  4053c8:	4611      	mov	r1, r2
  4053ca:	b003      	add	sp, #12
  4053cc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4053d0:	f7fd bc9a 	b.w	402d08 <_malloc_r>
  4053d4:	f01e 0f01 	tst.w	lr, #1
  4053d8:	f47f af5a 	bne.w	405290 <_realloc_r+0x58>
  4053dc:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4053e0:	ebc3 0a08 	rsb	sl, r3, r8
  4053e4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4053e8:	f023 0c03 	bic.w	ip, r3, #3
  4053ec:	eb01 0e0c 	add.w	lr, r1, ip
  4053f0:	4596      	cmp	lr, r2
  4053f2:	db8b      	blt.n	40530c <_realloc_r+0xd4>
  4053f4:	68c3      	ldr	r3, [r0, #12]
  4053f6:	6882      	ldr	r2, [r0, #8]
  4053f8:	4657      	mov	r7, sl
  4053fa:	60d3      	str	r3, [r2, #12]
  4053fc:	609a      	str	r2, [r3, #8]
  4053fe:	f857 1f08 	ldr.w	r1, [r7, #8]!
  405402:	f8da 300c 	ldr.w	r3, [sl, #12]
  405406:	60cb      	str	r3, [r1, #12]
  405408:	1f22      	subs	r2, r4, #4
  40540a:	2a24      	cmp	r2, #36	; 0x24
  40540c:	6099      	str	r1, [r3, #8]
  40540e:	f200 8099 	bhi.w	405544 <_realloc_r+0x30c>
  405412:	2a13      	cmp	r2, #19
  405414:	d962      	bls.n	4054dc <_realloc_r+0x2a4>
  405416:	6833      	ldr	r3, [r6, #0]
  405418:	f8ca 3008 	str.w	r3, [sl, #8]
  40541c:	6873      	ldr	r3, [r6, #4]
  40541e:	f8ca 300c 	str.w	r3, [sl, #12]
  405422:	2a1b      	cmp	r2, #27
  405424:	f200 80a0 	bhi.w	405568 <_realloc_r+0x330>
  405428:	3608      	adds	r6, #8
  40542a:	f10a 0310 	add.w	r3, sl, #16
  40542e:	e056      	b.n	4054de <_realloc_r+0x2a6>
  405430:	f021 0b03 	bic.w	fp, r1, #3
  405434:	44a3      	add	fp, r4
  405436:	f105 0010 	add.w	r0, r5, #16
  40543a:	4583      	cmp	fp, r0
  40543c:	da59      	bge.n	4054f2 <_realloc_r+0x2ba>
  40543e:	f01e 0f01 	tst.w	lr, #1
  405442:	f47f af25 	bne.w	405290 <_realloc_r+0x58>
  405446:	f856 1c08 	ldr.w	r1, [r6, #-8]
  40544a:	ebc1 0a08 	rsb	sl, r1, r8
  40544e:	f8da 1004 	ldr.w	r1, [sl, #4]
  405452:	f021 0c03 	bic.w	ip, r1, #3
  405456:	44e3      	add	fp, ip
  405458:	4558      	cmp	r0, fp
  40545a:	f73f af57 	bgt.w	40530c <_realloc_r+0xd4>
  40545e:	4657      	mov	r7, sl
  405460:	f8da 100c 	ldr.w	r1, [sl, #12]
  405464:	f857 0f08 	ldr.w	r0, [r7, #8]!
  405468:	1f22      	subs	r2, r4, #4
  40546a:	2a24      	cmp	r2, #36	; 0x24
  40546c:	60c1      	str	r1, [r0, #12]
  40546e:	6088      	str	r0, [r1, #8]
  405470:	f200 80b4 	bhi.w	4055dc <_realloc_r+0x3a4>
  405474:	2a13      	cmp	r2, #19
  405476:	f240 80a5 	bls.w	4055c4 <_realloc_r+0x38c>
  40547a:	6831      	ldr	r1, [r6, #0]
  40547c:	f8ca 1008 	str.w	r1, [sl, #8]
  405480:	6871      	ldr	r1, [r6, #4]
  405482:	f8ca 100c 	str.w	r1, [sl, #12]
  405486:	2a1b      	cmp	r2, #27
  405488:	f200 80af 	bhi.w	4055ea <_realloc_r+0x3b2>
  40548c:	3608      	adds	r6, #8
  40548e:	f10a 0210 	add.w	r2, sl, #16
  405492:	6831      	ldr	r1, [r6, #0]
  405494:	6011      	str	r1, [r2, #0]
  405496:	6871      	ldr	r1, [r6, #4]
  405498:	6051      	str	r1, [r2, #4]
  40549a:	68b1      	ldr	r1, [r6, #8]
  40549c:	6091      	str	r1, [r2, #8]
  40549e:	eb0a 0105 	add.w	r1, sl, r5
  4054a2:	ebc5 020b 	rsb	r2, r5, fp
  4054a6:	f042 0201 	orr.w	r2, r2, #1
  4054aa:	6099      	str	r1, [r3, #8]
  4054ac:	604a      	str	r2, [r1, #4]
  4054ae:	f8da 3004 	ldr.w	r3, [sl, #4]
  4054b2:	f003 0301 	and.w	r3, r3, #1
  4054b6:	431d      	orrs	r5, r3
  4054b8:	4648      	mov	r0, r9
  4054ba:	f8ca 5004 	str.w	r5, [sl, #4]
  4054be:	f7fd ffc5 	bl	40344c <__malloc_unlock>
  4054c2:	4638      	mov	r0, r7
  4054c4:	e75c      	b.n	405380 <_realloc_r+0x148>
  4054c6:	6833      	ldr	r3, [r6, #0]
  4054c8:	6003      	str	r3, [r0, #0]
  4054ca:	6873      	ldr	r3, [r6, #4]
  4054cc:	6043      	str	r3, [r0, #4]
  4054ce:	2a1b      	cmp	r2, #27
  4054d0:	d827      	bhi.n	405522 <_realloc_r+0x2ea>
  4054d2:	f100 0308 	add.w	r3, r0, #8
  4054d6:	f106 0208 	add.w	r2, r6, #8
  4054da:	e6f2      	b.n	4052c2 <_realloc_r+0x8a>
  4054dc:	463b      	mov	r3, r7
  4054de:	6832      	ldr	r2, [r6, #0]
  4054e0:	601a      	str	r2, [r3, #0]
  4054e2:	6872      	ldr	r2, [r6, #4]
  4054e4:	605a      	str	r2, [r3, #4]
  4054e6:	68b2      	ldr	r2, [r6, #8]
  4054e8:	609a      	str	r2, [r3, #8]
  4054ea:	463e      	mov	r6, r7
  4054ec:	4674      	mov	r4, lr
  4054ee:	46d0      	mov	r8, sl
  4054f0:	e733      	b.n	40535a <_realloc_r+0x122>
  4054f2:	eb08 0105 	add.w	r1, r8, r5
  4054f6:	ebc5 0b0b 	rsb	fp, r5, fp
  4054fa:	f04b 0201 	orr.w	r2, fp, #1
  4054fe:	6099      	str	r1, [r3, #8]
  405500:	604a      	str	r2, [r1, #4]
  405502:	f856 3c04 	ldr.w	r3, [r6, #-4]
  405506:	f003 0301 	and.w	r3, r3, #1
  40550a:	431d      	orrs	r5, r3
  40550c:	4648      	mov	r0, r9
  40550e:	f846 5c04 	str.w	r5, [r6, #-4]
  405512:	f7fd ff9b 	bl	40344c <__malloc_unlock>
  405516:	4630      	mov	r0, r6
  405518:	e732      	b.n	405380 <_realloc_r+0x148>
  40551a:	4631      	mov	r1, r6
  40551c:	f7ff fe28 	bl	405170 <memmove>
  405520:	e6d5      	b.n	4052ce <_realloc_r+0x96>
  405522:	68b3      	ldr	r3, [r6, #8]
  405524:	6083      	str	r3, [r0, #8]
  405526:	68f3      	ldr	r3, [r6, #12]
  405528:	60c3      	str	r3, [r0, #12]
  40552a:	2a24      	cmp	r2, #36	; 0x24
  40552c:	d028      	beq.n	405580 <_realloc_r+0x348>
  40552e:	f100 0310 	add.w	r3, r0, #16
  405532:	f106 0210 	add.w	r2, r6, #16
  405536:	e6c4      	b.n	4052c2 <_realloc_r+0x8a>
  405538:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40553c:	f023 0303 	bic.w	r3, r3, #3
  405540:	441c      	add	r4, r3
  405542:	e70a      	b.n	40535a <_realloc_r+0x122>
  405544:	4631      	mov	r1, r6
  405546:	4638      	mov	r0, r7
  405548:	4674      	mov	r4, lr
  40554a:	46d0      	mov	r8, sl
  40554c:	f7ff fe10 	bl	405170 <memmove>
  405550:	463e      	mov	r6, r7
  405552:	e702      	b.n	40535a <_realloc_r+0x122>
  405554:	463a      	mov	r2, r7
  405556:	e6f7      	b.n	405348 <_realloc_r+0x110>
  405558:	4631      	mov	r1, r6
  40555a:	4638      	mov	r0, r7
  40555c:	461c      	mov	r4, r3
  40555e:	46d0      	mov	r8, sl
  405560:	f7ff fe06 	bl	405170 <memmove>
  405564:	463e      	mov	r6, r7
  405566:	e6f8      	b.n	40535a <_realloc_r+0x122>
  405568:	68b3      	ldr	r3, [r6, #8]
  40556a:	f8ca 3010 	str.w	r3, [sl, #16]
  40556e:	68f3      	ldr	r3, [r6, #12]
  405570:	f8ca 3014 	str.w	r3, [sl, #20]
  405574:	2a24      	cmp	r2, #36	; 0x24
  405576:	d01b      	beq.n	4055b0 <_realloc_r+0x378>
  405578:	3610      	adds	r6, #16
  40557a:	f10a 0318 	add.w	r3, sl, #24
  40557e:	e7ae      	b.n	4054de <_realloc_r+0x2a6>
  405580:	6933      	ldr	r3, [r6, #16]
  405582:	6103      	str	r3, [r0, #16]
  405584:	6973      	ldr	r3, [r6, #20]
  405586:	6143      	str	r3, [r0, #20]
  405588:	f106 0218 	add.w	r2, r6, #24
  40558c:	f100 0318 	add.w	r3, r0, #24
  405590:	e697      	b.n	4052c2 <_realloc_r+0x8a>
  405592:	bf00      	nop
  405594:	2040043c 	.word	0x2040043c
  405598:	68b1      	ldr	r1, [r6, #8]
  40559a:	f8ca 1010 	str.w	r1, [sl, #16]
  40559e:	68f1      	ldr	r1, [r6, #12]
  4055a0:	f8ca 1014 	str.w	r1, [sl, #20]
  4055a4:	2a24      	cmp	r2, #36	; 0x24
  4055a6:	d00f      	beq.n	4055c8 <_realloc_r+0x390>
  4055a8:	3610      	adds	r6, #16
  4055aa:	f10a 0218 	add.w	r2, sl, #24
  4055ae:	e6cb      	b.n	405348 <_realloc_r+0x110>
  4055b0:	6933      	ldr	r3, [r6, #16]
  4055b2:	f8ca 3018 	str.w	r3, [sl, #24]
  4055b6:	6973      	ldr	r3, [r6, #20]
  4055b8:	f8ca 301c 	str.w	r3, [sl, #28]
  4055bc:	3618      	adds	r6, #24
  4055be:	f10a 0320 	add.w	r3, sl, #32
  4055c2:	e78c      	b.n	4054de <_realloc_r+0x2a6>
  4055c4:	463a      	mov	r2, r7
  4055c6:	e764      	b.n	405492 <_realloc_r+0x25a>
  4055c8:	6932      	ldr	r2, [r6, #16]
  4055ca:	f8ca 2018 	str.w	r2, [sl, #24]
  4055ce:	6972      	ldr	r2, [r6, #20]
  4055d0:	f8ca 201c 	str.w	r2, [sl, #28]
  4055d4:	3618      	adds	r6, #24
  4055d6:	f10a 0220 	add.w	r2, sl, #32
  4055da:	e6b5      	b.n	405348 <_realloc_r+0x110>
  4055dc:	4631      	mov	r1, r6
  4055de:	4638      	mov	r0, r7
  4055e0:	9301      	str	r3, [sp, #4]
  4055e2:	f7ff fdc5 	bl	405170 <memmove>
  4055e6:	9b01      	ldr	r3, [sp, #4]
  4055e8:	e759      	b.n	40549e <_realloc_r+0x266>
  4055ea:	68b1      	ldr	r1, [r6, #8]
  4055ec:	f8ca 1010 	str.w	r1, [sl, #16]
  4055f0:	68f1      	ldr	r1, [r6, #12]
  4055f2:	f8ca 1014 	str.w	r1, [sl, #20]
  4055f6:	2a24      	cmp	r2, #36	; 0x24
  4055f8:	d003      	beq.n	405602 <_realloc_r+0x3ca>
  4055fa:	3610      	adds	r6, #16
  4055fc:	f10a 0218 	add.w	r2, sl, #24
  405600:	e747      	b.n	405492 <_realloc_r+0x25a>
  405602:	6932      	ldr	r2, [r6, #16]
  405604:	f8ca 2018 	str.w	r2, [sl, #24]
  405608:	6972      	ldr	r2, [r6, #20]
  40560a:	f8ca 201c 	str.w	r2, [sl, #28]
  40560e:	3618      	adds	r6, #24
  405610:	f10a 0220 	add.w	r2, sl, #32
  405614:	e73d      	b.n	405492 <_realloc_r+0x25a>
  405616:	bf00      	nop

00405618 <__sread>:
  405618:	b510      	push	{r4, lr}
  40561a:	460c      	mov	r4, r1
  40561c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405620:	f000 f9c4 	bl	4059ac <_read_r>
  405624:	2800      	cmp	r0, #0
  405626:	db03      	blt.n	405630 <__sread+0x18>
  405628:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40562a:	4403      	add	r3, r0
  40562c:	6523      	str	r3, [r4, #80]	; 0x50
  40562e:	bd10      	pop	{r4, pc}
  405630:	89a3      	ldrh	r3, [r4, #12]
  405632:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405636:	81a3      	strh	r3, [r4, #12]
  405638:	bd10      	pop	{r4, pc}
  40563a:	bf00      	nop

0040563c <__swrite>:
  40563c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405640:	4616      	mov	r6, r2
  405642:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  405646:	461f      	mov	r7, r3
  405648:	05d3      	lsls	r3, r2, #23
  40564a:	460c      	mov	r4, r1
  40564c:	4605      	mov	r5, r0
  40564e:	d507      	bpl.n	405660 <__swrite+0x24>
  405650:	2200      	movs	r2, #0
  405652:	2302      	movs	r3, #2
  405654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405658:	f000 f992 	bl	405980 <_lseek_r>
  40565c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405660:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405664:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405668:	81a2      	strh	r2, [r4, #12]
  40566a:	463b      	mov	r3, r7
  40566c:	4632      	mov	r2, r6
  40566e:	4628      	mov	r0, r5
  405670:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405674:	f000 b8a2 	b.w	4057bc <_write_r>

00405678 <__sseek>:
  405678:	b510      	push	{r4, lr}
  40567a:	460c      	mov	r4, r1
  40567c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405680:	f000 f97e 	bl	405980 <_lseek_r>
  405684:	89a3      	ldrh	r3, [r4, #12]
  405686:	1c42      	adds	r2, r0, #1
  405688:	bf0e      	itee	eq
  40568a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40568e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  405692:	6520      	strne	r0, [r4, #80]	; 0x50
  405694:	81a3      	strh	r3, [r4, #12]
  405696:	bd10      	pop	{r4, pc}

00405698 <__sclose>:
  405698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40569c:	f000 b8f6 	b.w	40588c <_close_r>

004056a0 <__swbuf_r>:
  4056a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4056a2:	460e      	mov	r6, r1
  4056a4:	4614      	mov	r4, r2
  4056a6:	4607      	mov	r7, r0
  4056a8:	b110      	cbz	r0, 4056b0 <__swbuf_r+0x10>
  4056aa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4056ac:	2b00      	cmp	r3, #0
  4056ae:	d04a      	beq.n	405746 <__swbuf_r+0xa6>
  4056b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4056b4:	69a3      	ldr	r3, [r4, #24]
  4056b6:	60a3      	str	r3, [r4, #8]
  4056b8:	b291      	uxth	r1, r2
  4056ba:	0708      	lsls	r0, r1, #28
  4056bc:	d538      	bpl.n	405730 <__swbuf_r+0x90>
  4056be:	6923      	ldr	r3, [r4, #16]
  4056c0:	2b00      	cmp	r3, #0
  4056c2:	d035      	beq.n	405730 <__swbuf_r+0x90>
  4056c4:	0489      	lsls	r1, r1, #18
  4056c6:	b2f5      	uxtb	r5, r6
  4056c8:	d515      	bpl.n	4056f6 <__swbuf_r+0x56>
  4056ca:	6822      	ldr	r2, [r4, #0]
  4056cc:	6961      	ldr	r1, [r4, #20]
  4056ce:	1ad3      	subs	r3, r2, r3
  4056d0:	428b      	cmp	r3, r1
  4056d2:	da1c      	bge.n	40570e <__swbuf_r+0x6e>
  4056d4:	3301      	adds	r3, #1
  4056d6:	68a1      	ldr	r1, [r4, #8]
  4056d8:	1c50      	adds	r0, r2, #1
  4056da:	3901      	subs	r1, #1
  4056dc:	60a1      	str	r1, [r4, #8]
  4056de:	6020      	str	r0, [r4, #0]
  4056e0:	7016      	strb	r6, [r2, #0]
  4056e2:	6962      	ldr	r2, [r4, #20]
  4056e4:	429a      	cmp	r2, r3
  4056e6:	d01a      	beq.n	40571e <__swbuf_r+0x7e>
  4056e8:	89a3      	ldrh	r3, [r4, #12]
  4056ea:	07db      	lsls	r3, r3, #31
  4056ec:	d501      	bpl.n	4056f2 <__swbuf_r+0x52>
  4056ee:	2d0a      	cmp	r5, #10
  4056f0:	d015      	beq.n	40571e <__swbuf_r+0x7e>
  4056f2:	4628      	mov	r0, r5
  4056f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4056f6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4056f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4056fc:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  405700:	81a2      	strh	r2, [r4, #12]
  405702:	6822      	ldr	r2, [r4, #0]
  405704:	6661      	str	r1, [r4, #100]	; 0x64
  405706:	6961      	ldr	r1, [r4, #20]
  405708:	1ad3      	subs	r3, r2, r3
  40570a:	428b      	cmp	r3, r1
  40570c:	dbe2      	blt.n	4056d4 <__swbuf_r+0x34>
  40570e:	4621      	mov	r1, r4
  405710:	4638      	mov	r0, r7
  405712:	f7ff f86b 	bl	4047ec <_fflush_r>
  405716:	b940      	cbnz	r0, 40572a <__swbuf_r+0x8a>
  405718:	6822      	ldr	r2, [r4, #0]
  40571a:	2301      	movs	r3, #1
  40571c:	e7db      	b.n	4056d6 <__swbuf_r+0x36>
  40571e:	4621      	mov	r1, r4
  405720:	4638      	mov	r0, r7
  405722:	f7ff f863 	bl	4047ec <_fflush_r>
  405726:	2800      	cmp	r0, #0
  405728:	d0e3      	beq.n	4056f2 <__swbuf_r+0x52>
  40572a:	f04f 30ff 	mov.w	r0, #4294967295
  40572e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405730:	4621      	mov	r1, r4
  405732:	4638      	mov	r0, r7
  405734:	f7fe ff42 	bl	4045bc <__swsetup_r>
  405738:	2800      	cmp	r0, #0
  40573a:	d1f6      	bne.n	40572a <__swbuf_r+0x8a>
  40573c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405740:	6923      	ldr	r3, [r4, #16]
  405742:	b291      	uxth	r1, r2
  405744:	e7be      	b.n	4056c4 <__swbuf_r+0x24>
  405746:	f7ff f8e5 	bl	404914 <__sinit>
  40574a:	e7b1      	b.n	4056b0 <__swbuf_r+0x10>

0040574c <_wcrtomb_r>:
  40574c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405750:	4605      	mov	r5, r0
  405752:	b086      	sub	sp, #24
  405754:	461e      	mov	r6, r3
  405756:	460c      	mov	r4, r1
  405758:	b1a1      	cbz	r1, 405784 <_wcrtomb_r+0x38>
  40575a:	4b10      	ldr	r3, [pc, #64]	; (40579c <_wcrtomb_r+0x50>)
  40575c:	4617      	mov	r7, r2
  40575e:	f8d3 8000 	ldr.w	r8, [r3]
  405762:	f7ff fc35 	bl	404fd0 <__locale_charset>
  405766:	9600      	str	r6, [sp, #0]
  405768:	4603      	mov	r3, r0
  40576a:	463a      	mov	r2, r7
  40576c:	4621      	mov	r1, r4
  40576e:	4628      	mov	r0, r5
  405770:	47c0      	blx	r8
  405772:	1c43      	adds	r3, r0, #1
  405774:	d103      	bne.n	40577e <_wcrtomb_r+0x32>
  405776:	2200      	movs	r2, #0
  405778:	238a      	movs	r3, #138	; 0x8a
  40577a:	6032      	str	r2, [r6, #0]
  40577c:	602b      	str	r3, [r5, #0]
  40577e:	b006      	add	sp, #24
  405780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405784:	4b05      	ldr	r3, [pc, #20]	; (40579c <_wcrtomb_r+0x50>)
  405786:	681f      	ldr	r7, [r3, #0]
  405788:	f7ff fc22 	bl	404fd0 <__locale_charset>
  40578c:	9600      	str	r6, [sp, #0]
  40578e:	4603      	mov	r3, r0
  405790:	4622      	mov	r2, r4
  405792:	a903      	add	r1, sp, #12
  405794:	4628      	mov	r0, r5
  405796:	47b8      	blx	r7
  405798:	e7eb      	b.n	405772 <_wcrtomb_r+0x26>
  40579a:	bf00      	nop
  40579c:	20400870 	.word	0x20400870

004057a0 <__ascii_wctomb>:
  4057a0:	b121      	cbz	r1, 4057ac <__ascii_wctomb+0xc>
  4057a2:	2aff      	cmp	r2, #255	; 0xff
  4057a4:	d804      	bhi.n	4057b0 <__ascii_wctomb+0x10>
  4057a6:	700a      	strb	r2, [r1, #0]
  4057a8:	2001      	movs	r0, #1
  4057aa:	4770      	bx	lr
  4057ac:	4608      	mov	r0, r1
  4057ae:	4770      	bx	lr
  4057b0:	238a      	movs	r3, #138	; 0x8a
  4057b2:	6003      	str	r3, [r0, #0]
  4057b4:	f04f 30ff 	mov.w	r0, #4294967295
  4057b8:	4770      	bx	lr
  4057ba:	bf00      	nop

004057bc <_write_r>:
  4057bc:	b570      	push	{r4, r5, r6, lr}
  4057be:	460d      	mov	r5, r1
  4057c0:	4c08      	ldr	r4, [pc, #32]	; (4057e4 <_write_r+0x28>)
  4057c2:	4611      	mov	r1, r2
  4057c4:	4606      	mov	r6, r0
  4057c6:	461a      	mov	r2, r3
  4057c8:	4628      	mov	r0, r5
  4057ca:	2300      	movs	r3, #0
  4057cc:	6023      	str	r3, [r4, #0]
  4057ce:	f7fa fd3b 	bl	400248 <_write>
  4057d2:	1c43      	adds	r3, r0, #1
  4057d4:	d000      	beq.n	4057d8 <_write_r+0x1c>
  4057d6:	bd70      	pop	{r4, r5, r6, pc}
  4057d8:	6823      	ldr	r3, [r4, #0]
  4057da:	2b00      	cmp	r3, #0
  4057dc:	d0fb      	beq.n	4057d6 <_write_r+0x1a>
  4057de:	6033      	str	r3, [r6, #0]
  4057e0:	bd70      	pop	{r4, r5, r6, pc}
  4057e2:	bf00      	nop
  4057e4:	20400acc 	.word	0x20400acc

004057e8 <__register_exitproc>:
  4057e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4057ec:	4c25      	ldr	r4, [pc, #148]	; (405884 <__register_exitproc+0x9c>)
  4057ee:	6825      	ldr	r5, [r4, #0]
  4057f0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4057f4:	4606      	mov	r6, r0
  4057f6:	4688      	mov	r8, r1
  4057f8:	4692      	mov	sl, r2
  4057fa:	4699      	mov	r9, r3
  4057fc:	b3c4      	cbz	r4, 405870 <__register_exitproc+0x88>
  4057fe:	6860      	ldr	r0, [r4, #4]
  405800:	281f      	cmp	r0, #31
  405802:	dc17      	bgt.n	405834 <__register_exitproc+0x4c>
  405804:	1c43      	adds	r3, r0, #1
  405806:	b176      	cbz	r6, 405826 <__register_exitproc+0x3e>
  405808:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40580c:	2201      	movs	r2, #1
  40580e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405812:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  405816:	4082      	lsls	r2, r0
  405818:	4311      	orrs	r1, r2
  40581a:	2e02      	cmp	r6, #2
  40581c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  405820:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405824:	d01e      	beq.n	405864 <__register_exitproc+0x7c>
  405826:	3002      	adds	r0, #2
  405828:	6063      	str	r3, [r4, #4]
  40582a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40582e:	2000      	movs	r0, #0
  405830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405834:	4b14      	ldr	r3, [pc, #80]	; (405888 <__register_exitproc+0xa0>)
  405836:	b303      	cbz	r3, 40587a <__register_exitproc+0x92>
  405838:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40583c:	f7fd fa54 	bl	402ce8 <malloc>
  405840:	4604      	mov	r4, r0
  405842:	b1d0      	cbz	r0, 40587a <__register_exitproc+0x92>
  405844:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405848:	2700      	movs	r7, #0
  40584a:	e880 0088 	stmia.w	r0, {r3, r7}
  40584e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405852:	4638      	mov	r0, r7
  405854:	2301      	movs	r3, #1
  405856:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40585a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40585e:	2e00      	cmp	r6, #0
  405860:	d0e1      	beq.n	405826 <__register_exitproc+0x3e>
  405862:	e7d1      	b.n	405808 <__register_exitproc+0x20>
  405864:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  405868:	430a      	orrs	r2, r1
  40586a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40586e:	e7da      	b.n	405826 <__register_exitproc+0x3e>
  405870:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405874:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405878:	e7c1      	b.n	4057fe <__register_exitproc+0x16>
  40587a:	f04f 30ff 	mov.w	r0, #4294967295
  40587e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405882:	bf00      	nop
  405884:	00405de4 	.word	0x00405de4
  405888:	00402ce9 	.word	0x00402ce9

0040588c <_close_r>:
  40588c:	b538      	push	{r3, r4, r5, lr}
  40588e:	4c07      	ldr	r4, [pc, #28]	; (4058ac <_close_r+0x20>)
  405890:	2300      	movs	r3, #0
  405892:	4605      	mov	r5, r0
  405894:	4608      	mov	r0, r1
  405896:	6023      	str	r3, [r4, #0]
  405898:	f7fb f90c 	bl	400ab4 <_close>
  40589c:	1c43      	adds	r3, r0, #1
  40589e:	d000      	beq.n	4058a2 <_close_r+0x16>
  4058a0:	bd38      	pop	{r3, r4, r5, pc}
  4058a2:	6823      	ldr	r3, [r4, #0]
  4058a4:	2b00      	cmp	r3, #0
  4058a6:	d0fb      	beq.n	4058a0 <_close_r+0x14>
  4058a8:	602b      	str	r3, [r5, #0]
  4058aa:	bd38      	pop	{r3, r4, r5, pc}
  4058ac:	20400acc 	.word	0x20400acc

004058b0 <_fclose_r>:
  4058b0:	2900      	cmp	r1, #0
  4058b2:	d03d      	beq.n	405930 <_fclose_r+0x80>
  4058b4:	b570      	push	{r4, r5, r6, lr}
  4058b6:	4605      	mov	r5, r0
  4058b8:	460c      	mov	r4, r1
  4058ba:	b108      	cbz	r0, 4058c0 <_fclose_r+0x10>
  4058bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4058be:	b37b      	cbz	r3, 405920 <_fclose_r+0x70>
  4058c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4058c4:	b90b      	cbnz	r3, 4058ca <_fclose_r+0x1a>
  4058c6:	2000      	movs	r0, #0
  4058c8:	bd70      	pop	{r4, r5, r6, pc}
  4058ca:	4621      	mov	r1, r4
  4058cc:	4628      	mov	r0, r5
  4058ce:	f7fe fee9 	bl	4046a4 <__sflush_r>
  4058d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4058d4:	4606      	mov	r6, r0
  4058d6:	b133      	cbz	r3, 4058e6 <_fclose_r+0x36>
  4058d8:	69e1      	ldr	r1, [r4, #28]
  4058da:	4628      	mov	r0, r5
  4058dc:	4798      	blx	r3
  4058de:	2800      	cmp	r0, #0
  4058e0:	bfb8      	it	lt
  4058e2:	f04f 36ff 	movlt.w	r6, #4294967295
  4058e6:	89a3      	ldrh	r3, [r4, #12]
  4058e8:	061b      	lsls	r3, r3, #24
  4058ea:	d41c      	bmi.n	405926 <_fclose_r+0x76>
  4058ec:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4058ee:	b141      	cbz	r1, 405902 <_fclose_r+0x52>
  4058f0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4058f4:	4299      	cmp	r1, r3
  4058f6:	d002      	beq.n	4058fe <_fclose_r+0x4e>
  4058f8:	4628      	mov	r0, r5
  4058fa:	f7ff f8d5 	bl	404aa8 <_free_r>
  4058fe:	2300      	movs	r3, #0
  405900:	6323      	str	r3, [r4, #48]	; 0x30
  405902:	6c61      	ldr	r1, [r4, #68]	; 0x44
  405904:	b121      	cbz	r1, 405910 <_fclose_r+0x60>
  405906:	4628      	mov	r0, r5
  405908:	f7ff f8ce 	bl	404aa8 <_free_r>
  40590c:	2300      	movs	r3, #0
  40590e:	6463      	str	r3, [r4, #68]	; 0x44
  405910:	f7ff f806 	bl	404920 <__sfp_lock_acquire>
  405914:	2300      	movs	r3, #0
  405916:	81a3      	strh	r3, [r4, #12]
  405918:	f7ff f804 	bl	404924 <__sfp_lock_release>
  40591c:	4630      	mov	r0, r6
  40591e:	bd70      	pop	{r4, r5, r6, pc}
  405920:	f7fe fff8 	bl	404914 <__sinit>
  405924:	e7cc      	b.n	4058c0 <_fclose_r+0x10>
  405926:	6921      	ldr	r1, [r4, #16]
  405928:	4628      	mov	r0, r5
  40592a:	f7ff f8bd 	bl	404aa8 <_free_r>
  40592e:	e7dd      	b.n	4058ec <_fclose_r+0x3c>
  405930:	2000      	movs	r0, #0
  405932:	4770      	bx	lr

00405934 <_fstat_r>:
  405934:	b538      	push	{r3, r4, r5, lr}
  405936:	460b      	mov	r3, r1
  405938:	4c07      	ldr	r4, [pc, #28]	; (405958 <_fstat_r+0x24>)
  40593a:	4605      	mov	r5, r0
  40593c:	4611      	mov	r1, r2
  40593e:	4618      	mov	r0, r3
  405940:	2300      	movs	r3, #0
  405942:	6023      	str	r3, [r4, #0]
  405944:	f7fb f8ba 	bl	400abc <_fstat>
  405948:	1c43      	adds	r3, r0, #1
  40594a:	d000      	beq.n	40594e <_fstat_r+0x1a>
  40594c:	bd38      	pop	{r3, r4, r5, pc}
  40594e:	6823      	ldr	r3, [r4, #0]
  405950:	2b00      	cmp	r3, #0
  405952:	d0fb      	beq.n	40594c <_fstat_r+0x18>
  405954:	602b      	str	r3, [r5, #0]
  405956:	bd38      	pop	{r3, r4, r5, pc}
  405958:	20400acc 	.word	0x20400acc

0040595c <_isatty_r>:
  40595c:	b538      	push	{r3, r4, r5, lr}
  40595e:	4c07      	ldr	r4, [pc, #28]	; (40597c <_isatty_r+0x20>)
  405960:	2300      	movs	r3, #0
  405962:	4605      	mov	r5, r0
  405964:	4608      	mov	r0, r1
  405966:	6023      	str	r3, [r4, #0]
  405968:	f7fb f8ae 	bl	400ac8 <_isatty>
  40596c:	1c43      	adds	r3, r0, #1
  40596e:	d000      	beq.n	405972 <_isatty_r+0x16>
  405970:	bd38      	pop	{r3, r4, r5, pc}
  405972:	6823      	ldr	r3, [r4, #0]
  405974:	2b00      	cmp	r3, #0
  405976:	d0fb      	beq.n	405970 <_isatty_r+0x14>
  405978:	602b      	str	r3, [r5, #0]
  40597a:	bd38      	pop	{r3, r4, r5, pc}
  40597c:	20400acc 	.word	0x20400acc

00405980 <_lseek_r>:
  405980:	b570      	push	{r4, r5, r6, lr}
  405982:	460d      	mov	r5, r1
  405984:	4c08      	ldr	r4, [pc, #32]	; (4059a8 <_lseek_r+0x28>)
  405986:	4611      	mov	r1, r2
  405988:	4606      	mov	r6, r0
  40598a:	461a      	mov	r2, r3
  40598c:	4628      	mov	r0, r5
  40598e:	2300      	movs	r3, #0
  405990:	6023      	str	r3, [r4, #0]
  405992:	f7fb f89b 	bl	400acc <_lseek>
  405996:	1c43      	adds	r3, r0, #1
  405998:	d000      	beq.n	40599c <_lseek_r+0x1c>
  40599a:	bd70      	pop	{r4, r5, r6, pc}
  40599c:	6823      	ldr	r3, [r4, #0]
  40599e:	2b00      	cmp	r3, #0
  4059a0:	d0fb      	beq.n	40599a <_lseek_r+0x1a>
  4059a2:	6033      	str	r3, [r6, #0]
  4059a4:	bd70      	pop	{r4, r5, r6, pc}
  4059a6:	bf00      	nop
  4059a8:	20400acc 	.word	0x20400acc

004059ac <_read_r>:
  4059ac:	b570      	push	{r4, r5, r6, lr}
  4059ae:	460d      	mov	r5, r1
  4059b0:	4c08      	ldr	r4, [pc, #32]	; (4059d4 <_read_r+0x28>)
  4059b2:	4611      	mov	r1, r2
  4059b4:	4606      	mov	r6, r0
  4059b6:	461a      	mov	r2, r3
  4059b8:	4628      	mov	r0, r5
  4059ba:	2300      	movs	r3, #0
  4059bc:	6023      	str	r3, [r4, #0]
  4059be:	f7fa fc25 	bl	40020c <_read>
  4059c2:	1c43      	adds	r3, r0, #1
  4059c4:	d000      	beq.n	4059c8 <_read_r+0x1c>
  4059c6:	bd70      	pop	{r4, r5, r6, pc}
  4059c8:	6823      	ldr	r3, [r4, #0]
  4059ca:	2b00      	cmp	r3, #0
  4059cc:	d0fb      	beq.n	4059c6 <_read_r+0x1a>
  4059ce:	6033      	str	r3, [r6, #0]
  4059d0:	bd70      	pop	{r4, r5, r6, pc}
  4059d2:	bf00      	nop
  4059d4:	20400acc 	.word	0x20400acc

004059d8 <__aeabi_uldivmod>:
  4059d8:	b953      	cbnz	r3, 4059f0 <__aeabi_uldivmod+0x18>
  4059da:	b94a      	cbnz	r2, 4059f0 <__aeabi_uldivmod+0x18>
  4059dc:	2900      	cmp	r1, #0
  4059de:	bf08      	it	eq
  4059e0:	2800      	cmpeq	r0, #0
  4059e2:	bf1c      	itt	ne
  4059e4:	f04f 31ff 	movne.w	r1, #4294967295
  4059e8:	f04f 30ff 	movne.w	r0, #4294967295
  4059ec:	f000 b97e 	b.w	405cec <__aeabi_idiv0>
  4059f0:	f1ad 0c08 	sub.w	ip, sp, #8
  4059f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4059f8:	f000 f806 	bl	405a08 <__udivmoddi4>
  4059fc:	f8dd e004 	ldr.w	lr, [sp, #4]
  405a00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405a04:	b004      	add	sp, #16
  405a06:	4770      	bx	lr

00405a08 <__udivmoddi4>:
  405a08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405a0c:	468c      	mov	ip, r1
  405a0e:	460e      	mov	r6, r1
  405a10:	4604      	mov	r4, r0
  405a12:	9d08      	ldr	r5, [sp, #32]
  405a14:	2b00      	cmp	r3, #0
  405a16:	d150      	bne.n	405aba <__udivmoddi4+0xb2>
  405a18:	428a      	cmp	r2, r1
  405a1a:	4617      	mov	r7, r2
  405a1c:	d96c      	bls.n	405af8 <__udivmoddi4+0xf0>
  405a1e:	fab2 fe82 	clz	lr, r2
  405a22:	f1be 0f00 	cmp.w	lr, #0
  405a26:	d00b      	beq.n	405a40 <__udivmoddi4+0x38>
  405a28:	f1ce 0420 	rsb	r4, lr, #32
  405a2c:	fa20 f404 	lsr.w	r4, r0, r4
  405a30:	fa01 f60e 	lsl.w	r6, r1, lr
  405a34:	ea44 0c06 	orr.w	ip, r4, r6
  405a38:	fa02 f70e 	lsl.w	r7, r2, lr
  405a3c:	fa00 f40e 	lsl.w	r4, r0, lr
  405a40:	ea4f 4917 	mov.w	r9, r7, lsr #16
  405a44:	0c22      	lsrs	r2, r4, #16
  405a46:	fbbc f0f9 	udiv	r0, ip, r9
  405a4a:	fa1f f887 	uxth.w	r8, r7
  405a4e:	fb09 c610 	mls	r6, r9, r0, ip
  405a52:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  405a56:	fb00 f308 	mul.w	r3, r0, r8
  405a5a:	42b3      	cmp	r3, r6
  405a5c:	d909      	bls.n	405a72 <__udivmoddi4+0x6a>
  405a5e:	19f6      	adds	r6, r6, r7
  405a60:	f100 32ff 	add.w	r2, r0, #4294967295
  405a64:	f080 8122 	bcs.w	405cac <__udivmoddi4+0x2a4>
  405a68:	42b3      	cmp	r3, r6
  405a6a:	f240 811f 	bls.w	405cac <__udivmoddi4+0x2a4>
  405a6e:	3802      	subs	r0, #2
  405a70:	443e      	add	r6, r7
  405a72:	1af6      	subs	r6, r6, r3
  405a74:	b2a2      	uxth	r2, r4
  405a76:	fbb6 f3f9 	udiv	r3, r6, r9
  405a7a:	fb09 6613 	mls	r6, r9, r3, r6
  405a7e:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  405a82:	fb03 f808 	mul.w	r8, r3, r8
  405a86:	45a0      	cmp	r8, r4
  405a88:	d909      	bls.n	405a9e <__udivmoddi4+0x96>
  405a8a:	19e4      	adds	r4, r4, r7
  405a8c:	f103 32ff 	add.w	r2, r3, #4294967295
  405a90:	f080 810a 	bcs.w	405ca8 <__udivmoddi4+0x2a0>
  405a94:	45a0      	cmp	r8, r4
  405a96:	f240 8107 	bls.w	405ca8 <__udivmoddi4+0x2a0>
  405a9a:	3b02      	subs	r3, #2
  405a9c:	443c      	add	r4, r7
  405a9e:	ebc8 0404 	rsb	r4, r8, r4
  405aa2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  405aa6:	2100      	movs	r1, #0
  405aa8:	2d00      	cmp	r5, #0
  405aaa:	d062      	beq.n	405b72 <__udivmoddi4+0x16a>
  405aac:	fa24 f40e 	lsr.w	r4, r4, lr
  405ab0:	2300      	movs	r3, #0
  405ab2:	602c      	str	r4, [r5, #0]
  405ab4:	606b      	str	r3, [r5, #4]
  405ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405aba:	428b      	cmp	r3, r1
  405abc:	d907      	bls.n	405ace <__udivmoddi4+0xc6>
  405abe:	2d00      	cmp	r5, #0
  405ac0:	d055      	beq.n	405b6e <__udivmoddi4+0x166>
  405ac2:	2100      	movs	r1, #0
  405ac4:	e885 0041 	stmia.w	r5, {r0, r6}
  405ac8:	4608      	mov	r0, r1
  405aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405ace:	fab3 f183 	clz	r1, r3
  405ad2:	2900      	cmp	r1, #0
  405ad4:	f040 8090 	bne.w	405bf8 <__udivmoddi4+0x1f0>
  405ad8:	42b3      	cmp	r3, r6
  405ada:	d302      	bcc.n	405ae2 <__udivmoddi4+0xda>
  405adc:	4282      	cmp	r2, r0
  405ade:	f200 80f8 	bhi.w	405cd2 <__udivmoddi4+0x2ca>
  405ae2:	1a84      	subs	r4, r0, r2
  405ae4:	eb66 0603 	sbc.w	r6, r6, r3
  405ae8:	2001      	movs	r0, #1
  405aea:	46b4      	mov	ip, r6
  405aec:	2d00      	cmp	r5, #0
  405aee:	d040      	beq.n	405b72 <__udivmoddi4+0x16a>
  405af0:	e885 1010 	stmia.w	r5, {r4, ip}
  405af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405af8:	b912      	cbnz	r2, 405b00 <__udivmoddi4+0xf8>
  405afa:	2701      	movs	r7, #1
  405afc:	fbb7 f7f2 	udiv	r7, r7, r2
  405b00:	fab7 fe87 	clz	lr, r7
  405b04:	f1be 0f00 	cmp.w	lr, #0
  405b08:	d135      	bne.n	405b76 <__udivmoddi4+0x16e>
  405b0a:	1bf3      	subs	r3, r6, r7
  405b0c:	ea4f 4817 	mov.w	r8, r7, lsr #16
  405b10:	fa1f fc87 	uxth.w	ip, r7
  405b14:	2101      	movs	r1, #1
  405b16:	fbb3 f0f8 	udiv	r0, r3, r8
  405b1a:	0c22      	lsrs	r2, r4, #16
  405b1c:	fb08 3610 	mls	r6, r8, r0, r3
  405b20:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  405b24:	fb0c f300 	mul.w	r3, ip, r0
  405b28:	42b3      	cmp	r3, r6
  405b2a:	d907      	bls.n	405b3c <__udivmoddi4+0x134>
  405b2c:	19f6      	adds	r6, r6, r7
  405b2e:	f100 32ff 	add.w	r2, r0, #4294967295
  405b32:	d202      	bcs.n	405b3a <__udivmoddi4+0x132>
  405b34:	42b3      	cmp	r3, r6
  405b36:	f200 80ce 	bhi.w	405cd6 <__udivmoddi4+0x2ce>
  405b3a:	4610      	mov	r0, r2
  405b3c:	1af6      	subs	r6, r6, r3
  405b3e:	b2a2      	uxth	r2, r4
  405b40:	fbb6 f3f8 	udiv	r3, r6, r8
  405b44:	fb08 6613 	mls	r6, r8, r3, r6
  405b48:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  405b4c:	fb0c fc03 	mul.w	ip, ip, r3
  405b50:	45a4      	cmp	ip, r4
  405b52:	d907      	bls.n	405b64 <__udivmoddi4+0x15c>
  405b54:	19e4      	adds	r4, r4, r7
  405b56:	f103 32ff 	add.w	r2, r3, #4294967295
  405b5a:	d202      	bcs.n	405b62 <__udivmoddi4+0x15a>
  405b5c:	45a4      	cmp	ip, r4
  405b5e:	f200 80b5 	bhi.w	405ccc <__udivmoddi4+0x2c4>
  405b62:	4613      	mov	r3, r2
  405b64:	ebcc 0404 	rsb	r4, ip, r4
  405b68:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  405b6c:	e79c      	b.n	405aa8 <__udivmoddi4+0xa0>
  405b6e:	4629      	mov	r1, r5
  405b70:	4628      	mov	r0, r5
  405b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405b76:	f1ce 0120 	rsb	r1, lr, #32
  405b7a:	fa06 f30e 	lsl.w	r3, r6, lr
  405b7e:	fa07 f70e 	lsl.w	r7, r7, lr
  405b82:	fa20 f901 	lsr.w	r9, r0, r1
  405b86:	ea4f 4817 	mov.w	r8, r7, lsr #16
  405b8a:	40ce      	lsrs	r6, r1
  405b8c:	ea49 0903 	orr.w	r9, r9, r3
  405b90:	fbb6 faf8 	udiv	sl, r6, r8
  405b94:	ea4f 4419 	mov.w	r4, r9, lsr #16
  405b98:	fb08 661a 	mls	r6, r8, sl, r6
  405b9c:	fa1f fc87 	uxth.w	ip, r7
  405ba0:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  405ba4:	fb0a f20c 	mul.w	r2, sl, ip
  405ba8:	429a      	cmp	r2, r3
  405baa:	fa00 f40e 	lsl.w	r4, r0, lr
  405bae:	d90a      	bls.n	405bc6 <__udivmoddi4+0x1be>
  405bb0:	19db      	adds	r3, r3, r7
  405bb2:	f10a 31ff 	add.w	r1, sl, #4294967295
  405bb6:	f080 8087 	bcs.w	405cc8 <__udivmoddi4+0x2c0>
  405bba:	429a      	cmp	r2, r3
  405bbc:	f240 8084 	bls.w	405cc8 <__udivmoddi4+0x2c0>
  405bc0:	f1aa 0a02 	sub.w	sl, sl, #2
  405bc4:	443b      	add	r3, r7
  405bc6:	1a9b      	subs	r3, r3, r2
  405bc8:	fa1f f989 	uxth.w	r9, r9
  405bcc:	fbb3 f1f8 	udiv	r1, r3, r8
  405bd0:	fb08 3311 	mls	r3, r8, r1, r3
  405bd4:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  405bd8:	fb01 f60c 	mul.w	r6, r1, ip
  405bdc:	429e      	cmp	r6, r3
  405bde:	d907      	bls.n	405bf0 <__udivmoddi4+0x1e8>
  405be0:	19db      	adds	r3, r3, r7
  405be2:	f101 32ff 	add.w	r2, r1, #4294967295
  405be6:	d26b      	bcs.n	405cc0 <__udivmoddi4+0x2b8>
  405be8:	429e      	cmp	r6, r3
  405bea:	d969      	bls.n	405cc0 <__udivmoddi4+0x2b8>
  405bec:	3902      	subs	r1, #2
  405bee:	443b      	add	r3, r7
  405bf0:	1b9b      	subs	r3, r3, r6
  405bf2:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  405bf6:	e78e      	b.n	405b16 <__udivmoddi4+0x10e>
  405bf8:	f1c1 0e20 	rsb	lr, r1, #32
  405bfc:	fa22 f40e 	lsr.w	r4, r2, lr
  405c00:	408b      	lsls	r3, r1
  405c02:	4323      	orrs	r3, r4
  405c04:	fa20 f70e 	lsr.w	r7, r0, lr
  405c08:	fa06 f401 	lsl.w	r4, r6, r1
  405c0c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  405c10:	fa26 f60e 	lsr.w	r6, r6, lr
  405c14:	433c      	orrs	r4, r7
  405c16:	fbb6 f9fc 	udiv	r9, r6, ip
  405c1a:	0c27      	lsrs	r7, r4, #16
  405c1c:	fb0c 6619 	mls	r6, ip, r9, r6
  405c20:	fa1f f883 	uxth.w	r8, r3
  405c24:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  405c28:	fb09 f708 	mul.w	r7, r9, r8
  405c2c:	42b7      	cmp	r7, r6
  405c2e:	fa02 f201 	lsl.w	r2, r2, r1
  405c32:	fa00 fa01 	lsl.w	sl, r0, r1
  405c36:	d908      	bls.n	405c4a <__udivmoddi4+0x242>
  405c38:	18f6      	adds	r6, r6, r3
  405c3a:	f109 30ff 	add.w	r0, r9, #4294967295
  405c3e:	d241      	bcs.n	405cc4 <__udivmoddi4+0x2bc>
  405c40:	42b7      	cmp	r7, r6
  405c42:	d93f      	bls.n	405cc4 <__udivmoddi4+0x2bc>
  405c44:	f1a9 0902 	sub.w	r9, r9, #2
  405c48:	441e      	add	r6, r3
  405c4a:	1bf6      	subs	r6, r6, r7
  405c4c:	b2a0      	uxth	r0, r4
  405c4e:	fbb6 f4fc 	udiv	r4, r6, ip
  405c52:	fb0c 6614 	mls	r6, ip, r4, r6
  405c56:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  405c5a:	fb04 f808 	mul.w	r8, r4, r8
  405c5e:	45b8      	cmp	r8, r7
  405c60:	d907      	bls.n	405c72 <__udivmoddi4+0x26a>
  405c62:	18ff      	adds	r7, r7, r3
  405c64:	f104 30ff 	add.w	r0, r4, #4294967295
  405c68:	d228      	bcs.n	405cbc <__udivmoddi4+0x2b4>
  405c6a:	45b8      	cmp	r8, r7
  405c6c:	d926      	bls.n	405cbc <__udivmoddi4+0x2b4>
  405c6e:	3c02      	subs	r4, #2
  405c70:	441f      	add	r7, r3
  405c72:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  405c76:	ebc8 0707 	rsb	r7, r8, r7
  405c7a:	fba0 8902 	umull	r8, r9, r0, r2
  405c7e:	454f      	cmp	r7, r9
  405c80:	4644      	mov	r4, r8
  405c82:	464e      	mov	r6, r9
  405c84:	d314      	bcc.n	405cb0 <__udivmoddi4+0x2a8>
  405c86:	d029      	beq.n	405cdc <__udivmoddi4+0x2d4>
  405c88:	b365      	cbz	r5, 405ce4 <__udivmoddi4+0x2dc>
  405c8a:	ebba 0304 	subs.w	r3, sl, r4
  405c8e:	eb67 0706 	sbc.w	r7, r7, r6
  405c92:	fa07 fe0e 	lsl.w	lr, r7, lr
  405c96:	40cb      	lsrs	r3, r1
  405c98:	40cf      	lsrs	r7, r1
  405c9a:	ea4e 0303 	orr.w	r3, lr, r3
  405c9e:	e885 0088 	stmia.w	r5, {r3, r7}
  405ca2:	2100      	movs	r1, #0
  405ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405ca8:	4613      	mov	r3, r2
  405caa:	e6f8      	b.n	405a9e <__udivmoddi4+0x96>
  405cac:	4610      	mov	r0, r2
  405cae:	e6e0      	b.n	405a72 <__udivmoddi4+0x6a>
  405cb0:	ebb8 0402 	subs.w	r4, r8, r2
  405cb4:	eb69 0603 	sbc.w	r6, r9, r3
  405cb8:	3801      	subs	r0, #1
  405cba:	e7e5      	b.n	405c88 <__udivmoddi4+0x280>
  405cbc:	4604      	mov	r4, r0
  405cbe:	e7d8      	b.n	405c72 <__udivmoddi4+0x26a>
  405cc0:	4611      	mov	r1, r2
  405cc2:	e795      	b.n	405bf0 <__udivmoddi4+0x1e8>
  405cc4:	4681      	mov	r9, r0
  405cc6:	e7c0      	b.n	405c4a <__udivmoddi4+0x242>
  405cc8:	468a      	mov	sl, r1
  405cca:	e77c      	b.n	405bc6 <__udivmoddi4+0x1be>
  405ccc:	3b02      	subs	r3, #2
  405cce:	443c      	add	r4, r7
  405cd0:	e748      	b.n	405b64 <__udivmoddi4+0x15c>
  405cd2:	4608      	mov	r0, r1
  405cd4:	e70a      	b.n	405aec <__udivmoddi4+0xe4>
  405cd6:	3802      	subs	r0, #2
  405cd8:	443e      	add	r6, r7
  405cda:	e72f      	b.n	405b3c <__udivmoddi4+0x134>
  405cdc:	45c2      	cmp	sl, r8
  405cde:	d3e7      	bcc.n	405cb0 <__udivmoddi4+0x2a8>
  405ce0:	463e      	mov	r6, r7
  405ce2:	e7d1      	b.n	405c88 <__udivmoddi4+0x280>
  405ce4:	4629      	mov	r1, r5
  405ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405cea:	bf00      	nop

00405cec <__aeabi_idiv0>:
  405cec:	4770      	bx	lr
  405cee:	bf00      	nop
  405cf0:	454c4449 	.word	0x454c4449
  405cf4:	00000000 	.word	0x00000000
  405cf8:	09632509 	.word	0x09632509
  405cfc:	25097525 	.word	0x25097525
  405d00:	75250975 	.word	0x75250975
  405d04:	00000a0d 	.word	0x00000a0d
  405d08:	51726d54 	.word	0x51726d54
  405d0c:	00000000 	.word	0x00000000
  405d10:	20726d54 	.word	0x20726d54
  405d14:	00637653 	.word	0x00637653
  405d18:	72657061 	.word	0x72657061
  405d1c:	6f646174 	.word	0x6f646174
  405d20:	000a2120 	.word	0x000a2120
  405d24:	63617473 	.word	0x63617473
  405d28:	766f206b 	.word	0x766f206b
  405d2c:	6c667265 	.word	0x6c667265
  405d30:	2520776f 	.word	0x2520776f
  405d34:	73252078 	.word	0x73252078
  405d38:	00000a0d 	.word	0x00000a0d
  405d3c:	46202d2d 	.word	0x46202d2d
  405d40:	72656572 	.word	0x72656572
  405d44:	20736f74 	.word	0x20736f74
  405d48:	6d617845 	.word	0x6d617845
  405d4c:	20656c70 	.word	0x20656c70
  405d50:	0d0a2d2d 	.word	0x0d0a2d2d
  405d54:	00000000 	.word	0x00000000
  405d58:	454d4153 	.word	0x454d4153
  405d5c:	582d3037 	.word	0x582d3037
  405d60:	00444c50 	.word	0x00444c50
  405d64:	25202d2d 	.word	0x25202d2d
  405d68:	000d0a73 	.word	0x000d0a73
  405d6c:	343a3032 	.word	0x343a3032
  405d70:	34343a31 	.word	0x34343a31
  405d74:	00000000 	.word	0x00000000
  405d78:	2079614d 	.word	0x2079614d
  405d7c:	32203232 	.word	0x32203232
  405d80:	00373130 	.word	0x00373130
  405d84:	43202d2d 	.word	0x43202d2d
  405d88:	69706d6f 	.word	0x69706d6f
  405d8c:	3a64656c 	.word	0x3a64656c
  405d90:	20732520 	.word	0x20732520
  405d94:	2d207325 	.word	0x2d207325
  405d98:	000d0a2d 	.word	0x000d0a2d
  405d9c:	0064654c 	.word	0x0064654c
  405da0:	6c696146 	.word	0x6c696146
  405da4:	74206465 	.word	0x74206465
  405da8:	7263206f 	.word	0x7263206f
  405dac:	65746165 	.word	0x65746165
  405db0:	73657420 	.word	0x73657420
  405db4:	656c2074 	.word	0x656c2074
  405db8:	61742064 	.word	0x61742064
  405dbc:	0a0d6b73 	.word	0x0a0d6b73
  405dc0:	00000000 	.word	0x00000000
  405dc4:	3164654c 	.word	0x3164654c
  405dc8:	00000000 	.word	0x00000000
  405dcc:	3264654c 	.word	0x3264654c
  405dd0:	00000000 	.word	0x00000000
  405dd4:	3364654c 	.word	0x3364654c
  405dd8:	00000000 	.word	0x00000000
  405ddc:	006e7442 	.word	0x006e7442
  405de0:	00000043 	.word	0x00000043

00405de4 <_global_impure_ptr>:
  405de4:	20400010                                ..@ 

00405de8 <zeroes.6993>:
  405de8:	30303030 30303030 30303030 30303030     0000000000000000
  405df8:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  405e08:	00000000 33323130 37363534 62613938     ....0123456789ab
  405e18:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00405e28 <blanks.6992>:
  405e28:	20202020 20202020 20202020 20202020                     

00405e38 <_init>:
  405e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405e3a:	bf00      	nop
  405e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405e3e:	bc08      	pop	{r3}
  405e40:	469e      	mov	lr, r3
  405e42:	4770      	bx	lr

00405e44 <__init_array_start>:
  405e44:	00404685 	.word	0x00404685

00405e48 <__frame_dummy_init_array_entry>:
  405e48:	00400165                                e.@.

00405e4c <_fini>:
  405e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405e4e:	bf00      	nop
  405e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405e52:	bc08      	pop	{r3}
  405e54:	469e      	mov	lr, r3
  405e56:	4770      	bx	lr

00405e58 <__fini_array_start>:
  405e58:	00400141 	.word	0x00400141
