Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Master_rad\NiosII_project\arm_one_nios.qsys --block-symbol-file --output-directory=D:\Master_rad\NiosII_project\arm_one_nios --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NiosII_project/arm_one_nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led [altera_avalon_pio 17.0]
Progress: Parameterizing module led
Progress: Adding mutex_0 [altera_avalon_mutex 17.0]
Progress: Parameterizing module mutex_0
Progress: Adding nios_cpu_1 [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios_cpu_1
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding timer_0 [altera_avalon_timer 17.0]
Progress: Parameterizing module timer_0
Progress: Adding to_master [altera_avalon_pio 17.0]
Progress: Parameterizing module to_master
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: arm_one_nios.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: arm_one_nios.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: arm_one_nios.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: arm_one_nios.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: arm_one_nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: arm_one_nios.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: arm_one_nios.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: arm_one_nios.to_master: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: arm_one_nios.hps_0: Interrupt sender hps_0.h2f_gpio1_interrupt is not connected to an interrupt receiver
Warning: arm_one_nios.hps_0: Interrupt sender hps_0.h2f_gpio2_interrupt is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Master_rad\NiosII_project\arm_one_nios.qsys --synthesis=VHDL --output-directory=D:\Master_rad\NiosII_project\arm_one_nios\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NiosII_project/arm_one_nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led [altera_avalon_pio 17.0]
Progress: Parameterizing module led
Progress: Adding mutex_0 [altera_avalon_mutex 17.0]
Progress: Parameterizing module mutex_0
Progress: Adding nios_cpu_1 [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios_cpu_1
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding timer_0 [altera_avalon_timer 17.0]
Progress: Parameterizing module timer_0
Progress: Adding to_master [altera_avalon_pio 17.0]
Progress: Parameterizing module to_master
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: arm_one_nios.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: arm_one_nios.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: arm_one_nios.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: arm_one_nios.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: arm_one_nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: arm_one_nios.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: arm_one_nios.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: arm_one_nios.to_master: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: arm_one_nios.hps_0: Interrupt sender hps_0.h2f_gpio1_interrupt is not connected to an interrupt receiver
Warning: arm_one_nios.hps_0: Interrupt sender hps_0.h2f_gpio2_interrupt is not connected to an interrupt receiver
Info: arm_one_nios: Generating arm_one_nios "arm_one_nios" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Warning: hps_0.h2f_gpio0_interrupt: Cannot connect reset for irq_synchronizer.receiver
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "arm_one_nios" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'arm_one_nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=arm_one_nios_jtag_uart_0 --dir=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0001_jtag_uart_0_gen//arm_one_nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'arm_one_nios_jtag_uart_0'
Info: jtag_uart_0: "arm_one_nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: led: Starting RTL generation for module 'arm_one_nios_led'
Info: led:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_one_nios_led --dir=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0002_led_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0002_led_gen//arm_one_nios_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'arm_one_nios_led'
Info: led: "arm_one_nios" instantiated altera_avalon_pio "led"
Info: mutex_0: Starting RTL generation for module 'arm_one_nios_mutex_0'
Info: mutex_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=arm_one_nios_mutex_0 --dir=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0003_mutex_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0003_mutex_0_gen//arm_one_nios_mutex_0_component_configuration.pl  --do_build_sim=0  ]
Info: mutex_0: Done RTL generation for module 'arm_one_nios_mutex_0'
Info: mutex_0: "arm_one_nios" instantiated altera_avalon_mutex "mutex_0"
Info: nios_cpu_1: "arm_one_nios" instantiated altera_nios2_gen2 "nios_cpu_1"
Info: sdram: Starting RTL generation for module 'arm_one_nios_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=arm_one_nios_sdram --dir=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0004_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0004_sdram_gen//arm_one_nios_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'arm_one_nios_sdram'
Info: sdram: "arm_one_nios" instantiated altera_avalon_new_sdram_controller "sdram"
Info: timer_0: Starting RTL generation for module 'arm_one_nios_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=arm_one_nios_timer_0 --dir=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0005_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0005_timer_0_gen//arm_one_nios_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'arm_one_nios_timer_0'
Info: timer_0: "arm_one_nios" instantiated altera_avalon_timer "timer_0"
Info: to_master: Starting RTL generation for module 'arm_one_nios_to_master'
Info: to_master:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_one_nios_to_master --dir=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0006_to_master_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0006_to_master_gen//arm_one_nios_to_master_component_configuration.pl  --do_build_sim=0  ]
Info: to_master: Done RTL generation for module 'arm_one_nios_to_master'
Info: to_master: "arm_one_nios" instantiated altera_avalon_pio "to_master"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "arm_one_nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "arm_one_nios" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "arm_one_nios" instantiated altera_irq_mapper "irq_mapper_001"
Info: irq_mapper_002: "arm_one_nios" instantiated altera_irq_mapper "irq_mapper_002"
Info: irq_synchronizer: "arm_one_nios" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "arm_one_nios" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: cpu: Starting RTL generation for module 'arm_one_nios_nios_cpu_1_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=arm_one_nios_nios_cpu_1_cpu --dir=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/IVANAN~1/AppData/Local/Temp/alt8122_6607837963314662196.dir/0013_cpu_gen//arm_one_nios_nios_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.08.14 18:10:24 (*) Starting Nios II generation
Info: cpu: # 2019.08.14 18:10:24 (*)   Checking for plaintext license.
Info: cpu: # 2019.08.14 18:10:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2019.08.14 18:10:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.14 18:10:24 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.08.14 18:10:24 (*)   Plaintext license not found.
Info: cpu: # 2019.08.14 18:10:24 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.08.14 18:10:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2019.08.14 18:10:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.14 18:10:25 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.08.14 18:10:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.08.14 18:10:25 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.08.14 18:10:25 (*)   Creating all objects for CPU
Info: cpu: # 2019.08.14 18:10:25 (*)     Testbench
Info: cpu: # 2019.08.14 18:10:25 (*)     Instruction decoding
Info: cpu: # 2019.08.14 18:10:25 (*)       Instruction fields
Info: cpu: # 2019.08.14 18:10:25 (*)       Instruction decodes
Info: cpu: # 2019.08.14 18:10:26 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.08.14 18:10:26 (*)       Instruction controls
Info: cpu: # 2019.08.14 18:10:26 (*)     Pipeline frontend
Info: cpu: # 2019.08.14 18:10:26 (*)     Pipeline backend
Info: cpu: # 2019.08.14 18:10:28 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.08.14 18:10:30 (*)   Creating encrypted RTL
Info: cpu: # 2019.08.14 18:10:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'arm_one_nios_nios_cpu_1_cpu'
Info: cpu: "nios_cpu_1" instantiated altera_nios2_gen2_unit "cpu"
Info: nios_cpu_1_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_cpu_1_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios_cpu_1_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_cpu_1_data_master_agent"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: nios_cpu_1_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios_cpu_1_data_master_limiter"
Info: Reusing file D:/Master_rad/NiosII_project/arm_one_nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file D:/Master_rad/NiosII_project/arm_one_nios/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Master_rad/NiosII_project/arm_one_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_004"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/Master_rad/NiosII_project/arm_one_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/Master_rad/NiosII_project/arm_one_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file D:/Master_rad/NiosII_project/arm_one_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Master_rad/NiosII_project/arm_one_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Master_rad/NiosII_project/arm_one_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/Master_rad/NiosII_project/arm_one_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_004"
Info: Reusing file D:/Master_rad/NiosII_project/arm_one_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios_cpu_1_data_master_to_sdram_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios_cpu_1_data_master_to_sdram_s1_cmd_width_adapter"
Info: Reusing file D:/Master_rad/NiosII_project/arm_one_nios/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Master_rad/NiosII_project/arm_one_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: arm_one_nios: Done "arm_one_nios" with 57 modules, 129 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
