
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /scratch/unsafe/SDSoC/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/scratch/unsafe/SDSoC/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid45.seas.upenn.edu' (Linux_x86_64 version 4.12.14-lp151.28.4-default) on Sun Sep 06 01:16:31 EDT 2020
INFO: [HLS 200-10] On os "openSUSE Leap 15.1"
INFO: [HLS 200-10] In directory '/mnt/icgridio2/unsafe/ylxiao/F200905_hls/pr_flow/workspace/F002_hls_dg_reg'
Sourcing Tcl script './update_knn16_prj/update_knn16/script.tcl'
INFO: [HLS 200-10] Opening project '/mnt/icgridio2/unsafe/ylxiao/F200905_hls/pr_flow/workspace/F002_hls_dg_reg/update_knn16_prj'.
WARNING: [HLS 200-40] No /mnt/icgridio2/unsafe/ylxiao/F200905_hls/pr_flow/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16/update_knn16.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/dg_reg/host/digit_recognition_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/training_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/host/testing_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/mnt/icgridio2/unsafe/ylxiao/F200905_hls/pr_flow/workspace/F002_hls_dg_reg/update_knn16_prj/update_knn16'.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/dg_reg/host/utils.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 933.000 ; gain = 526.211 ; free physical = 119081 ; free virtual = 142205
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 933.000 ; gain = 526.211 ; free physical = 119081 ; free virtual = 142205
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'update_knn16' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6919).
INFO: [XFORM 203-603] Inlining function 'knn_vote_small' into 'update_knn16' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6934).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:01:08 . Memory (MB): peak = 933.000 ; gain = 526.211 ; free physical = 119045 ; free virtual = 142170
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'update_knn16' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6919) automatically.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6900: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 933.000 ; gain = 526.211 ; free physical = 119042 ; free virtual = 142169
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6916) in function 'update_knn16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4457) in function 'update_knn16' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19:28).
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6897) in function 'update_knn16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'SET_KNN_SET' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6906) in function 'update_knn16' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'FIND_MAX_DIST' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4140) in function 'update_knn16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'INSERTION_SORT_INNER' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4461) in function 'update_knn16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'INSERT' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4472) in function 'update_knn16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6938) in function 'update_knn16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:19) in function 'popcount' completely with a factor of 196.
INFO: [XFORM 203-101] Partitioning array 'knn_set'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6884) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6885) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4457:6) to (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4456:50) in function 'update_knn16'... converting 9 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.6i32P.i3' into 'update_knn16' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6934).
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:22:14)...195 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:01:13 . Memory (MB): peak = 933.000 ; gain = 526.211 ; free physical = 118977 ; free virtual = 142109
INFO: [XFORM 203-541] Flattening a loop nest 'TRAINING_LOOP' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6913:5) in function 'update_knn16'.
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4455:4) in function 'update_knn16'.
INFO: [HLS 200-472] Inferring partial write operation for 'training_set.V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6838:34)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:01:15 . Memory (MB): peak = 933.000 ; gain = 526.211 ; free physical = 118954 ; free virtual = 142089
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_knn16' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 76.09 seconds; current allocated memory: 156.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 158.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_LOCAL'.
WARNING: [SCHED 204-68] The II Violation in module 'update_knn16' (Loop: STORE_LOCAL): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6832) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6831).
WARNING: [SCHED 204-68] The II Violation in module 'update_knn16' (Loop: STORE_LOCAL): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6833) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6831).
WARNING: [SCHED 204-68] The II Violation in module 'update_knn16' (Loop: STORE_LOCAL): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6834) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6831).
WARNING: [SCHED 204-68] The II Violation in module 'update_knn16' (Loop: STORE_LOCAL): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6835) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6831).
WARNING: [SCHED 204-68] The II Violation in module 'update_knn16' (Loop: STORE_LOCAL): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6838) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6831).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'TRANSFER_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'update_knn16' (Loop: TRANSFER_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6846) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6845).
WARNING: [SCHED 204-68] The II Violation in module 'update_knn16' (Loop: TRANSFER_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6847) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6845).
WARNING: [SCHED 204-68] The II Violation in module 'update_knn16' (Loop: TRANSFER_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6848) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6845).
WARNING: [SCHED 204-68] The II Violation in module 'update_knn16' (Loop: TRANSFER_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6849) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6845).
WARNING: [SCHED 204-68] The II Violation in module 'update_knn16' (Loop: TRANSFER_LOOP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6852) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6845).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP_LANES'.
WARNING: [SCHED 204-68] The II Violation in module 'update_knn16' (Loop: TRAINING_LOOP_LANES): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('i', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6915) and 'icmp' operation ('icmp_ln6915', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6915).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
WARNING: [SCHED 204-68] The II Violation in module 'update_knn16' (Loop: LANES_INSERTION_SORT_OUTER): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln4463_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6934) and 'icmp' operation ('icmp_ln4463_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6934).
WARNING: [SCHED 204-68] The II Violation in module 'update_knn16' (Loop: LANES_INSERTION_SORT_OUTER): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln4463_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6934) and 'icmp' operation ('icmp_ln4463_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6934).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.599ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'update_knn16' consists of the following:
	'icmp' operation ('icmp_ln4149', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6919) [188]  (1.66 ns)
	multiplexor before 'phi' operation ('knn_set_4_load_130', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6919) with incoming values : ('zext_ln4132_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6919) ('trunc_ln4141_3', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:6919) [218]  (1.77 ns)
	blocking operation 1.17 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.43 seconds; current allocated memory: 159.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 161.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 2.25 seconds; current allocated memory: 165.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn16/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_knn16/Output_1_V_V' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'update_knn16' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn16_training_set_V' to 'update_knn16_traibkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'knn_set_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'knn_set_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'update_knn16_mul_15s_2ns_15_2_1' to 'update_knn16_mul_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_knn16_mul_mul_17ns_15ns_32_3_1' to 'update_knn16_mul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'update_knn16_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'update_knn16_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn16'.
INFO: [HLS 200-111]  Elapsed time: 4.82 seconds; current allocated memory: 177.762 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 217.44 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'update_knn16_mul_cud_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'update_knn16_traibkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:46 . Memory (MB): peak = 933.000 ; gain = 526.211 ; free physical = 118814 ; free virtual = 141991
INFO: [VHDL 208-304] Generating VHDL RTL for update_knn16.
INFO: [VLOG 209-307] Generating Verilog RTL for update_knn16.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scratch/unsafe/SDSoC/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 01:18:52 2020...
INFO: [HLS 200-112] Total elapsed time: 152.77 seconds; peak allocated memory: 177.762 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Sep  6 01:19:03 2020...
