vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/synchronizer.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/stream_proc.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/receiver.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/pulser_1ch_v2.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/M_AXI_read_data.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/dataToAxis.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/control_unit.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/axi_pulser_receiver_v4.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/receiver_frame.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_stream_proc.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_receiver.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_MAXI_rd.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_data_flow.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_dataToAxis.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_control_unit.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_top_lvl.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_pulser_1ch_v2.vhd"
vhdl work "C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_receiver_frame.vhd"
verilog work "C:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v"
nosort
