#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun  2 09:52:56 2022
# Process ID: 10816
# Current directory: C:/Users/Maciek/Documents/uklady_programowalne/basys3timer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10944 C:\Users\Maciek\Documents\uklady_programowalne\basys3timer\basys3_timer.xpr
# Log file: C:/Users/Maciek/Documents/uklady_programowalne/basys3timer/vivado.log
# Journal file: C:/Users/Maciek/Documents/uklady_programowalne/basys3timer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Maciek/Documents/uklady_programowalne/basys3timer/basys3_timer.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Maciek/Documents/uklady_programowalne/basys3 1ms timer' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Maciek/Documents/uklady_programowalne/basys3timer/basys3_timer.gen/sources_1', nor could it be found using path 'C:/Users/Maciek/Documents/uklady_programowalne/basys3 1ms timer/basys3_timer.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 999.480 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun  2 09:53:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/Maciek/Documents/uklady_programowalne/basys3timer/basys3_timer.runs/synth_1/runme.log
create_project basys31mstimer C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 999.480 ; gain = 0.000
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
current_project basys3_timer
file mkdir C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new
current_project basys31mstimer
close [ open C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/COUNTER3B.vhd w ]
add_files C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/COUNTER3B.vhd
update_compile_order -fileset sources_1
current_project basys3_timer
current_project basys31mstimer
close [ open C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/FREQ_DEV.vhd w ]
add_files C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/FREQ_DEV.vhd
update_compile_order -fileset sources_1
current_project basys3_timer
current_project basys31mstimer
close [ open C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/BCDCNT.vhd w ]
add_files C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/BCDCNT.vhd
update_compile_order -fileset sources_1
current_project basys3_timer
current_project basys31mstimer
close [ open C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/MUX1.vhd w ]
add_files C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/MUX1.vhd
update_compile_order -fileset sources_1
current_project basys3_timer
current_project basys31mstimer
close [ open C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/MUX2.vhd w ]
add_files C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/MUX2.vhd
update_compile_order -fileset sources_1
current_project basys3_timer
current_project basys31mstimer
close [ open C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/BINTO4.vhd w ]
add_files C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/BINTO4.vhd
update_compile_order -fileset sources_1
current_project basys3_timer
current_project basys31mstimer
close [ open C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/BINTO7SEG.vhd w ]
add_files C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/BINTO7SEG.vhd
update_compile_order -fileset sources_1
current_project basys3_timer
current_project basys31mstimer
close [ open C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/STEROWNIK_WYSWIETLACZ.vhd w ]
add_files C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/STEROWNIK_WYSWIETLACZ.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project basys3_timer
current_project basys31mstimer
close [ open C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/COUNTER.vhd w ]
add_files C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.srcs/sources_1/new/COUNTER.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project basys3_timer
close_project
launch_runs synth_1 -jobs 4
[Thu Jun  2 10:04:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.runs/synth_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/Maciek/Documents/uklady_programowalne/basys3-master.xdc
import_files -fileset constrs_1 C:/Users/Maciek/Documents/uklady_programowalne/basys3-master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun  2 10:07:43 2022] Launched synth_1...
Run output will be captured here: C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun  2 10:14:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun  2 10:22:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun  2 10:26:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun  2 10:33:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/Maciek/Documents/uklady_programowalne/basys31mstimer/basys31mstimer.runs/synth_1/runme.log
close_project
create_project ipintegrator C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator -part xc7a12ticsg325-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.480 ; gain = 0.000
file mkdir C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close [ open C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.srcs/sources_1/new/modulator.vhd w ]
add_files C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.srcs/sources_1/new/modulator.vhd
update_compile_order -fileset sources_1
create_bd_design "modsystem"
Wrote  : <C:\Users\Maciek\Documents\uklady_programowalne\ipintegrator\ipintegrator.srcs\sources_1\bd\modsystem\modsystem.bd> 
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.480 ; gain = 0.000
update_compile_order -fileset sources_1
create_bd_cell -type module -reference modulator modulator_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xbip_dsp48_macro:3.0 xbip_dsp48_macro_0
endgroup
set_property -dict [list CONFIG.instruction1 {A*B} CONFIG.areg_3 {true} CONFIG.areg_4 {true} CONFIG.breg_3 {true} CONFIG.breg_4 {true} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.mreg_5 {true} CONFIG.preg_6 {true} CONFIG.p_full_width {36} CONFIG.p_width {36} CONFIG.p_binarywidth {0}] [get_bd_cells xbip_dsp48_macro_0]
set_property -dict [list CONFIG.a_width.VALUE_SRC USER CONFIG.b_width.VALUE_SRC USER] [get_bd_cells xbip_dsp48_macro_0]
set_property -dict [list CONFIG.a_width {8} CONFIG.b_width {8} CONFIG.p_full_width {16} CONFIG.p_width {16} CONFIG.p_binarywidth {0}] [get_bd_cells xbip_dsp48_macro_0]
set_property location {2.5 522 113} [get_bd_cells xbip_dsp48_macro_0]
set_property location {2 485 100} [get_bd_cells xbip_dsp48_macro_0]
connect_bd_net [get_bd_pins modulator_0/O] [get_bd_pins xbip_dsp48_macro_0/A]
create_bd_port -dir I DIN
connect_bd_net [get_bd_ports DIN] [get_bd_pins xbip_dsp48_macro_0/B]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_TO {8} CONFIG.DIN_FROM {15} CONFIG.DIN_WIDTH {16} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_0]
create_bd_port -dir I -type rst RESET
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports RESET]
connect_bd_net [get_bd_ports RESET] [get_bd_pins modulator_0/RESET]
set_property location {3.5 768 108} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xbip_dsp48_macro_0/P] [get_bd_pins xlslice_0/Din]
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_pins xlslice_0/Dout]
undo
INFO: [Common 17-17] undo 'set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_pins xlslice_0/Dout]'
startgroup
create_bd_port -dir O -from 7 -to 0 DOUT
connect_bd_net [get_bd_pins /xlslice_0/Dout] [get_bd_ports DOUT]
endgroup
regenerate_bd_layout
startgroup
create_bd_port -dir I -type clk -freq_hz 100000000 CLK
connect_bd_net [get_bd_pins /xbip_dsp48_macro_0/CLK] [get_bd_ports CLK]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
set_property -dict [list CONFIG.Output_Width {4}] [get_bd_cells c_counter_binary_0]
connect_bd_net [get_bd_ports CLK] [get_bd_pins c_counter_binary_0/CLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {3 453 -55} [get_bd_cells xlslice_1]
set_property -dict [list CONFIG.DIN_TO {3} CONFIG.DIN_FROM {3} CONFIG.DIN_WIDTH {4} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins modulator_0/CLK]
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.srcs/sources_1/bd/modsystem/modsystem.bd] -top
CRITICAL WARNING: [BD 41-1348] Reset pin /modulator_0/RESET (associated clock /modulator_0/CLK) is connected to asynchronous reset source /RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /xlslice_1/Dout.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /xbip_dsp48_macro_0 a_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /xbip_dsp48_macro_0 b_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:\Users\Maciek\Documents\uklady_programowalne\ipintegrator\ipintegrator.srcs\sources_1\bd\modsystem\modsystem.bd> 
Wrote  : <C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.srcs/sources_1/bd/modsystem/ui/bd_d3104231.ui> 
VHDL Output written to : C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/synth/modsystem.vhd
VHDL Output written to : C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/sim/modsystem.vhd
VHDL Output written to : C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/hdl/modsystem_wrapper.vhd
add_files -norecurse c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/hdl/modsystem_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.srcs/sim_1/new/test.vhd w ]
add_files -fileset sim_1 C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.srcs/sim_1/new/test.vhd
update_compile_order -fileset sim_1
set_property top test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'modsystem.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Maciek\Documents\uklady_programowalne\ipintegrator\ipintegrator.srcs\sources_1\bd\modsystem\modsystem.bd> 
VHDL Output written to : C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/synth/modsystem.vhd
VHDL Output written to : C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/sim/modsystem.vhd
VHDL Output written to : C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/hdl/modsystem_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block modulator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xbip_dsp48_macro_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
Exporting to file C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/hw_handoff/modsystem.hwh
Generated Block Design Tcl file C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/hw_handoff/modsystem_bd.tcl
Generated Hardware Definition File C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/synth/modsystem.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP modsystem_c_counter_binary_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP modsystem_xbip_dsp48_macro_0_0
[Fri Jun  3 17:52:07 2022] Launched modsystem_c_counter_binary_0_0_synth_1, modsystem_modulator_0_0_synth_1, modsystem_xbip_dsp48_macro_0_0_synth_1...
Run output will be captured here:
modsystem_c_counter_binary_0_0_synth_1: C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/modsystem_c_counter_binary_0_0_synth_1/runme.log
modsystem_modulator_0_0_synth_1: C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/modsystem_modulator_0_0_synth_1/runme.log
modsystem_xbip_dsp48_macro_0_0_synth_1: C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/modsystem_xbip_dsp48_macro_0_0_synth_1/runme.log
[Fri Jun  3 17:52:07 2022] Launched synth_1...
Run output will be captured here: C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1106.590 ; gain = 6.129
update_module_reference modsystem_modulator_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.srcs/sources_1/bd/modsystem/modsystem.bd'
INFO: [IP_Flow 19-1972] Upgraded modsystem_modulator_0_0 from modulator_v1_0 1.0 to modulator_v1_0 1.0
Wrote  : <C:\Users\Maciek\Documents\uklady_programowalne\ipintegrator\ipintegrator.srcs\sources_1\bd\modsystem\modsystem.bd> 
Wrote  : <C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.srcs/sources_1/bd/modsystem/ui/bd_d3104231.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /modulator_0/RESET (associated clock /modulator_0/CLK) is connected to asynchronous reset source /RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /xlslice_1/Dout.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /xbip_dsp48_macro_0 a_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /xbip_dsp48_macro_0 b_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:\Users\Maciek\Documents\uklady_programowalne\ipintegrator\ipintegrator.srcs\sources_1\bd\modsystem\modsystem.bd> 
VHDL Output written to : C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/synth/modsystem.vhd
VHDL Output written to : C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/sim/modsystem.vhd
VHDL Output written to : C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/hdl/modsystem_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block modulator_0 .
Exporting to file C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/hw_handoff/modsystem.hwh
Generated Block Design Tcl file C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/hw_handoff/modsystem_bd.tcl
Generated Hardware Definition File C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/synth/modsystem.hwdef
[Fri Jun  3 17:59:02 2022] Launched modsystem_modulator_0_0_synth_1...
Run output will be captured here: C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/modsystem_modulator_0_0_synth_1/runme.log
[Fri Jun  3 17:59:02 2022] Launched synth_1...
Run output will be captured here: C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.859 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 18:01:14 2022...
