// Seed: 3684925298
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  reg  id_5;
  wire id_6;
  always_ff disable id_7;
  assign id_5 = 1'b0;
  id_8(
      .id_0(1), .id_1(id_5 > id_5)
  );
  always @(posedge id_8) begin
    id_5 <= id_7[1];
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = !id_3;
  buf (id_3, id_2);
  module_0(
      id_3, id_3, id_4, id_3
  );
endmodule
