
*** Running vivado
    with args -log inPlaceNTT_DIF_precomp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inPlaceNTT_DIF_precomp.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source inPlaceNTT_DIF_precomp.tcl -notrace
Command: synth_design -top inPlaceNTT_DIF_precomp -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2

*** Running vivado
    with args -log inPlaceNTT_DIF_precomp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inPlaceNTT_DIF_precomp.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source inPlaceNTT_DIF_precomp.tcl -notrace
Command: synth_design -top inPlaceNTT_DIF_precomp -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29924
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1160.355 ; gain = 65.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:3927]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_13_10_32_1024_1024_32_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:772]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_13_10_32_1024_1024_32_1_gen' (1#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:772]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_16_10_32_1024_1024_32_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:750]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_16_10_32_1024_1024_32_1_gen' (2#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:750]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_17_10_32_1024_1024_32_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:728]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_17_10_32_1024_1024_32_1_gen' (3#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:728]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2365]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
	Parameter rscid bound to: 14 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1' (4#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
INFO: [Synth 8-6157] synthesizing module 'mult' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:378]
INFO: [Synth 8-6157] synthesizing module 'mult_core' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:183]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized0' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
	Parameter rscid bound to: 7 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized0' (4#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized1' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
	Parameter rscid bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized1' (4#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized2' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
	Parameter rscid bound to: 9 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized2' (4#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized3' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
	Parameter rscid bound to: 10 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized3' (4#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
INFO: [Synth 8-6157] synthesizing module 'mgc_out_dreg_v2' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:153]
	Parameter rscid bound to: 11 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_out_dreg_v2' (5#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:153]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized4' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
	Parameter rscid bound to: 19 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized4' (5#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'mult_core' (6#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:183]
INFO: [Synth 8-6155] done synthesizing module 'mult' (7#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:378]
INFO: [Synth 8-6157] synthesizing module 'modulo_sub' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:495]
INFO: [Synth 8-6157] synthesizing module 'modulo_sub_core' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:427]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized5' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
	Parameter rscid bound to: 4 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized5' (7#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized6' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
	Parameter rscid bound to: 5 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized6' (7#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
INFO: [Synth 8-6157] synthesizing module 'mgc_out_dreg_v2__parameterized0' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:153]
	Parameter rscid bound to: 6 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_out_dreg_v2__parameterized0' (7#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:153]
INFO: [Synth 8-6155] done synthesizing module 'modulo_sub_core' (8#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:427]
INFO: [Synth 8-6155] done synthesizing module 'modulo_sub' (9#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:495]
INFO: [Synth 8-6157] synthesizing module 'modulo_add' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:635]
INFO: [Synth 8-6157] synthesizing module 'modulo_add_core' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:538]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized7' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
	Parameter rscid bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized7' (9#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized8' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
	Parameter rscid bound to: 2 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized8' (9#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:119]
INFO: [Synth 8-6157] synthesizing module 'mgc_out_dreg_v2__parameterized1' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:153]
	Parameter rscid bound to: 3 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_out_dreg_v2__parameterized1' (9#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:153]
INFO: [Synth 8-6155] done synthesizing module 'modulo_add_core' (10#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:538]
INFO: [Synth 8-6155] done synthesizing module 'modulo_add' (11#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:635]
INFO: [Synth 8-6157] synthesizing module 'mgc_shift_l_v5' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:663]
	Parameter width_a bound to: 1 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 4 - type: integer 
	Parameter width_z bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_shift_l_v5' (12#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:663]
INFO: [Synth 8-6157] synthesizing module 'mgc_shift_l_v5__parameterized0' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:663]
	Parameter width_a bound to: 1 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 4 - type: integer 
	Parameter width_z bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_shift_l_v5__parameterized0' (12#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:663]
INFO: [Synth 8-6157] synthesizing module 'mgc_shift_l_v5__parameterized1' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:663]
	Parameter width_a bound to: 1 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 4 - type: integer 
	Parameter width_z bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_shift_l_v5__parameterized1' (12#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:663]
INFO: [Synth 8-6157] synthesizing module 'mgc_shift_l_v5__parameterized2' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:663]
	Parameter width_a bound to: 1 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 4 - type: integer 
	Parameter width_z bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_shift_l_v5__parameterized2' (12#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:663]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_run_rsci' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2315]
INFO: [Synth 8-6157] synthesizing module 'ccs_sync_in_wait_v1' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:20]
	Parameter rscid bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_sync_in_wait_v1' (13#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:20]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_ctrl' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1891]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_ctrl' (14#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1891]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1834]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp' (15#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1834]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_run_rsci' (16#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2315]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_vec_rsci_1' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2222]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_ctrl' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1780]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_ctrl' (17#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1780]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1702]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp' (18#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1702]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_vec_rsci_1' (19#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2222]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_wait_dp' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1678]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_wait_dp' (20#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1678]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_rsci_1' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2170]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_ctrl' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1651]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_ctrl' (21#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1651]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1593]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp' (22#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1593]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_rsci_1' (23#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2170]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2118]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_ctrl' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1565]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_ctrl' (24#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1565]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1507]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp' (25#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1507]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1' (26#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2118]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_complete_rsci' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2064]
INFO: [Synth 8-6157] synthesizing module 'ccs_sync_out_wait_v1' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:53]
	Parameter rscid bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_sync_out_wait_v1' (27#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:53]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_ctrl' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1478]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_ctrl' (28#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1478]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_dp' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1446]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_dp' (29#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1446]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_complete_rsci' (30#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2064]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_obj' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2034]
INFO: [Synth 8-6157] synthesizing module 'mgc_io_sync_v2' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:87]
	Parameter valid bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_io_sync_v2' (31#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:87]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_obj_vec_rsc_triosy_wait_ctrl' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1428]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_obj_vec_rsc_triosy_wait_ctrl' (32#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1428]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_obj' (33#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2034]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2004]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj_p_rsc_triosy_wait_ctrl' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1410]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj_p_rsc_triosy_wait_ctrl' (34#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1410]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj' (35#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2004]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1974]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj_r_rsc_triosy_wait_ctrl' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1392]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj_r_rsc_triosy_wait_ctrl' (36#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1392]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj' (37#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1974]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_obj' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1943]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_obj_twiddle_rsc_triosy_wait_ctrl' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1373]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_obj_twiddle_rsc_triosy_wait_ctrl' (38#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1373]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_obj' (39#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1943]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_obj' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1912]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_obj_twiddle_h_rsc_triosy_wait_ctrl' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1353]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_obj_twiddle_h_rsc_triosy_wait_ctrl' (40#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1353]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_obj' (41#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1912]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_staller' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1321]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_staller' (42#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:1321]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_precomp_core_core_fsm' [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:813]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core_core_fsm' (43#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:813]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp_core' (44#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:2365]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_precomp' (45#1) [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/sources_1/imports/inPlaceNTT_DIF_precomp.v14/concat_rtl.v:3927]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1227.031 ; gain = 131.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1227.031 ; gain = 131.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1227.031 ; gain = 131.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1227.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc:7]
Finished Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/inPlaceNTT_DIF_precomp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/inPlaceNTT_DIF_precomp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.signoff.sdc]
Finished Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.signoff.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.signoff.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/inPlaceNTT_DIF_precomp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/inPlaceNTT_DIF_precomp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1365.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1365.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1365.625 ; gain = 270.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1365.625 ; gain = 270.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1365.625 ; gain = 270.285
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'inPlaceNTT_DIF_precomp_core_core_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE | 00000000000000000000000000000000000000000000000000000000000000000000001 |                          0000000
*
          STAGE_LOOP_C_0 | 00000000000000000000000000000000000000000000000000000000000000000000010 |                          0000001
           COMP_LOOP_C_0 | 00000000000000000000000000000000000000000000000000000000000000000000100 |                          0000010
           COMP_LOOP_C_1 | 00000000000000000000000000000000000000000000000000000000000000000001000 |                          0000011
COMP_LOOP_1_VEC_LOOP_C_0 | 00000000000000000000000000000000000000000000000000000000000000000010000 |                          0000100
COMP_LOOP_1_VEC_LOOP_C_1 | 00000000000000000000000000000000000000000000000000000000000000000100000 |                          0000101
COMP_LOOP_1_VEC_LOOP_C_2 | 00000000000000000000000000000000000000000000000000000000000000001000000 |                          0000110
COMP_LOOP_1_VEC_LOOP_C_3 | 00000000000000000000000000000000000000000000000000000000000000010000000 |                          0000111
COMP_LOOP_1_VEC_LOOP_C_4 | 00000000000000000000000000000000000000000000000000000000000000100000000 |                          0001000
COMP_LOOP_1_VEC_LOOP_C_5 | 00000000000000000000000000000000000000000000000000000000000001000000000 |                          0001001
COMP_LOOP_1_VEC_LOOP_C_6 | 00000000000000000000000000000000000000000000000000000000000010000000000 |                          0001010
           COMP_LOOP_C_2 | 00000000000000000000000000000000000000000000000000000000000100000000000 |                          0001011
COMP_LOOP_2_VEC_LOOP_C_0 | 00000000000000000000000000000000000000000000000000000000001000000000000 |                          0001100
COMP_LOOP_2_VEC_LOOP_C_1 | 00000000000000000000000000000000000000000000000000000000010000000000000 |                          0001101
COMP_LOOP_2_VEC_LOOP_C_2 | 00000000000000000000000000000000000000000000000000000000100000000000000 |                          0001110
COMP_LOOP_2_VEC_LOOP_C_3 | 00000000000000000000000000000000000000000000000000000001000000000000000 |                          0001111
COMP_LOOP_2_VEC_LOOP_C_4 | 00000000000000000000000000000000000000000000000000000010000000000000000 |                          0010000
COMP_LOOP_2_VEC_LOOP_C_5 | 00000000000000000000000000000000000000000000000000000100000000000000000 |                          0010001
COMP_LOOP_2_VEC_LOOP_C_6 | 00000000000000000000000000000000000000000000000000001000000000000000000 |                          0010010
           COMP_LOOP_C_3 | 00000000000000000000000000000000000000000000000000010000000000000000000 |                          0010011
COMP_LOOP_3_VEC_LOOP_C_0 | 00000000000000000000000000000000000000000000000000100000000000000000000 |                          0010100
COMP_LOOP_3_VEC_LOOP_C_1 | 00000000000000000000000000000000000000000000000001000000000000000000000 |                          0010101
COMP_LOOP_3_VEC_LOOP_C_2 | 00000000000000000000000000000000000000000000000010000000000000000000000 |                          0010110
COMP_LOOP_3_VEC_LOOP_C_3 | 00000000000000000000000000000000000000000000000100000000000000000000000 |                          0010111
COMP_LOOP_3_VEC_LOOP_C_4 | 00000000000000000000000000000000000000000000001000000000000000000000000 |                          0011000
COMP_LOOP_3_VEC_LOOP_C_5 | 00000000000000000000000000000000000000000000010000000000000000000000000 |                          0011001
COMP_LOOP_3_VEC_LOOP_C_6 | 00000000000000000000000000000000000000000000100000000000000000000000000 |                          0011010
           COMP_LOOP_C_4 | 00000000000000000000000000000000000000000001000000000000000000000000000 |                          0011011
COMP_LOOP_4_VEC_LOOP_C_0 | 00000000000000000000000000000000000000000010000000000000000000000000000 |                          0011100
COMP_LOOP_4_VEC_LOOP_C_1 | 00000000000000000000000000000000000000000100000000000000000000000000000 |                          0011101
COMP_LOOP_4_VEC_LOOP_C_2 | 00000000000000000000000000000000000000001000000000000000000000000000000 |                          0011110
COMP_LOOP_4_VEC_LOOP_C_3 | 00000000000000000000000000000000000000010000000000000000000000000000000 |                          0011111
COMP_LOOP_4_VEC_LOOP_C_4 | 00000000000000000000000000000000000000100000000000000000000000000000000 |                          0100000
COMP_LOOP_4_VEC_LOOP_C_5 | 00000000000000000000000000000000000001000000000000000000000000000000000 |                          0100001
COMP_LOOP_4_VEC_LOOP_C_6 | 00000000000000000000000000000000000010000000000000000000000000000000000 |                          0100010
           COMP_LOOP_C_5 | 00000000000000000000000000000000000100000000000000000000000000000000000 |                          0100011
COMP_LOOP_5_VEC_LOOP_C_0 | 00000000000000000000000000000000001000000000000000000000000000000000000 |                          0100100
COMP_LOOP_5_VEC_LOOP_C_1 | 00000000000000000000000000000000010000000000000000000000000000000000000 |                          0100101
COMP_LOOP_5_VEC_LOOP_C_2 | 00000000000000000000000000000000100000000000000000000000000000000000000 |                          0100110
COMP_LOOP_5_VEC_LOOP_C_3 | 00000000000000000000000000000001000000000000000000000000000000000000000 |                          0100111
COMP_LOOP_5_VEC_LOOP_C_4 | 00000000000000000000000000000010000000000000000000000000000000000000000 |                          0101000
COMP_LOOP_5_VEC_LOOP_C_5 | 00000000000000000000000000000100000000000000000000000000000000000000000 |                          0101001
COMP_LOOP_5_VEC_LOOP_C_6 | 00000000000000000000000000001000000000000000000000000000000000000000000 |                          0101010
           COMP_LOOP_C_6 | 00000000000000000000000000010000000000000000000000000000000000000000000 |                          0101011
COMP_LOOP_6_VEC_LOOP_C_0 | 00000000000000000000000000100000000000000000000000000000000000000000000 |                          0101100
COMP_LOOP_6_VEC_LOOP_C_1 | 00000000000000000000000001000000000000000000000000000000000000000000000 |                          0101101
COMP_LOOP_6_VEC_LOOP_C_2 | 00000000000000000000000010000000000000000000000000000000000000000000000 |                          0101110
COMP_LOOP_6_VEC_LOOP_C_3 | 00000000000000000000000100000000000000000000000000000000000000000000000 |                          0101111
COMP_LOOP_6_VEC_LOOP_C_4 | 00000000000000000000001000000000000000000000000000000000000000000000000 |                          0110000
COMP_LOOP_6_VEC_LOOP_C_5 | 00000000000000000000010000000000000000000000000000000000000000000000000 |                          0110001
COMP_LOOP_6_VEC_LOOP_C_6 | 00000000000000000000100000000000000000000000000000000000000000000000000 |                          0110010
           COMP_LOOP_C_7 | 00000000000000000001000000000000000000000000000000000000000000000000000 |                          0110011
COMP_LOOP_7_VEC_LOOP_C_0 | 00000000000000000010000000000000000000000000000000000000000000000000000 |                          0110100
COMP_LOOP_7_VEC_LOOP_C_1 | 00000000000000000100000000000000000000000000000000000000000000000000000 |                          0110101
COMP_LOOP_7_VEC_LOOP_C_2 | 00000000000000001000000000000000000000000000000000000000000000000000000 |                          0110110
COMP_LOOP_7_VEC_LOOP_C_3 | 00000000000000010000000000000000000000000000000000000000000000000000000 |                          0110111
COMP_LOOP_7_VEC_LOOP_C_4 | 00000000000000100000000000000000000000000000000000000000000000000000000 |                          0111000
COMP_LOOP_7_VEC_LOOP_C_5 | 00000000000001000000000000000000000000000000000000000000000000000000000 |                          0111001
COMP_LOOP_7_VEC_LOOP_C_6 | 00000000000010000000000000000000000000000000000000000000000000000000000 |                          0111010
           COMP_LOOP_C_8 | 00000000000100000000000000000000000000000000000000000000000000000000000 |                          0111011
COMP_LOOP_8_VEC_LOOP_C_0 | 00000000001000000000000000000000000000000000000000000000000000000000000 |                          0111100
COMP_LOOP_8_VEC_LOOP_C_1 | 00000000010000000000000000000000000000000000000000000000000000000000000 |                          0111101
COMP_LOOP_8_VEC_LOOP_C_2 | 00000000100000000000000000000000000000000000000000000000000000000000000 |                          0111110
COMP_LOOP_8_VEC_LOOP_C_3 | 00000001000000000000000000000000000000000000000000000000000000000000000 |                          0111111
COMP_LOOP_8_VEC_LOOP_C_4 | 00000010000000000000000000000000000000000000000000000000000000000000000 |                          1000000
COMP_LOOP_8_VEC_LOOP_C_5 | 00000100000000000000000000000000000000000000000000000000000000000000000 |                          1000001
COMP_LOOP_8_VEC_LOOP_C_6 | 00001000000000000000000000000000000000000000000000000000000000000000000 |                          1000010
           COMP_LOOP_C_9 | 00010000000000000000000000000000000000000000000000000000000000000000000 |                          1000011
          STAGE_LOOP_C_1 | 00100000000000000000000000000000000000000000000000000000000000000000000 |                          1000100
                main_C_1 | 01000000000000000000000000000000000000000000000000000000000000000000000 |                          1000101
                main_C_2 | 10000000000000000000000000000000000000000000000000000000000000000000000 |                          1000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'one-hot' in module 'inPlaceNTT_DIF_precomp_core_core_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1365.625 ; gain = 270.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 15    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Multipliers : 
	              32x32  Multipliers := 3     
+---Muxes : 
	  71 Input   71 Bit        Muxes := 1     
	   2 Input   71 Bit        Muxes := 18    
	   2 Input   32 Bit        Muxes := 9     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  71 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 47    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult_core_inst/vector, operation Mode is: A*B.
DSP Report: operator mult_core_inst/vector is absorbed into DSP mult_core_inst/vector.
DSP Report: operator mult_core_inst/vector is absorbed into DSP mult_core_inst/vector.
DSP Report: Generating DSP mult_core_inst/vector, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_core_inst/vector is absorbed into DSP mult_core_inst/vector.
DSP Report: operator mult_core_inst/vector is absorbed into DSP mult_core_inst/vector.
DSP Report: Generating DSP mult_core_inst/vector, operation Mode is: A*B.
DSP Report: operator mult_core_inst/vector is absorbed into DSP mult_core_inst/vector.
DSP Report: operator mult_core_inst/vector is absorbed into DSP mult_core_inst/vector.
DSP Report: Generating DSP mult_core_inst/vector, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_core_inst/vector is absorbed into DSP mult_core_inst/vector.
DSP Report: operator mult_core_inst/vector is absorbed into DSP mult_core_inst/vector.
DSP Report: Generating DSP mult_core_inst/nl_z_mul_nl, operation Mode is: A2*B2.
DSP Report: register mult_core_inst/operator_96_false_operator_96_false_slc_t_mul_63_32_itm_1_reg is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: register mult_core_inst/nl_z_mul_nl is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: operator mult_core_inst/nl_z_mul_nl is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: operator mult_core_inst/nl_z_mul_nl is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: Generating DSP mult_core_inst/nl_z_mul_nl, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mult_core_inst/operator_96_false_operator_96_false_slc_t_mul_63_32_itm_1_reg is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: operator mult_core_inst/nl_z_mul_nl is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: operator mult_core_inst/nl_z_mul_nl is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: Generating DSP mult_core_inst/nl_z_mul_nl, operation Mode is: A2*B2.
DSP Report: register mult_core_inst/nl_z_mul_nl is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: register mult_core_inst/nl_z_mul_nl is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: operator mult_core_inst/nl_z_mul_nl is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: operator mult_core_inst/nl_z_mul_nl is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: Generating DSP mult_core_inst/nl_z_mul_nl, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mult_core_inst/nl_z_mul_nl is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: operator mult_core_inst/nl_z_mul_nl is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: operator mult_core_inst/nl_z_mul_nl is absorbed into DSP mult_core_inst/nl_z_mul_nl.
DSP Report: Generating DSP mult_core_inst/nl_z_mul_itm_1, operation Mode is: A*B.
DSP Report: operator mult_core_inst/nl_z_mul_itm_1 is absorbed into DSP mult_core_inst/nl_z_mul_itm_1.
DSP Report: operator mult_core_inst/nl_z_mul_itm_1 is absorbed into DSP mult_core_inst/nl_z_mul_itm_1.
DSP Report: Generating DSP mult_core_inst/z_mul_itm_1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_core_inst/z_mul_itm_1_reg is absorbed into DSP mult_core_inst/z_mul_itm_1_reg.
DSP Report: operator mult_core_inst/nl_z_mul_itm_1 is absorbed into DSP mult_core_inst/z_mul_itm_1_reg.
DSP Report: operator mult_core_inst/nl_z_mul_itm_1 is absorbed into DSP mult_core_inst/z_mul_itm_1_reg.
DSP Report: Generating DSP mult_core_inst/nl_z_mul_itm_1, operation Mode is: A*B.
DSP Report: operator mult_core_inst/nl_z_mul_itm_1 is absorbed into DSP mult_core_inst/nl_z_mul_itm_1.
DSP Report: operator mult_core_inst/nl_z_mul_itm_1 is absorbed into DSP mult_core_inst/nl_z_mul_itm_1.
DSP Report: Generating DSP mult_core_inst/z_mul_itm_1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_core_inst/z_mul_itm_1_reg is absorbed into DSP mult_core_inst/z_mul_itm_1_reg.
DSP Report: operator mult_core_inst/nl_z_mul_itm_1 is absorbed into DSP mult_core_inst/z_mul_itm_1_reg.
DSP Report: operator mult_core_inst/nl_z_mul_itm_1 is absorbed into DSP mult_core_inst/z_mul_itm_1_reg.
DSP Report: Generating DSP nl_z_out_1, operation Mode is: A*B.
DSP Report: operator nl_z_out_1 is absorbed into DSP nl_z_out_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1365.625 ; gain = 270.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult                        | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult                        | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult                        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult                        | (PCIN>>17)+A*B  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult                        | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mult                        | (PCIN>>17)+A2*B | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult                        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mult                        | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult                        | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult                        | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult                        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult                        | (PCIN>>17)+A*B  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|inPlaceNTT_DIF_precomp_core | A*B             | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1366.281 ; gain = 270.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1655.957 ; gain = 560.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1655.957 ; gain = 560.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1662.578 ; gain = 567.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1662.578 ; gain = 567.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1662.578 ; gain = 567.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1662.578 ; gain = 567.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1662.578 ; gain = 567.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1662.578 ; gain = 567.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   110|
|3     |DSP48E1 |    11|
|9     |LUT1    |     8|
|10    |LUT2    |   241|
|11    |LUT3    |   266|
|12    |LUT4    |   162|
|13    |LUT5    |   178|
|14    |LUT6    |   223|
|15    |FDRE    |   534|
|16    |FDSE    |     2|
|17    |IBUF    |   164|
|18    |OBUF    |   113|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1662.578 ; gain = 567.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.578 ; gain = 428.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 1662.578 ; gain = 567.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1674.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1687.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f6f71769
INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:32 . Memory (MB): peak = 1687.195 ; gain = 591.855
INFO: [Common 17-1381] The checkpoint 'D:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_1024/inplace_DIF_md_1024.runs/synth_1/inPlaceNTT_DIF_precomp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file inPlaceNTT_DIF_precomp_utilization_synth.rpt -pb inPlaceNTT_DIF_precomp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 15 23:13:07 2021...
