#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 30 14:53:30 2019
# Process ID: 8248
# Current directory: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj
# Command line: vivado
# Log file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/vivado.log
# Journal file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/vivado.jou
#-----------------------------------------------------------
start_gui
source create_project.tcl
# set proj_name "RV32IM_PYNQ_Z2"
# if {[info exists ::create_path]} {
# 	set dest_dir $::create_path
# } else {
# 	set dest_dir [file normalize [file dirname [info script]]]
# }
# puts "INFO: Creating new project in $dest_dir"
INFO: Creating new project in /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj
# cd $dest_dir
# set part "xc7z020clg400-1"
# set brd_part "tul.com.tw:pynq-z2:part0:1.0"
# set origin_dir ".."
# set orig_proj_dir "[file normalize "$origin_dir/proj"]"
# set src_dir $origin_dir/src
# set repo_dir $origin_dir/repo
# set_param board.repoPaths "[file normalize "$repo_dir/board_files"]"
# create_project -force $proj_name $dest_dir
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/disk/scratch/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 6547.133 ; gain = 162.223 ; free physical = 4021 ; free virtual = 21078
# set proj_dir [get_property directory [current_project]]
# set obj [get_projects $proj_name]
# set_property "default_lib" "xil_defaultlib" $obj
# set_property "part" $part $obj
# set_property "board_part" $brd_part $obj
# set_property "simulator_language" "Mixed" $obj
# set_property "target_language" "Verilog" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet sources_2] ""]} {
#   create_fileset -srcset sources_2
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -srcset sim_1
# }
# set obj [get_filesets sources_1]
# add_files -quiet $src_dir/inc
# set_property "FILE_TYPE" "Verilog Header" [get_files -of_objects $obj]
# set obj [get_filesets sources_2]
# set_property "ip_repo_paths" "[file normalize $repo_dir]" $obj
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/repo'.
# add_files -quiet $src_dir/hdl
# add_files -quiet [glob -nocomplain ../src/ip/*.xci]
# add_files -quiet [glob -nocomplain ../src/ip/*.xcix]
# add_files -quiet [glob -nocomplain ../src/ip/*/*.xci]
# add_files -quiet [glob -nocomplain ../src/ip/*/*.xcix]
# add_files -fileset constrs_1 -quiet $src_dir/constraints
# add_files -fileset sim_1 -quiet $src_dir/sim
# add_files -quiet [glob -nocomplain ../src/others/*.hex]
# set obj [get_files *.hex]
# set_property "FILE_TYPE" "MEMORY INITIALIZATION FILES" $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#   create_run -name synth_1 -part $part -flow {Vivado Synthesis 2015} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2015" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property "part" $part $obj
# set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj
# set_property "steps.synth_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.synth_design.args.fsm_extraction" "off" $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#   create_run -name impl_1 -part $part -flow {Vivado Implementation 2015} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2015" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property "part" $part $obj
# set_property "steps.opt_design.args.directive"   "RuntimeOptimized" $obj
# set_property "steps.place_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.route_design.args.directive" "RuntimeOptimized" $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:$proj_name"
INFO: Project created:RV32IM_PYNQ_Z2
# set bd_list [glob -nocomplain $src_dir/bd/*/*.bd]
# if {[llength $bd_list] != 0} {
#   add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $src_dir/bd/*/*.bd]
#   open_bd_design [glob -nocomplain $src_dir/bd/*/*.bd]
#   set design_name [get_bd_designs]
#   set file "$origin_dir/src/bd/$design_name/$design_name.bd"
#   set file [file normalize $file]
#   set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#   if { ![get_property "is_locked" $file_obj] } {
#     set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#   }
#  
#   # Generate the wrapper 
#   set design_name [get_bd_designs]
#   add_files -norecurse [make_wrapper -files [get_files $design_name.bd] -top -force]
# 
#   set obj [get_filesets sources_1]
#   set_property "top" "${design_name}_wrapper" $obj
# }
# set sdk_dir $origin_dir/sdk
# set hw_list [glob -nocomplain $sdk_dir/*hw_platform*]
# if {[llength $hw_list] != 0} {
#   foreach hw_plat $hw_list {
# 	file delete -force $hw_plat
#   }
# }
# delete_fileset sources_2
# set sdk_list [glob -nocomplain $sdk_dir/*]
# set sdk_list [lsearch -inline -all -not -exact $sdk_list "../sdk/.keep"]
# if {[llength $sdk_list] != 0} {
# 	exec xsct -eval "setws -switch ../sdk; importproject ../sdk"
# }
# set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/ClockGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockGen'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SyncAsync'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ResetBridge'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/OutputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OutputSERDES'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TMDS_Encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/rgb2dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/sim/rgb2dvi_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi_0'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d6adab5d7be4942a3c09142e3e2c509 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 30 14:56:18 2019. For additional details about this file, please refer to the WebTalk help file at /disk/scratch/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 30 14:56:18 2019...
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 6698.531 ; gain = 0.000 ; free physical = 3899 ; free virtual = 21032
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 0000038f
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= ffd636e0
     228  1.3 0x00000068             s3 <= 0031e178
     229  1.3 0x0000006c             s4 <= 0034fb58
     230  1.3 0x00000070             s5 <= ffcb04a8
     231  1.3 0x00000074             fp <= 00568e4c
     232  1.3 0x00000078             s2 <= 0080576c
     233  1.3 0x0000007c             s3 <= 00676f34
     234  1.3 0x00000080             s4 <= 008b89a4
     235  1.3 0x00000084             s5 <= 008b89a4
     236  1.3 0x00000088             fp <= 0000038f
     238  1.3 0x0000008c             s2 <= 008053dd
     239  1.3 0x00000090             s3 <= 00676cbb
     240  1.3 0x00000094             s4 <= 008b8d33
     241  1.3 0x00000098             s5 <= 008b8615
     242  1.2 0x0000009c             fp <= 0000038f
     244  1.3 0x000000a0             s2 <= ff7fafb2
     245  1.3 0x000000a4             s3 <= 00676f34
     246  1.2 0x000000a8             s4 <= 008b90c2
     247  1.2 0x000000ac             s5 <= ff747d7a
     248  1.2 0x000000b0             fp <= 00219683
     249  1.2 0x000000b4             fp <= 00a1e6d1
     250  1.2 0x000000b8             s3 <= 00c689e5
     251  1.2 0x000000bc             s6 <= 00c379c5
     252  1.2 0x000000c0             s6 <= 0143ca13
     253  1.2 0x000000c4             s3 <= 018543f6
     254  1.2 0x000000c8             fp <= 00c379c5
     255  1.2 0x000000cc             fp <= 0143ca13
     256  1.2 0x000000d0             fp <= 01cf5ad5
     257  1.2 0x000000d4             s3 <= 004a1923
     258  1.2 0x000000d8             fp <= 01f0edc9
     259  1.2 0x000000dc             fp <= 02713e17
     260  1.2 0x000000e0             fp <= 02fcced9
     261  1.2 0x000000e4             s3 <= 02b6d7fa
     262  1.2 0x000000e8             s4 <= 0000038f
     264  1.2 0x000000ec             s1 <= 00219683
     265  1.2 0x000000f0             s2 <= ff7fac23
     266  1.2 0x000000f4             s3 <= 02b6d475
     267  1.2 0x000000f8             s4 <= 0000038f
     269  1.2 0x000000fc             s1 <= 00219a12
     270  1.2 0x00000100             s2 <= 0080576c
     271  1.2 0x00000104             s3 <= 02b6d7fa
     272  1.2 0x00000108             s5 <= 0000038f
     273  1.2 0x0000010c             t0 <= 00000000
     274  1.2 0x00000110             s1 <= 00219da1
     275  1.2 0x00000114             s2 <= 008053dd
     276  1.2 0x00000118             s3 <= 02b6d475
     277  1.2 0x0000011c             s5 <= 0000038f
     278  1.2 0x00000120             t0 <= 00000000
     279  1.1 0x00000124             s1 <= 0021a130
     280  1.1 0x00000128             s2 <= ff7fafb2
     281  1.1 0x0000012c             s3 <= 02b6d7fa
     282  1.1 0x00000130             t1 <= 00000001
     283  1.1 0x00000134               
     288  1.2 0x00000048             fp <= db61e360
     289  1.2 0x0000004c             s1 <= 0bcc11d4
     290  1.2 0x00000050             s2 <= a8aa92a6
     291  1.2 0x00000054             s3 <= 000ca9e1
     292  1.2 0x00000058             s4 <= 803c199d
     293  1.2 0x0000005c             s5 <= 67cda020
     294  1.2 0x00000060             fp <= e72df534
     295  1.2 0x00000064             s2 <= c17c9d72
     296  1.2 0x00000068             s3 <= e7215cd5
     297  1.2 0x0000006c             s4 <= 676a0ed1
     298  1.2 0x00000070             s5 <= 809faaec
     299  1.2 0x00000074             fp <= f2fa0708
     300  1.2 0x00000078             s2 <= 317d6996
     301  1.2 0x0000007c             s3 <= 15db5bdd
     302  1.2 0x00000080             s4 <= 5a6415d9
     303  1.1 0x00000084             s5 <= 725a5c1c
     304  1.1 0x00000088             fp <= 0000038f
     306  1.2 0x0000008c             s2 <= 317d6607
     307  1.2 0x00000090             s3 <= 15db5852
     308  1.2 0x00000094             s4 <= 5a641968
     309  1.1 0x00000098             s5 <= 725a588d
     310  1.1 0x0000009c             fp <= 0000038f
     312  1.2 0x000000a0             s2 <= ce829d88
     313  1.2 0x000000a4             s3 <= 15db5bdd
     314  1.2 0x000000a8             s4 <= 5a641cf7
     315  1.1 0x000000ac             s5 <= 8da5ab02
     316  1.1 0x000000b0             fp <= 0bcc1563
     317  1.1 0x000000b4             fp <= 3d4977db
     318  1.1 0x000000b8             s3 <= 28922c06
     319  1.1 0x000000bc             s6 <= 491589af
     320  1.1 0x000000c0             s6 <= 7a92ec27
     321  1.1 0x000000c4             s3 <= 5200c021
     322  1.1 0x000000c8             fp <= 491589af
     323  1.1 0x000000cc             fp <= 7a92ec27
     324  1.1 0x000000d0             fp <= d4f7091e
     325  1.1 0x000000d4             s3 <= 86f7c93f
     326  1.1 0x000000d8             fp <= e0c31af2
     327  1.1 0x000000dc             fp <= 12407d6a
     328  1.1 0x000000e0             fp <= 6ca49a61
     329  1.1 0x000000e4             s3 <= ea53535e
     330  1.1 0x000000e8             s4 <= 0000038f
     332  1.1 0x000000ec             s1 <= 0bcc1563
     333  1.1 0x000000f0             s2 <= ce8299f9
     334  1.1 0x000000f4             s3 <= ea5350d1
     335  1.1 0x000000f8             s4 <= 0000038f
     337  1.1 0x000000fc             s1 <= 0bcc18f2
     338  1.1 0x00000100             s2 <= 317d6996
     339  1.1 0x00000104             s3 <= ea53535e
     340  1.1 0x00000108             s5 <= 0000038f
     341  1.1 0x0000010c             t0 <= 00000000
     342  1.1 0x00000110             s1 <= 0bcc1c81
     343  1.1 0x00000114             s2 <= 317d6607
     344  1.1 0x00000118             s3 <= ea5350d1
     345  1.1 0x0000011c             s5 <= 0000038f
     346  1.1 0x00000120             t0 <= 00000000
     347  1.1 0x00000124             s1 <= 0bcc2010
     348  1.1 0x00000128             s2 <= ce829d88
     349  1.1 0x0000012c             s3 <= ea53535e
     350  1.1 0x00000130             t1 <= 00000002
     351  1.1 0x00000134               
     352  1.1 0x00000048             fp <= 9c3ad880
     353  1.1 0x0000004c             s1 <= 9020eff0
     354  1.1 0x00000050             s2 <= de85ab82
     355  1.1 0x00000054             s3 <= 000ca9e1
     356  1.1 0x00000058             s4 <= 30d65ec9
     357  1.1 0x0000005c             s5 <= 858cfb80
     358  1.1 0x00000060             fp <= 2c5bc870
     359  1.1 0x00000064             s2 <= b229e312
     360  1.1 0x00000068             s3 <= 2c576191
     361  1.1 0x0000006c             s4 <= 5d322739
     362  1.1 0x00000070             s5 <= 59313310
     363  1.1 0x00000074             fp <= bc7cb860
     364  1.1 0x00000078             s2 <= 0a52d54e
     365  1.1 0x0000007c             s3 <= 902bd9f1
     366  1.1 0x00000080             s4 <= 19aedf99
     367  1.1 0x00000084             s5 <= 634b8550
     368  1.1 0x00000088             fp <= 0000038f
     370  1.1 0x0000008c             s2 <= 0a52d1bf
     371  1.1 0x00000090             s3 <= 902bda7e
     372  1.1 0x00000094             s4 <= 19aee328
     373  1.1 0x00000098             s5 <= 634b81c1
     374  1.1 0x0000009c             fp <= 0000038f
     376  1.1 0x000000a0             s2 <= f5ad31d0
     377  1.1 0x000000a4             s3 <= 902bd9f1
     378  1.1 0x000000a8             s4 <= 19aee6b7
     379  1.1 0x000000ac             s5 <= 9cb481ce
     380  1.1 0x000000b0             fp <= 9020f37f
     381  1.1 0x000000b4             fp <= 9a73c1af
     382  1.1 0x000000b8             s3 <= 0a58185e
     383  1.1 0x000000bc             s6 <= 2a94b19f
     384  1.1 0x000000c0             s6 <= 34e77fcf
     385  1.1 0x000000c4             s3 <= 3ebf6791
     386  1.1 0x000000c8             fp <= 2a94b19f
     387  1.1 0x000000cc             fp <= 34e77fcf
     388  1.1 0x000000d0             fp <= 4e966686
     389  1.1 0x000000d4             s3 <= 70290117
     390  1.1 0x000000d8             fp <= deb75676
     391  1.1 0x000000dc             fp <= e90a24a6
     392  1.1 0x000000e0             fp <= 02b90b5d
     393  1.1 0x000000e4             s3 <= 72900a4a
     394  1.1 0x000000e8             s4 <= 0000038f
     396  1.1 0x000000ec             s1 <= 9020f37f
     397  1.1 0x000000f0             s2 <= f5ad2e41
     398  1.1 0x000000f4             s3 <= 729009c5
     399  1.1 0x000000f8             s4 <= 0000038f
     401  1.1 0x000000fc             s1 <= 9020f70e
     402  1.1 0x00000100             s2 <= 0a52d54e
     403  1.1 0x00000104             s3 <= 72900a4a
     404  1.1 0x00000108             s5 <= 0000038f
     405  1.1 0x0000010c             t0 <= 00000000
     406  1.1 0x00000110             s1 <= 9020fa9d
     407  1.1 0x00000114             s2 <= 0a52d1bf
     408  1.1 0x00000118             s3 <= 729009c5
     409  1.1 0x0000011c             s5 <= 0000038f
     410  1.1 0x00000120             t0 <= 00000000
     411  1.1 0x00000124             s1 <= 9020fe2c
     412  1.1 0x00000128             s2 <= f5ad31d0
     413  1.1 0x0000012c             s3 <= 72900a4a
     414  1.1 0x00000130             t1 <= 00000003
     415  1.1 0x00000134               
     416  1.1 0x00000048             fp <= 4b30efc0
     417  1.1 0x0000004c             s1 <= 6d028620
     418  1.1 0x00000050             s2 <= ae949d56
     419  1.1 0x00000054             s3 <= 000ca9e1
     420  1.1 0x00000058             s4 <= 43cfd1a1
     421  1.1 0x0000005c             s5 <= 69c21c40
     422  1.1 0x00000060             fp <= b83375e0
     423  1.1 0x00000064             s2 <= f6612776
     424  1.1 0x00000068             s3 <= b83fdc01
     425  1.1 0x0000006c             s4 <= fc034781
     426  1.1 0x00000070             s5 <= b18ea660
     427  1.1 0x00000074             fp <= 2535fc00
     428  1.1 0x00000078             s2 <= 2ed4d48a
     429  1.1 0x0000007c             s3 <= 9d0a2001
     430  1.1 0x00000080             s4 <= 21394381
     431  1.1 0x00000084             s5 <= 73a755a0
     432  1.1 0x00000088             fp <= 0000038f
     434  1.1 0x0000008c             s2 <= 2ed4d0fb
     435  1.1 0x00000090             s3 <= 9d0a238e
     436  1.1 0x00000094             s4 <= 21394710
     437  1.1 0x00000098             s5 <= 73a75211
     438  1.1 0x0000009c             fp <= 0000038f
     440  1.1 0x000000a0             s2 <= d12b3294
     441  1.1 0x000000a4             s3 <= 9d0a2001
     442  1.1 0x000000a8             s4 <= 21394a9f
     443  1.1 0x000000ac             s5 <= 8c58b17e
     444  1.1 0x000000b0             fp <= 6d0289af
     445  1.1 0x000000b4             fp <= 9bd7571b
     446  1.1 0x000000b8             s3 <= 06dd771a
     447  1.1 0x000000bc             s6 <= 08d9dd3b
     448  1.1 0x000000c0             s6 <= 37aeaaa7
     449  1.1 0x000000c4             s3 <= 3173ddbd
     450  1.1 0x000000c8             fp <= 08d9dd3b
     451  1.1 0x000000cc             fp <= 37aeaaa7
     452  1.1 0x000000d0             fp <= 58e7f546
     453  1.1 0x000000d4             s3 <= 699428fb
     454  1.1 0x000000d8             fp <= c5ea7b66
     455  1.1 0x000000dc             fp <= f4bf48d2
     456  1.1 0x000000e0             fp <= 15f89371
     457  1.1 0x000000e4             s3 <= 7c6cbb8a
     458  1.1 0x000000e8             s4 <= 0000038f
     460  1.1 0x000000ec             s1 <= 6d0289af
     461  1.1 0x000000f0             s2 <= d12b2f05
     462  1.1 0x000000f4             s3 <= 7c6cb805
     463  1.1 0x000000f8             s4 <= 0000038f
     465  1.1 0x000000fc             s1 <= 6d028d3e
     466  1.1 0x00000100             s2 <= 2ed4d48a
     467  1.1 0x00000104             s3 <= 7c6cbb8a
     468  1.1 0x00000108             s5 <= 0000038f
     469  1.1 0x0000010c             t0 <= 00000000
     470  1.1 0x00000110             s1 <= 6d0290cd
     471  1.1 0x00000114             s2 <= 2ed4d0fb
     472  1.1 0x00000118             s3 <= 7c6cb805
     473  1.1 0x0000011c             s5 <= 0000038f
     474  1.1 0x00000120             t0 <= 00000000
     475  1.1 0x00000124             s1 <= 6d02945c
     476  1.1 0x00000128             s2 <= d12b3294
     477  1.1 0x0000012c             s3 <= 7c6cbb8a
     478  1.1 0x00000130             t1 <= 00000004
     479  1.1 0x00000134               
     480  1.1 0x00000048             fp <= 8debbd30
     481  1.1 0x0000004c             s1 <= 55ab5fc8
     482  1.1 0x00000050             s2 <= c6ef6016
     483  1.1 0x00000054             s3 <= 000ca9e1
     484  1.1 0x00000058             s4 <= 26914849
     485  1.1 0x0000005c             s5 <= 070a4a50
     486  1.1 0x00000060             fp <= e3971cf8
     487  1.1 0x00000064             s2 <= e358431e
     488  1.1 0x00000068             s3 <= e39bb519
     489  1.1 0x0000006c             s4 <= 0a286541
     490  1.1 0x00000070             s5 <= 23732d58
     491  1.1 0x00000074             fp <= 39427cc0
     492  1.1 0x00000078             s2 <= 55ea39a2
     493  1.1 0x0000007c             s3 <= dad9c9d9
     494  1.1 0x00000080             s4 <= 436ae201
     495  1.1 0x00000084             s5 <= 15cf4f68
     496  1.1 0x00000088             fp <= 0000038f
     498  1.1 0x0000008c             s2 <= 55ea3613
     499  1.1 0x00000090             s3 <= dad9ca56
     500  1.1 0x00000094             s4 <= 436ae590
     501  1.1 0x00000098             s5 <= 15cf4bd9
     502  1.1 0x0000009c             fp <= 0000038f
     504  1.1 0x000000a0             s2 <= aa15cd7c
     505  1.1 0x000000a4             s3 <= dad9c9d9
     506  1.1 0x000000a8             s4 <= 436ae91f
     507  1.1 0x000000ac             s5 <= ea30b7b6
     508  1.1 0x000000b0             fp <= 55ab6357
     509  1.1 0x000000b4             fp <= ab9595db
     510  1.1 0x000000b8             s3 <= 714c5c02
     511  1.1 0x000000bc             s6 <= 0140f5a3
     512  1.1 0x000000c0             s6 <= 572b2827
     513  1.1 0x000000c4             s3 <= 26677425
     514  1.1 0x000000c8             fp <= 0140f5a3
     515  1.1 0x000000cc             fp <= 572b2827
     516  1.1 0x000000d0             fp <= 9a961146
     517  1.1 0x000000d4             s3 <= bcf16563
     518  1.1 0x000000d8             fp <= f041710e
     519  1.1 0x000000dc             fp <= 462ba392
     520  1.1 0x000000e0             fp <= 89968cb1
     521  1.1 0x000000e4             s3 <= 3567e9d2
     522  1.1 0x000000e8             s4 <= 0000038f
     524  1.1 0x000000ec             s1 <= 55ab6357
     525  1.1 0x000000f0             s2 <= aa15c9ed
     526  1.1 0x000000f4             s3 <= 3567ea5d
     527  1.1 0x000000f8             s4 <= 0000038f
     529  1.1 0x000000fc             s1 <= 55ab66e6
     530  1.1 0x00000100             s2 <= 55ea39a2
     531  1.1 0x00000104             s3 <= 3567e9d2
     532  1.1 0x00000108             s5 <= 0000038f
     533  1.1 0x0000010c             t0 <= 00000000
     534  1.1 0x00000110             s1 <= 55ab6a75
     535  1.1 0x00000114             s2 <= 55ea3613
     536  1.1 0x00000118             s3 <= 3567ea5d
     537  1.1 0x0000011c             s5 <= 0000038f
     538  1.1 0x00000120             t0 <= 00000000
     539  1.1 0x00000124             s1 <= 55ab6e04
     540  1.1 0x00000128             s2 <= aa15cd7c
     541  1.1 0x0000012c             s3 <= 3567e9d2
     542  1.1 0x00000130             t1 <= 00000005
     543  1.1 0x00000134               
     544  1.1 0x00000048             fp <= 74767df0
     545  1.1 0x0000004c             s1 <= b6cc6bb8
     546  1.1 0x00000050             s2 <= 0cc9124e
     547  1.1 0x00000054             s3 <= 000ca9e1
     548  1.1 0x00000058             s4 <= 3293e2c9
     549  1.1 0x0000005c             s5 <= f90aaf90
     550  1.1 0x00000060             fp <= 2b42e9a8
     551  1.1 0x00000064             s2 <= e18628a6
     552  1.1 0x00000068             s3 <= 2b4e4049
     553  1.1 0x0000006c             s4 <= 5dd6cc71
     554  1.1 0x00000070             s5 <= cdc7c5e8
     555  1.1 0x00000074             fp <= e20f5560
     556  1.1 0x00000078             s2 <= 00892cba
     557  1.1 0x0000007c             s3 <= c9411529
     558  1.1 0x00000080             s4 <= 3fe621d1
     559  1.1 0x00000084             s5 <= 14478f78
     560  1.1 0x00000088             fp <= 0000038f
     562  1.1 0x0000008c             s2 <= 0089292b
     563  1.1 0x00000090             s3 <= c94116a6
     564  1.1 0x00000094             s4 <= 3fe62560
     565  1.1 0x00000098             s5 <= 14478be9
     566  1.1 0x0000009c             fp <= 0000038f
     568  1.1 0x000000a0             s2 <= ff76da64
     569  1.1 0x000000a4             s3 <= c9411529
     570  1.1 0x000000a8             s4 <= 3fe628ef
     571  1.1 0x000000ac             s5 <= ebb877a6
     572  1.1 0x000000b0             fp <= b6cc6f47
     573  1.1 0x000000b4             fp <= b75594e3
     574  1.1 0x000000b8             s3 <= 7e1481ca
     575  1.1 0x000000bc             s6 <= 6e22009b
     576  1.1 0x000000c0             s6 <= 6eab2637
     577  1.1 0x000000c4             s3 <= 10bfa7fd
     578  1.1 0x000000c8             fp <= 6e22009b
     579  1.1 0x000000cc             fp <= 6eab2637
     580  1.1 0x000000d0             fp <= ae914f26
     581  1.1 0x000000d4             s3 <= be2ee8db
     582  1.1 0x000000d8             fp <= 655dbade
     583  1.1 0x000000dc             fp <= 65e6e07a
     584  1.1 0x000000e0             fp <= a5cd0969
     585  1.1 0x000000e4             s3 <= 1be3e1b2
     586  1.1 0x000000e8             s4 <= 0000038f
     588  1.1 0x000000ec             s1 <= b6cc6f47
     589  1.1 0x000000f0             s2 <= ff76d6d5
     590  1.1 0x000000f4             s3 <= 1be3e23d
     591  1.1 0x000000f8             s4 <= 0000038f
     593  1.1 0x000000fc             s1 <= b6cc72d6
     594  1.1 0x00000100             s2 <= 00892cba
     595  1.1 0x00000104             s3 <= 1be3e1b2
     596  1.1 0x00000108             s5 <= 0000038f
     597  1.1 0x0000010c             t0 <= 00000000
     598  1.1 0x00000110             s1 <= b6cc7665
     599  1.1 0x00000114             s2 <= 0089292b
     600  1.1 0x00000118             s3 <= 1be3e23d
     601  1.1 0x0000011c             s5 <= 0000038f
     602  1.1 0x00000120             t0 <= 00000000
     603  1.1 0x00000124             s1 <= b6cc79f4
     604  1.1 0x00000128             s2 <= ff76da64
     605  1.1 0x0000012c             s3 <= 1be3e1b2
     606  1.1 0x00000130             t1 <= 00000006
     607  1.1 0x00000134               
     608  1.1 0x00000048             fp <= ca316b50
     609  1.1 0x0000004c             s1 <= 4941bd88
     610  1.1 0x00000050             s2 <= 3ff0286e
     611  1.1 0x00000054             s3 <= 000ca9e1
     612  1.1 0x00000058             s4 <= d30cfdb9
     613  1.1 0x0000005c             s5 <= d4fbee30
     614  1.1 0x00000060             fp <= 137328d8
     615  1.1 0x00000064             s2 <= 2c7cff96
     616  1.0 0x00000068             s3 <= 137f8139
     617  1.0 0x0000006c             s4 <= e6802691
     618  1.0 0x00000070             s5 <= c188c558
     619  1.0 0x00000074             fp <= 5cb4e660
     620  1.0 0x00000078             s2 <= 3037e6ca
     621  1.0 0x0000007c             s3 <= 4fcb6759
     622  1.0 0x00000080             s4 <= 43350cf1
     623  1.0 0x00000084             s5 <= 9b2c2108
     624  1.0 0x00000088             fp <= 0000038f
     626  1.1 0x0000008c             s2 <= 3037e33b
     627  1.0 0x00000090             s3 <= 4fcb64d6
     628  1.0 0x00000094             s4 <= 43351080
     629  1.0 0x00000098             s5 <= 9b2c1d79
     630  1.0 0x0000009c             fp <= 0000038f
     632  1.1 0x000000a0             s2 <= cfc82054
     633  1.1 0x000000a4             s3 <= 4fcb6759
     634  1.1 0x000000a8             s4 <= 4335140f
     635  1.1 0x000000ac             s5 <= 64d3e616
     636  1.1 0x000000b0             fp <= 4941c117
     637  1.1 0x000000b4             fp <= 7979a0c3
     638  1.0 0x000000b8             s3 <= 36b2c79a
     639  1.0 0x000000bc             s6 <= c2bb5e4b
     640  1.0 0x000000c0             s6 <= f2f33df7
     641  1.0 0x000000c4             s3 <= c441fa6d
     642  1.0 0x000000c8             fp <= c2bb5e4b
     643  1.0 0x000000cc             fp <= f2f33df7
     644  1.0 0x000000d0             fp <= 36285206
     645  1.0 0x000000d4             s3 <= f269a86b
     646  1.0 0x000000d8             fp <= 7f6a0f8e
     647  1.0 0x000000dc             fp <= afa1ef3a
     648  1.0 0x000000e0             fp <= f2d70349
     649  1.0 0x000000e4             s3 <= 00beab22
     650  1.0 0x000000e8             s4 <= 0000038f
     652  1.0 0x000000ec             s1 <= 4941c117
     653  1.0 0x000000f0             s2 <= cfc81cc5
     654  1.0 0x000000f4             s3 <= 00bea8ad
     655  1.0 0x000000f8             s4 <= 0000038f
     657  1.1 0x000000fc             s1 <= 4941c4a6
     658  1.1 0x00000100             s2 <= 3037e6ca
     659  1.1 0x00000104             s3 <= 00beab22
     660  1.0 0x00000108             s5 <= 0000038f
     661  1.0 0x0000010c             t0 <= 00000000
     662  1.0 0x00000110             s1 <= 4941c835
     663  1.0 0x00000114             s2 <= 3037e33b
     664  1.0 0x00000118             s3 <= 00bea8ad
     665  1.0 0x0000011c             s5 <= 0000038f
     666  1.0 0x00000120             t0 <= 00000000
     667  1.0 0x00000124             s1 <= 4941cbc4
     668  1.0 0x00000128             s2 <= cfc82054
     669  1.0 0x0000012c             s3 <= 00beab22
     670  1.0 0x00000130             t1 <= 00000007
     671  1.0 0x00000134               
     672  1.0 0x00000048             fp <= f02f5c50
     673  1.0 0x0000004c             s1 <= 44846728
     674  1.0 0x00000050             s2 <= a682fdfe
     675  1.0 0x00000054             s3 <= 000ca9e1
     676  1.0 0x00000058             s4 <= 8f9981f9
     677  1.0 0x0000005c             s5 <= 46a12130
     678  1.0 0x00000060             fp <= 34b3c378
     679  1.0 0x00000064             s2 <= 71cf3a86
     680  1.0 0x00000068             s3 <= 34bf6a99
     681  1.0 0x0000006c             s4 <= c44d4571
     682  1.0 0x00000070             s5 <= 11ed5db8
     683  1.0 0x00000074             fp <= 79382aa0
     684  1.0 0x00000078             s2 <= 0768f01a
     685  1.0 0x0000007c             s3 <= 4d874039
     686  1.0 0x00000080             s4 <= 3d857011
     687  1.0 0x00000084             s5 <= 674acce8
     688  1.0 0x00000088             fp <= 0000038f
     690  1.0 0x0000008c             s2 <= 0768ec8b
     691  1.0 0x00000090             s3 <= 4d8743b6
     692  1.0 0x00000094             s4 <= 3d8573a0
     693  1.0 0x00000098             s5 <= 674ac959
     694  1.0 0x0000009c             fp <= 0000038f
     696  1.0 0x000000a0             s2 <= f8971704
     697  1.0 0x000000a4             s3 <= 4d874039
     698  1.0 0x000000a8             s4 <= 3d85772f
     699  1.0 0x000000ac             s5 <= 98b53a36
     700  1.0 0x000000b0             fp <= 44846ab7
     701  1.0 0x000000b4             fp <= 4bed53b3
     702  1.0 0x000000b8             s3 <= 066a138a
     703  1.0 0x000000bc             s6 <= 9071badb
     704  1.0 0x000000c0             s6 <= 97daa3d7
     705  1.0 0x000000c4             s3 <= 91b0b05d
     706  1.0 0x000000c8             fp <= 9071badb
     707  1.0 0x000000cc             fp <= 97daa3d7
     708  1.0 0x000000d0             fp <= d5601b06
     709  1.0 0x000000d4             s3 <= 44d0ab5b
     710  1.0 0x000000d8             fp <= 19e4822e
     711  1.0 0x000000dc             fp <= 214d6b2a
     712  1.0 0x000000e0             fp <= 5ed2e259
     713  1.0 0x000000e4             s3 <= 1a024902
     714  1.0 0x000000e8             s4 <= 0000038f
     716  1.0 0x000000ec             s1 <= 44846ab7
     717  1.0 0x000000f0             s2 <= f8971375
     718  1.0 0x000000f4             s3 <= 1a024a8d
     719  1.0 0x000000f8             s4 <= 0000038f
     721  1.0 0x000000fc             s1 <= 44846e46
     722  1.0 0x00000100             s2 <= 0768f01a
     723  1.0 0x00000104             s3 <= 1a024902
     724  1.0 0x00000108             s5 <= 0000038f
     725  1.0 0x0000010c             t0 <= 00000000
     726  1.0 0x00000110             s1 <= 448471d5
     727  1.0 0x00000114             s2 <= 0768ec8b
     728  1.0 0x00000118             s3 <= 1a024a8d
     729  1.0 0x0000011c             s5 <= 0000038f
     730  1.0 0x00000120             t0 <= 00000000
     731  1.0 0x00000124             s1 <= 44847564
     732  1.0 0x00000128             s2 <= f8971704
     733  1.0 0x0000012c             s3 <= 1a024902
     734  1.0 0x00000130             t1 <= 00000008
     735  1.0 0x00000134               
     736  1.0 0x00000048             fp <= 1699d190
     737  1.0 0x0000004c             s1 <= 9cc65208
     738  1.0 0x00000050             s2 <= 8e21ce1e
     739  1.0 0x00000054             s3 <= 000ca9e1
     740  1.0 0x00000058             s4 <= 630d0a19
     741  1.0 0x0000005c             s5 <= 503daff0
     742  1.0 0x00000060             fp <= b3602398
     743  1.0 0x00000064             s2 <= dac1aa86
     744  1.0 0x00000068             s3 <= b36c8a79
     745  1.0 0x0000006c             s4 <= 166d2db1
     746  1.0 0x00000070             s5 <= 9cdd8c58
     747  1.0 0x00000074             fp <= 502675a0
     748  1.0 0x00000078             s2 <= 7564cb1a
     749  1.0 0x0000007c             s3 <= e34affd9
     750  1.0 0x00000080             s4 <= 6693a351
     751  1.0 0x00000084             s5 <= b348e948
     752  1.0 0x00000088             fp <= 0000038f
     754  1.0 0x0000008c             s2 <= 7564c78b
     755  1.0 0x00000090             s3 <= e34afc56
     756  1.0 0x00000094             s4 <= 6693a6e0
     757  1.0 0x00000098             s5 <= b348e5b9
     758  1.0 0x0000009c             fp <= 0000038f
     760  1.0 0x000000a0             s2 <= 8a9b3c04
     761  1.0 0x000000a4             s3 <= e34affd9
     762  1.0 0x000000a8             s4 <= 6693aa6f
     763  1.0 0x000000ac             s5 <= 4cb71dd6
     764  1.0 0x000000b0             fp <= 9cc65597
     765  1.0 0x000000b4             fp <= 122b1993
     766  1.0 0x000000b8             s3 <= f161e64a
     767  1.0 0x000000bc             s6 <= aef16b9b
     768  1.0 0x000000c0             s6 <= 24562f97
     769  1.0 0x000000c4             s3 <= d537c9dd
     770  1.0 0x000000c8             fp <= aef16b9b
     771  1.0 0x000000cc             fp <= 24562f97
     772  1.0 0x000000d0             fp <= 8ae9da06
     773  1.0 0x000000d4             s3 <= 5fde13db
     774  1.0 0x000000d8             fp <= 27b02c0e
     775  1.0 0x000000dc             fp <= 9d14f00a
     776  1.0 0x000000e0             fp <= 03a89a79
     777  1.0 0x000000e4             s3 <= 5c7689a2
     778  1.0 0x000000e8             s4 <= 0000038f
     780  1.0 0x000000ec             s1 <= 9cc65597
     781  1.0 0x000000f0             s2 <= 8a9b3875
     782  1.0 0x000000f4             s3 <= 5c768a2d
     783  1.0 0x000000f8             s4 <= 0000038f
     785  1.0 0x000000fc             s1 <= 9cc65926
     786  1.0 0x00000100             s2 <= 7564cb1a
     787  1.0 0x00000104             s3 <= 5c7689a2
     788  1.0 0x00000108             s5 <= 0000038f
     789  1.0 0x0000010c             t0 <= 00000000
     790  1.0 0x00000110             s1 <= 9cc65cb5
     791  1.0 0x00000114             s2 <= 7564c78b
     792  1.0 0x00000118             s3 <= 5c768a2d
     793  1.0 0x0000011c             s5 <= 0000038f
     794  1.0 0x00000120             t0 <= 00000000
     795  1.0 0x00000124             s1 <= 9cc66044
     796  1.0 0x00000128             s2 <= 8a9b3c04
     797  1.0 0x0000012c             s3 <= 5c7689a2
     798  1.0 0x00000130             t1 <= 00000009
     799  1.0 0x00000134               
     800  1.0 0x00000048             fp <= e2d57110
     801  1.0 0x0000004c             s1 <= e3321e88
     802  1.0 0x00000050             s2 <= 09d3c77e
     803  1.0 0x00000054             s3 <= 000ca9e1
     804  1.0 0x00000058             s4 <= 4eb35a59
     805  1.0 0x0000005c             s5 <= 3707a070
     806  1.0 0x00000060             fp <= c6078f98
     807  1.0 0x00000064             s2 <= 43cc37e6
     808  1.0 0x00000068             s3 <= c60b2679
     809  1.0 0x0000006c             s4 <= 14bae9f1
     810  1.0 0x00000070             s5 <= 710010d8
     811  1.0 0x00000074             fp <= a939ae20
     812  1.0 0x00000078             s2 <= 656d763a
     813  1.0 0x0000007c             s3 <= 6f328859
     814  1.0 0x00000080             s4 <= bdf49811
     815  1.0 0x00000084             s5 <= 38399d48
     816  1.0 0x00000088             fp <= 0000038f
     818  1.0 0x0000008c             s2 <= 656d72ab
     819  1.0 0x00000090             s3 <= 6f328bd6
     820  1.0 0x00000094             s4 <= bdf49ba0
     821  1.0 0x00000098             s5 <= 383999b9
     822  1.0 0x0000009c             fp <= 0000038f
     824  1.0 0x000000a0             s2 <= 9a9290e4
     825  1.0 0x000000a4             s3 <= 6f328859
     826  1.0 0x000000a8             s4 <= bdf49f2f
     827  1.0 0x000000ac             s5 <= c7c669d6
     828  1.0 0x000000b0             fp <= e3322217
     829  1.0 0x000000b4             fp <= 489f9133
     830  1.0 0x000000b8             s3 <= 27ad196a
     831  1.0 0x000000bc             s6 <= 2bd1afbb
     832  1.0 0x000000c0             s6 <= 913f1ed7
     833  1.0 0x000000c4             s3 <= b69207bd
     834  1.0 0x000000c8             fp <= 2bd1afbb
     835  1.0 0x000000cc             fp <= 913f1ed7
     836  1.0 0x000000d0             fp <= 4f33be06
     837  1.0 0x000000d4             s3 <= f9a1b9bb
     838  1.0 0x000000d8             fp <= 3265dc8e
     839  1.0 0x000000dc             fp <= 97d34baa
     840  1.0 0x000000e0             fp <= 55c7ead9
     841  1.0 0x000000e4             s3 <= ac665362
     842  1.0 0x000000e8             s4 <= 0000038f
     844  1.0 0x000000ec             s1 <= e3322217
     845  1.0 0x000000f0             s2 <= 9a928d55
     846  1.0 0x000000f4             s3 <= ac6650ed
     847  1.0 0x000000f8             s4 <= 0000038f
     849  1.0 0x000000fc             s1 <= e33225a6
     850  1.0 0x00000100             s2 <= 656d763a
     851  1.0 0x00000104             s3 <= ac665362
     852  1.0 0x00000108             s5 <= 0000038f
     853  1.0 0x0000010c             t0 <= 00000000
     854  1.0 0x00000110             s1 <= e3322935
     855  1.0 0x00000114             s2 <= 656d72ab
     856  1.0 0x00000118             s3 <= ac6650ed
     857  1.0 0x0000011c             s5 <= 0000038f
     858  1.0 0x00000120             t0 <= 00000000
     859  1.0 0x00000124             s1 <= e3322cc4
     860  1.0 0x00000128             s2 <= 9a9290e4
     861  1.0 0x0000012c             s3 <= ac665362
     862  1.0 0x00000130             t1 <= 0000000a
     863  1.0 0x00000134               
     868  1.0 0x00000138             sp <= 00002ffc
     869  1.0 0x0000013c               
     874  1.1 0x00000010               
$finish called at time : 20208666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 6698.531 ; gain = 0.000 ; free physical = 3783 ; free virtual = 20920
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 6698.531 ; gain = 0.000 ; free physical = 3783 ; free virtual = 20920
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 6698.531 ; gain = 0.000 ; free physical = 3783 ; free virtual = 20920
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 30 14:57:06 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 14:57:06 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.42 . Memory (MB): peak = 7485.168 ; gain = 13.004 ; free physical = 3045 ; free virtual = 20187
Restored from archive | CPU: 0.440000 secs | Memory: 8.977089 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.42 . Memory (MB): peak = 7485.168 ; gain = 13.004 ; free physical = 3045 ; free virtual = 20187
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7485.168 ; gain = 0.000 ; free physical = 3046 ; free virtual = 20188
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 7669.824 ; gain = 853.637 ; free physical = 2936 ; free virtual = 20079
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 30 15:01:09 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.43 . Memory (MB): peak = 8655.832 ; gain = 0.000 ; free physical = 1272 ; free virtual = 18567
Restored from archive | CPU: 0.520000 secs | Memory: 14.195663 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.43 . Memory (MB): peak = 8655.832 ; gain = 0.000 ; free physical = 1272 ; free virtual = 18567
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8655.832 ; gain = 0.000 ; free physical = 1273 ; free virtual = 18568
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8737.871 ; gain = 82.039 ; free physical = 1303 ; free virtual = 18598
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d6adab5d7be4942a3c09142e3e2c509 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.rv32im_alu_0_alu
Compiling module xil_defaultlib.rv32im_alu_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 8755.770 ; gain = 0.000 ; free physical = 1342 ; free virtual = 18661
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
WARNING: Too many words specified in data file mbrot.hex
WARNING: Too many words specified in data file mbrot.hex
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fdc
     208  2.5 0x00000018               mem[00000ff8] <= 00000010
     209  2.3 0x0000001c               mem[00000ff4] <= 00000000
     210  2.2 0x00000020               mem[00000ff0] <= 00000000
     211  2.1 0x00000024               mem[00000fe8] <= 00000000
     212  2.0 0x00000028               mem[00000fec] <= 00000000
     213  1.9 0x0000002c             ra <= 00000030
     218  2.1 0x000017d4             a0 <= 00000000
     219  2.0 0x000017d8               
     224  2.3 0x00000030             fp <= 00000000
     225  2.2 0x00000034             fp <= 00000000
     226  2.1 0x00000038             a5 <= 00000064
     227  2.1 0x0000003c             fp <= 00000001
     228  2.0 0x00000040             a0 <= 00000000
     229  2.0 0x00000044             fp <= 00000064
     230  1.9 0x00000048             s1 <= 00000000
     231  1.9 0x0000004c             ra <= 00000050
     236  2.0 0x000017c4               
     237  2.0 0x000017c8               
     242  2.1 0x00000050             s3 <= 00000064
     243  2.0 0x00000054             a0 <= 00000000
     244  2.0 0x00000058             ra <= 0000005c
     249  2.1 0x000000b0             sp <= 00002fcc
     250  2.1 0x000000b4               mem[00000fd4] <= 00000064
     251  2.0 0x000000b8               mem[00000fd0] <= 00000000
     252  2.0 0x000000bc               mem[00000fcc] <= 00000000
     253  2.0 0x000000c0               mem[00000fd8] <= 0000005c
     254  1.9 0x000000c4             s2 <= 00000000
     255  1.9 0x000000c8             fp <= 00000000
     256  1.8 0x000000cc             s1 <= 00010000
     257  1.8 0x000000d0             a0 <= 00000000
     258  1.8 0x000000d4             a1 <= 00000000
     259  1.8 0x000000d8             fp <= 00000001
     260  1.8 0x000000dc             ra <= 000000e0
     265  1.8 0x000017ac               
     266  1.8 0x000017b0               
     267  1.8 0x000017b4               
     268  1.8 0x000017b8               
     273  1.8 0x000000e0               
     278  1.9 0x000000d0             a0 <= 00000001
     279  1.9 0x000000d4             a1 <= 00000000
     280  1.9 0x000000d8             fp <= 00000002
     281  1.8 0x000000dc             ra <= 000000e0
     282  1.8 0x000017ac               
     283  1.8 0x000017b0               
     284  1.8 0x000017b4               
     285  1.8 0x000017b8               
     286  1.8 0x000000e0               
     287  1.8 0x000000d0             a0 <= 00000002
     288  1.7 0x000000d4             a1 <= 00000000
     289  1.7 0x000000d8             fp <= 00000003
     290  1.7 0x000000dc             ra <= 000000e0
     291  1.7 0x000017ac               
     292  1.7 0x000017b0               
     293  1.7 0x000017b4               
     294  1.7 0x000017b8               
     295  1.6 0x000000e0               
     296  1.6 0x000000d0             a0 <= 00000003
     297  1.6 0x000000d4             a1 <= 00000000
     298  1.6 0x000000d8             fp <= 00000004
     299  1.6 0x000000dc             ra <= 000000e0
     300  1.6 0x000017ac               
     301  1.6 0x000017b0               
     302  1.6 0x000017b4               
     303  1.6 0x000017b8               
     304  1.6 0x000000e0               
     305  1.6 0x000000d0             a0 <= 00000004
     306  1.5 0x000000d4             a1 <= 00000000
     307  1.5 0x000000d8             fp <= 00000005
     308  1.5 0x000000dc             ra <= 000000e0
     309  1.5 0x000017ac               
     310  1.5 0x000017b0               
     311  1.5 0x000017b4               
     312  1.5 0x000017b8               
     313  1.5 0x000000e0               
     314  1.5 0x000000d0             a0 <= 00000005
     315  1.5 0x000000d4             a1 <= 00000000
     316  1.5 0x000000d8             fp <= 00000006
     317  1.5 0x000000dc             ra <= 000000e0
     318  1.5 0x000017ac               
     319  1.5 0x000017b0               
     320  1.4 0x000017b4               
     321  1.4 0x000017b8               
     322  1.4 0x000000e0               
     323  1.4 0x000000d0             a0 <= 00000006
     324  1.4 0x000000d4             a1 <= 00000000
     325  1.4 0x000000d8             fp <= 00000007
     326  1.4 0x000000dc             ra <= 000000e0
     327  1.4 0x000017ac               
     328  1.4 0x000017b0               
     329  1.4 0x000017b4               
     330  1.4 0x000017b8               
     331  1.4 0x000000e0               
     332  1.4 0x000000d0             a0 <= 00000007
     333  1.4 0x000000d4             a1 <= 00000000
     334  1.4 0x000000d8             fp <= 00000008
     335  1.4 0x000000dc             ra <= 000000e0
     336  1.4 0x000017ac               
     337  1.4 0x000017b0               
     338  1.4 0x000017b4               
     339  1.4 0x000017b8               
     340  1.4 0x000000e0               
     341  1.4 0x000000d0             a0 <= 00000008
     342  1.3 0x000000d4             a1 <= 00000000
     343  1.3 0x000000d8             fp <= 00000009
     344  1.3 0x000000dc             ra <= 000000e0
     345  1.3 0x000017ac               
     346  1.3 0x000017b0               
     347  1.3 0x000017b4               
     348  1.3 0x000017b8               
     349  1.3 0x000000e0               
     350  1.3 0x000000d0             a0 <= 00000009
     351  1.3 0x000000d4             a1 <= 00000000
     352  1.3 0x000000d8             fp <= 0000000a
     353  1.3 0x000000dc             ra <= 000000e0
     354  1.3 0x000017ac               
     355  1.3 0x000017b0               
     356  1.3 0x000017b4               
     357  1.3 0x000017b8               
     358  1.3 0x000000e0               
     359  1.3 0x000000d0             a0 <= 0000000a
     360  1.3 0x000000d4             a1 <= 00000000
     361  1.3 0x000000d8             fp <= 0000000b
     362  1.3 0x000000dc             ra <= 000000e0
     363  1.3 0x000017ac               
     364  1.3 0x000017b0               
     365  1.3 0x000017b4               
     366  1.3 0x000017b8               
     367  1.3 0x000000e0               
     368  1.3 0x000000d0             a0 <= 0000000b
     369  1.3 0x000000d4             a1 <= 00000000
     370  1.3 0x000000d8             fp <= 0000000c
     371  1.3 0x000000dc             ra <= 000000e0
     372  1.3 0x000017ac               
     373  1.3 0x000017b0               
     374  1.3 0x000017b4               
     375  1.3 0x000017b8               
     376  1.3 0x000000e0               
     377  1.3 0x000000d0             a0 <= 0000000c
     378  1.2 0x000000d4             a1 <= 00000000
     379  1.2 0x000000d8             fp <= 0000000d
     380  1.2 0x000000dc             ra <= 000000e0
     381  1.2 0x000017ac               
     382  1.2 0x000017b0               
     383  1.2 0x000017b4               
     384  1.2 0x000017b8               
     385  1.2 0x000000e0               
     386  1.2 0x000000d0             a0 <= 0000000d
     387  1.2 0x000000d4             a1 <= 00000000
     388  1.2 0x000000d8             fp <= 0000000e
     389  1.2 0x000000dc             ra <= 000000e0
     390  1.2 0x000017ac               
     391  1.2 0x000017b0               
     392  1.2 0x000017b4               
     393  1.2 0x000017b8               
     394  1.2 0x000000e0               
     395  1.2 0x000000d0             a0 <= 0000000e
     396  1.2 0x000000d4             a1 <= 00000000
     397  1.2 0x000000d8             fp <= 0000000f
     398  1.2 0x000000dc             ra <= 000000e0
     399  1.2 0x000017ac               
     400  1.2 0x000017b0               
     401  1.2 0x000017b4               
     402  1.2 0x000017b8               
     403  1.2 0x000000e0               
     404  1.2 0x000000d0             a0 <= 0000000f
     405  1.2 0x000000d4             a1 <= 00000000
     406  1.2 0x000000d8             fp <= 00000010
     407  1.2 0x000000dc             ra <= 000000e0
     408  1.2 0x000017ac               
     409  1.2 0x000017b0               
     410  1.2 0x000017b4               
     411  1.2 0x000017b8               
     412  1.2 0x000000e0               
     413  1.2 0x000000d0             a0 <= 00000010
     414  1.2 0x000000d4             a1 <= 00000000
     415  1.2 0x000000d8             fp <= 00000011
     416  1.2 0x000000dc             ra <= 000000e0
     417  1.2 0x000017ac               
     418  1.2 0x000017b0               
     419  1.2 0x000017b4               
     420  1.2 0x000017b8               
     421  1.2 0x000000e0               
     422  1.2 0x000000d0             a0 <= 00000011
     423  1.2 0x000000d4             a1 <= 00000000
     424  1.2 0x000000d8             fp <= 00000012
     425  1.2 0x000000dc             ra <= 000000e0
     426  1.2 0x000017ac               
     427  1.2 0x000017b0               
     428  1.2 0x000017b4               
     429  1.2 0x000017b8               
     430  1.2 0x000000e0               
     431  1.2 0x000000d0             a0 <= 00000012
     432  1.2 0x000000d4             a1 <= 00000000
     433  1.2 0x000000d8             fp <= 00000013
     434  1.2 0x000000dc             ra <= 000000e0
     435  1.2 0x000017ac               
     436  1.2 0x000017b0               
     437  1.2 0x000017b4               
     438  1.2 0x000017b8               
     439  1.2 0x000000e0               
     440  1.2 0x000000d0             a0 <= 00000013
     441  1.2 0x000000d4             a1 <= 00000000
     442  1.2 0x000000d8             fp <= 00000014
     443  1.2 0x000000dc             ra <= 000000e0
     444  1.2 0x000017ac               
     445  1.2 0x000017b0               
     446  1.2 0x000017b4               
     447  1.2 0x000017b8               
     448  1.2 0x000000e0               
     449  1.2 0x000000d0             a0 <= 00000014
     450  1.2 0x000000d4             a1 <= 00000000
     451  1.1 0x000000d8             fp <= 00000015
     452  1.1 0x000000dc             ra <= 000000e0
     453  1.1 0x000017ac               
     454  1.1 0x000017b0               
     455  1.1 0x000017b4               
     456  1.1 0x000017b8               
     457  1.1 0x000000e0               
     458  1.1 0x000000d0             a0 <= 00000015
     459  1.1 0x000000d4             a1 <= 00000000
     460  1.1 0x000000d8             fp <= 00000016
     461  1.1 0x000000dc             ra <= 000000e0
     462  1.1 0x000017ac               
     463  1.1 0x000017b0               
     464  1.1 0x000017b4               
     465  1.1 0x000017b8               
     466  1.1 0x000000e0               
     467  1.1 0x000000d0             a0 <= 00000016
     468  1.1 0x000000d4             a1 <= 00000000
     469  1.1 0x000000d8             fp <= 00000017
     470  1.1 0x000000dc             ra <= 000000e0
     471  1.1 0x000017ac               
     472  1.1 0x000017b0               
     473  1.1 0x000017b4               
     474  1.1 0x000017b8               
     475  1.1 0x000000e0               
     476  1.1 0x000000d0             a0 <= 00000017
     477  1.1 0x000000d4             a1 <= 00000000
     478  1.1 0x000000d8             fp <= 00000018
     479  1.1 0x000000dc             ra <= 000000e0
     480  1.1 0x000017ac               
     481  1.1 0x000017b0               
     482  1.1 0x000017b4               
     483  1.1 0x000017b8               
     484  1.1 0x000000e0               
     485  1.1 0x000000d0             a0 <= 00000018
     486  1.1 0x000000d4             a1 <= 00000000
     487  1.1 0x000000d8             fp <= 00000019
     488  1.1 0x000000dc             ra <= 000000e0
     489  1.1 0x000017ac               
     490  1.1 0x000017b0               
     491  1.1 0x000017b4               
     492  1.1 0x000017b8               
     493  1.1 0x000000e0               
     494  1.1 0x000000d0             a0 <= 00000019
     495  1.1 0x000000d4             a1 <= 00000000
     496  1.1 0x000000d8             fp <= 0000001a
     497  1.1 0x000000dc             ra <= 000000e0
     498  1.1 0x000017ac               
     499  1.1 0x000017b0               
     500  1.1 0x000017b4               
     501  1.1 0x000017b8               
     502  1.1 0x000000e0               
     503  1.1 0x000000d0             a0 <= 0000001a
     504  1.1 0x000000d4             a1 <= 00000000
     505  1.1 0x000000d8             fp <= 0000001b
     506  1.1 0x000000dc             ra <= 000000e0
     507  1.1 0x000017ac               
     508  1.1 0x000017b0               
     509  1.1 0x000017b4               
     510  1.1 0x000017b8               
     511  1.1 0x000000e0               
     512  1.1 0x000000d0             a0 <= 0000001b
     513  1.1 0x000000d4             a1 <= 00000000
     514  1.1 0x000000d8             fp <= 0000001c
     515  1.1 0x000000dc             ra <= 000000e0
     516  1.1 0x000017ac               
     517  1.1 0x000017b0               
     518  1.1 0x000017b4               
     519  1.1 0x000017b8               
     520  1.1 0x000000e0               
     521  1.1 0x000000d0             a0 <= 0000001c
     522  1.1 0x000000d4             a1 <= 00000000
     523  1.1 0x000000d8             fp <= 0000001d
     524  1.1 0x000000dc             ra <= 000000e0
     525  1.1 0x000017ac               
     526  1.1 0x000017b0               
     527  1.1 0x000017b4               
     528  1.1 0x000017b8               
     529  1.1 0x000000e0               
     530  1.1 0x000000d0             a0 <= 0000001d
     531  1.1 0x000000d4             a1 <= 00000000
     532  1.1 0x000000d8             fp <= 0000001e
     533  1.1 0x000000dc             ra <= 000000e0
     534  1.1 0x000017ac               
     535  1.1 0x000017b0               
     536  1.1 0x000017b4               
     537  1.1 0x000017b8               
     538  1.1 0x000000e0               
     539  1.1 0x000000d0             a0 <= 0000001e
     540  1.1 0x000000d4             a1 <= 00000000
     541  1.1 0x000000d8             fp <= 0000001f
     542  1.1 0x000000dc             ra <= 000000e0
     543  1.1 0x000017ac               
     544  1.1 0x000017b0               
     545  1.1 0x000017b4               
     546  1.1 0x000017b8               
     547  1.1 0x000000e0               
     548  1.1 0x000000d0             a0 <= 0000001f
     549  1.1 0x000000d4             a1 <= 00000000
     550  1.1 0x000000d8             fp <= 00000020
     551  1.1 0x000000dc             ra <= 000000e0
     552  1.1 0x000017ac               
     553  1.1 0x000017b0               
     554  1.1 0x000017b4               
     555  1.1 0x000017b8               
     556  1.1 0x000000e0               
     557  1.1 0x000000d0             a0 <= 00000020
     558  1.1 0x000000d4             a1 <= 00000000
     559  1.1 0x000000d8             fp <= 00000021
     560  1.1 0x000000dc             ra <= 000000e0
     561  1.1 0x000017ac               
     562  1.1 0x000017b0               
     563  1.1 0x000017b4               
     564  1.1 0x000017b8               
     565  1.1 0x000000e0               
     566  1.1 0x000000d0             a0 <= 00000021
     567  1.1 0x000000d4             a1 <= 00000000
     568  1.1 0x000000d8             fp <= 00000022
     569  1.1 0x000000dc             ra <= 000000e0
     570  1.1 0x000017ac               
     571  1.1 0x000017b0               
     572  1.1 0x000017b4               
     573  1.1 0x000017b8               
     574  1.1 0x000000e0               
     575  1.1 0x000000d0             a0 <= 00000022
     576  1.1 0x000000d4             a1 <= 00000000
     577  1.1 0x000000d8             fp <= 00000023
     578  1.1 0x000000dc             ra <= 000000e0
     579  1.1 0x000017ac               
     580  1.1 0x000017b0               
     581  1.1 0x000017b4               
     582  1.1 0x000017b8               
     583  1.1 0x000000e0               
     584  1.1 0x000000d0             a0 <= 00000023
     585  1.1 0x000000d4             a1 <= 00000000
     586  1.1 0x000000d8             fp <= 00000024
     587  1.1 0x000000dc             ra <= 000000e0
     588  1.1 0x000017ac               
     589  1.1 0x000017b0               
     590  1.1 0x000017b4               
     591  1.1 0x000017b8               
     592  1.1 0x000000e0               
     593  1.1 0x000000d0             a0 <= 00000024
     594  1.1 0x000000d4             a1 <= 00000000
     595  1.1 0x000000d8             fp <= 00000025
     596  1.1 0x000000dc             ra <= 000000e0
     597  1.1 0x000017ac               
     598  1.1 0x000017b0               
     599  1.1 0x000017b4               
     600  1.1 0x000017b8               
     601  1.1 0x000000e0               
     602  1.1 0x000000d0             a0 <= 00000025
     603  1.1 0x000000d4             a1 <= 00000000
     604  1.1 0x000000d8             fp <= 00000026
     605  1.1 0x000000dc             ra <= 000000e0
     606  1.1 0x000017ac               
     607  1.1 0x000017b0               
     608  1.1 0x000017b4               
     609  1.1 0x000017b8               
     610  1.1 0x000000e0               
     611  1.1 0x000000d0             a0 <= 00000026
     612  1.1 0x000000d4             a1 <= 00000000
     613  1.1 0x000000d8             fp <= 00000027
     614  1.1 0x000000dc             ra <= 000000e0
     615  1.1 0x000017ac               
     616  1.1 0x000017b0               
     617  1.1 0x000017b4               
     618  1.1 0x000017b8               
     619  1.1 0x000000e0               
     620  1.1 0x000000d0             a0 <= 00000027
     621  1.1 0x000000d4             a1 <= 00000000
     622  1.1 0x000000d8             fp <= 00000028
     623  1.1 0x000000dc             ra <= 000000e0
     624  1.1 0x000017ac               
     625  1.1 0x000017b0               
     626  1.1 0x000017b4               
     627  1.1 0x000017b8               
     628  1.1 0x000000e0               
     629  1.1 0x000000d0             a0 <= 00000028
     630  1.1 0x000000d4             a1 <= 00000000
     631  1.1 0x000000d8             fp <= 00000029
     632  1.1 0x000000dc             ra <= 000000e0
     633  1.1 0x000017ac               
     634  1.1 0x000017b0               
     635  1.1 0x000017b4               
     636  1.1 0x000017b8               
     637  1.1 0x000000e0               
     638  1.1 0x000000d0             a0 <= 00000029
     639  1.1 0x000000d4             a1 <= 00000000
     640  1.1 0x000000d8             fp <= 0000002a
     641  1.1 0x000000dc             ra <= 000000e0
     642  1.1 0x000017ac               
     643  1.1 0x000017b0               
     644  1.1 0x000017b4               
     645  1.1 0x000017b8               
     646  1.1 0x000000e0               
     647  1.1 0x000000d0             a0 <= 0000002a
     648  1.1 0x000000d4             a1 <= 00000000
     649  1.1 0x000000d8             fp <= 0000002b
     650  1.1 0x000000dc             ra <= 000000e0
     651  1.1 0x000017ac               
     652  1.1 0x000017b0               
     653  1.1 0x000017b4               
     654  1.1 0x000017b8               
     655  1.1 0x000000e0               
     656  1.1 0x000000d0             a0 <= 0000002b
     657  1.1 0x000000d4             a1 <= 00000000
     658  1.1 0x000000d8             fp <= 0000002c
     659  1.1 0x000000dc             ra <= 000000e0
     660  1.1 0x000017ac               
     661  1.1 0x000017b0               
     662  1.1 0x000017b4               
     663  1.1 0x000017b8               
     664  1.1 0x000000e0               
     665  1.1 0x000000d0             a0 <= 0000002c
     666  1.1 0x000000d4             a1 <= 00000000
     667  1.1 0x000000d8             fp <= 0000002d
     668  1.1 0x000000dc             ra <= 000000e0
     669  1.1 0x000017ac               
     670  1.1 0x000017b0               
     671  1.0 0x000017b4               
     672  1.0 0x000017b8               
     673  1.0 0x000000e0               
     674  1.0 0x000000d0             a0 <= 0000002d
     675  1.0 0x000000d4             a1 <= 00000000
     676  1.0 0x000000d8             fp <= 0000002e
     677  1.0 0x000000dc             ra <= 000000e0
     678  1.0 0x000017ac               
     679  1.0 0x000017b0               
     680  1.0 0x000017b4               
     681  1.0 0x000017b8               
     682  1.0 0x000000e0               
     683  1.0 0x000000d0             a0 <= 0000002e
     684  1.0 0x000000d4             a1 <= 00000000
     685  1.0 0x000000d8             fp <= 0000002f
     686  1.0 0x000000dc             ra <= 000000e0
     687  1.0 0x000017ac               
     688  1.0 0x000017b0               
     689  1.0 0x000017b4               
     690  1.0 0x000017b8               
     691  1.0 0x000000e0               
     692  1.0 0x000000d0             a0 <= 0000002f
     693  1.0 0x000000d4             a1 <= 00000000
     694  1.0 0x000000d8             fp <= 00000030
     695  1.0 0x000000dc             ra <= 000000e0
     696  1.0 0x000017ac               
     697  1.0 0x000017b0               
     698  1.0 0x000017b4               
     699  1.0 0x000017b8               
     700  1.0 0x000000e0               
     701  1.0 0x000000d0             a0 <= 00000030
     702  1.0 0x000000d4             a1 <= 00000000
     703  1.0 0x000000d8             fp <= 00000031
     704  1.0 0x000000dc             ra <= 000000e0
     705  1.0 0x000017ac               
     706  1.0 0x000017b0               
     707  1.0 0x000017b4               
     708  1.0 0x000017b8               
     709  1.0 0x000000e0               
     710  1.0 0x000000d0             a0 <= 00000031
     711  1.0 0x000000d4             a1 <= 00000000
     712  1.0 0x000000d8             fp <= 00000032
     713  1.0 0x000000dc             ra <= 000000e0
     714  1.0 0x000017ac               
     715  1.0 0x000017b0               
     716  1.0 0x000017b4               
     717  1.0 0x000017b8               
     718  1.0 0x000000e0               
     719  1.0 0x000000d0             a0 <= 00000032
     720  1.0 0x000000d4             a1 <= 00000000
     721  1.0 0x000000d8             fp <= 00000033
     722  1.0 0x000000dc             ra <= 000000e0
     723  1.0 0x000017ac               
     724  1.0 0x000017b0               
     725  1.0 0x000017b4               
     726  1.0 0x000017b8               
     727  1.0 0x000000e0               
     728  1.0 0x000000d0             a0 <= 00000033
     729  1.0 0x000000d4             a1 <= 00000000
     730  1.0 0x000000d8             fp <= 00000034
     731  1.0 0x000000dc             ra <= 000000e0
     732  1.0 0x000017ac               
     733  1.0 0x000017b0               
     734  1.0 0x000017b4               
     735  1.0 0x000017b8               
     736  1.0 0x000000e0               
     737  1.0 0x000000d0             a0 <= 00000034
     738  1.0 0x000000d4             a1 <= 00000000
     739  1.0 0x000000d8             fp <= 00000035
     740  1.0 0x000000dc             ra <= 000000e0
     741  1.0 0x000017ac               
     742  1.0 0x000017b0               
     743  1.0 0x000017b4               
     744  1.0 0x000017b8               
     745  1.0 0x000000e0               
     746  1.0 0x000000d0             a0 <= 00000035
     747  1.0 0x000000d4             a1 <= 00000000
     748  1.0 0x000000d8             fp <= 00000036
     749  1.0 0x000000dc             ra <= 000000e0
     750  1.0 0x000017ac               
     751  1.0 0x000017b0               
     752  1.0 0x000017b4               
     753  1.0 0x000017b8               
     754  1.0 0x000000e0               
     755  1.0 0x000000d0             a0 <= 00000036
     756  1.0 0x000000d4             a1 <= 00000000
     757  1.0 0x000000d8             fp <= 00000037
     758  1.0 0x000000dc             ra <= 000000e0
     759  1.0 0x000017ac               
     760  1.0 0x000017b0               
     761  1.0 0x000017b4               
     762  1.0 0x000017b8               
     763  1.0 0x000000e0               
     764  1.0 0x000000d0             a0 <= 00000037
     765  1.0 0x000000d4             a1 <= 00000000
     766  1.0 0x000000d8             fp <= 00000038
     767  1.0 0x000000dc             ra <= 000000e0
     768  1.0 0x000017ac               
     769  1.0 0x000017b0               
     770  1.0 0x000017b4               
     771  1.0 0x000017b8               
     772  1.0 0x000000e0               
     773  1.0 0x000000d0             a0 <= 00000038
     774  1.0 0x000000d4             a1 <= 00000000
     775  1.0 0x000000d8             fp <= 00000039
     776  1.0 0x000000dc             ra <= 000000e0
     777  1.0 0x000017ac               
     778  1.0 0x000017b0               
     779  1.0 0x000017b4               
     780  1.0 0x000017b8               
     781  1.0 0x000000e0               
     782  1.0 0x000000d0             a0 <= 00000039
     783  1.0 0x000000d4             a1 <= 00000000
     784  1.0 0x000000d8             fp <= 0000003a
     785  1.0 0x000000dc             ra <= 000000e0
     786  1.0 0x000017ac               
     787  1.0 0x000017b0               
     788  1.0 0x000017b4               
     789  1.0 0x000017b8               
     790  1.0 0x000000e0               
     791  1.0 0x000000d0             a0 <= 0000003a
     792  1.0 0x000000d4             a1 <= 00000000
     793  1.0 0x000000d8             fp <= 0000003b
     794  1.0 0x000000dc             ra <= 000000e0
     795  1.0 0x000017ac               
     796  1.0 0x000017b0               
     797  1.0 0x000017b4               
     798  1.0 0x000017b8               
     799  1.0 0x000000e0               
     800  1.0 0x000000d0             a0 <= 0000003b
     801  1.0 0x000000d4             a1 <= 00000000
     802  1.0 0x000000d8             fp <= 0000003c
     803  1.0 0x000000dc             ra <= 000000e0
     804  1.0 0x000017ac               
     805  1.0 0x000017b0               
     806  1.0 0x000017b4               
     807  1.0 0x000017b8               
     808  1.0 0x000000e0               
     809  1.0 0x000000d0             a0 <= 0000003c
     810  1.0 0x000000d4             a1 <= 00000000
     811  1.0 0x000000d8             fp <= 0000003d
     812  1.0 0x000000dc             ra <= 000000e0
     813  1.0 0x000017ac               
     814  1.0 0x000017b0               
     815  1.0 0x000017b4               
     816  1.0 0x000017b8               
     817  1.0 0x000000e0               
     818  1.0 0x000000d0             a0 <= 0000003d
     819  1.0 0x000000d4             a1 <= 00000000
     820  1.0 0x000000d8             fp <= 0000003e
     821  1.0 0x000000dc             ra <= 000000e0
     822  1.0 0x000017ac               
     823  1.0 0x000017b0               
     824  1.0 0x000017b4               
     825  1.0 0x000017b8               
     826  1.0 0x000000e0               
     827  1.0 0x000000d0             a0 <= 0000003e
     828  1.0 0x000000d4             a1 <= 00000000
     829  1.0 0x000000d8             fp <= 0000003f
     830  1.0 0x000000dc             ra <= 000000e0
     831  1.0 0x000017ac               
     832  1.0 0x000017b0               
     833  1.0 0x000017b4               
     834  1.0 0x000017b8               
     835  1.0 0x000000e0               
     836  1.0 0x000000d0             a0 <= 0000003f
     837  1.0 0x000000d4             a1 <= 00000000
     838  1.0 0x000000d8             fp <= 00000040
     839  1.0 0x000000dc             ra <= 000000e0
     840  1.0 0x000017ac               
     841  1.0 0x000017b0               
     842  1.0 0x000017b4               
     843  1.0 0x000017b8               
     844  1.0 0x000000e0               
     845  1.0 0x000000d0             a0 <= 00000040
     846  1.0 0x000000d4             a1 <= 00000000
     847  1.0 0x000000d8             fp <= 00000041
     848  1.0 0x000000dc             ra <= 000000e0
     849  1.0 0x000017ac               
     850  1.0 0x000017b0               
     851  1.0 0x000017b4               
     852  1.0 0x000017b8               
     853  1.0 0x000000e0               
     854  1.0 0x000000d0             a0 <= 00000041
     855  1.0 0x000000d4             a1 <= 00000000
     856  1.0 0x000000d8             fp <= 00000042
     857  1.0 0x000000dc             ra <= 000000e0
     858  1.0 0x000017ac               
     859  1.0 0x000017b0               
     860  1.0 0x000017b4               
     861  1.0 0x000017b8               
     862  1.0 0x000000e0               
     863  1.0 0x000000d0             a0 <= 00000042
     864  1.0 0x000000d4             a1 <= 00000000
     865  1.0 0x000000d8             fp <= 00000043
     866  1.0 0x000000dc             ra <= 000000e0
     867  1.0 0x000017ac               
     868  1.0 0x000017b0               
     869  1.0 0x000017b4               
     870  1.0 0x000017b8               
     871  1.0 0x000000e0               
     872  1.0 0x000000d0             a0 <= 00000043
     873  1.0 0x000000d4             a1 <= 00000000
     874  1.0 0x000000d8             fp <= 00000044
     875  1.0 0x000000dc             ra <= 000000e0
     876  1.0 0x000017ac               
     877  1.0 0x000017b0               
     878  1.0 0x000017b4               
     879  1.0 0x000017b8               
     880  1.0 0x000000e0               
     881  1.0 0x000000d0             a0 <= 00000044
     882  1.0 0x000000d4             a1 <= 00000000
     883  1.0 0x000000d8             fp <= 00000045
     884  1.0 0x000000dc             ra <= 000000e0
     885  1.0 0x000017ac               
     886  1.0 0x000017b0               
     887  1.0 0x000017b4               
     888  1.0 0x000017b8               
     889  1.0 0x000000e0               
     890  1.0 0x000000d0             a0 <= 00000045
     891  1.0 0x000000d4             a1 <= 00000000
     892  1.0 0x000000d8             fp <= 00000046
     893  1.0 0x000000dc             ra <= 000000e0
     894  1.0 0x000017ac               
     895  1.0 0x000017b0               
     896  1.0 0x000017b4               
     897  1.0 0x000017b8               
     898  1.0 0x000000e0               
     899  1.0 0x000000d0             a0 <= 00000046
     900  1.0 0x000000d4             a1 <= 00000000
     901  1.0 0x000000d8             fp <= 00000047
     902  1.0 0x000000dc             ra <= 000000e0
     903  1.0 0x000017ac               
     904  1.0 0x000017b0               
     905  1.0 0x000017b4               
     906  1.0 0x000017b8               
     907  1.0 0x000000e0               
     908  1.0 0x000000d0             a0 <= 00000047
     909  1.0 0x000000d4             a1 <= 00000000
     910  1.0 0x000000d8             fp <= 00000048
     911  1.0 0x000000dc             ra <= 000000e0
     912  1.0 0x000017ac               
     913  1.0 0x000017b0               
     914  1.0 0x000017b4               
     915  1.0 0x000017b8               
     916  1.0 0x000000e0               
     917  1.0 0x000000d0             a0 <= 00000048
     918  1.0 0x000000d4             a1 <= 00000000
     919  1.0 0x000000d8             fp <= 00000049
     920  1.0 0x000000dc             ra <= 000000e0
     921  1.0 0x000017ac               
     922  1.0 0x000017b0               
     923  1.0 0x000017b4               
     924  1.0 0x000017b8               
     925  1.0 0x000000e0               
     926  1.0 0x000000d0             a0 <= 00000049
     927  1.0 0x000000d4             a1 <= 00000000
     928  1.0 0x000000d8             fp <= 0000004a
     929  1.0 0x000000dc             ra <= 000000e0
     930  1.0 0x000017ac               
     931  1.0 0x000017b0               
     932  1.0 0x000017b4               
     933  1.0 0x000017b8               
     934  1.0 0x000000e0               
     935  1.0 0x000000d0             a0 <= 0000004a
     936  1.0 0x000000d4             a1 <= 00000000
     937  1.0 0x000000d8             fp <= 0000004b
     938  1.0 0x000000dc             ra <= 000000e0
     939  1.0 0x000017ac               
     940  1.0 0x000017b0               
     941  1.0 0x000017b4               
     942  1.0 0x000017b8               
     943  1.0 0x000000e0               
     944  1.0 0x000000d0             a0 <= 0000004b
     945  1.0 0x000000d4             a1 <= 00000000
     946  1.0 0x000000d8             fp <= 0000004c
     947  1.0 0x000000dc             ra <= 000000e0
     948  1.0 0x000017ac               
     949  1.0 0x000017b0               
     950  1.0 0x000017b4               
     951  1.0 0x000017b8               
     952  1.0 0x000000e0               
     953  1.0 0x000000d0             a0 <= 0000004c
     954  1.0 0x000000d4             a1 <= 00000000
     955  1.0 0x000000d8             fp <= 0000004d
     956  1.0 0x000000dc             ra <= 000000e0
     957  1.0 0x000017ac               
     958  1.0 0x000017b0               
     959  1.0 0x000017b4               
     960  1.0 0x000017b8               
     961  1.0 0x000000e0               
     962  1.0 0x000000d0             a0 <= 0000004d
     963  1.0 0x000000d4             a1 <= 00000000
     964  1.0 0x000000d8             fp <= 0000004e
     965  1.0 0x000000dc             ra <= 000000e0
     966  1.0 0x000017ac               
     967  1.0 0x000017b0               
     968  1.0 0x000017b4               
     969  1.0 0x000017b8               
     970  1.0 0x000000e0               
     971  1.0 0x000000d0             a0 <= 0000004e
     972  1.0 0x000000d4             a1 <= 00000000
     973  1.0 0x000000d8             fp <= 0000004f
     974  1.0 0x000000dc             ra <= 000000e0
     975  1.0 0x000017ac               
     976  1.0 0x000017b0               
     977  1.0 0x000017b4               
     978  1.0 0x000017b8               
     979  1.0 0x000000e0               
     980  1.0 0x000000d0             a0 <= 0000004f
     981  1.0 0x000000d4             a1 <= 00000000
     982  1.0 0x000000d8             fp <= 00000050
     983  1.0 0x000000dc             ra <= 000000e0
     984  1.0 0x000017ac               
     985  1.0 0x000017b0               
     986  1.0 0x000017b4               
     987  1.0 0x000017b8               
     988  1.0 0x000000e0               
     989  1.0 0x000000d0             a0 <= 00000050
     990  1.0 0x000000d4             a1 <= 00000000
     991  1.0 0x000000d8             fp <= 00000051
     992  1.0 0x000000dc             ra <= 000000e0
     993  1.0 0x000017ac               
     994  1.0 0x000017b0               
     995  1.0 0x000017b4               
     996  1.0 0x000017b8               
     997  1.0 0x000000e0               
     998  1.0 0x000000d0             a0 <= 00000051
     999  1.0 0x000000d4             a1 <= 00000000
    1000  1.0 0x000000d8             fp <= 00000052
    1001  1.0 0x000000dc             ra <= 000000e0
    1002  1.0 0x000017ac               
    1003  1.0 0x000017b0               
    1004  1.0 0x000017b4               
    1005  1.0 0x000017b8               
    1006  1.0 0x000000e0               
    1007  1.0 0x000000d0             a0 <= 00000052
    1008  1.0 0x000000d4             a1 <= 00000000
    1009  1.0 0x000000d8             fp <= 00000053
    1010  1.0 0x000000dc             ra <= 000000e0
    1011  1.0 0x000017ac               
    1012  1.0 0x000017b0               
    1013  1.0 0x000017b4               
    1014  1.0 0x000017b8               
    1015  1.0 0x000000e0               
    1016  1.0 0x000000d0             a0 <= 00000053
    1017  1.0 0x000000d4             a1 <= 00000000
    1018  1.0 0x000000d8             fp <= 00000054
    1019  1.0 0x000000dc             ra <= 000000e0
    1020  1.0 0x000017ac               
    1021  1.0 0x000017b0               
    1022  1.0 0x000017b4               
    1023  1.0 0x000017b8               
    1024  1.0 0x000000e0               
    1025  1.0 0x000000d0             a0 <= 00000054
    1026  1.0 0x000000d4             a1 <= 00000000
    1027  1.0 0x000000d8             fp <= 00000055
    1028  1.0 0x000000dc             ra <= 000000e0
    1029  1.0 0x000017ac               
    1030  1.0 0x000017b0               
    1031  1.0 0x000017b4               
    1032  1.0 0x000017b8               
    1033  1.0 0x000000e0               
    1034  1.0 0x000000d0             a0 <= 00000055
    1035  1.0 0x000000d4             a1 <= 00000000
    1036  1.0 0x000000d8             fp <= 00000056
    1037  1.0 0x000000dc             ra <= 000000e0
    1038  1.0 0x000017ac               
    1039  1.0 0x000017b0               
    1040  1.0 0x000017b4               
    1041  1.0 0x000017b8               
    1042  1.0 0x000000e0               
    1043  1.0 0x000000d0             a0 <= 00000056
    1044  1.0 0x000000d4             a1 <= 00000000
    1045  1.0 0x000000d8             fp <= 00000057
    1046  1.0 0x000000dc             ra <= 000000e0
    1047  1.0 0x000017ac               
    1048  1.0 0x000017b0               
    1049  1.0 0x000017b4               
    1050  1.0 0x000017b8               
    1051  1.0 0x000000e0               
    1052  1.0 0x000000d0             a0 <= 00000057
    1053  1.0 0x000000d4             a1 <= 00000000
    1054  1.0 0x000000d8             fp <= 00000058
    1055  1.0 0x000000dc             ra <= 000000e0
    1056  1.0 0x000017ac               
    1057  1.0 0x000017b0               
    1058  1.0 0x000017b4               
    1059  1.0 0x000017b8               
    1060  1.0 0x000000e0               
    1061  1.0 0x000000d0             a0 <= 00000058
    1062  1.0 0x000000d4             a1 <= 00000000
    1063  1.0 0x000000d8             fp <= 00000059
    1064  1.0 0x000000dc             ra <= 000000e0
    1065  1.0 0x000017ac               
    1066  1.0 0x000017b0               
    1067  1.0 0x000017b4               
    1068  1.0 0x000017b8               
    1069  1.0 0x000000e0               
    1070  1.0 0x000000d0             a0 <= 00000059
    1071  1.0 0x000000d4             a1 <= 00000000
    1072  1.0 0x000000d8             fp <= 0000005a
    1073  1.0 0x000000dc             ra <= 000000e0
    1074  1.0 0x000017ac               
    1075  1.0 0x000017b0               
    1076  1.0 0x000017b4               
    1077  1.0 0x000017b8               
    1078  1.0 0x000000e0               
    1079  1.0 0x000000d0             a0 <= 0000005a
    1080  1.0 0x000000d4             a1 <= 00000000
    1081  1.0 0x000000d8             fp <= 0000005b
    1082  1.0 0x000000dc             ra <= 000000e0
    1083  1.0 0x000017ac               
    1084  1.0 0x000017b0               
    1085  1.0 0x000017b4               
    1086  1.0 0x000017b8               
    1087  1.0 0x000000e0               
    1088  1.0 0x000000d0             a0 <= 0000005b
    1089  1.0 0x000000d4             a1 <= 00000000
    1090  1.0 0x000000d8             fp <= 0000005c
    1091  1.0 0x000000dc             ra <= 000000e0
    1092  1.0 0x000017ac               
    1093  1.0 0x000017b0               
    1094  1.0 0x000017b4               
    1095  1.0 0x000017b8               
    1096  1.0 0x000000e0               
    1097  1.0 0x000000d0             a0 <= 0000005c
    1098  1.0 0x000000d4             a1 <= 00000000
    1099  1.0 0x000000d8             fp <= 0000005d
    1100  1.0 0x000000dc             ra <= 000000e0
    1101  1.0 0x000017ac               
    1102  1.0 0x000017b0               
    1103  1.0 0x000017b4               
    1104  1.0 0x000017b8               
    1105  1.0 0x000000e0               
    1106  1.0 0x000000d0             a0 <= 0000005d
    1107  1.0 0x000000d4             a1 <= 00000000
    1108  1.0 0x000000d8             fp <= 0000005e
    1109  1.0 0x000000dc             ra <= 000000e0
    1110  1.0 0x000017ac               
    1111  1.0 0x000017b0               
    1112  1.0 0x000017b4               
    1113  1.0 0x000017b8               
    1114  1.0 0x000000e0               
    1115  1.0 0x000000d0             a0 <= 0000005e
    1116  1.0 0x000000d4             a1 <= 00000000
    1117  1.0 0x000000d8             fp <= 0000005f
    1118  1.0 0x000000dc             ra <= 000000e0
    1119  1.0 0x000017ac               
    1120  1.0 0x000017b0               
    1121  1.0 0x000017b4               
    1122  1.0 0x000017b8               
    1123  1.0 0x000000e0               
    1124  1.0 0x000000d0             a0 <= 0000005f
    1125  1.0 0x000000d4             a1 <= 00000000
    1126  1.0 0x000000d8             fp <= 00000060
    1127  1.0 0x000000dc             ra <= 000000e0
    1128  1.0 0x000017ac               
    1129  1.0 0x000017b0               
    1130  1.0 0x000017b4               
    1131  1.0 0x000017b8               
    1132  1.0 0x000000e0               
    1133  1.0 0x000000d0             a0 <= 00000060
    1134  1.0 0x000000d4             a1 <= 00000000
    1135  1.0 0x000000d8             fp <= 00000061
    1136  1.0 0x000000dc             ra <= 000000e0
    1137  1.0 0x000017ac               
    1138  1.0 0x000017b0               
    1139  1.0 0x000017b4               
    1140  1.0 0x000017b8               
    1141  1.0 0x000000e0               
    1142  1.0 0x000000d0             a0 <= 00000061
    1143  1.0 0x000000d4             a1 <= 00000000
    1144  1.0 0x000000d8             fp <= 00000062
    1145  1.0 0x000000dc             ra <= 000000e0
    1146  1.0 0x000017ac               
    1147  1.0 0x000017b0               
    1148  1.0 0x000017b4               
    1149  1.0 0x000017b8               
    1150  1.0 0x000000e0               
    1151  1.0 0x000000d0             a0 <= 00000062
    1152  1.0 0x000000d4             a1 <= 00000000
    1153  1.0 0x000000d8             fp <= 00000063
    1154  1.0 0x000000dc             ra <= 000000e0
    1155  1.0 0x000017ac               
    1156  1.0 0x000017b0               
    1157  1.0 0x000017b4               
    1158  1.0 0x000017b8               
    1159  1.0 0x000000e0               
    1160  1.0 0x000000d0             a0 <= 00000063
    1161  1.0 0x000000d4             a1 <= 00000000
    1162  1.0 0x000000d8             fp <= 00000064
    1163  1.0 0x000000dc             ra <= 000000e0
    1164  1.0 0x000017ac               
    1165  1.0 0x000017b0               
    1166  1.0 0x000017b4               
    1167  1.0 0x000017b8               
    1168  1.0 0x000000e0               
    1169  1.0 0x000000d0             a0 <= 00000064
    1170  1.0 0x000000d4             a1 <= 00000000
    1171  1.0 0x000000d8             fp <= 00000065
    1172  1.0 0x000000dc             ra <= 000000e0
    1173  1.0 0x000017ac               
    1174  1.0 0x000017b0               
    1175  1.0 0x000017b4               
    1176  1.0 0x000017b8               
    1177  1.0 0x000000e0               
    1178  1.0 0x000000d0             a0 <= 00000065
    1179  1.0 0x000000d4             a1 <= 00000000
    1180  1.0 0x000000d8             fp <= 00000066
    1181  1.0 0x000000dc             ra <= 000000e0
    1182  1.0 0x000017ac               
    1183  1.0 0x000017b0               
    1184  1.0 0x000017b4               
    1185  1.0 0x000017b8               
    1186  1.0 0x000000e0               
    1187  1.0 0x000000d0             a0 <= 00000066
    1188  1.0 0x000000d4             a1 <= 00000000
    1189  1.0 0x000000d8             fp <= 00000067
    1190  1.0 0x000000dc             ra <= 000000e0
    1191  1.0 0x000017ac               
    1192  1.0 0x000017b0               
    1193  1.0 0x000017b4               
    1194  1.0 0x000017b8               
    1195  1.0 0x000000e0               
    1196  1.0 0x000000d0             a0 <= 00000067
    1197  1.0 0x000000d4             a1 <= 00000000
    1198  1.0 0x000000d8             fp <= 00000068
    1199  1.0 0x000000dc             ra <= 000000e0
    1200  1.0 0x000017ac               
    1201  1.0 0x000017b0               
    1202  1.0 0x000017b4               
    1203  1.0 0x000017b8               
    1204  1.0 0x000000e0               
    1205  1.0 0x000000d0             a0 <= 00000068
    1206  1.0 0x000000d4             a1 <= 00000000
    1207  1.0 0x000000d8             fp <= 00000069
    1208  1.0 0x000000dc             ra <= 000000e0
    1209  1.0 0x000017ac               
    1210  1.0 0x000017b0               
    1211  1.0 0x000017b4               
    1212  1.0 0x000017b8               
    1213  1.0 0x000000e0               
    1214  1.0 0x000000d0             a0 <= 00000069
    1215  1.0 0x000000d4             a1 <= 00000000
    1216  1.0 0x000000d8             fp <= 0000006a
    1217  1.0 0x000000dc             ra <= 000000e0
    1218  1.0 0x000017ac               
    1219  1.0 0x000017b0               
    1220  1.0 0x000017b4               
    1221  1.0 0x000017b8               
    1222  1.0 0x000000e0               
    1223  1.0 0x000000d0             a0 <= 0000006a
    1224  1.0 0x000000d4             a1 <= 00000000
    1225  1.0 0x000000d8             fp <= 0000006b
    1226  1.0 0x000000dc             ra <= 000000e0
    1227  1.0 0x000017ac               
    1228  1.0 0x000017b0               
    1229  1.0 0x000017b4               
    1230  1.0 0x000017b8               
    1231  1.0 0x000000e0               
    1232  1.0 0x000000d0             a0 <= 0000006b
    1233  1.0 0x000000d4             a1 <= 00000000
    1234  1.0 0x000000d8             fp <= 0000006c
    1235  1.0 0x000000dc             ra <= 000000e0
    1236  1.0 0x000017ac               
    1237  1.0 0x000017b0               
    1238  1.0 0x000017b4               
    1239  1.0 0x000017b8               
    1240  1.0 0x000000e0               
    1241  1.0 0x000000d0             a0 <= 0000006c
    1242  1.0 0x000000d4             a1 <= 00000000
    1243  1.0 0x000000d8             fp <= 0000006d
    1244  1.0 0x000000dc             ra <= 000000e0
    1245  1.0 0x000017ac               
    1246  1.0 0x000017b0               
    1247  1.0 0x000017b4               
    1248  1.0 0x000017b8               
    1249  1.0 0x000000e0               
    1250  1.0 0x000000d0             a0 <= 0000006d
    1251  1.0 0x000000d4             a1 <= 00000000
    1252  1.0 0x000000d8             fp <= 0000006e
    1253  1.0 0x000000dc             ra <= 000000e0
    1254  1.0 0x000017ac               
    1255  1.0 0x000017b0               
    1256  1.0 0x000017b4               
    1257  1.0 0x000017b8               
    1258  1.0 0x000000e0               
    1259  1.0 0x000000d0             a0 <= 0000006e
    1260  1.0 0x000000d4             a1 <= 00000000
    1261  1.0 0x000000d8             fp <= 0000006f
    1262  1.0 0x000000dc             ra <= 000000e0
    1263  1.0 0x000017ac               
    1264  1.0 0x000017b0               
    1265  1.0 0x000017b4               
    1266  1.0 0x000017b8               
    1267  1.0 0x000000e0               
    1268  1.0 0x000000d0             a0 <= 0000006f
    1269  1.0 0x000000d4             a1 <= 00000000
    1270  1.0 0x000000d8             fp <= 00000070
    1271  1.0 0x000000dc             ra <= 000000e0
    1272  1.0 0x000017ac               
    1273  1.0 0x000017b0               
    1274  1.0 0x000017b4               
    1275  1.0 0x000017b8               
    1276  1.0 0x000000e0               
    1277  1.0 0x000000d0             a0 <= 00000070
    1278  1.0 0x000000d4             a1 <= 00000000
    1279  1.0 0x000000d8             fp <= 00000071
    1280  1.0 0x000000dc             ra <= 000000e0
    1281  1.0 0x000017ac               
    1282  1.0 0x000017b0               
    1283  1.0 0x000017b4               
    1284  1.0 0x000017b8               
    1285  1.0 0x000000e0               
    1286  1.0 0x000000d0             a0 <= 00000071
    1287  1.0 0x000000d4             a1 <= 00000000
    1288  1.0 0x000000d8             fp <= 00000072
    1289  1.0 0x000000dc             ra <= 000000e0
    1290  1.0 0x000017ac               
    1291  1.0 0x000017b0               
    1292  1.0 0x000017b4               
    1293  1.0 0x000017b8               
    1294  1.0 0x000000e0               
    1295  1.0 0x000000d0             a0 <= 00000072
    1296  1.0 0x000000d4             a1 <= 00000000
    1297  1.0 0x000000d8             fp <= 00000073
    1298  1.0 0x000000dc             ra <= 000000e0
    1299  1.0 0x000017ac               
    1300  1.0 0x000017b0               
    1301  1.0 0x000017b4               
    1302  1.0 0x000017b8               
    1303  1.0 0x000000e0               
    1304  1.0 0x000000d0             a0 <= 00000073
    1305  1.0 0x000000d4             a1 <= 00000000
    1306  1.0 0x000000d8             fp <= 00000074
    1307  1.0 0x000000dc             ra <= 000000e0
    1308  1.0 0x000017ac               
    1309  1.0 0x000017b0               
    1310  1.0 0x000017b4               
    1311  1.0 0x000017b8               
    1312  1.0 0x000000e0               
    1313  1.0 0x000000d0             a0 <= 00000074
    1314  1.0 0x000000d4             a1 <= 00000000
    1315  1.0 0x000000d8             fp <= 00000075
    1316  1.0 0x000000dc             ra <= 000000e0
    1317  1.0 0x000017ac               
    1318  1.0 0x000017b0               
    1319  1.0 0x000017b4               
    1320  1.0 0x000017b8               
    1321  1.0 0x000000e0               
    1322  1.0 0x000000d0             a0 <= 00000075
    1323  1.0 0x000000d4             a1 <= 00000000
    1324  1.0 0x000000d8             fp <= 00000076
    1325  1.0 0x000000dc             ra <= 000000e0
    1326  1.0 0x000017ac               
    1327  1.0 0x000017b0               
    1328  1.0 0x000017b4               
    1329  1.0 0x000017b8               
    1330  1.0 0x000000e0               
    1331  1.0 0x000000d0             a0 <= 00000076
    1332  1.0 0x000000d4             a1 <= 00000000
    1333  1.0 0x000000d8             fp <= 00000077
    1334  1.0 0x000000dc             ra <= 000000e0
    1335  1.0 0x000017ac               
    1336  1.0 0x000017b0               
    1337  1.0 0x000017b4               
    1338  1.0 0x000017b8               
    1339  1.0 0x000000e0               
    1340  1.0 0x000000d0             a0 <= 00000077
    1341  1.0 0x000000d4             a1 <= 00000000
    1342  1.0 0x000000d8             fp <= 00000078
    1343  1.0 0x000000dc             ra <= 000000e0
    1344  1.0 0x000017ac               
    1345  1.0 0x000017b0               
    1346  1.0 0x000017b4               
    1347  1.0 0x000017b8               
    1348  1.0 0x000000e0               
    1349  1.0 0x000000d0             a0 <= 00000078
    1350  1.0 0x000000d4             a1 <= 00000000
    1351  1.0 0x000000d8             fp <= 00000079
    1352  1.0 0x000000dc             ra <= 000000e0
    1353  1.0 0x000017ac               
    1354  1.0 0x000017b0               
    1355  1.0 0x000017b4               
    1356  1.0 0x000017b8               
    1357  1.0 0x000000e0               
    1358  1.0 0x000000d0             a0 <= 00000079
    1359  1.0 0x000000d4             a1 <= 00000000
    1360  1.0 0x000000d8             fp <= 0000007a
    1361  1.0 0x000000dc             ra <= 000000e0
    1362  1.0 0x000017ac               
    1363  1.0 0x000017b0               
    1364  1.0 0x000017b4               
    1365  1.0 0x000017b8               
    1366  1.0 0x000000e0               
    1367  1.0 0x000000d0             a0 <= 0000007a
    1368  1.0 0x000000d4             a1 <= 00000000
    1369  1.0 0x000000d8             fp <= 0000007b
    1370  1.0 0x000000dc             ra <= 000000e0
    1371  1.0 0x000017ac               
    1372  1.0 0x000017b0               
    1373  1.0 0x000017b4               
    1374  1.0 0x000017b8               
    1375  1.0 0x000000e0               
    1376  1.0 0x000000d0             a0 <= 0000007b
    1377  1.0 0x000000d4             a1 <= 00000000
    1378  1.0 0x000000d8             fp <= 0000007c
    1379  1.0 0x000000dc             ra <= 000000e0
    1380  1.0 0x000017ac               
    1381  1.0 0x000017b0               
    1382  1.0 0x000017b4               
    1383  1.0 0x000017b8               
    1384  1.0 0x000000e0               
    1385  1.0 0x000000d0             a0 <= 0000007c
    1386  1.0 0x000000d4             a1 <= 00000000
    1387  1.0 0x000000d8             fp <= 0000007d
    1388  1.0 0x000000dc             ra <= 000000e0
    1389  1.0 0x000017ac               
    1390  1.0 0x000017b0               
    1391  1.0 0x000017b4               
    1392  1.0 0x000017b8               
    1393  1.0 0x000000e0               
    1394  1.0 0x000000d0             a0 <= 0000007d
    1395  1.0 0x000000d4             a1 <= 00000000
    1396  1.0 0x000000d8             fp <= 0000007e
    1397  1.0 0x000000dc             ra <= 000000e0
    1398  1.0 0x000017ac               
    1399  1.0 0x000017b0               
    1400  1.0 0x000017b4               
    1401  1.0 0x000017b8               
    1402  1.0 0x000000e0               
    1403  1.0 0x000000d0             a0 <= 0000007e
    1404  1.0 0x000000d4             a1 <= 00000000
    1405  1.0 0x000000d8             fp <= 0000007f
    1406  1.0 0x000000dc             ra <= 000000e0
    1407  1.0 0x000017ac               
    1408  1.0 0x000017b0               
    1409  1.0 0x000017b4               
    1410  1.0 0x000017b8               
    1411  1.0 0x000000e0               
    1412  1.0 0x000000d0             a0 <= 0000007f
    1413  1.0 0x000000d4             a1 <= 00000000
    1414  1.0 0x000000d8             fp <= 00000080
    1415  1.0 0x000000dc             ra <= 000000e0
    1416  1.0 0x000017ac               
    1417  1.0 0x000017b0               
    1418  1.0 0x000017b4               
    1419  1.0 0x000017b8               
    1420  1.0 0x000000e0               
    1421  1.0 0x000000d0             a0 <= 00000080
    1422  1.0 0x000000d4             a1 <= 00000000
    1423  1.0 0x000000d8             fp <= 00000081
    1424  1.0 0x000000dc             ra <= 000000e0
    1425  1.0 0x000017ac               
    1426  1.0 0x000017b0               
    1427  1.0 0x000017b4               
    1428  1.0 0x000017b8               
    1429  1.0 0x000000e0               
    1430  1.0 0x000000d0             a0 <= 00000081
    1431  1.0 0x000000d4             a1 <= 00000000
    1432  1.0 0x000000d8             fp <= 00000082
    1433  1.0 0x000000dc             ra <= 000000e0
    1434  1.0 0x000017ac               
    1435  1.0 0x000017b0               
    1436  1.0 0x000017b4               
    1437  1.0 0x000017b8               
    1438  1.0 0x000000e0               
    1439  1.0 0x000000d0             a0 <= 00000082
    1440  1.0 0x000000d4             a1 <= 00000000
    1441  1.0 0x000000d8             fp <= 00000083
    1442  1.0 0x000000dc             ra <= 000000e0
    1443  1.0 0x000017ac               
    1444  1.0 0x000017b0               
    1445  1.0 0x000017b4               
    1446  1.0 0x000017b8               
    1447  1.0 0x000000e0               
    1448  1.0 0x000000d0             a0 <= 00000083
    1449  1.0 0x000000d4             a1 <= 00000000
    1450  1.0 0x000000d8             fp <= 00000084
    1451  1.0 0x000000dc             ra <= 000000e0
    1452  1.0 0x000017ac               
    1453  1.0 0x000017b0               
    1454  1.0 0x000017b4               
    1455  1.0 0x000017b8               
    1456  1.0 0x000000e0               
    1457  1.0 0x000000d0             a0 <= 00000084
    1458  1.0 0x000000d4             a1 <= 00000000
    1459  1.0 0x000000d8             fp <= 00000085
    1460  1.0 0x000000dc             ra <= 000000e0
    1461  1.0 0x000017ac               
    1462  1.0 0x000017b0               
    1463  1.0 0x000017b4               
    1464  1.0 0x000017b8               
    1465  1.0 0x000000e0               
    1466  1.0 0x000000d0             a0 <= 00000085
    1467  1.0 0x000000d4             a1 <= 00000000
    1468  1.0 0x000000d8             fp <= 00000086
    1469  1.0 0x000000dc             ra <= 000000e0
    1470  1.0 0x000017ac               
    1471  1.0 0x000017b0               
    1472  1.0 0x000017b4               
    1473  1.0 0x000017b8               
    1474  1.0 0x000000e0               
    1475  1.0 0x000000d0             a0 <= 00000086
    1476  1.0 0x000000d4             a1 <= 00000000
    1477  1.0 0x000000d8             fp <= 00000087
    1478  1.0 0x000000dc             ra <= 000000e0
    1479  1.0 0x000017ac               
    1480  1.0 0x000017b0               
    1481  1.0 0x000017b4               
    1482  1.0 0x000017b8               
    1483  1.0 0x000000e0               
    1484  1.0 0x000000d0             a0 <= 00000087
    1485  1.0 0x000000d4             a1 <= 00000000
    1486  1.0 0x000000d8             fp <= 00000088
    1487  1.0 0x000000dc             ra <= 000000e0
    1488  1.0 0x000017ac               
    1489  1.0 0x000017b0               
    1490  1.0 0x000017b4               
    1491  1.0 0x000017b8               
    1492  1.0 0x000000e0               
    1493  1.0 0x000000d0             a0 <= 00000088
    1494  1.0 0x000000d4             a1 <= 00000000
    1495  1.0 0x000000d8             fp <= 00000089
    1496  1.0 0x000000dc             ra <= 000000e0
    1497  1.0 0x000017ac               
    1498  1.0 0x000017b0               
    1499  1.0 0x000017b4               
    1500  1.0 0x000017b8               
    1501  1.0 0x000000e0               
    1502  1.0 0x000000d0             a0 <= 00000089
    1503  1.0 0x000000d4             a1 <= 00000000
    1504  1.0 0x000000d8             fp <= 0000008a
    1505  1.0 0x000000dc             ra <= 000000e0
    1506  1.0 0x000017ac               
    1507  1.0 0x000017b0               
    1508  1.0 0x000017b4               
    1509  1.0 0x000017b8               
    1510  1.0 0x000000e0               
    1511  1.0 0x000000d0             a0 <= 0000008a
    1512  1.0 0x000000d4             a1 <= 00000000
    1513  1.0 0x000000d8             fp <= 0000008b
    1514  1.0 0x000000dc             ra <= 000000e0
    1515  1.0 0x000017ac               
    1516  1.0 0x000017b0               
    1517  1.0 0x000017b4               
    1518  1.0 0x000017b8               
    1519  1.0 0x000000e0               
    1520  1.0 0x000000d0             a0 <= 0000008b
    1521  1.0 0x000000d4             a1 <= 00000000
    1522  1.0 0x000000d8             fp <= 0000008c
    1523  1.0 0x000000dc             ra <= 000000e0
    1524  1.0 0x000017ac               
    1525  1.0 0x000017b0               
    1526  1.0 0x000017b4               
    1527  1.0 0x000017b8               
    1528  1.0 0x000000e0               
    1529  1.0 0x000000d0             a0 <= 0000008c
    1530  1.0 0x000000d4             a1 <= 00000000
    1531  1.0 0x000000d8             fp <= 0000008d
    1532  1.0 0x000000dc             ra <= 000000e0
    1533  1.0 0x000017ac               
    1534  1.0 0x000017b0               
    1535  1.0 0x000017b4               
    1536  1.0 0x000017b8               
    1537  1.0 0x000000e0               
    1538  1.0 0x000000d0             a0 <= 0000008d
    1539  1.0 0x000000d4             a1 <= 00000000
    1540  1.0 0x000000d8             fp <= 0000008e
    1541  1.0 0x000000dc             ra <= 000000e0
    1542  1.0 0x000017ac               
    1543  1.0 0x000017b0               
    1544  1.0 0x000017b4               
    1545  1.0 0x000017b8               
    1546  1.0 0x000000e0               
    1547  1.0 0x000000d0             a0 <= 0000008e
    1548  1.0 0x000000d4             a1 <= 00000000
    1549  1.0 0x000000d8             fp <= 0000008f
    1550  1.0 0x000000dc             ra <= 000000e0
    1551  1.0 0x000017ac               
    1552  1.0 0x000017b0               
    1553  1.0 0x000017b4               
    1554  1.0 0x000017b8               
    1555  1.0 0x000000e0               
    1556  1.0 0x000000d0             a0 <= 0000008f
    1557  1.0 0x000000d4             a1 <= 00000000
    1558  1.0 0x000000d8             fp <= 00000090
    1559  1.0 0x000000dc             ra <= 000000e0
    1560  1.0 0x000017ac               
    1561  1.0 0x000017b0               
    1562  1.0 0x000017b4               
    1563  1.0 0x000017b8               
    1564  1.0 0x000000e0               
    1565  1.0 0x000000d0             a0 <= 00000090
    1566  1.0 0x000000d4             a1 <= 00000000
    1567  1.0 0x000000d8             fp <= 00000091
    1568  1.0 0x000000dc             ra <= 000000e0
    1569  1.0 0x000017ac               
    1570  1.0 0x000017b0               
    1571  1.0 0x000017b4               
    1572  1.0 0x000017b8               
    1573  1.0 0x000000e0               
    1574  1.0 0x000000d0             a0 <= 00000091
    1575  1.0 0x000000d4             a1 <= 00000000
    1576  1.0 0x000000d8             fp <= 00000092
    1577  1.0 0x000000dc             ra <= 000000e0
    1578  1.0 0x000017ac               
    1579  1.0 0x000017b0               
    1580  1.0 0x000017b4               
    1581  1.0 0x000017b8               
    1582  1.0 0x000000e0               
    1583  1.0 0x000000d0             a0 <= 00000092
    1584  1.0 0x000000d4             a1 <= 00000000
    1585  1.0 0x000000d8             fp <= 00000093
    1586  1.0 0x000000dc             ra <= 000000e0
    1587  1.0 0x000017ac               
    1588  1.0 0x000017b0               
    1589  1.0 0x000017b4               
    1590  1.0 0x000017b8               
    1591  1.0 0x000000e0               
    1592  1.0 0x000000d0             a0 <= 00000093
    1593  1.0 0x000000d4             a1 <= 00000000
    1594  1.0 0x000000d8             fp <= 00000094
    1595  1.0 0x000000dc             ra <= 000000e0
    1596  1.0 0x000017ac               
    1597  1.0 0x000017b0               
    1598  1.0 0x000017b4               
    1599  1.0 0x000017b8               
    1600  1.0 0x000000e0               
    1601  1.0 0x000000d0             a0 <= 00000094
    1602  1.0 0x000000d4             a1 <= 00000000
    1603  1.0 0x000000d8             fp <= 00000095
    1604  1.0 0x000000dc             ra <= 000000e0
    1605  1.0 0x000017ac               
    1606  1.0 0x000017b0               
    1607  1.0 0x000017b4               
    1608  1.0 0x000017b8               
    1609  1.0 0x000000e0               
    1610  1.0 0x000000d0             a0 <= 00000095
    1611  1.0 0x000000d4             a1 <= 00000000
    1612  1.0 0x000000d8             fp <= 00000096
    1613  1.0 0x000000dc             ra <= 000000e0
    1614  1.0 0x000017ac               
    1615  1.0 0x000017b0               
    1616  1.0 0x000017b4               
    1617  1.0 0x000017b8               
    1618  1.0 0x000000e0               
    1619  1.0 0x000000d0             a0 <= 00000096
    1620  1.0 0x000000d4             a1 <= 00000000
    1621  1.0 0x000000d8             fp <= 00000097
    1622  1.0 0x000000dc             ra <= 000000e0
    1623  1.0 0x000017ac               
    1624  1.0 0x000017b0               
    1625  1.0 0x000017b4               
    1626  1.0 0x000017b8               
    1627  1.0 0x000000e0               
    1628  1.0 0x000000d0             a0 <= 00000097
    1629  1.0 0x000000d4             a1 <= 00000000
    1630  1.0 0x000000d8             fp <= 00000098
    1631  1.0 0x000000dc             ra <= 000000e0
    1632  1.0 0x000017ac               
    1633  1.0 0x000017b0               
    1634  1.0 0x000017b4               
    1635  1.0 0x000017b8               
    1636  1.0 0x000000e0               
    1637  1.0 0x000000d0             a0 <= 00000098
    1638  1.0 0x000000d4             a1 <= 00000000
    1639  1.0 0x000000d8             fp <= 00000099
    1640  1.0 0x000000dc             ra <= 000000e0
    1641  1.0 0x000017ac               
    1642  1.0 0x000017b0               
    1643  1.0 0x000017b4               
    1644  1.0 0x000017b8               
    1645  1.0 0x000000e0               
    1646  1.0 0x000000d0             a0 <= 00000099
    1647  1.0 0x000000d4             a1 <= 00000000
    1648  1.0 0x000000d8             fp <= 0000009a
    1649  1.0 0x000000dc             ra <= 000000e0
    1650  1.0 0x000017ac               
    1651  1.0 0x000017b0               
    1652  1.0 0x000017b4               
    1653  1.0 0x000017b8               
    1654  1.0 0x000000e0               
    1655  1.0 0x000000d0             a0 <= 0000009a
    1656  1.0 0x000000d4             a1 <= 00000000
    1657  1.0 0x000000d8             fp <= 0000009b
    1658  1.0 0x000000dc             ra <= 000000e0
    1659  1.0 0x000017ac               
    1660  1.0 0x000017b0               
    1661  1.0 0x000017b4               
    1662  1.0 0x000017b8               
    1663  1.0 0x000000e0               
    1664  1.0 0x000000d0             a0 <= 0000009b
    1665  1.0 0x000000d4             a1 <= 00000000
    1666  1.0 0x000000d8             fp <= 0000009c
    1667  1.0 0x000000dc             ra <= 000000e0
    1668  1.0 0x000017ac               
    1669  1.0 0x000017b0               
    1670  1.0 0x000017b4               
    1671  1.0 0x000017b8               
    1672  1.0 0x000000e0               
    1673  1.0 0x000000d0             a0 <= 0000009c
    1674  1.0 0x000000d4             a1 <= 00000000
    1675  1.0 0x000000d8             fp <= 0000009d
    1676  1.0 0x000000dc             ra <= 000000e0
    1677  1.0 0x000017ac               
    1678  1.0 0x000017b0               
    1679  1.0 0x000017b4               
    1680  1.0 0x000017b8               
    1681  1.0 0x000000e0               
    1682  1.0 0x000000d0             a0 <= 0000009d
    1683  1.0 0x000000d4             a1 <= 00000000
    1684  1.0 0x000000d8             fp <= 0000009e
    1685  1.0 0x000000dc             ra <= 000000e0
    1686  1.0 0x000017ac               
    1687  1.0 0x000017b0               
    1688  1.0 0x000017b4               
    1689  1.0 0x000017b8               
    1690  1.0 0x000000e0               
    1691  1.0 0x000000d0             a0 <= 0000009e
    1692  1.0 0x000000d4             a1 <= 00000000
    1693  1.0 0x000000d8             fp <= 0000009f
    1694  1.0 0x000000dc             ra <= 000000e0
    1695  1.0 0x000017ac               
    1696  1.0 0x000017b0               
    1697  1.0 0x000017b4               
    1698  1.0 0x000017b8               
    1699  1.0 0x000000e0               
    1700  1.0 0x000000d0             a0 <= 0000009f
    1701  1.0 0x000000d4             a1 <= 00000000
    1702  1.0 0x000000d8             fp <= 000000a0
    1703  1.0 0x000000dc             ra <= 000000e0
    1704  1.0 0x000017ac               
    1705  1.0 0x000017b0               
    1706  1.0 0x000017b4               
    1707  1.0 0x000017b8               
    1708  1.0 0x000000e0               
    1709  1.0 0x000000d0             a0 <= 000000a0
    1710  1.0 0x000000d4             a1 <= 00000000
    1711  1.0 0x000000d8             fp <= 000000a1
    1712  1.0 0x000000dc             ra <= 000000e0
    1713  1.0 0x000017ac               
    1714  1.0 0x000017b0               
    1715  1.0 0x000017b4               
    1716  1.0 0x000017b8               
    1717  1.0 0x000000e0               
    1718  1.0 0x000000d0             a0 <= 000000a1
    1719  1.0 0x000000d4             a1 <= 00000000
    1720  1.0 0x000000d8             fp <= 000000a2
    1721  1.0 0x000000dc             ra <= 000000e0
    1722  1.0 0x000017ac               
    1723  1.0 0x000017b0               
    1724  1.0 0x000017b4               
    1725  1.0 0x000017b8               
    1726  1.0 0x000000e0               
    1727  1.0 0x000000d0             a0 <= 000000a2
    1728  1.0 0x000000d4             a1 <= 00000000
    1729  1.0 0x000000d8             fp <= 000000a3
    1730  1.0 0x000000dc             ra <= 000000e0
    1731  1.0 0x000017ac               
    1732  1.0 0x000017b0               
    1733  1.0 0x000017b4               
    1734  1.0 0x000017b8               
    1735  1.0 0x000000e0               
    1736  1.0 0x000000d0             a0 <= 000000a3
    1737  1.0 0x000000d4             a1 <= 00000000
    1738  1.0 0x000000d8             fp <= 000000a4
    1739  1.0 0x000000dc             ra <= 000000e0
    1740  1.0 0x000017ac               
    1741  1.0 0x000017b0               
    1742  1.0 0x000017b4               
    1743  1.0 0x000017b8               
    1744  1.0 0x000000e0               
    1745  1.0 0x000000d0             a0 <= 000000a4
    1746  1.0 0x000000d4             a1 <= 00000000
    1747  1.0 0x000000d8             fp <= 000000a5
    1748  1.0 0x000000dc             ra <= 000000e0
    1749  1.0 0x000017ac               
    1750  1.0 0x000017b0               
    1751  1.0 0x000017b4               
    1752  1.0 0x000017b8               
    1753  1.0 0x000000e0               
    1754  1.0 0x000000d0             a0 <= 000000a5
    1755  1.0 0x000000d4             a1 <= 00000000
    1756  1.0 0x000000d8             fp <= 000000a6
    1757  1.0 0x000000dc             ra <= 000000e0
    1758  1.0 0x000017ac               
    1759  1.0 0x000017b0               
    1760  1.0 0x000017b4               
    1761  1.0 0x000017b8               
    1762  1.0 0x000000e0               
    1763  1.0 0x000000d0             a0 <= 000000a6
    1764  1.0 0x000000d4             a1 <= 00000000
    1765  1.0 0x000000d8             fp <= 000000a7
    1766  1.0 0x000000dc             ra <= 000000e0
    1767  1.0 0x000017ac               
    1768  1.0 0x000017b0               
    1769  1.0 0x000017b4               
    1770  1.0 0x000017b8               
    1771  1.0 0x000000e0               
    1772  1.0 0x000000d0             a0 <= 000000a7
    1773  1.0 0x000000d4             a1 <= 00000000
    1774  1.0 0x000000d8             fp <= 000000a8
    1775  1.0 0x000000dc             ra <= 000000e0
    1776  1.0 0x000017ac               
    1777  1.0 0x000017b0               
    1778  1.0 0x000017b4               
    1779  1.0 0x000017b8               
    1780  1.0 0x000000e0               
    1781  1.0 0x000000d0             a0 <= 000000a8
    1782  1.0 0x000000d4             a1 <= 00000000
    1783  1.0 0x000000d8             fp <= 000000a9
    1784  1.0 0x000000dc             ra <= 000000e0
    1785  1.0 0x000017ac               
    1786  1.0 0x000017b0               
    1787  1.0 0x000017b4               
    1788  1.0 0x000017b8               
    1789  1.0 0x000000e0               
    1790  1.0 0x000000d0             a0 <= 000000a9
    1791  1.0 0x000000d4             a1 <= 00000000
    1792  1.0 0x000000d8             fp <= 000000aa
    1793  1.0 0x000000dc             ra <= 000000e0
    1794  1.0 0x000017ac               
    1795  1.0 0x000017b0               
    1796  1.0 0x000017b4               
    1797  1.0 0x000017b8               
    1798  1.0 0x000000e0               
    1799  1.0 0x000000d0             a0 <= 000000aa
    1800  1.0 0x000000d4             a1 <= 00000000
    1801  1.0 0x000000d8             fp <= 000000ab
    1802  1.0 0x000000dc             ra <= 000000e0
    1803  1.0 0x000017ac               
    1804  1.0 0x000017b0               
    1805  1.0 0x000017b4               
    1806  1.0 0x000017b8               
    1807  1.0 0x000000e0               
    1808  1.0 0x000000d0             a0 <= 000000ab
    1809  1.0 0x000000d4             a1 <= 00000000
    1810  1.0 0x000000d8             fp <= 000000ac
    1811  1.0 0x000000dc             ra <= 000000e0
    1812  1.0 0x000017ac               
    1813  1.0 0x000017b0               
    1814  1.0 0x000017b4               
    1815  1.0 0x000017b8               
    1816  1.0 0x000000e0               
    1817  1.0 0x000000d0             a0 <= 000000ac
    1818  1.0 0x000000d4             a1 <= 00000000
    1819  1.0 0x000000d8             fp <= 000000ad
    1820  1.0 0x000000dc             ra <= 000000e0
    1821  1.0 0x000017ac               
    1822  1.0 0x000017b0               
    1823  1.0 0x000017b4               
    1824  1.0 0x000017b8               
    1825  1.0 0x000000e0               
    1826  1.0 0x000000d0             a0 <= 000000ad
    1827  1.0 0x000000d4             a1 <= 00000000
    1828  1.0 0x000000d8             fp <= 000000ae
    1829  1.0 0x000000dc             ra <= 000000e0
    1830  1.0 0x000017ac               
    1831  1.0 0x000017b0               
    1832  1.0 0x000017b4               
    1833  1.0 0x000017b8               
    1834  1.0 0x000000e0               
    1835  1.0 0x000000d0             a0 <= 000000ae
    1836  1.0 0x000000d4             a1 <= 00000000
    1837  1.0 0x000000d8             fp <= 000000af
    1838  1.0 0x000000dc             ra <= 000000e0
    1839  1.0 0x000017ac               
    1840  1.0 0x000017b0               
    1841  1.0 0x000017b4               
    1842  1.0 0x000017b8               
    1843  1.0 0x000000e0               
    1844  1.0 0x000000d0             a0 <= 000000af
    1845  1.0 0x000000d4             a1 <= 00000000
    1846  1.0 0x000000d8             fp <= 000000b0
    1847  1.0 0x000000dc             ra <= 000000e0
    1848  1.0 0x000017ac               
    1849  1.0 0x000017b0               
    1850  1.0 0x000017b4               
    1851  1.0 0x000017b8               
    1852  1.0 0x000000e0               
    1853  1.0 0x000000d0             a0 <= 000000b0
    1854  1.0 0x000000d4             a1 <= 00000000
    1855  1.0 0x000000d8             fp <= 000000b1
    1856  1.0 0x000000dc             ra <= 000000e0
    1857  1.0 0x000017ac               
    1858  1.0 0x000017b0               
    1859  1.0 0x000017b4               
    1860  1.0 0x000017b8               
    1861  1.0 0x000000e0               
    1862  1.0 0x000000d0             a0 <= 000000b1
    1863  1.0 0x000000d4             a1 <= 00000000
    1864  1.0 0x000000d8             fp <= 000000b2
    1865  1.0 0x000000dc             ra <= 000000e0
    1866  1.0 0x000017ac               
    1867  1.0 0x000017b0               
    1868  1.0 0x000017b4               
    1869  1.0 0x000017b8               
    1870  1.0 0x000000e0               
    1871  1.0 0x000000d0             a0 <= 000000b2
    1872  1.0 0x000000d4             a1 <= 00000000
    1873  1.0 0x000000d8             fp <= 000000b3
    1874  1.0 0x000000dc             ra <= 000000e0
    1875  1.0 0x000017ac               
    1876  1.0 0x000017b0               
    1877  1.0 0x000017b4               
    1878  1.0 0x000017b8               
    1879  1.0 0x000000e0               
    1880  1.0 0x000000d0             a0 <= 000000b3
    1881  1.0 0x000000d4             a1 <= 00000000
    1882  1.0 0x000000d8             fp <= 000000b4
    1883  1.0 0x000000dc             ra <= 000000e0
    1884  1.0 0x000017ac               
    1885  1.0 0x000017b0               
    1886  1.0 0x000017b4               
    1887  1.0 0x000017b8               
    1888  1.0 0x000000e0               
    1889  1.0 0x000000d0             a0 <= 000000b4
    1890  1.0 0x000000d4             a1 <= 00000000
    1891  1.0 0x000000d8             fp <= 000000b5
    1892  1.0 0x000000dc             ra <= 000000e0
    1893  1.0 0x000017ac               
    1894  1.0 0x000017b0               
    1895  1.0 0x000017b4               
    1896  1.0 0x000017b8               
    1897  1.0 0x000000e0               
    1898  1.0 0x000000d0             a0 <= 000000b5
    1899  1.0 0x000000d4             a1 <= 00000000
    1900  1.0 0x000000d8             fp <= 000000b6
    1901  1.0 0x000000dc             ra <= 000000e0
    1902  1.0 0x000017ac               
    1903  1.0 0x000017b0               
    1904  1.0 0x000017b4               
    1905  1.0 0x000017b8               
    1906  1.0 0x000000e0               
    1907  1.0 0x000000d0             a0 <= 000000b6
    1908  1.0 0x000000d4             a1 <= 00000000
    1909  1.0 0x000000d8             fp <= 000000b7
    1910  1.0 0x000000dc             ra <= 000000e0
    1911  1.0 0x000017ac               
    1912  1.0 0x000017b0               
    1913  1.0 0x000017b4               
    1914  1.0 0x000017b8               
    1915  1.0 0x000000e0               
    1916  1.0 0x000000d0             a0 <= 000000b7
    1917  1.0 0x000000d4             a1 <= 00000000
    1918  1.0 0x000000d8             fp <= 000000b8
    1919  1.0 0x000000dc             ra <= 000000e0
    1920  1.0 0x000017ac               
    1921  1.0 0x000017b0               
    1922  1.0 0x000017b4               
    1923  1.0 0x000017b8               
    1924  1.0 0x000000e0               
    1925  1.0 0x000000d0             a0 <= 000000b8
    1926  1.0 0x000000d4             a1 <= 00000000
    1927  1.0 0x000000d8             fp <= 000000b9
    1928  1.0 0x000000dc             ra <= 000000e0
    1929  1.0 0x000017ac               
    1930  1.0 0x000017b0               
    1931  1.0 0x000017b4               
    1932  1.0 0x000017b8               
    1933  1.0 0x000000e0               
    1934  1.0 0x000000d0             a0 <= 000000b9
    1935  1.0 0x000000d4             a1 <= 00000000
    1936  1.0 0x000000d8             fp <= 000000ba
    1937  1.0 0x000000dc             ra <= 000000e0
    1938  1.0 0x000017ac               
    1939  1.0 0x000017b0               
    1940  1.0 0x000017b4               
    1941  1.0 0x000017b8               
    1942  1.0 0x000000e0               
    1943  1.0 0x000000d0             a0 <= 000000ba
    1944  1.0 0x000000d4             a1 <= 00000000
    1945  1.0 0x000000d8             fp <= 000000bb
    1946  1.0 0x000000dc             ra <= 000000e0
    1947  1.0 0x000017ac               
    1948  1.0 0x000017b0               
    1949  1.0 0x000017b4               
    1950  1.0 0x000017b8               
    1951  1.0 0x000000e0               
    1952  1.0 0x000000d0             a0 <= 000000bb
    1953  1.0 0x000000d4             a1 <= 00000000
    1954  1.0 0x000000d8             fp <= 000000bc
    1955  1.0 0x000000dc             ra <= 000000e0
    1956  1.0 0x000017ac               
    1957  1.0 0x000017b0               
    1958  1.0 0x000017b4               
    1959  1.0 0x000017b8               
    1960  1.0 0x000000e0               
    1961  1.0 0x000000d0             a0 <= 000000bc
    1962  1.0 0x000000d4             a1 <= 00000000
    1963  1.0 0x000000d8             fp <= 000000bd
    1964  1.0 0x000000dc             ra <= 000000e0
    1965  1.0 0x000017ac               
    1966  1.0 0x000017b0               
    1967  1.0 0x000017b4               
    1968  1.0 0x000017b8               
    1969  1.0 0x000000e0               
    1970  1.0 0x000000d0             a0 <= 000000bd
    1971  1.0 0x000000d4             a1 <= 00000000
    1972  1.0 0x000000d8             fp <= 000000be
    1973  1.0 0x000000dc             ra <= 000000e0
    1974  1.0 0x000017ac               
    1975  1.0 0x000017b0               
    1976  1.0 0x000017b4               
    1977  1.0 0x000017b8               
    1978  1.0 0x000000e0               
    1979  1.0 0x000000d0             a0 <= 000000be
    1980  1.0 0x000000d4             a1 <= 00000000
    1981  1.0 0x000000d8             fp <= 000000bf
    1982  1.0 0x000000dc             ra <= 000000e0
    1983  1.0 0x000017ac               
    1984  1.0 0x000017b0               
    1985  1.0 0x000017b4               
    1986  1.0 0x000017b8               
    1987  1.0 0x000000e0               
    1988  1.0 0x000000d0             a0 <= 000000bf
    1989  1.0 0x000000d4             a1 <= 00000000
    1990  1.0 0x000000d8             fp <= 000000c0
    1991  1.0 0x000000dc             ra <= 000000e0
    1992  1.0 0x000017ac               
    1993  1.0 0x000017b0               
    1994  1.0 0x000017b4               
    1995  1.0 0x000017b8               
    1996  1.0 0x000000e0               
    1997  1.0 0x000000d0             a0 <= 000000c0
    1998  1.0 0x000000d4             a1 <= 00000000
    1999  1.0 0x000000d8             fp <= 000000c1
    2000  1.0 0x000000dc             ra <= 000000e0
    2001  1.0 0x000017ac               
    2002  1.0 0x000017b0               
    2003  1.0 0x000017b4               
    2004  1.0 0x000017b8               
    2005  1.0 0x000000e0               
    2006  1.0 0x000000d0             a0 <= 000000c1
    2007  1.0 0x000000d4             a1 <= 00000000
    2008  1.0 0x000000d8             fp <= 000000c2
    2009  1.0 0x000000dc             ra <= 000000e0
    2010  1.0 0x000017ac               
    2011  1.0 0x000017b0               
    2012  1.0 0x000017b4               
    2013  1.0 0x000017b8               
    2014  1.0 0x000000e0               
    2015  1.0 0x000000d0             a0 <= 000000c2
    2016  1.0 0x000000d4             a1 <= 00000000
    2017  1.0 0x000000d8             fp <= 000000c3
    2018  1.0 0x000000dc             ra <= 000000e0
    2019  1.0 0x000017ac               
    2020  1.0 0x000017b0               
    2021  1.0 0x000017b4               
    2022  1.0 0x000017b8               
    2023  1.0 0x000000e0               
    2024  1.0 0x000000d0             a0 <= 000000c3
    2025  1.0 0x000000d4             a1 <= 00000000
    2026  1.0 0x000000d8             fp <= 000000c4
    2027  1.0 0x000000dc             ra <= 000000e0
    2028  1.0 0x000017ac               
    2029  1.0 0x000017b0               
    2030  1.0 0x000017b4               
    2031  1.0 0x000017b8               
    2032  1.0 0x000000e0               
    2033  1.0 0x000000d0             a0 <= 000000c4
    2034  1.0 0x000000d4             a1 <= 00000000
    2035  1.0 0x000000d8             fp <= 000000c5
    2036  1.0 0x000000dc             ra <= 000000e0
    2037  1.0 0x000017ac               
    2038  1.0 0x000017b0               
    2039  1.0 0x000017b4               
    2040  1.0 0x000017b8               
    2041  1.0 0x000000e0               
    2042  1.0 0x000000d0             a0 <= 000000c5
    2043  1.0 0x000000d4             a1 <= 00000000
    2044  1.0 0x000000d8             fp <= 000000c6
    2045  1.0 0x000000dc             ra <= 000000e0
    2046  1.0 0x000017ac               
    2047  1.0 0x000017b0               
    2048  1.0 0x000017b4               
    2049  1.0 0x000017b8               
    2050  1.0 0x000000e0               
    2051  1.0 0x000000d0             a0 <= 000000c6
    2052  1.0 0x000000d4             a1 <= 00000000
    2053  1.0 0x000000d8             fp <= 000000c7
    2054  1.0 0x000000dc             ra <= 000000e0
    2055  1.0 0x000017ac               
    2056  1.0 0x000017b0               
    2057  1.0 0x000017b4               
    2058  1.0 0x000017b8               
    2059  1.0 0x000000e0               
    2060  1.0 0x000000d0             a0 <= 000000c7
    2061  1.0 0x000000d4             a1 <= 00000000
    2062  1.0 0x000000d8             fp <= 000000c8
    2063  1.0 0x000000dc             ra <= 000000e0
    2064  1.0 0x000017ac               
    2065  1.0 0x000017b0               
    2066  1.0 0x000017b4               
    2067  1.0 0x000017b8               
    2068  1.0 0x000000e0               
    2069  1.0 0x000000d0             a0 <= 000000c8
    2070  1.0 0x000000d4             a1 <= 00000000
    2071  1.0 0x000000d8             fp <= 000000c9
    2072  1.0 0x000000dc             ra <= 000000e0
    2073  1.0 0x000017ac               
    2074  1.0 0x000017b0               
    2075  1.0 0x000017b4               
    2076  1.0 0x000017b8               
    2077  1.0 0x000000e0               
    2078  1.0 0x000000d0             a0 <= 000000c9
    2079  1.0 0x000000d4             a1 <= 00000000
    2080  1.0 0x000000d8             fp <= 000000ca
    2081  1.0 0x000000dc             ra <= 000000e0
    2082  1.0 0x000017ac               
    2083  1.0 0x000017b0               
    2084  1.0 0x000017b4               
    2085  1.0 0x000017b8               
    2086  1.0 0x000000e0               
    2087  1.0 0x000000d0             a0 <= 000000ca
    2088  1.0 0x000000d4             a1 <= 00000000
    2089  1.0 0x000000d8             fp <= 000000cb
    2090  1.0 0x000000dc             ra <= 000000e0
    2091  1.0 0x000017ac               
    2092  1.0 0x000017b0               
    2093  1.0 0x000017b4               
    2094  1.0 0x000017b8               
    2095  1.0 0x000000e0               
    2096  1.0 0x000000d0             a0 <= 000000cb
    2097  1.0 0x000000d4             a1 <= 00000000
    2098  1.0 0x000000d8             fp <= 000000cc
    2099  1.0 0x000000dc             ra <= 000000e0
    2100  1.0 0x000017ac               
    2101  1.0 0x000017b0               
    2102  1.0 0x000017b4               
    2103  1.0 0x000017b8               
    2104  1.0 0x000000e0               
    2105  1.0 0x000000d0             a0 <= 000000cc
    2106  1.0 0x000000d4             a1 <= 00000000
    2107  1.0 0x000000d8             fp <= 000000cd
    2108  1.0 0x000000dc             ra <= 000000e0
    2109  1.0 0x000017ac               
    2110  1.0 0x000017b0               
    2111  1.0 0x000017b4               
    2112  1.0 0x000017b8               
    2113  1.0 0x000000e0               
    2114  1.0 0x000000d0             a0 <= 000000cd
    2115  1.0 0x000000d4             a1 <= 00000000
    2116  1.0 0x000000d8             fp <= 000000ce
    2117  1.0 0x000000dc             ra <= 000000e0
    2118  1.0 0x000017ac               
    2119  1.0 0x000017b0               
    2120  1.0 0x000017b4               
    2121  1.0 0x000017b8               
    2122  1.0 0x000000e0               
    2123  1.0 0x000000d0             a0 <= 000000ce
    2124  1.0 0x000000d4             a1 <= 00000000
    2125  1.0 0x000000d8             fp <= 000000cf
    2126  1.0 0x000000dc             ra <= 000000e0
    2127  1.0 0x000017ac               
    2128  1.0 0x000017b0               
    2129  1.0 0x000017b4               
    2130  1.0 0x000017b8               
    2131  1.0 0x000000e0               
    2132  1.0 0x000000d0             a0 <= 000000cf
    2133  1.0 0x000000d4             a1 <= 00000000
    2134  1.0 0x000000d8             fp <= 000000d0
    2135  1.0 0x000000dc             ra <= 000000e0
    2136  1.0 0x000017ac               
    2137  1.0 0x000017b0               
    2138  1.0 0x000017b4               
    2139  1.0 0x000017b8               
    2140  1.0 0x000000e0               
    2141  1.0 0x000000d0             a0 <= 000000d0
    2142  1.0 0x000000d4             a1 <= 00000000
    2143  1.0 0x000000d8             fp <= 000000d1
    2144  1.0 0x000000dc             ra <= 000000e0
    2145  1.0 0x000017ac               
    2146  1.0 0x000017b0               
    2147  1.0 0x000017b4               
    2148  1.0 0x000017b8               
    2149  1.0 0x000000e0               
    2150  1.0 0x000000d0             a0 <= 000000d1
    2151  1.0 0x000000d4             a1 <= 00000000
    2152  1.0 0x000000d8             fp <= 000000d2
    2153  1.0 0x000000dc             ra <= 000000e0
    2154  1.0 0x000017ac               
    2155  1.0 0x000017b0               
    2156  1.0 0x000017b4               
    2157  1.0 0x000017b8               
    2158  1.0 0x000000e0               
    2159  1.0 0x000000d0             a0 <= 000000d2
    2160  1.0 0x000000d4             a1 <= 00000000
    2161  1.0 0x000000d8             fp <= 000000d3
    2162  1.0 0x000000dc             ra <= 000000e0
    2163  1.0 0x000017ac               
    2164  1.0 0x000017b0               
    2165  1.0 0x000017b4               
    2166  1.0 0x000017b8               
    2167  1.0 0x000000e0               
    2168  1.0 0x000000d0             a0 <= 000000d3
    2169  1.0 0x000000d4             a1 <= 00000000
    2170  1.0 0x000000d8             fp <= 000000d4
    2171  1.0 0x000000dc             ra <= 000000e0
    2172  1.0 0x000017ac               
    2173  1.0 0x000017b0               
    2174  1.0 0x000017b4               
    2175  1.0 0x000017b8               
    2176  1.0 0x000000e0               
    2177  1.0 0x000000d0             a0 <= 000000d4
    2178  1.0 0x000000d4             a1 <= 00000000
    2179  1.0 0x000000d8             fp <= 000000d5
    2180  1.0 0x000000dc             ra <= 000000e0
    2181  1.0 0x000017ac               
    2182  1.0 0x000017b0               
    2183  1.0 0x000017b4               
    2184  1.0 0x000017b8               
    2185  1.0 0x000000e0               
    2186  1.0 0x000000d0             a0 <= 000000d5
    2187  1.0 0x000000d4             a1 <= 00000000
    2188  1.0 0x000000d8             fp <= 000000d6
    2189  1.0 0x000000dc             ra <= 000000e0
    2190  1.0 0x000017ac               
    2191  1.0 0x000017b0               
    2192  1.0 0x000017b4               
    2193  1.0 0x000017b8               
    2194  1.0 0x000000e0               
    2195  1.0 0x000000d0             a0 <= 000000d6
    2196  1.0 0x000000d4             a1 <= 00000000
    2197  1.0 0x000000d8             fp <= 000000d7
    2198  1.0 0x000000dc             ra <= 000000e0
    2199  1.0 0x000017ac               
    2200  1.0 0x000017b0               
    2201  1.0 0x000017b4               
    2202  1.0 0x000017b8               
    2203  1.0 0x000000e0               
    2204  1.0 0x000000d0             a0 <= 000000d7
    2205  1.0 0x000000d4             a1 <= 00000000
    2206  1.0 0x000000d8             fp <= 000000d8
    2207  1.0 0x000000dc             ra <= 000000e0
    2208  1.0 0x000017ac               
    2209  1.0 0x000017b0               
    2210  1.0 0x000017b4               
    2211  1.0 0x000017b8               
    2212  1.0 0x000000e0               
    2213  1.0 0x000000d0             a0 <= 000000d8
    2214  1.0 0x000000d4             a1 <= 00000000
    2215  1.0 0x000000d8             fp <= 000000d9
    2216  1.0 0x000000dc             ra <= 000000e0
    2217  1.0 0x000017ac               
    2218  1.0 0x000017b0               
    2219  1.0 0x000017b4               
    2220  1.0 0x000017b8               
    2221  1.0 0x000000e0               
    2222  1.0 0x000000d0             a0 <= 000000d9
    2223  1.0 0x000000d4             a1 <= 00000000
    2224  1.0 0x000000d8             fp <= 000000da
    2225  1.0 0x000000dc             ra <= 000000e0
    2226  1.0 0x000017ac               
    2227  1.0 0x000017b0               
    2228  1.0 0x000017b4               
    2229  1.0 0x000017b8               
    2230  1.0 0x000000e0               
    2231  1.0 0x000000d0             a0 <= 000000da
    2232  1.0 0x000000d4             a1 <= 00000000
    2233  1.0 0x000000d8             fp <= 000000db
    2234  1.0 0x000000dc             ra <= 000000e0
    2235  1.0 0x000017ac               
    2236  1.0 0x000017b0               
    2237  1.0 0x000017b4               
    2238  1.0 0x000017b8               
    2239  1.0 0x000000e0               
    2240  1.0 0x000000d0             a0 <= 000000db
    2241  1.0 0x000000d4             a1 <= 00000000
    2242  1.0 0x000000d8             fp <= 000000dc
    2243  1.0 0x000000dc             ra <= 000000e0
    2244  1.0 0x000017ac               
    2245  1.0 0x000017b0               
    2246  1.0 0x000017b4               
    2247  1.0 0x000017b8               
    2248  1.0 0x000000e0               
    2249  1.0 0x000000d0             a0 <= 000000dc
    2250  1.0 0x000000d4             a1 <= 00000000
    2251  1.0 0x000000d8             fp <= 000000dd
    2252  1.0 0x000000dc             ra <= 000000e0
    2253  1.0 0x000017ac               
    2254  1.0 0x000017b0               
    2255  1.0 0x000017b4               
    2256  1.0 0x000017b8               
    2257  1.0 0x000000e0               
    2258  1.0 0x000000d0             a0 <= 000000dd
    2259  1.0 0x000000d4             a1 <= 00000000
    2260  1.0 0x000000d8             fp <= 000000de
    2261  1.0 0x000000dc             ra <= 000000e0
    2262  1.0 0x000017ac               
    2263  1.0 0x000017b0               
    2264  1.0 0x000017b4               
    2265  1.0 0x000017b8               
    2266  1.0 0x000000e0               
    2267  1.0 0x000000d0             a0 <= 000000de
    2268  1.0 0x000000d4             a1 <= 00000000
    2269  1.0 0x000000d8             fp <= 000000df
    2270  1.0 0x000000dc             ra <= 000000e0
    2271  1.0 0x000017ac               
    2272  1.0 0x000017b0               
    2273  1.0 0x000017b4               
    2274  1.0 0x000017b8               
    2275  1.0 0x000000e0               
    2276  1.0 0x000000d0             a0 <= 000000df
    2277  1.0 0x000000d4             a1 <= 00000000
    2278  1.0 0x000000d8             fp <= 000000e0
    2279  1.0 0x000000dc             ra <= 000000e0
    2280  1.0 0x000017ac               
    2281  1.0 0x000017b0               
    2282  1.0 0x000017b4               
    2283  1.0 0x000017b8               
    2284  1.0 0x000000e0               
    2285  1.0 0x000000d0             a0 <= 000000e0
    2286  1.0 0x000000d4             a1 <= 00000000
    2287  1.0 0x000000d8             fp <= 000000e1
    2288  1.0 0x000000dc             ra <= 000000e0
    2289  1.0 0x000017ac               
    2290  1.0 0x000017b0               
    2291  1.0 0x000017b4               
    2292  1.0 0x000017b8               
    2293  1.0 0x000000e0               
    2294  1.0 0x000000d0             a0 <= 000000e1
    2295  1.0 0x000000d4             a1 <= 00000000
    2296  1.0 0x000000d8             fp <= 000000e2
    2297  1.0 0x000000dc             ra <= 000000e0
    2298  1.0 0x000017ac               
    2299  1.0 0x000017b0               
    2300  1.0 0x000017b4               
    2301  1.0 0x000017b8               
    2302  1.0 0x000000e0               
    2303  1.0 0x000000d0             a0 <= 000000e2
    2304  1.0 0x000000d4             a1 <= 00000000
    2305  1.0 0x000000d8             fp <= 000000e3
    2306  1.0 0x000000dc             ra <= 000000e0
    2307  1.0 0x000017ac               
    2308  1.0 0x000017b0               
    2309  1.0 0x000017b4               
    2310  1.0 0x000017b8               
    2311  1.0 0x000000e0               
    2312  1.0 0x000000d0             a0 <= 000000e3
    2313  1.0 0x000000d4             a1 <= 00000000
    2314  1.0 0x000000d8             fp <= 000000e4
    2315  1.0 0x000000dc             ra <= 000000e0
    2316  1.0 0x000017ac               
    2317  1.0 0x000017b0               
    2318  1.0 0x000017b4               
    2319  1.0 0x000017b8               
    2320  1.0 0x000000e0               
    2321  1.0 0x000000d0             a0 <= 000000e4
    2322  1.0 0x000000d4             a1 <= 00000000
    2323  1.0 0x000000d8             fp <= 000000e5
    2324  1.0 0x000000dc             ra <= 000000e0
    2325  1.0 0x000017ac               
    2326  1.0 0x000017b0               
    2327  1.0 0x000017b4               
    2328  1.0 0x000017b8               
    2329  1.0 0x000000e0               
    2330  1.0 0x000000d0             a0 <= 000000e5
    2331  1.0 0x000000d4             a1 <= 00000000
    2332  1.0 0x000000d8             fp <= 000000e6
    2333  1.0 0x000000dc             ra <= 000000e0
    2334  1.0 0x000017ac               
    2335  1.0 0x000017b0               
    2336  1.0 0x000017b4               
    2337  1.0 0x000017b8               
    2338  1.0 0x000000e0               
    2339  1.0 0x000000d0             a0 <= 000000e6
    2340  1.0 0x000000d4             a1 <= 00000000
    2341  1.0 0x000000d8             fp <= 000000e7
    2342  1.0 0x000000dc             ra <= 000000e0
    2343  1.0 0x000017ac               
    2344  1.0 0x000017b0               
    2345  1.0 0x000017b4               
    2346  1.0 0x000017b8               
    2347  1.0 0x000000e0               
    2348  1.0 0x000000d0             a0 <= 000000e7
    2349  1.0 0x000000d4             a1 <= 00000000
    2350  1.0 0x000000d8             fp <= 000000e8
    2351  1.0 0x000000dc             ra <= 000000e0
    2352  1.0 0x000017ac               
    2353  1.0 0x000017b0               
    2354  1.0 0x000017b4               
    2355  1.0 0x000017b8               
    2356  1.0 0x000000e0               
    2357  1.0 0x000000d0             a0 <= 000000e8
    2358  1.0 0x000000d4             a1 <= 00000000
    2359  1.0 0x000000d8             fp <= 000000e9
    2360  1.0 0x000000dc             ra <= 000000e0
    2361  1.0 0x000017ac               
    2362  1.0 0x000017b0               
    2363  1.0 0x000017b4               
    2364  1.0 0x000017b8               
    2365  1.0 0x000000e0               
    2366  1.0 0x000000d0             a0 <= 000000e9
    2367  1.0 0x000000d4             a1 <= 00000000
    2368  1.0 0x000000d8             fp <= 000000ea
    2369  1.0 0x000000dc             ra <= 000000e0
    2370  1.0 0x000017ac               
    2371  1.0 0x000017b0               
    2372  1.0 0x000017b4               
    2373  1.0 0x000017b8               
    2374  1.0 0x000000e0               
    2375  1.0 0x000000d0             a0 <= 000000ea
    2376  1.0 0x000000d4             a1 <= 00000000
    2377  1.0 0x000000d8             fp <= 000000eb
    2378  1.0 0x000000dc             ra <= 000000e0
    2379  1.0 0x000017ac               
    2380  1.0 0x000017b0               
    2381  1.0 0x000017b4               
    2382  1.0 0x000017b8               
    2383  1.0 0x000000e0               
    2384  1.0 0x000000d0             a0 <= 000000eb
    2385  1.0 0x000000d4             a1 <= 00000000
    2386  1.0 0x000000d8             fp <= 000000ec
    2387  1.0 0x000000dc             ra <= 000000e0
    2388  1.0 0x000017ac               
    2389  1.0 0x000017b0               
    2390  1.0 0x000017b4               
    2391  1.0 0x000017b8               
    2392  1.0 0x000000e0               
    2393  1.0 0x000000d0             a0 <= 000000ec
    2394  1.0 0x000000d4             a1 <= 00000000
    2395  1.0 0x000000d8             fp <= 000000ed
    2396  1.0 0x000000dc             ra <= 000000e0
    2397  1.0 0x000017ac               
    2398  1.0 0x000017b0               
    2399  1.0 0x000017b4               
    2400  1.0 0x000017b8               
    2401  1.0 0x000000e0               
    2402  1.0 0x000000d0             a0 <= 000000ed
    2403  1.0 0x000000d4             a1 <= 00000000
    2404  1.0 0x000000d8             fp <= 000000ee
    2405  1.0 0x000000dc             ra <= 000000e0
    2406  1.0 0x000017ac               
    2407  1.0 0x000017b0               
    2408  1.0 0x000017b4               
    2409  1.0 0x000017b8               
    2410  1.0 0x000000e0               
    2411  1.0 0x000000d0             a0 <= 000000ee
    2412  1.0 0x000000d4             a1 <= 00000000
    2413  1.0 0x000000d8             fp <= 000000ef
    2414  1.0 0x000000dc             ra <= 000000e0
    2415  1.0 0x000017ac               
    2416  1.0 0x000017b0               
    2417  1.0 0x000017b4               
    2418  1.0 0x000017b8               
    2419  1.0 0x000000e0               
    2420  1.0 0x000000d0             a0 <= 000000ef
    2421  1.0 0x000000d4             a1 <= 00000000
    2422  1.0 0x000000d8             fp <= 000000f0
    2423  1.0 0x000000dc             ra <= 000000e0
    2424  1.0 0x000017ac               
    2425  1.0 0x000017b0               
    2426  1.0 0x000017b4               
    2427  1.0 0x000017b8               
    2428  1.0 0x000000e0               
    2429  1.0 0x000000d0             a0 <= 000000f0
    2430  1.0 0x000000d4             a1 <= 00000000
    2431  1.0 0x000000d8             fp <= 000000f1
    2432  1.0 0x000000dc             ra <= 000000e0
    2433  1.0 0x000017ac               
    2434  1.0 0x000017b0               
    2435  1.0 0x000017b4               
    2436  1.0 0x000017b8               
    2437  1.0 0x000000e0               
    2438  1.0 0x000000d0             a0 <= 000000f1
    2439  1.0 0x000000d4             a1 <= 00000000
    2440  1.0 0x000000d8             fp <= 000000f2
    2441  1.0 0x000000dc             ra <= 000000e0
    2442  1.0 0x000017ac               
    2443  1.0 0x000017b0               
    2444  1.0 0x000017b4               
    2445  1.0 0x000017b8               
    2446  1.0 0x000000e0               
    2447  1.0 0x000000d0             a0 <= 000000f2
    2448  1.0 0x000000d4             a1 <= 00000000
    2449  1.0 0x000000d8             fp <= 000000f3
    2450  1.0 0x000000dc             ra <= 000000e0
    2451  1.0 0x000017ac               
    2452  1.0 0x000017b0               
    2453  1.0 0x000017b4               
    2454  1.0 0x000017b8               
    2455  1.0 0x000000e0               
    2456  1.0 0x000000d0             a0 <= 000000f3
    2457  1.0 0x000000d4             a1 <= 00000000
    2458  1.0 0x000000d8             fp <= 000000f4
    2459  1.0 0x000000dc             ra <= 000000e0
    2460  1.0 0x000017ac               
    2461  1.0 0x000017b0               
    2462  1.0 0x000017b4               
    2463  1.0 0x000017b8               
    2464  1.0 0x000000e0               
    2465  1.0 0x000000d0             a0 <= 000000f4
    2466  1.0 0x000000d4             a1 <= 00000000
    2467  1.0 0x000000d8             fp <= 000000f5
    2468  1.0 0x000000dc             ra <= 000000e0
    2469  1.0 0x000017ac               
    2470  1.0 0x000017b0               
    2471  1.0 0x000017b4               
    2472  1.0 0x000017b8               
    2473  1.0 0x000000e0               
    2474  1.0 0x000000d0             a0 <= 000000f5
    2475  1.0 0x000000d4             a1 <= 00000000
    2476  1.0 0x000000d8             fp <= 000000f6
    2477  1.0 0x000000dc             ra <= 000000e0
    2478  1.0 0x000017ac               
    2479  1.0 0x000017b0               
    2480  1.0 0x000017b4               
    2481  1.0 0x000017b8               
    2482  1.0 0x000000e0               
    2483  1.0 0x000000d0             a0 <= 000000f6
    2484  1.0 0x000000d4             a1 <= 00000000
    2485  1.0 0x000000d8             fp <= 000000f7
    2486  1.0 0x000000dc             ra <= 000000e0
    2487  1.0 0x000017ac               
    2488  1.0 0x000017b0               
    2489  1.0 0x000017b4               
    2490  1.0 0x000017b8               
    2491  1.0 0x000000e0               
    2492  1.0 0x000000d0             a0 <= 000000f7
    2493  1.0 0x000000d4             a1 <= 00000000
    2494  1.0 0x000000d8             fp <= 000000f8
    2495  1.0 0x000000dc             ra <= 000000e0
    2496  1.0 0x000017ac               
    2497  1.0 0x000017b0               
    2498  1.0 0x000017b4               
    2499  1.0 0x000017b8               
    2500  1.0 0x000000e0               
    2501  1.0 0x000000d0             a0 <= 000000f8
    2502  1.0 0x000000d4             a1 <= 00000000
    2503  1.0 0x000000d8             fp <= 000000f9
    2504  1.0 0x000000dc             ra <= 000000e0
    2505  1.0 0x000017ac               
    2506  1.0 0x000017b0               
    2507  1.0 0x000017b4               
    2508  1.0 0x000017b8               
    2509  1.0 0x000000e0               
    2510  1.0 0x000000d0             a0 <= 000000f9
    2511  1.0 0x000000d4             a1 <= 00000000
    2512  1.0 0x000000d8             fp <= 000000fa
    2513  1.0 0x000000dc             ra <= 000000e0
    2514  1.0 0x000017ac               
    2515  1.0 0x000017b0               
    2516  1.0 0x000017b4               
    2517  1.0 0x000017b8               
    2518  1.0 0x000000e0               
    2519  1.0 0x000000d0             a0 <= 000000fa
    2520  1.0 0x000000d4             a1 <= 00000000
    2521  1.0 0x000000d8             fp <= 000000fb
    2522  1.0 0x000000dc             ra <= 000000e0
    2523  1.0 0x000017ac               
    2524  1.0 0x000017b0               
    2525  1.0 0x000017b4               
    2526  1.0 0x000017b8               
    2527  1.0 0x000000e0               
    2528  1.0 0x000000d0             a0 <= 000000fb
    2529  1.0 0x000000d4             a1 <= 00000000
    2530  1.0 0x000000d8             fp <= 000000fc
    2531  1.0 0x000000dc             ra <= 000000e0
    2532  1.0 0x000017ac               
    2533  1.0 0x000017b0               
    2534  1.0 0x000017b4               
    2535  1.0 0x000017b8               
    2536  1.0 0x000000e0               
    2537  1.0 0x000000d0             a0 <= 000000fc
    2538  1.0 0x000000d4             a1 <= 00000000
    2539  1.0 0x000000d8             fp <= 000000fd
    2540  1.0 0x000000dc             ra <= 000000e0
    2541  1.0 0x000017ac               
    2542  1.0 0x000017b0               
    2543  1.0 0x000017b4               
    2544  1.0 0x000017b8               
    2545  1.0 0x000000e0               
    2546  1.0 0x000000d0             a0 <= 000000fd
    2547  1.0 0x000000d4             a1 <= 00000000
    2548  1.0 0x000000d8             fp <= 000000fe
    2549  1.0 0x000000dc             ra <= 000000e0
    2550  1.0 0x000017ac               
    2551  1.0 0x000017b0               
    2552  1.0 0x000017b4               
    2553  1.0 0x000017b8               
    2554  1.0 0x000000e0               
    2555  1.0 0x000000d0             a0 <= 000000fe
    2556  1.0 0x000000d4             a1 <= 00000000
    2557  1.0 0x000000d8             fp <= 000000ff
    2558  1.0 0x000000dc             ra <= 000000e0
    2559  1.0 0x000017ac               
    2560  1.0 0x000017b0               
    2561  1.0 0x000017b4               
    2562  1.0 0x000017b8               
    2563  1.0 0x000000e0               
    2564  1.0 0x000000d0             a0 <= 000000ff
    2565  1.0 0x000000d4             a1 <= 00000000
    2566  1.0 0x000000d8             fp <= 00000100
    2567  1.0 0x000000dc             ra <= 000000e0
    2568  1.0 0x000017ac               
    2569  1.0 0x000017b0               
    2570  1.0 0x000017b4               
    2571  1.0 0x000017b8               
    2572  1.0 0x000000e0               
    2573  1.0 0x000000d0             a0 <= 00000100
    2574  1.0 0x000000d4             a1 <= 00000000
    2575  1.0 0x000000d8             fp <= 00000101
    2576  1.0 0x000000dc             ra <= 000000e0
    2577  1.0 0x000017ac               
    2578  1.0 0x000017b0               
    2579  1.0 0x000017b4               
    2580  1.0 0x000017b8               
    2581  1.0 0x000000e0               
    2582  1.0 0x000000d0             a0 <= 00000101
    2583  1.0 0x000000d4             a1 <= 00000000
    2584  1.0 0x000000d8             fp <= 00000102
    2585  1.0 0x000000dc             ra <= 000000e0
    2586  1.0 0x000017ac               
    2587  1.0 0x000017b0               
    2588  1.0 0x000017b4               
    2589  1.0 0x000017b8               
    2590  1.0 0x000000e0               
    2591  1.0 0x000000d0             a0 <= 00000102
    2592  1.0 0x000000d4             a1 <= 00000000
    2593  1.0 0x000000d8             fp <= 00000103
    2594  1.0 0x000000dc             ra <= 000000e0
    2595  1.0 0x000017ac               
    2596  1.0 0x000017b0               
    2597  1.0 0x000017b4               
    2598  1.0 0x000017b8               
    2599  1.0 0x000000e0               
    2600  1.0 0x000000d0             a0 <= 00000103
    2601  1.0 0x000000d4             a1 <= 00000000
    2602  1.0 0x000000d8             fp <= 00000104
    2603  1.0 0x000000dc             ra <= 000000e0
    2604  1.0 0x000017ac               
    2605  1.0 0x000017b0               
    2606  1.0 0x000017b4               
    2607  1.0 0x000017b8               
    2608  1.0 0x000000e0               
    2609  1.0 0x000000d0             a0 <= 00000104
    2610  1.0 0x000000d4             a1 <= 00000000
    2611  1.0 0x000000d8             fp <= 00000105
    2612  1.0 0x000000dc             ra <= 000000e0
    2613  1.0 0x000017ac               
    2614  1.0 0x000017b0               
    2615  1.0 0x000017b4               
    2616  1.0 0x000017b8               
    2617  1.0 0x000000e0               
    2618  1.0 0x000000d0             a0 <= 00000105
    2619  1.0 0x000000d4             a1 <= 00000000
    2620  1.0 0x000000d8             fp <= 00000106
    2621  1.0 0x000000dc             ra <= 000000e0
    2622  1.0 0x000017ac               
    2623  1.0 0x000017b0               
    2624  1.0 0x000017b4               
    2625  1.0 0x000017b8               
    2626  1.0 0x000000e0               
    2627  1.0 0x000000d0             a0 <= 00000106
    2628  1.0 0x000000d4             a1 <= 00000000
    2629  1.0 0x000000d8             fp <= 00000107
    2630  1.0 0x000000dc             ra <= 000000e0
    2631  1.0 0x000017ac               
    2632  1.0 0x000017b0               
    2633  1.0 0x000017b4               
    2634  1.0 0x000017b8               
    2635  1.0 0x000000e0               
    2636  1.0 0x000000d0             a0 <= 00000107
    2637  1.0 0x000000d4             a1 <= 00000000
    2638  1.0 0x000000d8             fp <= 00000108
    2639  1.0 0x000000dc             ra <= 000000e0
    2640  1.0 0x000017ac               
    2641  1.0 0x000017b0               
    2642  1.0 0x000017b4               
    2643  1.0 0x000017b8               
    2644  1.0 0x000000e0               
    2645  1.0 0x000000d0             a0 <= 00000108
    2646  1.0 0x000000d4             a1 <= 00000000
    2647  1.0 0x000000d8             fp <= 00000109
    2648  1.0 0x000000dc             ra <= 000000e0
    2649  1.0 0x000017ac               
    2650  1.0 0x000017b0               
    2651  1.0 0x000017b4               
    2652  1.0 0x000017b8               
    2653  1.0 0x000000e0               
    2654  1.0 0x000000d0             a0 <= 00000109
    2655  1.0 0x000000d4             a1 <= 00000000
    2656  1.0 0x000000d8             fp <= 0000010a
    2657  1.0 0x000000dc             ra <= 000000e0
    2658  1.0 0x000017ac               
    2659  1.0 0x000017b0               
    2660  1.0 0x000017b4               
    2661  1.0 0x000017b8               
    2662  1.0 0x000000e0               
    2663  1.0 0x000000d0             a0 <= 0000010a
    2664  1.0 0x000000d4             a1 <= 00000000
    2665  1.0 0x000000d8             fp <= 0000010b
    2666  1.0 0x000000dc             ra <= 000000e0
    2667  1.0 0x000017ac               
    2668  1.0 0x000017b0               
    2669  1.0 0x000017b4               
    2670  1.0 0x000017b8               
    2671  1.0 0x000000e0               
    2672  1.0 0x000000d0             a0 <= 0000010b
    2673  1.0 0x000000d4             a1 <= 00000000
    2674  1.0 0x000000d8             fp <= 0000010c
    2675  1.0 0x000000dc             ra <= 000000e0
    2676  1.0 0x000017ac               
    2677  1.0 0x000017b0               
    2678  1.0 0x000017b4               
    2679  1.0 0x000017b8               
    2680  1.0 0x000000e0               
    2681  1.0 0x000000d0             a0 <= 0000010c
    2682  1.0 0x000000d4             a1 <= 00000000
    2683  1.0 0x000000d8             fp <= 0000010d
    2684  1.0 0x000000dc             ra <= 000000e0
    2685  1.0 0x000017ac               
    2686  1.0 0x000017b0               
    2687  1.0 0x000017b4               
    2688  1.0 0x000017b8               
    2689  1.0 0x000000e0               
    2690  1.0 0x000000d0             a0 <= 0000010d
    2691  1.0 0x000000d4             a1 <= 00000000
    2692  1.0 0x000000d8             fp <= 0000010e
    2693  1.0 0x000000dc             ra <= 000000e0
    2694  1.0 0x000017ac               
    2695  1.0 0x000017b0               
    2696  1.0 0x000017b4               
    2697  1.0 0x000017b8               
    2698  1.0 0x000000e0               
    2699  1.0 0x000000d0             a0 <= 0000010e
    2700  1.0 0x000000d4             a1 <= 00000000
    2701  1.0 0x000000d8             fp <= 0000010f
    2702  1.0 0x000000dc             ra <= 000000e0
    2703  1.0 0x000017ac               
    2704  1.0 0x000017b0               
    2705  1.0 0x000017b4               
    2706  1.0 0x000017b8               
    2707  1.0 0x000000e0               
    2708  1.0 0x000000d0             a0 <= 0000010f
    2709  1.0 0x000000d4             a1 <= 00000000
    2710  1.0 0x000000d8             fp <= 00000110
    2711  1.0 0x000000dc             ra <= 000000e0
    2712  1.0 0x000017ac               
    2713  1.0 0x000017b0               
    2714  1.0 0x000017b4               
    2715  1.0 0x000017b8               
    2716  1.0 0x000000e0               
    2717  1.0 0x000000d0             a0 <= 00000110
    2718  1.0 0x000000d4             a1 <= 00000000
    2719  1.0 0x000000d8             fp <= 00000111
    2720  1.0 0x000000dc             ra <= 000000e0
    2721  1.0 0x000017ac               
    2722  1.0 0x000017b0               
    2723  1.0 0x000017b4               
    2724  1.0 0x000017b8               
    2725  1.0 0x000000e0               
    2726  1.0 0x000000d0             a0 <= 00000111
    2727  1.0 0x000000d4             a1 <= 00000000
    2728  1.0 0x000000d8             fp <= 00000112
    2729  1.0 0x000000dc             ra <= 000000e0
    2730  1.0 0x000017ac               
    2731  1.0 0x000017b0               
    2732  1.0 0x000017b4               
    2733  1.0 0x000017b8               
    2734  1.0 0x000000e0               
    2735  1.0 0x000000d0             a0 <= 00000112
    2736  1.0 0x000000d4             a1 <= 00000000
    2737  1.0 0x000000d8             fp <= 00000113
    2738  1.0 0x000000dc             ra <= 000000e0
    2739  1.0 0x000017ac               
    2740  1.0 0x000017b0               
    2741  1.0 0x000017b4               
    2742  1.0 0x000017b8               
    2743  1.0 0x000000e0               
    2744  1.0 0x000000d0             a0 <= 00000113
    2745  1.0 0x000000d4             a1 <= 00000000
    2746  1.0 0x000000d8             fp <= 00000114
    2747  1.0 0x000000dc             ra <= 000000e0
    2748  1.0 0x000017ac               
    2749  1.0 0x000017b0               
    2750  1.0 0x000017b4               
    2751  1.0 0x000017b8               
    2752  1.0 0x000000e0               
    2753  1.0 0x000000d0             a0 <= 00000114
    2754  1.0 0x000000d4             a1 <= 00000000
    2755  1.0 0x000000d8             fp <= 00000115
    2756  1.0 0x000000dc             ra <= 000000e0
    2757  1.0 0x000017ac               
    2758  1.0 0x000017b0               
    2759  1.0 0x000017b4               
    2760  1.0 0x000017b8               
    2761  1.0 0x000000e0               
    2762  1.0 0x000000d0             a0 <= 00000115
    2763  1.0 0x000000d4             a1 <= 00000000
    2764  1.0 0x000000d8             fp <= 00000116
    2765  1.0 0x000000dc             ra <= 000000e0
    2766  1.0 0x000017ac               
    2767  1.0 0x000017b0               
    2768  1.0 0x000017b4               
    2769  1.0 0x000017b8               
    2770  1.0 0x000000e0               
    2771  1.0 0x000000d0             a0 <= 00000116
    2772  1.0 0x000000d4             a1 <= 00000000
    2773  1.0 0x000000d8             fp <= 00000117
    2774  1.0 0x000000dc             ra <= 000000e0
    2775  1.0 0x000017ac               
    2776  1.0 0x000017b0               
    2777  1.0 0x000017b4               
    2778  1.0 0x000017b8               
    2779  1.0 0x000000e0               
    2780  1.0 0x000000d0             a0 <= 00000117
    2781  1.0 0x000000d4             a1 <= 00000000
    2782  1.0 0x000000d8             fp <= 00000118
    2783  1.0 0x000000dc             ra <= 000000e0
    2784  1.0 0x000017ac               
    2785  1.0 0x000017b0               
    2786  1.0 0x000017b4               
    2787  1.0 0x000017b8               
    2788  1.0 0x000000e0               
    2789  1.0 0x000000d0             a0 <= 00000118
    2790  1.0 0x000000d4             a1 <= 00000000
    2791  1.0 0x000000d8             fp <= 00000119
    2792  1.0 0x000000dc             ra <= 000000e0
    2793  1.0 0x000017ac               
    2794  1.0 0x000017b0               
    2795  1.0 0x000017b4               
    2796  1.0 0x000017b8               
    2797  1.0 0x000000e0               
    2798  1.0 0x000000d0             a0 <= 00000119
    2799  1.0 0x000000d4             a1 <= 00000000
    2800  1.0 0x000000d8             fp <= 0000011a
    2801  1.0 0x000000dc             ra <= 000000e0
    2802  1.0 0x000017ac               
    2803  1.0 0x000017b0               
    2804  1.0 0x000017b4               
    2805  1.0 0x000017b8               
    2806  1.0 0x000000e0               
    2807  1.0 0x000000d0             a0 <= 0000011a
    2808  1.0 0x000000d4             a1 <= 00000000
    2809  1.0 0x000000d8             fp <= 0000011b
    2810  1.0 0x000000dc             ra <= 000000e0
    2811  1.0 0x000017ac               
    2812  1.0 0x000017b0               
    2813  1.0 0x000017b4               
    2814  1.0 0x000017b8               
    2815  1.0 0x000000e0               
    2816  1.0 0x000000d0             a0 <= 0000011b
    2817  1.0 0x000000d4             a1 <= 00000000
    2818  1.0 0x000000d8             fp <= 0000011c
    2819  1.0 0x000000dc             ra <= 000000e0
    2820  1.0 0x000017ac               
    2821  1.0 0x000017b0               
    2822  1.0 0x000017b4               
    2823  1.0 0x000017b8               
    2824  1.0 0x000000e0               
    2825  1.0 0x000000d0             a0 <= 0000011c
    2826  1.0 0x000000d4             a1 <= 00000000
    2827  1.0 0x000000d8             fp <= 0000011d
    2828  1.0 0x000000dc             ra <= 000000e0
    2829  1.0 0x000017ac               
    2830  1.0 0x000017b0               
    2831  1.0 0x000017b4               
    2832  1.0 0x000017b8               
    2833  1.0 0x000000e0               
    2834  1.0 0x000000d0             a0 <= 0000011d
    2835  1.0 0x000000d4             a1 <= 00000000
    2836  1.0 0x000000d8             fp <= 0000011e
    2837  1.0 0x000000dc             ra <= 000000e0
    2838  1.0 0x000017ac               
    2839  1.0 0x000017b0               
    2840  1.0 0x000017b4               
    2841  1.0 0x000017b8               
    2842  1.0 0x000000e0               
    2843  1.0 0x000000d0             a0 <= 0000011e
    2844  1.0 0x000000d4             a1 <= 00000000
    2845  1.0 0x000000d8             fp <= 0000011f
    2846  1.0 0x000000dc             ra <= 000000e0
    2847  1.0 0x000017ac               
    2848  1.0 0x000017b0               
    2849  1.0 0x000017b4               
    2850  1.0 0x000017b8               
    2851  1.0 0x000000e0               
    2852  1.0 0x000000d0             a0 <= 0000011f
    2853  1.0 0x000000d4             a1 <= 00000000
    2854  1.0 0x000000d8             fp <= 00000120
    2855  1.0 0x000000dc             ra <= 000000e0
    2856  1.0 0x000017ac               
    2857  1.0 0x000017b0               
    2858  1.0 0x000017b4               
    2859  1.0 0x000017b8               
    2860  1.0 0x000000e0               
    2861  1.0 0x000000d0             a0 <= 00000120
    2862  1.0 0x000000d4             a1 <= 00000000
    2863  1.0 0x000000d8             fp <= 00000121
    2864  1.0 0x000000dc             ra <= 000000e0
    2865  1.0 0x000017ac               
    2866  1.0 0x000017b0               
    2867  1.0 0x000017b4               
    2868  1.0 0x000017b8               
    2869  1.0 0x000000e0               
    2870  1.0 0x000000d0             a0 <= 00000121
    2871  1.0 0x000000d4             a1 <= 00000000
    2872  1.0 0x000000d8             fp <= 00000122
    2873  1.0 0x000000dc             ra <= 000000e0
    2874  1.0 0x000017ac               
    2875  1.0 0x000017b0               
    2876  1.0 0x000017b4               
    2877  1.0 0x000017b8               
    2878  1.0 0x000000e0               
    2879  1.0 0x000000d0             a0 <= 00000122
    2880  1.0 0x000000d4             a1 <= 00000000
    2881  1.0 0x000000d8             fp <= 00000123
    2882  1.0 0x000000dc             ra <= 000000e0
    2883  1.0 0x000017ac               
    2884  1.0 0x000017b0               
    2885  1.0 0x000017b4               
    2886  1.0 0x000017b8               
    2887  1.0 0x000000e0               
    2888  1.0 0x000000d0             a0 <= 00000123
    2889  1.0 0x000000d4             a1 <= 00000000
    2890  1.0 0x000000d8             fp <= 00000124
    2891  1.0 0x000000dc             ra <= 000000e0
    2892  1.0 0x000017ac               
    2893  1.0 0x000017b0               
    2894  1.0 0x000017b4               
    2895  1.0 0x000017b8               
    2896  1.0 0x000000e0               
    2897  1.0 0x000000d0             a0 <= 00000124
    2898  1.0 0x000000d4             a1 <= 00000000
    2899  1.0 0x000000d8             fp <= 00000125
    2900  1.0 0x000000dc             ra <= 000000e0
    2901  1.0 0x000017ac               
    2902  1.0 0x000017b0               
    2903  1.0 0x000017b4               
    2904  1.0 0x000017b8               
    2905  1.0 0x000000e0               
    2906  1.0 0x000000d0             a0 <= 00000125
    2907  1.0 0x000000d4             a1 <= 00000000
    2908  1.0 0x000000d8             fp <= 00000126
    2909  1.0 0x000000dc             ra <= 000000e0
    2910  1.0 0x000017ac               
    2911  1.0 0x000017b0               
    2912  1.0 0x000017b4               
    2913  1.0 0x000017b8               
    2914  1.0 0x000000e0               
    2915  1.0 0x000000d0             a0 <= 00000126
    2916  1.0 0x000000d4             a1 <= 00000000
    2917  1.0 0x000000d8             fp <= 00000127
    2918  1.0 0x000000dc             ra <= 000000e0
    2919  1.0 0x000017ac               
    2920  1.0 0x000017b0               
    2921  1.0 0x000017b4               
    2922  1.0 0x000017b8               
    2923  1.0 0x000000e0               
    2924  1.0 0x000000d0             a0 <= 00000127
    2925  1.0 0x000000d4             a1 <= 00000000
    2926  1.0 0x000000d8             fp <= 00000128
    2927  1.0 0x000000dc             ra <= 000000e0
    2928  1.0 0x000017ac               
    2929  1.0 0x000017b0               
    2930  1.0 0x000017b4               
    2931  1.0 0x000017b8               
    2932  1.0 0x000000e0               
    2933  1.0 0x000000d0             a0 <= 00000128
    2934  1.0 0x000000d4             a1 <= 00000000
    2935  1.0 0x000000d8             fp <= 00000129
    2936  1.0 0x000000dc             ra <= 000000e0
    2937  1.0 0x000017ac               
    2938  1.0 0x000017b0               
    2939  1.0 0x000017b4               
    2940  1.0 0x000017b8               
    2941  1.0 0x000000e0               
    2942  1.0 0x000000d0             a0 <= 00000129
    2943  1.0 0x000000d4             a1 <= 00000000
    2944  1.0 0x000000d8             fp <= 0000012a
    2945  1.0 0x000000dc             ra <= 000000e0
    2946  1.0 0x000017ac               
    2947  1.0 0x000017b0               
    2948  1.0 0x000017b4               
    2949  1.0 0x000017b8               
    2950  1.0 0x000000e0               
    2951  1.0 0x000000d0             a0 <= 0000012a
    2952  1.0 0x000000d4             a1 <= 00000000
    2953  1.0 0x000000d8             fp <= 0000012b
    2954  1.0 0x000000dc             ra <= 000000e0
    2955  1.0 0x000017ac               
    2956  1.0 0x000017b0               
    2957  1.0 0x000017b4               
    2958  1.0 0x000017b8               
    2959  1.0 0x000000e0               
    2960  1.0 0x000000d0             a0 <= 0000012b
    2961  1.0 0x000000d4             a1 <= 00000000
    2962  1.0 0x000000d8             fp <= 0000012c
    2963  1.0 0x000000dc             ra <= 000000e0
    2964  1.0 0x000017ac               
    2965  1.0 0x000017b0               
    2966  1.0 0x000017b4               
    2967  1.0 0x000017b8               
    2968  1.0 0x000000e0               
    2969  1.0 0x000000d0             a0 <= 0000012c
    2970  1.0 0x000000d4             a1 <= 00000000
    2971  1.0 0x000000d8             fp <= 0000012d
    2972  1.0 0x000000dc             ra <= 000000e0
    2973  1.0 0x000017ac               
    2974  1.0 0x000017b0               
    2975  1.0 0x000017b4               
    2976  1.0 0x000017b8               
    2977  1.0 0x000000e0               
    2978  1.0 0x000000d0             a0 <= 0000012d
    2979  1.0 0x000000d4             a1 <= 00000000
    2980  1.0 0x000000d8             fp <= 0000012e
    2981  1.0 0x000000dc             ra <= 000000e0
    2982  1.0 0x000017ac               
    2983  1.0 0x000017b0               
    2984  1.0 0x000017b4               
    2985  1.0 0x000017b8               
    2986  1.0 0x000000e0               
    2987  1.0 0x000000d0             a0 <= 0000012e
    2988  1.0 0x000000d4             a1 <= 00000000
    2989  1.0 0x000000d8             fp <= 0000012f
    2990  1.0 0x000000dc             ra <= 000000e0
    2991  1.0 0x000017ac               
    2992  1.0 0x000017b0               
    2993  1.0 0x000017b4               
    2994  1.0 0x000017b8               
    2995  1.0 0x000000e0               
    2996  1.0 0x000000d0             a0 <= 0000012f
    2997  1.0 0x000000d4             a1 <= 00000000
    2998  1.0 0x000000d8             fp <= 00000130
    2999  1.0 0x000000dc             ra <= 000000e0
    3000  1.0 0x000017ac               
    3001  1.0 0x000017b0               
    3002  1.0 0x000017b4               
    3003  1.0 0x000017b8               
    3004  1.0 0x000000e0               
    3005  1.0 0x000000d0             a0 <= 00000130
    3006  1.0 0x000000d4             a1 <= 00000000
    3007  1.0 0x000000d8             fp <= 00000131
    3008  1.0 0x000000dc             ra <= 000000e0
    3009  1.0 0x000017ac               
    3010  1.0 0x000017b0               
    3011  1.0 0x000017b4               
    3012  1.0 0x000017b8               
    3013  1.0 0x000000e0               
    3014  1.0 0x000000d0             a0 <= 00000131
    3015  1.0 0x000000d4             a1 <= 00000000
    3016  1.0 0x000000d8             fp <= 00000132
    3017  1.0 0x000000dc             ra <= 000000e0
    3018  1.0 0x000017ac               
    3019  1.0 0x000017b0               
    3020  1.0 0x000017b4               
    3021  1.0 0x000017b8               
    3022  1.0 0x000000e0               
    3023  1.0 0x000000d0             a0 <= 00000132
    3024  1.0 0x000000d4             a1 <= 00000000
    3025  1.0 0x000000d8             fp <= 00000133
    3026  1.0 0x000000dc             ra <= 000000e0
    3027  1.0 0x000017ac               
    3028  1.0 0x000017b0               
    3029  1.0 0x000017b4               
    3030  1.0 0x000017b8               
    3031  1.0 0x000000e0               
    3032  1.0 0x000000d0             a0 <= 00000133
    3033  1.0 0x000000d4             a1 <= 00000000
    3034  1.0 0x000000d8             fp <= 00000134
    3035  1.0 0x000000dc             ra <= 000000e0
    3036  1.0 0x000017ac               
    3037  1.0 0x000017b0               
    3038  1.0 0x000017b4               
    3039  1.0 0x000017b8               
    3040  1.0 0x000000e0               
    3041  1.0 0x000000d0             a0 <= 00000134
    3042  1.0 0x000000d4             a1 <= 00000000
    3043  1.0 0x000000d8             fp <= 00000135
    3044  1.0 0x000000dc             ra <= 000000e0
    3045  1.0 0x000017ac               
    3046  1.0 0x000017b0               
    3047  1.0 0x000017b4               
    3048  1.0 0x000017b8               
    3049  1.0 0x000000e0               
    3050  1.0 0x000000d0             a0 <= 00000135
    3051  1.0 0x000000d4             a1 <= 00000000
    3052  1.0 0x000000d8             fp <= 00000136
    3053  1.0 0x000000dc             ra <= 000000e0
    3054  1.0 0x000017ac               
    3055  1.0 0x000017b0               
    3056  1.0 0x000017b4               
    3057  1.0 0x000017b8               
    3058  1.0 0x000000e0               
    3059  1.0 0x000000d0             a0 <= 00000136
    3060  1.0 0x000000d4             a1 <= 00000000
    3061  1.0 0x000000d8             fp <= 00000137
    3062  1.0 0x000000dc             ra <= 000000e0
    3063  1.0 0x000017ac               
    3064  1.0 0x000017b0               
    3065  1.0 0x000017b4               
    3066  1.0 0x000017b8               
    3067  1.0 0x000000e0               
    3068  1.0 0x000000d0             a0 <= 00000137
    3069  1.0 0x000000d4             a1 <= 00000000
    3070  1.0 0x000000d8             fp <= 00000138
    3071  1.0 0x000000dc             ra <= 000000e0
    3072  1.0 0x000017ac               
    3073  1.0 0x000017b0               
    3074  1.0 0x000017b4               
    3075  1.0 0x000017b8               
    3076  1.0 0x000000e0               
    3077  1.0 0x000000d0             a0 <= 00000138
    3078  1.0 0x000000d4             a1 <= 00000000
    3079  1.0 0x000000d8             fp <= 00000139
    3080  1.0 0x000000dc             ra <= 000000e0
    3081  1.0 0x000017ac               
    3082  1.0 0x000017b0               
    3083  1.0 0x000017b4               
    3084  1.0 0x000017b8               
    3085  1.0 0x000000e0               
    3086  1.0 0x000000d0             a0 <= 00000139
    3087  1.0 0x000000d4             a1 <= 00000000
    3088  1.0 0x000000d8             fp <= 0000013a
    3089  1.0 0x000000dc             ra <= 000000e0
    3090  1.0 0x000017ac               
    3091  1.0 0x000017b0               
    3092  1.0 0x000017b4               
    3093  1.0 0x000017b8               
    3094  1.0 0x000000e0               
    3095  1.0 0x000000d0             a0 <= 0000013a
    3096  1.0 0x000000d4             a1 <= 00000000
    3097  1.0 0x000000d8             fp <= 0000013b
    3098  1.0 0x000000dc             ra <= 000000e0
    3099  1.0 0x000017ac               
    3100  1.0 0x000017b0               
    3101  1.0 0x000017b4               
    3102  1.0 0x000017b8               
    3103  1.0 0x000000e0               
    3104  1.0 0x000000d0             a0 <= 0000013b
    3105  1.0 0x000000d4             a1 <= 00000000
    3106  1.0 0x000000d8             fp <= 0000013c
    3107  1.0 0x000000dc             ra <= 000000e0
    3108  1.0 0x000017ac               
    3109  1.0 0x000017b0               
    3110  1.0 0x000017b4               
    3111  1.0 0x000017b8               
    3112  1.0 0x000000e0               
    3113  1.0 0x000000d0             a0 <= 0000013c
    3114  1.0 0x000000d4             a1 <= 00000000
    3115  1.0 0x000000d8             fp <= 0000013d
    3116  1.0 0x000000dc             ra <= 000000e0
    3117  1.0 0x000017ac               
    3118  1.0 0x000017b0               
    3119  1.0 0x000017b4               
    3120  1.0 0x000017b8               
    3121  1.0 0x000000e0               
    3122  1.0 0x000000d0             a0 <= 0000013d
    3123  1.0 0x000000d4             a1 <= 00000000
    3124  1.0 0x000000d8             fp <= 0000013e
    3125  1.0 0x000000dc             ra <= 000000e0
    3126  1.0 0x000017ac               
    3127  1.0 0x000017b0               
    3128  1.0 0x000017b4               
    3129  1.0 0x000017b8               
    3130  1.0 0x000000e0               
    3131  1.0 0x000000d0             a0 <= 0000013e
    3132  1.0 0x000000d4             a1 <= 00000000
    3133  1.0 0x000000d8             fp <= 0000013f
    3134  1.0 0x000000dc             ra <= 000000e0
    3135  1.0 0x000017ac               
    3136  1.0 0x000017b0               
    3137  1.0 0x000017b4               
    3138  1.0 0x000017b8               
    3139  1.0 0x000000e0               
    3140  1.0 0x000000d0             a0 <= 0000013f
    3141  1.0 0x000000d4             a1 <= 00000000
    3142  1.0 0x000000d8             fp <= 00000140
    3143  1.0 0x000000dc             ra <= 000000e0
    3144  1.0 0x000017ac               
    3145  1.0 0x000017b0               
    3146  1.0 0x000017b4               
    3147  1.0 0x000017b8               
    3148  1.0 0x000000e0               
    3149  1.0 0x000000d0             a0 <= 00000140
    3150  1.0 0x000000d4             a1 <= 00000000
    3151  1.0 0x000000d8             fp <= 00000141
    3152  1.0 0x000000dc             ra <= 000000e0
    3153  1.0 0x000017ac               
    3154  1.0 0x000017b0               
    3155  1.0 0x000017b4               
    3156  1.0 0x000017b8               
    3157  1.0 0x000000e0               
    3158  1.0 0x000000d0             a0 <= 00000141
    3159  1.0 0x000000d4             a1 <= 00000000
    3160  1.0 0x000000d8             fp <= 00000142
    3161  1.0 0x000000dc             ra <= 000000e0
    3162  1.0 0x000017ac               
    3163  1.0 0x000017b0               
    3164  1.0 0x000017b4               
    3165  1.0 0x000017b8               
    3166  1.0 0x000000e0               
    3167  1.0 0x000000d0             a0 <= 00000142
    3168  1.0 0x000000d4             a1 <= 00000000
    3169  1.0 0x000000d8             fp <= 00000143
    3170  1.0 0x000000dc             ra <= 000000e0
    3171  1.0 0x000017ac               
    3172  1.0 0x000017b0               
    3173  1.0 0x000017b4               
    3174  1.0 0x000017b8               
    3175  1.0 0x000000e0               
    3176  1.0 0x000000d0             a0 <= 00000143
    3177  1.0 0x000000d4             a1 <= 00000000
    3178  1.0 0x000000d8             fp <= 00000144
    3179  1.0 0x000000dc             ra <= 000000e0
    3180  1.0 0x000017ac               
    3181  1.0 0x000017b0               
    3182  1.0 0x000017b4               
    3183  1.0 0x000017b8               
    3184  1.0 0x000000e0               
    3185  1.0 0x000000d0             a0 <= 00000144
    3186  1.0 0x000000d4             a1 <= 00000000
    3187  1.0 0x000000d8             fp <= 00000145
    3188  1.0 0x000000dc             ra <= 000000e0
    3189  1.0 0x000017ac               
    3190  1.0 0x000017b0               
    3191  1.0 0x000017b4               
    3192  1.0 0x000017b8               
    3193  1.0 0x000000e0               
    3194  1.0 0x000000d0             a0 <= 00000145
    3195  1.0 0x000000d4             a1 <= 00000000
    3196  1.0 0x000000d8             fp <= 00000146
    3197  1.0 0x000000dc             ra <= 000000e0
    3198  1.0 0x000017ac               
    3199  1.0 0x000017b0               
    3200  1.0 0x000017b4               
    3201  1.0 0x000017b8               
    3202  1.0 0x000000e0               
    3203  1.0 0x000000d0             a0 <= 00000146
    3204  1.0 0x000000d4             a1 <= 00000000
    3205  1.0 0x000000d8             fp <= 00000147
    3206  1.0 0x000000dc             ra <= 000000e0
    3207  1.0 0x000017ac               
    3208  1.0 0x000017b0               
    3209  1.0 0x000017b4               
    3210  1.0 0x000017b8               
    3211  1.0 0x000000e0               
    3212  1.0 0x000000d0             a0 <= 00000147
    3213  1.0 0x000000d4             a1 <= 00000000
    3214  1.0 0x000000d8             fp <= 00000148
    3215  1.0 0x000000dc             ra <= 000000e0
    3216  1.0 0x000017ac               
    3217  1.0 0x000017b0               
    3218  1.0 0x000017b4               
    3219  1.0 0x000017b8               
    3220  1.0 0x000000e0               
    3221  1.0 0x000000d0             a0 <= 00000148
    3222  1.0 0x000000d4             a1 <= 00000000
    3223  1.0 0x000000d8             fp <= 00000149
    3224  1.0 0x000000dc             ra <= 000000e0
    3225  1.0 0x000017ac               
    3226  1.0 0x000017b0               
    3227  1.0 0x000017b4               
    3228  1.0 0x000017b8               
    3229  1.0 0x000000e0               
    3230  1.0 0x000000d0             a0 <= 00000149
    3231  1.0 0x000000d4             a1 <= 00000000
    3232  1.0 0x000000d8             fp <= 0000014a
    3233  1.0 0x000000dc             ra <= 000000e0
    3234  1.0 0x000017ac               
    3235  1.0 0x000017b0               
    3236  1.0 0x000017b4               
    3237  1.0 0x000017b8               
    3238  1.0 0x000000e0               
    3239  1.0 0x000000d0             a0 <= 0000014a
    3240  1.0 0x000000d4             a1 <= 00000000
    3241  1.0 0x000000d8             fp <= 0000014b
    3242  1.0 0x000000dc             ra <= 000000e0
    3243  1.0 0x000017ac               
    3244  1.0 0x000017b0               
    3245  1.0 0x000017b4               
    3246  1.0 0x000017b8               
    3247  1.0 0x000000e0               
    3248  1.0 0x000000d0             a0 <= 0000014b
    3249  1.0 0x000000d4             a1 <= 00000000
    3250  1.0 0x000000d8             fp <= 0000014c
    3251  1.0 0x000000dc             ra <= 000000e0
    3252  1.0 0x000017ac               
    3253  1.0 0x000017b0               
    3254  1.0 0x000017b4               
    3255  1.0 0x000017b8               
    3256  1.0 0x000000e0               
    3257  1.0 0x000000d0             a0 <= 0000014c
    3258  1.0 0x000000d4             a1 <= 00000000
    3259  1.0 0x000000d8             fp <= 0000014d
    3260  1.0 0x000000dc             ra <= 000000e0
    3261  1.0 0x000017ac               
    3262  1.0 0x000017b0               
    3263  1.0 0x000017b4               
    3264  1.0 0x000017b8               
    3265  1.0 0x000000e0               
    3266  1.0 0x000000d0             a0 <= 0000014d
    3267  1.0 0x000000d4             a1 <= 00000000
    3268  1.0 0x000000d8             fp <= 0000014e
    3269  1.0 0x000000dc             ra <= 000000e0
    3270  1.0 0x000017ac               
    3271  1.0 0x000017b0               
    3272  1.0 0x000017b4               
    3273  1.0 0x000017b8               
    3274  1.0 0x000000e0               
    3275  1.0 0x000000d0             a0 <= 0000014e
    3276  1.0 0x000000d4             a1 <= 00000000
    3277  1.0 0x000000d8             fp <= 0000014f
    3278  1.0 0x000000dc             ra <= 000000e0
    3279  1.0 0x000017ac               
    3280  1.0 0x000017b0               
    3281  1.0 0x000017b4               
    3282  1.0 0x000017b8               
    3283  1.0 0x000000e0               
    3284  1.0 0x000000d0             a0 <= 0000014f
    3285  1.0 0x000000d4             a1 <= 00000000
    3286  1.0 0x000000d8             fp <= 00000150
    3287  1.0 0x000000dc             ra <= 000000e0
    3288  1.0 0x000017ac               
    3289  1.0 0x000017b0               
    3290  1.0 0x000017b4               
    3291  1.0 0x000017b8               
    3292  1.0 0x000000e0               
    3293  1.0 0x000000d0             a0 <= 00000150
    3294  1.0 0x000000d4             a1 <= 00000000
    3295  1.0 0x000000d8             fp <= 00000151
    3296  1.0 0x000000dc             ra <= 000000e0
    3297  1.0 0x000017ac               
    3298  1.0 0x000017b0               
    3299  1.0 0x000017b4               
    3300  1.0 0x000017b8               
    3301  1.0 0x000000e0               
    3302  1.0 0x000000d0             a0 <= 00000151
    3303  1.0 0x000000d4             a1 <= 00000000
    3304  1.0 0x000000d8             fp <= 00000152
    3305  1.0 0x000000dc             ra <= 000000e0
    3306  1.0 0x000017ac               
    3307  1.0 0x000017b0               
    3308  1.0 0x000017b4               
    3309  1.0 0x000017b8               
    3310  1.0 0x000000e0               
    3311  1.0 0x000000d0             a0 <= 00000152
    3312  1.0 0x000000d4             a1 <= 00000000
    3313  1.0 0x000000d8             fp <= 00000153
    3314  1.0 0x000000dc             ra <= 000000e0
    3315  1.0 0x000017ac               
    3316  1.0 0x000017b0               
    3317  1.0 0x000017b4               
    3318  1.0 0x000017b8               
    3319  1.0 0x000000e0               
    3320  1.0 0x000000d0             a0 <= 00000153
    3321  1.0 0x000000d4             a1 <= 00000000
    3322  1.0 0x000000d8             fp <= 00000154
    3323  1.0 0x000000dc             ra <= 000000e0
    3324  1.0 0x000017ac               
    3325  1.0 0x000017b0               
    3326  1.0 0x000017b4               
    3327  1.0 0x000017b8               
    3328  1.0 0x000000e0               
    3329  1.0 0x000000d0             a0 <= 00000154
    3330  1.0 0x000000d4             a1 <= 00000000
    3331  1.0 0x000000d8             fp <= 00000155
    3332  1.0 0x000000dc             ra <= 000000e0
    3333  1.0 0x000017ac               
    3334  1.0 0x000017b0               
    3335  1.0 0x000017b4               
    3336  1.0 0x000017b8               
    3337  1.0 0x000000e0               
    3338  1.0 0x000000d0             a0 <= 00000155
    3339  1.0 0x000000d4             a1 <= 00000000
    3340  1.0 0x000000d8             fp <= 00000156
    3341  1.0 0x000000dc             ra <= 000000e0
    3342  1.0 0x000017ac               
    3343  1.0 0x000017b0               
    3344  1.0 0x000017b4               
    3345  1.0 0x000017b8               
    3346  1.0 0x000000e0               
    3347  1.0 0x000000d0             a0 <= 00000156
    3348  1.0 0x000000d4             a1 <= 00000000
    3349  1.0 0x000000d8             fp <= 00000157
    3350  1.0 0x000000dc             ra <= 000000e0
    3351  1.0 0x000017ac               
    3352  1.0 0x000017b0               
    3353  1.0 0x000017b4               
    3354  1.0 0x000017b8               
    3355  1.0 0x000000e0               
    3356  1.0 0x000000d0             a0 <= 00000157
    3357  1.0 0x000000d4             a1 <= 00000000
    3358  1.0 0x000000d8             fp <= 00000158
    3359  1.0 0x000000dc             ra <= 000000e0
    3360  1.0 0x000017ac               
    3361  1.0 0x000017b0               
    3362  1.0 0x000017b4               
    3363  1.0 0x000017b8               
    3364  1.0 0x000000e0               
    3365  1.0 0x000000d0             a0 <= 00000158
    3366  1.0 0x000000d4             a1 <= 00000000
    3367  1.0 0x000000d8             fp <= 00000159
    3368  1.0 0x000000dc             ra <= 000000e0
    3369  1.0 0x000017ac               
    3370  1.0 0x000017b0               
    3371  1.0 0x000017b4               
    3372  1.0 0x000017b8               
    3373  1.0 0x000000e0               
    3374  1.0 0x000000d0             a0 <= 00000159
    3375  1.0 0x000000d4             a1 <= 00000000
    3376  1.0 0x000000d8             fp <= 0000015a
    3377  1.0 0x000000dc             ra <= 000000e0
    3378  1.0 0x000017ac               
    3379  1.0 0x000017b0               
    3380  1.0 0x000017b4               
    3381  1.0 0x000017b8               
    3382  1.0 0x000000e0               
    3383  1.0 0x000000d0             a0 <= 0000015a
    3384  1.0 0x000000d4             a1 <= 00000000
    3385  1.0 0x000000d8             fp <= 0000015b
    3386  1.0 0x000000dc             ra <= 000000e0
    3387  1.0 0x000017ac               
    3388  1.0 0x000017b0               
    3389  1.0 0x000017b4               
    3390  1.0 0x000017b8               
    3391  1.0 0x000000e0               
    3392  1.0 0x000000d0             a0 <= 0000015b
    3393  1.0 0x000000d4             a1 <= 00000000
    3394  1.0 0x000000d8             fp <= 0000015c
    3395  1.0 0x000000dc             ra <= 000000e0
    3396  1.0 0x000017ac               
    3397  1.0 0x000017b0               
    3398  1.0 0x000017b4               
    3399  1.0 0x000017b8               
    3400  1.0 0x000000e0               
    3401  1.0 0x000000d0             a0 <= 0000015c
    3402  1.0 0x000000d4             a1 <= 00000000
    3403  1.0 0x000000d8             fp <= 0000015d
    3404  1.0 0x000000dc             ra <= 000000e0
    3405  1.0 0x000017ac               
    3406  1.0 0x000017b0               
    3407  1.0 0x000017b4               
    3408  1.0 0x000017b8               
    3409  1.0 0x000000e0               
    3410  1.0 0x000000d0             a0 <= 0000015d
    3411  1.0 0x000000d4             a1 <= 00000000
    3412  1.0 0x000000d8             fp <= 0000015e
    3413  1.0 0x000000dc             ra <= 000000e0
    3414  1.0 0x000017ac               
    3415  1.0 0x000017b0               
    3416  1.0 0x000017b4               
    3417  1.0 0x000017b8               
    3418  1.0 0x000000e0               
    3419  1.0 0x000000d0             a0 <= 0000015e
    3420  1.0 0x000000d4             a1 <= 00000000
    3421  1.0 0x000000d8             fp <= 0000015f
    3422  1.0 0x000000dc             ra <= 000000e0
    3423  1.0 0x000017ac               
    3424  1.0 0x000017b0               
    3425  1.0 0x000017b4               
    3426  1.0 0x000017b8               
    3427  1.0 0x000000e0               
    3428  1.0 0x000000d0             a0 <= 0000015f
    3429  1.0 0x000000d4             a1 <= 00000000
    3430  1.0 0x000000d8             fp <= 00000160
    3431  1.0 0x000000dc             ra <= 000000e0
    3432  1.0 0x000017ac               
    3433  1.0 0x000017b0               
    3434  1.0 0x000017b4               
    3435  1.0 0x000017b8               
    3436  1.0 0x000000e0               
    3437  1.0 0x000000d0             a0 <= 00000160
    3438  1.0 0x000000d4             a1 <= 00000000
    3439  1.0 0x000000d8             fp <= 00000161
    3440  1.0 0x000000dc             ra <= 000000e0
    3441  1.0 0x000017ac               
    3442  1.0 0x000017b0               
    3443  1.0 0x000017b4               
    3444  1.0 0x000017b8               
    3445  1.0 0x000000e0               
    3446  1.0 0x000000d0             a0 <= 00000161
    3447  1.0 0x000000d4             a1 <= 00000000
    3448  1.0 0x000000d8             fp <= 00000162
    3449  1.0 0x000000dc             ra <= 000000e0
    3450  1.0 0x000017ac               
    3451  1.0 0x000017b0               
    3452  1.0 0x000017b4               
    3453  1.0 0x000017b8               
    3454  1.0 0x000000e0               
    3455  1.0 0x000000d0             a0 <= 00000162
    3456  1.0 0x000000d4             a1 <= 00000000
    3457  1.0 0x000000d8             fp <= 00000163
    3458  1.0 0x000000dc             ra <= 000000e0
    3459  1.0 0x000017ac               
    3460  1.0 0x000017b0               
    3461  1.0 0x000017b4               
    3462  1.0 0x000017b8               
    3463  1.0 0x000000e0               
    3464  1.0 0x000000d0             a0 <= 00000163
    3465  1.0 0x000000d4             a1 <= 00000000
    3466  1.0 0x000000d8             fp <= 00000164
    3467  1.0 0x000000dc             ra <= 000000e0
    3468  1.0 0x000017ac               
    3469  1.0 0x000017b0               
    3470  1.0 0x000017b4               
    3471  1.0 0x000017b8               
    3472  1.0 0x000000e0               
    3473  1.0 0x000000d0             a0 <= 00000164
    3474  1.0 0x000000d4             a1 <= 00000000
    3475  1.0 0x000000d8             fp <= 00000165
    3476  1.0 0x000000dc             ra <= 000000e0
    3477  1.0 0x000017ac               
    3478  1.0 0x000017b0               
    3479  1.0 0x000017b4               
    3480  1.0 0x000017b8               
    3481  1.0 0x000000e0               
    3482  1.0 0x000000d0             a0 <= 00000165
    3483  1.0 0x000000d4             a1 <= 00000000
    3484  1.0 0x000000d8             fp <= 00000166
    3485  1.0 0x000000dc             ra <= 000000e0
    3486  1.0 0x000017ac               
    3487  1.0 0x000017b0               
    3488  1.0 0x000017b4               
    3489  1.0 0x000017b8               
    3490  1.0 0x000000e0               
    3491  1.0 0x000000d0             a0 <= 00000166
    3492  1.0 0x000000d4             a1 <= 00000000
    3493  1.0 0x000000d8             fp <= 00000167
    3494  1.0 0x000000dc             ra <= 000000e0
    3495  1.0 0x000017ac               
    3496  1.0 0x000017b0               
    3497  1.0 0x000017b4               
    3498  1.0 0x000017b8               
    3499  1.0 0x000000e0               
    3500  1.0 0x000000d0             a0 <= 00000167
    3501  1.0 0x000000d4             a1 <= 00000000
    3502  1.0 0x000000d8             fp <= 00000168
    3503  1.0 0x000000dc             ra <= 000000e0
    3504  1.0 0x000017ac               
    3505  1.0 0x000017b0               
    3506  1.0 0x000017b4               
    3507  1.0 0x000017b8               
    3508  1.0 0x000000e0               
    3509  1.0 0x000000d0             a0 <= 00000168
    3510  1.0 0x000000d4             a1 <= 00000000
    3511  1.0 0x000000d8             fp <= 00000169
    3512  1.0 0x000000dc             ra <= 000000e0
    3513  1.0 0x000017ac               
    3514  1.0 0x000017b0               
    3515  1.0 0x000017b4               
    3516  1.0 0x000017b8               
    3517  1.0 0x000000e0               
    3518  1.0 0x000000d0             a0 <= 00000169
    3519  1.0 0x000000d4             a1 <= 00000000
    3520  1.0 0x000000d8             fp <= 0000016a
    3521  1.0 0x000000dc             ra <= 000000e0
    3522  1.0 0x000017ac               
    3523  1.0 0x000017b0               
    3524  1.0 0x000017b4               
    3525  1.0 0x000017b8               
    3526  1.0 0x000000e0               
    3527  1.0 0x000000d0             a0 <= 0000016a
    3528  1.0 0x000000d4             a1 <= 00000000
    3529  1.0 0x000000d8             fp <= 0000016b
    3530  1.0 0x000000dc             ra <= 000000e0
    3531  1.0 0x000017ac               
    3532  1.0 0x000017b0               
    3533  1.0 0x000017b4               
    3534  1.0 0x000017b8               
    3535  1.0 0x000000e0               
    3536  1.0 0x000000d0             a0 <= 0000016b
    3537  1.0 0x000000d4             a1 <= 00000000
    3538  1.0 0x000000d8             fp <= 0000016c
    3539  1.0 0x000000dc             ra <= 000000e0
    3540  1.0 0x000017ac               
    3541  1.0 0x000017b0               
    3542  1.0 0x000017b4               
    3543  1.0 0x000017b8               
    3544  1.0 0x000000e0               
    3545  1.0 0x000000d0             a0 <= 0000016c
    3546  1.0 0x000000d4             a1 <= 00000000
    3547  1.0 0x000000d8             fp <= 0000016d
    3548  1.0 0x000000dc             ra <= 000000e0
    3549  1.0 0x000017ac               
    3550  1.0 0x000017b0               
    3551  1.0 0x000017b4               
    3552  1.0 0x000017b8               
    3553  1.0 0x000000e0               
    3554  1.0 0x000000d0             a0 <= 0000016d
    3555  1.0 0x000000d4             a1 <= 00000000
    3556  1.0 0x000000d8             fp <= 0000016e
    3557  1.0 0x000000dc             ra <= 000000e0
    3558  1.0 0x000017ac               
    3559  1.0 0x000017b0               
    3560  1.0 0x000017b4               
    3561  1.0 0x000017b8               
    3562  1.0 0x000000e0               
    3563  1.0 0x000000d0             a0 <= 0000016e
    3564  1.0 0x000000d4             a1 <= 00000000
    3565  1.0 0x000000d8             fp <= 0000016f
    3566  1.0 0x000000dc             ra <= 000000e0
    3567  1.0 0x000017ac               
    3568  1.0 0x000017b0               
    3569  1.0 0x000017b4               
    3570  1.0 0x000017b8               
    3571  1.0 0x000000e0               
    3572  1.0 0x000000d0             a0 <= 0000016f
    3573  1.0 0x000000d4             a1 <= 00000000
    3574  1.0 0x000000d8             fp <= 00000170
    3575  1.0 0x000000dc             ra <= 000000e0
    3576  1.0 0x000017ac               
    3577  1.0 0x000017b0               
    3578  1.0 0x000017b4               
    3579  1.0 0x000017b8               
    3580  1.0 0x000000e0               
    3581  1.0 0x000000d0             a0 <= 00000170
    3582  1.0 0x000000d4             a1 <= 00000000
    3583  1.0 0x000000d8             fp <= 00000171
    3584  1.0 0x000000dc             ra <= 000000e0
    3585  1.0 0x000017ac               
    3586  1.0 0x000017b0               
    3587  1.0 0x000017b4               
    3588  1.0 0x000017b8               
    3589  1.0 0x000000e0               
    3590  1.0 0x000000d0             a0 <= 00000171
    3591  1.0 0x000000d4             a1 <= 00000000
    3592  1.0 0x000000d8             fp <= 00000172
    3593  1.0 0x000000dc             ra <= 000000e0
    3594  1.0 0x000017ac               
    3595  1.0 0x000017b0               
    3596  1.0 0x000017b4               
    3597  1.0 0x000017b8               
    3598  1.0 0x000000e0               
    3599  1.0 0x000000d0             a0 <= 00000172
    3600  1.0 0x000000d4             a1 <= 00000000
    3601  1.0 0x000000d8             fp <= 00000173
    3602  1.0 0x000000dc             ra <= 000000e0
    3603  1.0 0x000017ac               
    3604  1.0 0x000017b0               
    3605  1.0 0x000017b4               
    3606  1.0 0x000017b8               
    3607  1.0 0x000000e0               
    3608  1.0 0x000000d0             a0 <= 00000173
    3609  1.0 0x000000d4             a1 <= 00000000
    3610  1.0 0x000000d8             fp <= 00000174
    3611  1.0 0x000000dc             ra <= 000000e0
    3612  1.0 0x000017ac               
    3613  1.0 0x000017b0               
    3614  1.0 0x000017b4               
    3615  1.0 0x000017b8               
    3616  1.0 0x000000e0               
    3617  1.0 0x000000d0             a0 <= 00000174
    3618  1.0 0x000000d4             a1 <= 00000000
    3619  1.0 0x000000d8             fp <= 00000175
    3620  1.0 0x000000dc             ra <= 000000e0
    3621  1.0 0x000017ac               
    3622  1.0 0x000017b0               
    3623  1.0 0x000017b4               
    3624  1.0 0x000017b8               
    3625  1.0 0x000000e0               
    3626  1.0 0x000000d0             a0 <= 00000175
    3627  1.0 0x000000d4             a1 <= 00000000
    3628  1.0 0x000000d8             fp <= 00000176
    3629  1.0 0x000000dc             ra <= 000000e0
    3630  1.0 0x000017ac               
    3631  1.0 0x000017b0               
    3632  1.0 0x000017b4               
    3633  1.0 0x000017b8               
    3634  1.0 0x000000e0               
    3635  1.0 0x000000d0             a0 <= 00000176
    3636  1.0 0x000000d4             a1 <= 00000000
    3637  1.0 0x000000d8             fp <= 00000177
    3638  1.0 0x000000dc             ra <= 000000e0
    3639  1.0 0x000017ac               
    3640  1.0 0x000017b0               
    3641  1.0 0x000017b4               
    3642  1.0 0x000017b8               
    3643  1.0 0x000000e0               
    3644  1.0 0x000000d0             a0 <= 00000177
    3645  1.0 0x000000d4             a1 <= 00000000
    3646  1.0 0x000000d8             fp <= 00000178
    3647  1.0 0x000000dc             ra <= 000000e0
    3648  1.0 0x000017ac               
    3649  1.0 0x000017b0               
    3650  1.0 0x000017b4               
    3651  1.0 0x000017b8               
    3652  1.0 0x000000e0               
    3653  1.0 0x000000d0             a0 <= 00000178
    3654  1.0 0x000000d4             a1 <= 00000000
    3655  1.0 0x000000d8             fp <= 00000179
    3656  1.0 0x000000dc             ra <= 000000e0
    3657  1.0 0x000017ac               
    3658  1.0 0x000017b0               
    3659  1.0 0x000017b4               
    3660  1.0 0x000017b8               
    3661  1.0 0x000000e0               
    3662  1.0 0x000000d0             a0 <= 00000179
    3663  1.0 0x000000d4             a1 <= 00000000
    3664  1.0 0x000000d8             fp <= 0000017a
    3665  1.0 0x000000dc             ra <= 000000e0
    3666  1.0 0x000017ac               
    3667  1.0 0x000017b0               
    3668  1.0 0x000017b4               
    3669  1.0 0x000017b8               
    3670  1.0 0x000000e0               
    3671  1.0 0x000000d0             a0 <= 0000017a
    3672  1.0 0x000000d4             a1 <= 00000000
    3673  1.0 0x000000d8             fp <= 0000017b
    3674  1.0 0x000000dc             ra <= 000000e0
    3675  1.0 0x000017ac               
    3676  1.0 0x000017b0               
    3677  1.0 0x000017b4               
    3678  1.0 0x000017b8               
    3679  1.0 0x000000e0               
    3680  1.0 0x000000d0             a0 <= 0000017b
    3681  1.0 0x000000d4             a1 <= 00000000
    3682  1.0 0x000000d8             fp <= 0000017c
    3683  1.0 0x000000dc             ra <= 000000e0
    3684  1.0 0x000017ac               
    3685  1.0 0x000017b0               
    3686  1.0 0x000017b4               
    3687  1.0 0x000017b8               
    3688  1.0 0x000000e0               
    3689  1.0 0x000000d0             a0 <= 0000017c
    3690  1.0 0x000000d4             a1 <= 00000000
    3691  1.0 0x000000d8             fp <= 0000017d
    3692  1.0 0x000000dc             ra <= 000000e0
    3693  1.0 0x000017ac               
    3694  1.0 0x000017b0               
    3695  1.0 0x000017b4               
    3696  1.0 0x000017b8               
    3697  1.0 0x000000e0               
    3698  1.0 0x000000d0             a0 <= 0000017d
    3699  1.0 0x000000d4             a1 <= 00000000
    3700  1.0 0x000000d8             fp <= 0000017e
    3701  1.0 0x000000dc             ra <= 000000e0
    3702  1.0 0x000017ac               
    3703  1.0 0x000017b0               
    3704  1.0 0x000017b4               
    3705  1.0 0x000017b8               
    3706  1.0 0x000000e0               
    3707  1.0 0x000000d0             a0 <= 0000017e
    3708  1.0 0x000000d4             a1 <= 00000000
    3709  1.0 0x000000d8             fp <= 0000017f
    3710  1.0 0x000000dc             ra <= 000000e0
    3711  1.0 0x000017ac               
    3712  1.0 0x000017b0               
    3713  1.0 0x000017b4               
    3714  1.0 0x000017b8               
    3715  1.0 0x000000e0               
    3716  1.0 0x000000d0             a0 <= 0000017f
    3717  1.0 0x000000d4             a1 <= 00000000
    3718  1.0 0x000000d8             fp <= 00000180
    3719  1.0 0x000000dc             ra <= 000000e0
    3720  1.0 0x000017ac               
    3721  1.0 0x000017b0               
    3722  1.0 0x000017b4               
    3723  1.0 0x000017b8               
    3724  1.0 0x000000e0               
    3725  1.0 0x000000d0             a0 <= 00000180
    3726  1.0 0x000000d4             a1 <= 00000000
    3727  1.0 0x000000d8             fp <= 00000181
    3728  1.0 0x000000dc             ra <= 000000e0
    3729  1.0 0x000017ac               
    3730  1.0 0x000017b0               
    3731  1.0 0x000017b4               
    3732  1.0 0x000017b8               
    3733  1.0 0x000000e0               
    3734  1.0 0x000000d0             a0 <= 00000181
    3735  1.0 0x000000d4             a1 <= 00000000
    3736  1.0 0x000000d8             fp <= 00000182
    3737  1.0 0x000000dc             ra <= 000000e0
    3738  1.0 0x000017ac               
    3739  1.0 0x000017b0               
    3740  1.0 0x000017b4               
    3741  1.0 0x000017b8               
    3742  1.0 0x000000e0               
    3743  1.0 0x000000d0             a0 <= 00000182
    3744  1.0 0x000000d4             a1 <= 00000000
    3745  1.0 0x000000d8             fp <= 00000183
    3746  1.0 0x000000dc             ra <= 000000e0
    3747  1.0 0x000017ac               
    3748  1.0 0x000017b0               
    3749  1.0 0x000017b4               
    3750  1.0 0x000017b8               
    3751  1.0 0x000000e0               
    3752  1.0 0x000000d0             a0 <= 00000183
    3753  1.0 0x000000d4             a1 <= 00000000
    3754  1.0 0x000000d8             fp <= 00000184
    3755  1.0 0x000000dc             ra <= 000000e0
    3756  1.0 0x000017ac               
    3757  1.0 0x000017b0               
    3758  1.0 0x000017b4               
    3759  1.0 0x000017b8               
    3760  1.0 0x000000e0               
    3761  1.0 0x000000d0             a0 <= 00000184
    3762  1.0 0x000000d4             a1 <= 00000000
    3763  1.0 0x000000d8             fp <= 00000185
    3764  1.0 0x000000dc             ra <= 000000e0
    3765  1.0 0x000017ac               
    3766  1.0 0x000017b0               
    3767  1.0 0x000017b4               
    3768  1.0 0x000017b8               
    3769  1.0 0x000000e0               
    3770  1.0 0x000000d0             a0 <= 00000185
    3771  1.0 0x000000d4             a1 <= 00000000
    3772  1.0 0x000000d8             fp <= 00000186
    3773  1.0 0x000000dc             ra <= 000000e0
    3774  1.0 0x000017ac               
    3775  1.0 0x000017b0               
    3776  1.0 0x000017b4               
    3777  1.0 0x000017b8               
    3778  1.0 0x000000e0               
    3779  1.0 0x000000d0             a0 <= 00000186
    3780  1.0 0x000000d4             a1 <= 00000000
    3781  1.0 0x000000d8             fp <= 00000187
    3782  1.0 0x000000dc             ra <= 000000e0
    3783  1.0 0x000017ac               
    3784  1.0 0x000017b0               
    3785  1.0 0x000017b4               
    3786  1.0 0x000017b8               
    3787  1.0 0x000000e0               
    3788  1.0 0x000000d0             a0 <= 00000187
    3789  1.0 0x000000d4             a1 <= 00000000
    3790  1.0 0x000000d8             fp <= 00000188
    3791  1.0 0x000000dc             ra <= 000000e0
    3792  1.0 0x000017ac               
    3793  1.0 0x000017b0               
    3794  1.0 0x000017b4               
    3795  1.0 0x000017b8               
    3796  1.0 0x000000e0               
    3797  1.0 0x000000d0             a0 <= 00000188
    3798  1.0 0x000000d4             a1 <= 00000000
    3799  1.0 0x000000d8             fp <= 00000189
    3800  1.0 0x000000dc             ra <= 000000e0
    3801  1.0 0x000017ac               
    3802  1.0 0x000017b0               
    3803  1.0 0x000017b4               
    3804  1.0 0x000017b8               
    3805  1.0 0x000000e0               
    3806  1.0 0x000000d0             a0 <= 00000189
    3807  1.0 0x000000d4             a1 <= 00000000
    3808  1.0 0x000000d8             fp <= 0000018a
    3809  1.0 0x000000dc             ra <= 000000e0
    3810  1.0 0x000017ac               
    3811  1.0 0x000017b0               
    3812  1.0 0x000017b4               
    3813  1.0 0x000017b8               
    3814  1.0 0x000000e0               
    3815  1.0 0x000000d0             a0 <= 0000018a
    3816  1.0 0x000000d4             a1 <= 00000000
    3817  1.0 0x000000d8             fp <= 0000018b
    3818  1.0 0x000000dc             ra <= 000000e0
    3819  1.0 0x000017ac               
    3820  1.0 0x000017b0               
    3821  1.0 0x000017b4               
    3822  1.0 0x000017b8               
    3823  1.0 0x000000e0               
    3824  1.0 0x000000d0             a0 <= 0000018b
    3825  1.0 0x000000d4             a1 <= 00000000
    3826  1.0 0x000000d8             fp <= 0000018c
    3827  1.0 0x000000dc             ra <= 000000e0
    3828  1.0 0x000017ac               
    3829  1.0 0x000017b0               
    3830  1.0 0x000017b4               
    3831  1.0 0x000017b8               
    3832  1.0 0x000000e0               
    3833  1.0 0x000000d0             a0 <= 0000018c
    3834  1.0 0x000000d4             a1 <= 00000000
    3835  1.0 0x000000d8             fp <= 0000018d
    3836  1.0 0x000000dc             ra <= 000000e0
    3837  1.0 0x000017ac               
    3838  1.0 0x000017b0               
    3839  1.0 0x000017b4               
    3840  1.0 0x000017b8               
    3841  1.0 0x000000e0               
    3842  1.0 0x000000d0             a0 <= 0000018d
    3843  1.0 0x000000d4             a1 <= 00000000
    3844  1.0 0x000000d8             fp <= 0000018e
    3845  1.0 0x000000dc             ra <= 000000e0
    3846  1.0 0x000017ac               
    3847  1.0 0x000017b0               
    3848  1.0 0x000017b4               
    3849  1.0 0x000017b8               
    3850  1.0 0x000000e0               
    3851  1.0 0x000000d0             a0 <= 0000018e
    3852  1.0 0x000000d4             a1 <= 00000000
    3853  1.0 0x000000d8             fp <= 0000018f
    3854  1.0 0x000000dc             ra <= 000000e0
    3855  1.0 0x000017ac               
    3856  1.0 0x000017b0               
    3857  1.0 0x000017b4               
    3858  1.0 0x000017b8               
    3859  1.0 0x000000e0               
    3860  1.0 0x000000d0             a0 <= 0000018f
    3861  1.0 0x000000d4             a1 <= 00000000
    3862  1.0 0x000000d8             fp <= 00000190
    3863  1.0 0x000000dc             ra <= 000000e0
    3864  1.0 0x000017ac               
    3865  1.0 0x000017b0               
    3866  1.0 0x000017b4               
    3867  1.0 0x000017b8               
    3868  1.0 0x000000e0               
    3869  1.0 0x000000d0             a0 <= 00000190
    3870  1.0 0x000000d4             a1 <= 00000000
    3871  1.0 0x000000d8             fp <= 00000191
    3872  1.0 0x000000dc             ra <= 000000e0
    3873  1.0 0x000017ac               
    3874  1.0 0x000017b0               
    3875  1.0 0x000017b4               
    3876  1.0 0x000017b8               
    3877  1.0 0x000000e0               
    3878  1.0 0x000000d0             a0 <= 00000191
    3879  1.0 0x000000d4             a1 <= 00000000
    3880  1.0 0x000000d8             fp <= 00000192
    3881  1.0 0x000000dc             ra <= 000000e0
    3882  1.0 0x000017ac               
    3883  1.0 0x000017b0               
    3884  1.0 0x000017b4               
    3885  1.0 0x000017b8               
    3886  1.0 0x000000e0               
    3887  1.0 0x000000d0             a0 <= 00000192
    3888  1.0 0x000000d4             a1 <= 00000000
    3889  1.0 0x000000d8             fp <= 00000193
    3890  1.0 0x000000dc             ra <= 000000e0
    3891  1.0 0x000017ac               
    3892  1.0 0x000017b0               
    3893  1.0 0x000017b4               
    3894  1.0 0x000017b8               
    3895  1.0 0x000000e0               
    3896  1.0 0x000000d0             a0 <= 00000193
    3897  1.0 0x000000d4             a1 <= 00000000
    3898  1.0 0x000000d8             fp <= 00000194
    3899  1.0 0x000000dc             ra <= 000000e0
    3900  1.0 0x000017ac               
    3901  1.0 0x000017b0               
    3902  1.0 0x000017b4               
    3903  1.0 0x000017b8               
    3904  1.0 0x000000e0               
    3905  1.0 0x000000d0             a0 <= 00000194
    3906  1.0 0x000000d4             a1 <= 00000000
    3907  1.0 0x000000d8             fp <= 00000195
    3908  1.0 0x000000dc             ra <= 000000e0
    3909  1.0 0x000017ac               
    3910  1.0 0x000017b0               
    3911  1.0 0x000017b4               
    3912  1.0 0x000017b8               
    3913  1.0 0x000000e0               
    3914  1.0 0x000000d0             a0 <= 00000195
    3915  1.0 0x000000d4             a1 <= 00000000
    3916  1.0 0x000000d8             fp <= 00000196
    3917  1.0 0x000000dc             ra <= 000000e0
    3918  1.0 0x000017ac               
    3919  1.0 0x000017b0               
    3920  1.0 0x000017b4               
    3921  1.0 0x000017b8               
    3922  1.0 0x000000e0               
    3923  1.0 0x000000d0             a0 <= 00000196
    3924  1.0 0x000000d4             a1 <= 00000000
    3925  1.0 0x000000d8             fp <= 00000197
    3926  1.0 0x000000dc             ra <= 000000e0
    3927  1.0 0x000017ac               
    3928  1.0 0x000017b0               
    3929  1.0 0x000017b4               
    3930  1.0 0x000017b8               
    3931  1.0 0x000000e0               
    3932  1.0 0x000000d0             a0 <= 00000197
    3933  1.0 0x000000d4             a1 <= 00000000
    3934  1.0 0x000000d8             fp <= 00000198
    3935  1.0 0x000000dc             ra <= 000000e0
    3936  1.0 0x000017ac               
    3937  1.0 0x000017b0               
    3938  1.0 0x000017b4               
    3939  1.0 0x000017b8               
    3940  1.0 0x000000e0               
    3941  1.0 0x000000d0             a0 <= 00000198
    3942  1.0 0x000000d4             a1 <= 00000000
    3943  1.0 0x000000d8             fp <= 00000199
    3944  1.0 0x000000dc             ra <= 000000e0
    3945  1.0 0x000017ac               
    3946  1.0 0x000017b0               
    3947  1.0 0x000017b4               
    3948  1.0 0x000017b8               
    3949  1.0 0x000000e0               
    3950  1.0 0x000000d0             a0 <= 00000199
    3951  1.0 0x000000d4             a1 <= 00000000
    3952  1.0 0x000000d8             fp <= 0000019a
    3953  1.0 0x000000dc             ra <= 000000e0
    3954  1.0 0x000017ac               
    3955  1.0 0x000017b0               
    3956  1.0 0x000017b4               
    3957  1.0 0x000017b8               
    3958  1.0 0x000000e0               
    3959  1.0 0x000000d0             a0 <= 0000019a
    3960  1.0 0x000000d4             a1 <= 00000000
    3961  1.0 0x000000d8             fp <= 0000019b
    3962  1.0 0x000000dc             ra <= 000000e0
    3963  1.0 0x000017ac               
    3964  1.0 0x000017b0               
    3965  1.0 0x000017b4               
    3966  1.0 0x000017b8               
    3967  1.0 0x000000e0               
    3968  1.0 0x000000d0             a0 <= 0000019b
    3969  1.0 0x000000d4             a1 <= 00000000
    3970  1.0 0x000000d8             fp <= 0000019c
    3971  1.0 0x000000dc             ra <= 000000e0
    3972  1.0 0x000017ac               
    3973  1.0 0x000017b0               
    3974  1.0 0x000017b4               
    3975  1.0 0x000017b8               
    3976  1.0 0x000000e0               
    3977  1.0 0x000000d0             a0 <= 0000019c
    3978  1.0 0x000000d4             a1 <= 00000000
    3979  1.0 0x000000d8             fp <= 0000019d
    3980  1.0 0x000000dc             ra <= 000000e0
    3981  1.0 0x000017ac               
    3982  1.0 0x000017b0               
    3983  1.0 0x000017b4               
    3984  1.0 0x000017b8               
    3985  1.0 0x000000e0               
    3986  1.0 0x000000d0             a0 <= 0000019d
    3987  1.0 0x000000d4             a1 <= 00000000
    3988  1.0 0x000000d8             fp <= 0000019e
    3989  1.0 0x000000dc             ra <= 000000e0
    3990  1.0 0x000017ac               
    3991  1.0 0x000017b0               
    3992  1.0 0x000017b4               
    3993  1.0 0x000017b8               
    3994  1.0 0x000000e0               
    3995  1.0 0x000000d0             a0 <= 0000019e
    3996  1.0 0x000000d4             a1 <= 00000000
    3997  1.0 0x000000d8             fp <= 0000019f
    3998  1.0 0x000000dc             ra <= 000000e0
    3999  1.0 0x000017ac               
    4000  1.0 0x000017b0               
    4001  1.0 0x000017b4               
    4002  1.0 0x000017b8               
    4003  1.0 0x000000e0               
    4004  1.0 0x000000d0             a0 <= 0000019f
    4005  1.0 0x000000d4             a1 <= 00000000
    4006  1.0 0x000000d8             fp <= 000001a0
    4007  1.0 0x000000dc             ra <= 000000e0
    4008  1.0 0x000017ac               
    4009  1.0 0x000017b0               
    4010  1.0 0x000017b4               
    4011  1.0 0x000017b8               
    4012  1.0 0x000000e0               
    4013  1.0 0x000000d0             a0 <= 000001a0
    4014  1.0 0x000000d4             a1 <= 00000000
    4015  1.0 0x000000d8             fp <= 000001a1
    4016  1.0 0x000000dc             ra <= 000000e0
    4017  1.0 0x000017ac               
    4018  1.0 0x000017b0               
    4019  1.0 0x000017b4               
    4020  1.0 0x000017b8               
    4021  1.0 0x000000e0               
    4022  1.0 0x000000d0             a0 <= 000001a1
    4023  1.0 0x000000d4             a1 <= 00000000
    4024  1.0 0x000000d8             fp <= 000001a2
    4025  1.0 0x000000dc             ra <= 000000e0
    4026  1.0 0x000017ac               
    4027  1.0 0x000017b0               
    4028  1.0 0x000017b4               
    4029  1.0 0x000017b8               
    4030  1.0 0x000000e0               
    4031  1.0 0x000000d0             a0 <= 000001a2
    4032  1.0 0x000000d4             a1 <= 00000000
    4033  1.0 0x000000d8             fp <= 000001a3
    4034  1.0 0x000000dc             ra <= 000000e0
    4035  1.0 0x000017ac               
    4036  1.0 0x000017b0               
    4037  1.0 0x000017b4               
    4038  1.0 0x000017b8               
    4039  1.0 0x000000e0               
    4040  1.0 0x000000d0             a0 <= 000001a3
    4041  1.0 0x000000d4             a1 <= 00000000
    4042  1.0 0x000000d8             fp <= 000001a4
    4043  1.0 0x000000dc             ra <= 000000e0
    4044  1.0 0x000017ac               
    4045  1.0 0x000017b0               
    4046  1.0 0x000017b4               
    4047  1.0 0x000017b8               
    4048  1.0 0x000000e0               
    4049  1.0 0x000000d0             a0 <= 000001a4
    4050  1.0 0x000000d4             a1 <= 00000000
    4051  1.0 0x000000d8             fp <= 000001a5
    4052  1.0 0x000000dc             ra <= 000000e0
    4053  1.0 0x000017ac               
    4054  1.0 0x000017b0               
    4055  1.0 0x000017b4               
    4056  1.0 0x000017b8               
    4057  1.0 0x000000e0               
    4058  1.0 0x000000d0             a0 <= 000001a5
    4059  1.0 0x000000d4             a1 <= 00000000
    4060  1.0 0x000000d8             fp <= 000001a6
    4061  1.0 0x000000dc             ra <= 000000e0
    4062  1.0 0x000017ac               
    4063  1.0 0x000017b0               
    4064  1.0 0x000017b4               
    4065  1.0 0x000017b8               
    4066  1.0 0x000000e0               
    4067  1.0 0x000000d0             a0 <= 000001a6
    4068  1.0 0x000000d4             a1 <= 00000000
    4069  1.0 0x000000d8             fp <= 000001a7
    4070  1.0 0x000000dc             ra <= 000000e0
    4071  1.0 0x000017ac               
    4072  1.0 0x000017b0               
    4073  1.0 0x000017b4               
    4074  1.0 0x000017b8               
    4075  1.0 0x000000e0               
    4076  1.0 0x000000d0             a0 <= 000001a7
    4077  1.0 0x000000d4             a1 <= 00000000
    4078  1.0 0x000000d8             fp <= 000001a8
    4079  1.0 0x000000dc             ra <= 000000e0
    4080  1.0 0x000017ac               
    4081  1.0 0x000017b0               
    4082  1.0 0x000017b4               
    4083  1.0 0x000017b8               
    4084  1.0 0x000000e0               
    4085  1.0 0x000000d0             a0 <= 000001a8
    4086  1.0 0x000000d4             a1 <= 00000000
    4087  1.0 0x000000d8             fp <= 000001a9
    4088  1.0 0x000000dc             ra <= 000000e0
    4089  1.0 0x000017ac               
    4090  1.0 0x000017b0               
    4091  1.0 0x000017b4               
    4092  1.0 0x000017b8               
    4093  1.0 0x000000e0               
    4094  1.0 0x000000d0             a0 <= 000001a9
    4095  1.0 0x000000d4             a1 <= 00000000
    4096  1.0 0x000000d8             fp <= 000001aa
    4097  1.0 0x000000dc             ra <= 000000e0
    4098  1.0 0x000017ac               
    4099  1.0 0x000017b0               
    4100  1.0 0x000017b4               
    4101  1.0 0x000017b8               
    4102  1.0 0x000000e0               
    4103  1.0 0x000000d0             a0 <= 000001aa
    4104  1.0 0x000000d4             a1 <= 00000000
    4105  1.0 0x000000d8             fp <= 000001ab
    4106  1.0 0x000000dc             ra <= 000000e0
    4107  1.0 0x000017ac               
    4108  1.0 0x000017b0               
    4109  1.0 0x000017b4               
    4110  1.0 0x000017b8               
    4111  1.0 0x000000e0               
    4112  1.0 0x000000d0             a0 <= 000001ab
    4113  1.0 0x000000d4             a1 <= 00000000
    4114  1.0 0x000000d8             fp <= 000001ac
    4115  1.0 0x000000dc             ra <= 000000e0
    4116  1.0 0x000017ac               
    4117  1.0 0x000017b0               
    4118  1.0 0x000017b4               
    4119  1.0 0x000017b8               
    4120  1.0 0x000000e0               
    4121  1.0 0x000000d0             a0 <= 000001ac
    4122  1.0 0x000000d4             a1 <= 00000000
    4123  1.0 0x000000d8             fp <= 000001ad
    4124  1.0 0x000000dc             ra <= 000000e0
    4125  1.0 0x000017ac               
    4126  1.0 0x000017b0               
    4127  1.0 0x000017b4               
    4128  1.0 0x000017b8               
    4129  1.0 0x000000e0               
    4130  1.0 0x000000d0             a0 <= 000001ad
    4131  1.0 0x000000d4             a1 <= 00000000
    4132  1.0 0x000000d8             fp <= 000001ae
    4133  1.0 0x000000dc             ra <= 000000e0
    4134  1.0 0x000017ac               
    4135  1.0 0x000017b0               
    4136  1.0 0x000017b4               
    4137  1.0 0x000017b8               
    4138  1.0 0x000000e0               
    4139  1.0 0x000000d0             a0 <= 000001ae
    4140  1.0 0x000000d4             a1 <= 00000000
    4141  1.0 0x000000d8             fp <= 000001af
    4142  1.0 0x000000dc             ra <= 000000e0
    4143  1.0 0x000017ac               
    4144  1.0 0x000017b0               
    4145  1.0 0x000017b4               
    4146  1.0 0x000017b8               
    4147  1.0 0x000000e0               
    4148  1.0 0x000000d0             a0 <= 000001af
    4149  1.0 0x000000d4             a1 <= 00000000
    4150  1.0 0x000000d8             fp <= 000001b0
    4151  1.0 0x000000dc             ra <= 000000e0
    4152  1.0 0x000017ac               
    4153  1.0 0x000017b0               
    4154  1.0 0x000017b4               
    4155  1.0 0x000017b8               
    4156  1.0 0x000000e0               
    4157  1.0 0x000000d0             a0 <= 000001b0
    4158  1.0 0x000000d4             a1 <= 00000000
    4159  1.0 0x000000d8             fp <= 000001b1
    4160  1.0 0x000000dc             ra <= 000000e0
    4161  1.0 0x000017ac               
    4162  1.0 0x000017b0               
    4163  1.0 0x000017b4               
    4164  1.0 0x000017b8               
    4165  1.0 0x000000e0               
    4166  1.0 0x000000d0             a0 <= 000001b1
    4167  1.0 0x000000d4             a1 <= 00000000
    4168  1.0 0x000000d8             fp <= 000001b2
    4169  1.0 0x000000dc             ra <= 000000e0
    4170  1.0 0x000017ac               
    4171  1.0 0x000017b0               
    4172  1.0 0x000017b4               
    4173  1.0 0x000017b8               
    4174  1.0 0x000000e0               
    4175  1.0 0x000000d0             a0 <= 000001b2
    4176  1.0 0x000000d4             a1 <= 00000000
    4177  1.0 0x000000d8             fp <= 000001b3
    4178  1.0 0x000000dc             ra <= 000000e0
    4179  1.0 0x000017ac               
    4180  1.0 0x000017b0               
    4181  1.0 0x000017b4               
    4182  1.0 0x000017b8               
    4183  1.0 0x000000e0               
    4184  1.0 0x000000d0             a0 <= 000001b3
    4185  1.0 0x000000d4             a1 <= 00000000
    4186  1.0 0x000000d8             fp <= 000001b4
    4187  1.0 0x000000dc             ra <= 000000e0
    4188  1.0 0x000017ac               
    4189  1.0 0x000017b0               
    4190  1.0 0x000017b4               
    4191  1.0 0x000017b8               
    4192  1.0 0x000000e0               
    4193  1.0 0x000000d0             a0 <= 000001b4
    4194  1.0 0x000000d4             a1 <= 00000000
    4195  1.0 0x000000d8             fp <= 000001b5
    4196  1.0 0x000000dc             ra <= 000000e0
    4197  1.0 0x000017ac               
    4198  1.0 0x000017b0               
    4199  1.0 0x000017b4               
    4200  1.0 0x000017b8               
    4201  1.0 0x000000e0               
    4202  1.0 0x000000d0             a0 <= 000001b5
    4203  1.0 0x000000d4             a1 <= 00000000
    4204  1.0 0x000000d8             fp <= 000001b6
    4205  1.0 0x000000dc             ra <= 000000e0
    4206  1.0 0x000017ac               
    4207  1.0 0x000017b0               
    4208  1.0 0x000017b4               
    4209  1.0 0x000017b8               
    4210  1.0 0x000000e0               
    4211  1.0 0x000000d0             a0 <= 000001b6
    4212  1.0 0x000000d4             a1 <= 00000000
    4213  1.0 0x000000d8             fp <= 000001b7
    4214  1.0 0x000000dc             ra <= 000000e0
    4215  1.0 0x000017ac               
    4216  1.0 0x000017b0               
    4217  1.0 0x000017b4               
    4218  1.0 0x000017b8               
    4219  1.0 0x000000e0               
    4220  1.0 0x000000d0             a0 <= 000001b7
    4221  1.0 0x000000d4             a1 <= 00000000
    4222  1.0 0x000000d8             fp <= 000001b8
    4223  1.0 0x000000dc             ra <= 000000e0
    4224  1.0 0x000017ac               
    4225  1.0 0x000017b0               
    4226  1.0 0x000017b4               
    4227  1.0 0x000017b8               
    4228  1.0 0x000000e0               
    4229  1.0 0x000000d0             a0 <= 000001b8
    4230  1.0 0x000000d4             a1 <= 00000000
    4231  1.0 0x000000d8             fp <= 000001b9
    4232  1.0 0x000000dc             ra <= 000000e0
    4233  1.0 0x000017ac               
    4234  1.0 0x000017b0               
    4235  1.0 0x000017b4               
    4236  1.0 0x000017b8               
    4237  1.0 0x000000e0               
    4238  1.0 0x000000d0             a0 <= 000001b9
    4239  1.0 0x000000d4             a1 <= 00000000
    4240  1.0 0x000000d8             fp <= 000001ba
    4241  1.0 0x000000dc             ra <= 000000e0
    4242  1.0 0x000017ac               
    4243  1.0 0x000017b0               
    4244  1.0 0x000017b4               
    4245  1.0 0x000017b8               
    4246  1.0 0x000000e0               
    4247  1.0 0x000000d0             a0 <= 000001ba
    4248  1.0 0x000000d4             a1 <= 00000000
    4249  1.0 0x000000d8             fp <= 000001bb
    4250  1.0 0x000000dc             ra <= 000000e0
    4251  1.0 0x000017ac               
    4252  1.0 0x000017b0               
    4253  1.0 0x000017b4               
    4254  1.0 0x000017b8               
    4255  1.0 0x000000e0               
    4256  1.0 0x000000d0             a0 <= 000001bb
    4257  1.0 0x000000d4             a1 <= 00000000
    4258  1.0 0x000000d8             fp <= 000001bc
    4259  1.0 0x000000dc             ra <= 000000e0
    4260  1.0 0x000017ac               
    4261  1.0 0x000017b0               
    4262  1.0 0x000017b4               
    4263  1.0 0x000017b8               
    4264  1.0 0x000000e0               
    4265  1.0 0x000000d0             a0 <= 000001bc
    4266  1.0 0x000000d4             a1 <= 00000000
    4267  1.0 0x000000d8             fp <= 000001bd
    4268  1.0 0x000000dc             ra <= 000000e0
    4269  1.0 0x000017ac               
    4270  1.0 0x000017b0               
    4271  1.0 0x000017b4               
    4272  1.0 0x000017b8               
    4273  1.0 0x000000e0               
    4274  1.0 0x000000d0             a0 <= 000001bd
    4275  1.0 0x000000d4             a1 <= 00000000
    4276  1.0 0x000000d8             fp <= 000001be
    4277  1.0 0x000000dc             ra <= 000000e0
    4278  1.0 0x000017ac               
    4279  1.0 0x000017b0               
    4280  1.0 0x000017b4               
    4281  1.0 0x000017b8               
    4282  1.0 0x000000e0               
    4283  1.0 0x000000d0             a0 <= 000001be
    4284  1.0 0x000000d4             a1 <= 00000000
    4285  1.0 0x000000d8             fp <= 000001bf
    4286  1.0 0x000000dc             ra <= 000000e0
    4287  1.0 0x000017ac               
    4288  1.0 0x000017b0               
    4289  1.0 0x000017b4               
    4290  1.0 0x000017b8               
    4291  1.0 0x000000e0               
    4292  1.0 0x000000d0             a0 <= 000001bf
    4293  1.0 0x000000d4             a1 <= 00000000
    4294  1.0 0x000000d8             fp <= 000001c0
    4295  1.0 0x000000dc             ra <= 000000e0
    4296  1.0 0x000017ac               
    4297  1.0 0x000017b0               
    4298  1.0 0x000017b4               
    4299  1.0 0x000017b8               
    4300  1.0 0x000000e0               
    4301  1.0 0x000000d0             a0 <= 000001c0
    4302  1.0 0x000000d4             a1 <= 00000000
    4303  1.0 0x000000d8             fp <= 000001c1
    4304  1.0 0x000000dc             ra <= 000000e0
    4305  1.0 0x000017ac               
    4306  1.0 0x000017b0               
    4307  1.0 0x000017b4               
    4308  1.0 0x000017b8               
    4309  1.0 0x000000e0               
    4310  1.0 0x000000d0             a0 <= 000001c1
    4311  1.0 0x000000d4             a1 <= 00000000
    4312  1.0 0x000000d8             fp <= 000001c2
    4313  1.0 0x000000dc             ra <= 000000e0
    4314  1.0 0x000017ac               
    4315  1.0 0x000017b0               
    4316  1.0 0x000017b4               
    4317  1.0 0x000017b8               
    4318  1.0 0x000000e0               
    4319  1.0 0x000000d0             a0 <= 000001c2
    4320  1.0 0x000000d4             a1 <= 00000000
    4321  1.0 0x000000d8             fp <= 000001c3
    4322  1.0 0x000000dc             ra <= 000000e0
    4323  1.0 0x000017ac               
    4324  1.0 0x000017b0               
    4325  1.0 0x000017b4               
    4326  1.0 0x000017b8               
    4327  1.0 0x000000e0               
    4328  1.0 0x000000d0             a0 <= 000001c3
    4329  1.0 0x000000d4             a1 <= 00000000
    4330  1.0 0x000000d8             fp <= 000001c4
    4331  1.0 0x000000dc             ra <= 000000e0
    4332  1.0 0x000017ac               
    4333  1.0 0x000017b0               
    4334  1.0 0x000017b4               
    4335  1.0 0x000017b8               
    4336  1.0 0x000000e0               
    4337  1.0 0x000000d0             a0 <= 000001c4
    4338  1.0 0x000000d4             a1 <= 00000000
    4339  1.0 0x000000d8             fp <= 000001c5
    4340  1.0 0x000000dc             ra <= 000000e0
    4341  1.0 0x000017ac               
    4342  1.0 0x000017b0               
    4343  1.0 0x000017b4               
    4344  1.0 0x000017b8               
    4345  1.0 0x000000e0               
    4346  1.0 0x000000d0             a0 <= 000001c5
    4347  1.0 0x000000d4             a1 <= 00000000
    4348  1.0 0x000000d8             fp <= 000001c6
    4349  1.0 0x000000dc             ra <= 000000e0
    4350  1.0 0x000017ac               
    4351  1.0 0x000017b0               
    4352  1.0 0x000017b4               
    4353  1.0 0x000017b8               
    4354  1.0 0x000000e0               
    4355  1.0 0x000000d0             a0 <= 000001c6
    4356  1.0 0x000000d4             a1 <= 00000000
    4357  1.0 0x000000d8             fp <= 000001c7
    4358  1.0 0x000000dc             ra <= 000000e0
    4359  1.0 0x000017ac               
    4360  1.0 0x000017b0               
    4361  1.0 0x000017b4               
    4362  1.0 0x000017b8               
    4363  1.0 0x000000e0               
    4364  1.0 0x000000d0             a0 <= 000001c7
    4365  1.0 0x000000d4             a1 <= 00000000
    4366  1.0 0x000000d8             fp <= 000001c8
    4367  1.0 0x000000dc             ra <= 000000e0
    4368  1.0 0x000017ac               
    4369  1.0 0x000017b0               
    4370  1.0 0x000017b4               
    4371  1.0 0x000017b8               
    4372  1.0 0x000000e0               
    4373  1.0 0x000000d0             a0 <= 000001c8
    4374  1.0 0x000000d4             a1 <= 00000000
    4375  1.0 0x000000d8             fp <= 000001c9
    4376  1.0 0x000000dc             ra <= 000000e0
    4377  1.0 0x000017ac               
    4378  1.0 0x000017b0               
    4379  1.0 0x000017b4               
    4380  1.0 0x000017b8               
    4381  1.0 0x000000e0               
    4382  1.0 0x000000d0             a0 <= 000001c9
    4383  1.0 0x000000d4             a1 <= 00000000
    4384  1.0 0x000000d8             fp <= 000001ca
    4385  1.0 0x000000dc             ra <= 000000e0
    4386  1.0 0x000017ac               
    4387  1.0 0x000017b0               
    4388  1.0 0x000017b4               
    4389  1.0 0x000017b8               
    4390  1.0 0x000000e0               
    4391  1.0 0x000000d0             a0 <= 000001ca
    4392  1.0 0x000000d4             a1 <= 00000000
    4393  1.0 0x000000d8             fp <= 000001cb
    4394  1.0 0x000000dc             ra <= 000000e0
    4395  1.0 0x000017ac               
    4396  1.0 0x000017b0               
    4397  1.0 0x000017b4               
    4398  1.0 0x000017b8               
    4399  1.0 0x000000e0               
    4400  1.0 0x000000d0             a0 <= 000001cb
    4401  1.0 0x000000d4             a1 <= 00000000
    4402  1.0 0x000000d8             fp <= 000001cc
    4403  1.0 0x000000dc             ra <= 000000e0
    4404  1.0 0x000017ac               
    4405  1.0 0x000017b0               
    4406  1.0 0x000017b4               
    4407  1.0 0x000017b8               
    4408  1.0 0x000000e0               
    4409  1.0 0x000000d0             a0 <= 000001cc
    4410  1.0 0x000000d4             a1 <= 00000000
    4411  1.0 0x000000d8             fp <= 000001cd
    4412  1.0 0x000000dc             ra <= 000000e0
    4413  1.0 0x000017ac               
    4414  1.0 0x000017b0               
    4415  1.0 0x000017b4               
    4416  1.0 0x000017b8               
    4417  1.0 0x000000e0               
    4418  1.0 0x000000d0             a0 <= 000001cd
    4419  1.0 0x000000d4             a1 <= 00000000
    4420  1.0 0x000000d8             fp <= 000001ce
    4421  1.0 0x000000dc             ra <= 000000e0
    4422  1.0 0x000017ac               
    4423  1.0 0x000017b0               
    4424  1.0 0x000017b4               
    4425  1.0 0x000017b8               
    4426  1.0 0x000000e0               
    4427  1.0 0x000000d0             a0 <= 000001ce
    4428  1.0 0x000000d4             a1 <= 00000000
    4429  1.0 0x000000d8             fp <= 000001cf
    4430  1.0 0x000000dc             ra <= 000000e0
    4431  1.0 0x000017ac               
    4432  1.0 0x000017b0               
    4433  1.0 0x000017b4               
    4434  1.0 0x000017b8               
    4435  1.0 0x000000e0               
    4436  1.0 0x000000d0             a0 <= 000001cf
    4437  1.0 0x000000d4             a1 <= 00000000
    4438  1.0 0x000000d8             fp <= 000001d0
    4439  1.0 0x000000dc             ra <= 000000e0
    4440  1.0 0x000017ac               
    4441  1.0 0x000017b0               
    4442  1.0 0x000017b4               
    4443  1.0 0x000017b8               
    4444  1.0 0x000000e0               
    4445  1.0 0x000000d0             a0 <= 000001d0
    4446  1.0 0x000000d4             a1 <= 00000000
    4447  1.0 0x000000d8             fp <= 000001d1
    4448  1.0 0x000000dc             ra <= 000000e0
    4449  1.0 0x000017ac               
    4450  1.0 0x000017b0               
    4451  1.0 0x000017b4               
    4452  1.0 0x000017b8               
    4453  1.0 0x000000e0               
    4454  1.0 0x000000d0             a0 <= 000001d1
    4455  1.0 0x000000d4             a1 <= 00000000
    4456  1.0 0x000000d8             fp <= 000001d2
    4457  1.0 0x000000dc             ra <= 000000e0
    4458  1.0 0x000017ac               
    4459  1.0 0x000017b0               
    4460  1.0 0x000017b4               
    4461  1.0 0x000017b8               
    4462  1.0 0x000000e0               
    4463  1.0 0x000000d0             a0 <= 000001d2
    4464  1.0 0x000000d4             a1 <= 00000000
    4465  1.0 0x000000d8             fp <= 000001d3
    4466  1.0 0x000000dc             ra <= 000000e0
    4467  1.0 0x000017ac               
    4468  1.0 0x000017b0               
    4469  1.0 0x000017b4               
    4470  1.0 0x000017b8               
    4471  1.0 0x000000e0               
    4472  1.0 0x000000d0             a0 <= 000001d3
    4473  1.0 0x000000d4             a1 <= 00000000
    4474  1.0 0x000000d8             fp <= 000001d4
    4475  1.0 0x000000dc             ra <= 000000e0
    4476  1.0 0x000017ac               
    4477  1.0 0x000017b0               
    4478  1.0 0x000017b4               
    4479  1.0 0x000017b8               
    4480  1.0 0x000000e0               
    4481  1.0 0x000000d0             a0 <= 000001d4
    4482  1.0 0x000000d4             a1 <= 00000000
    4483  1.0 0x000000d8             fp <= 000001d5
    4484  1.0 0x000000dc             ra <= 000000e0
    4485  1.0 0x000017ac               
    4486  1.0 0x000017b0               
    4487  1.0 0x000017b4               
    4488  1.0 0x000017b8               
    4489  1.0 0x000000e0               
    4490  1.0 0x000000d0             a0 <= 000001d5
    4491  1.0 0x000000d4             a1 <= 00000000
    4492  1.0 0x000000d8             fp <= 000001d6
    4493  1.0 0x000000dc             ra <= 000000e0
    4494  1.0 0x000017ac               
    4495  1.0 0x000017b0               
    4496  1.0 0x000017b4               
    4497  1.0 0x000017b8               
    4498  1.0 0x000000e0               
    4499  1.0 0x000000d0             a0 <= 000001d6
    4500  1.0 0x000000d4             a1 <= 00000000
    4501  1.0 0x000000d8             fp <= 000001d7
    4502  1.0 0x000000dc             ra <= 000000e0
    4503  1.0 0x000017ac               
    4504  1.0 0x000017b0               
    4505  1.0 0x000017b4               
    4506  1.0 0x000017b8               
    4507  1.0 0x000000e0               
    4508  1.0 0x000000d0             a0 <= 000001d7
    4509  1.0 0x000000d4             a1 <= 00000000
    4510  1.0 0x000000d8             fp <= 000001d8
    4511  1.0 0x000000dc             ra <= 000000e0
    4512  1.0 0x000017ac               
    4513  1.0 0x000017b0               
    4514  1.0 0x000017b4               
    4515  1.0 0x000017b8               
    4516  1.0 0x000000e0               
    4517  1.0 0x000000d0             a0 <= 000001d8
    4518  1.0 0x000000d4             a1 <= 00000000
    4519  1.0 0x000000d8             fp <= 000001d9
    4520  1.0 0x000000dc             ra <= 000000e0
    4521  1.0 0x000017ac               
    4522  1.0 0x000017b0               
    4523  1.0 0x000017b4               
    4524  1.0 0x000017b8               
    4525  1.0 0x000000e0               
    4526  1.0 0x000000d0             a0 <= 000001d9
    4527  1.0 0x000000d4             a1 <= 00000000
    4528  1.0 0x000000d8             fp <= 000001da
    4529  1.0 0x000000dc             ra <= 000000e0
    4530  1.0 0x000017ac               
    4531  1.0 0x000017b0               
    4532  1.0 0x000017b4               
    4533  1.0 0x000017b8               
    4534  1.0 0x000000e0               
    4535  1.0 0x000000d0             a0 <= 000001da
    4536  1.0 0x000000d4             a1 <= 00000000
    4537  1.0 0x000000d8             fp <= 000001db
    4538  1.0 0x000000dc             ra <= 000000e0
    4539  1.0 0x000017ac               
    4540  1.0 0x000017b0               
    4541  1.0 0x000017b4               
    4542  1.0 0x000017b8               
    4543  1.0 0x000000e0               
    4544  1.0 0x000000d0             a0 <= 000001db
    4545  1.0 0x000000d4             a1 <= 00000000
    4546  1.0 0x000000d8             fp <= 000001dc
    4547  1.0 0x000000dc             ra <= 000000e0
    4548  1.0 0x000017ac               
    4549  1.0 0x000017b0               
    4550  1.0 0x000017b4               
    4551  1.0 0x000017b8               
    4552  1.0 0x000000e0               
    4553  1.0 0x000000d0             a0 <= 000001dc
    4554  1.0 0x000000d4             a1 <= 00000000
    4555  1.0 0x000000d8             fp <= 000001dd
    4556  1.0 0x000000dc             ra <= 000000e0
    4557  1.0 0x000017ac               
    4558  1.0 0x000017b0               
    4559  1.0 0x000017b4               
    4560  1.0 0x000017b8               
    4561  1.0 0x000000e0               
    4562  1.0 0x000000d0             a0 <= 000001dd
    4563  1.0 0x000000d4             a1 <= 00000000
    4564  1.0 0x000000d8             fp <= 000001de
    4565  1.0 0x000000dc             ra <= 000000e0
    4566  1.0 0x000017ac               
    4567  1.0 0x000017b0               
    4568  1.0 0x000017b4               
    4569  1.0 0x000017b8               
    4570  1.0 0x000000e0               
    4571  1.0 0x000000d0             a0 <= 000001de
    4572  1.0 0x000000d4             a1 <= 00000000
    4573  1.0 0x000000d8             fp <= 000001df
    4574  1.0 0x000000dc             ra <= 000000e0
    4575  1.0 0x000017ac               
    4576  1.0 0x000017b0               
    4577  1.0 0x000017b4               
    4578  1.0 0x000017b8               
    4579  1.0 0x000000e0               
    4580  1.0 0x000000d0             a0 <= 000001df
    4581  1.0 0x000000d4             a1 <= 00000000
    4582  1.0 0x000000d8             fp <= 000001e0
    4583  1.0 0x000000dc             ra <= 000000e0
    4584  1.0 0x000017ac               
    4585  1.0 0x000017b0               
    4586  1.0 0x000017b4               
    4587  1.0 0x000017b8               
    4588  1.0 0x000000e0               
    4589  1.0 0x000000d0             a0 <= 000001e0
    4590  1.0 0x000000d4             a1 <= 00000000
    4591  1.0 0x000000d8             fp <= 000001e1
    4592  1.0 0x000000dc             ra <= 000000e0
    4593  1.0 0x000017ac               
    4594  1.0 0x000017b0               
    4595  1.0 0x000017b4               
    4596  1.0 0x000017b8               
    4597  1.0 0x000000e0               
    4598  1.0 0x000000d0             a0 <= 000001e1
    4599  1.0 0x000000d4             a1 <= 00000000
    4600  1.0 0x000000d8             fp <= 000001e2
    4601  1.0 0x000000dc             ra <= 000000e0
    4602  1.0 0x000017ac               
    4603  1.0 0x000017b0               
    4604  1.0 0x000017b4               
    4605  1.0 0x000017b8               
    4606  1.0 0x000000e0               
    4607  1.0 0x000000d0             a0 <= 000001e2
    4608  1.0 0x000000d4             a1 <= 00000000
    4609  1.0 0x000000d8             fp <= 000001e3
    4610  1.0 0x000000dc             ra <= 000000e0
    4611  1.0 0x000017ac               
    4612  1.0 0x000017b0               
    4613  1.0 0x000017b4               
    4614  1.0 0x000017b8               
    4615  1.0 0x000000e0               
    4616  1.0 0x000000d0             a0 <= 000001e3
    4617  1.0 0x000000d4             a1 <= 00000000
    4618  1.0 0x000000d8             fp <= 000001e4
    4619  1.0 0x000000dc             ra <= 000000e0
    4620  1.0 0x000017ac               
    4621  1.0 0x000017b0               
    4622  1.0 0x000017b4               
    4623  1.0 0x000017b8               
    4624  1.0 0x000000e0               
    4625  1.0 0x000000d0             a0 <= 000001e4
    4626  1.0 0x000000d4             a1 <= 00000000
    4627  1.0 0x000000d8             fp <= 000001e5
    4628  1.0 0x000000dc             ra <= 000000e0
    4629  1.0 0x000017ac               
    4630  1.0 0x000017b0               
    4631  1.0 0x000017b4               
    4632  1.0 0x000017b8               
    4633  1.0 0x000000e0               
    4634  1.0 0x000000d0             a0 <= 000001e5
    4635  1.0 0x000000d4             a1 <= 00000000
    4636  1.0 0x000000d8             fp <= 000001e6
    4637  1.0 0x000000dc             ra <= 000000e0
    4638  1.0 0x000017ac               
    4639  1.0 0x000017b0               
    4640  1.0 0x000017b4               
    4641  1.0 0x000017b8               
    4642  1.0 0x000000e0               
    4643  1.0 0x000000d0             a0 <= 000001e6
    4644  1.0 0x000000d4             a1 <= 00000000
    4645  1.0 0x000000d8             fp <= 000001e7
    4646  1.0 0x000000dc             ra <= 000000e0
    4647  1.0 0x000017ac               
    4648  1.0 0x000017b0               
    4649  1.0 0x000017b4               
    4650  1.0 0x000017b8               
    4651  1.0 0x000000e0               
    4652  1.0 0x000000d0             a0 <= 000001e7
    4653  1.0 0x000000d4             a1 <= 00000000
    4654  1.0 0x000000d8             fp <= 000001e8
    4655  1.0 0x000000dc             ra <= 000000e0
    4656  1.0 0x000017ac               
    4657  1.0 0x000017b0               
    4658  1.0 0x000017b4               
    4659  1.0 0x000017b8               
    4660  1.0 0x000000e0               
    4661  1.0 0x000000d0             a0 <= 000001e8
    4662  1.0 0x000000d4             a1 <= 00000000
    4663  1.0 0x000000d8             fp <= 000001e9
    4664  1.0 0x000000dc             ra <= 000000e0
    4665  1.0 0x000017ac               
    4666  1.0 0x000017b0               
    4667  1.0 0x000017b4               
    4668  1.0 0x000017b8               
    4669  1.0 0x000000e0               
    4670  1.0 0x000000d0             a0 <= 000001e9
    4671  1.0 0x000000d4             a1 <= 00000000
    4672  1.0 0x000000d8             fp <= 000001ea
    4673  1.0 0x000000dc             ra <= 000000e0
    4674  1.0 0x000017ac               
    4675  1.0 0x000017b0               
    4676  1.0 0x000017b4               
    4677  1.0 0x000017b8               
    4678  1.0 0x000000e0               
    4679  1.0 0x000000d0             a0 <= 000001ea
    4680  1.0 0x000000d4             a1 <= 00000000
    4681  1.0 0x000000d8             fp <= 000001eb
    4682  1.0 0x000000dc             ra <= 000000e0
    4683  1.0 0x000017ac               
    4684  1.0 0x000017b0               
    4685  1.0 0x000017b4               
    4686  1.0 0x000017b8               
    4687  1.0 0x000000e0               
    4688  1.0 0x000000d0             a0 <= 000001eb
    4689  1.0 0x000000d4             a1 <= 00000000
    4690  1.0 0x000000d8             fp <= 000001ec
    4691  1.0 0x000000dc             ra <= 000000e0
    4692  1.0 0x000017ac               
    4693  1.0 0x000017b0               
    4694  1.0 0x000017b4               
    4695  1.0 0x000017b8               
    4696  1.0 0x000000e0               
    4697  1.0 0x000000d0             a0 <= 000001ec
    4698  1.0 0x000000d4             a1 <= 00000000
    4699  1.0 0x000000d8             fp <= 000001ed
    4700  1.0 0x000000dc             ra <= 000000e0
    4701  1.0 0x000017ac               
    4702  1.0 0x000017b0               
    4703  1.0 0x000017b4               
    4704  1.0 0x000017b8               
    4705  1.0 0x000000e0               
    4706  1.0 0x000000d0             a0 <= 000001ed
    4707  1.0 0x000000d4             a1 <= 00000000
    4708  1.0 0x000000d8             fp <= 000001ee
    4709  1.0 0x000000dc             ra <= 000000e0
    4710  1.0 0x000017ac               
    4711  1.0 0x000017b0               
    4712  1.0 0x000017b4               
    4713  1.0 0x000017b8               
    4714  1.0 0x000000e0               
    4715  1.0 0x000000d0             a0 <= 000001ee
    4716  1.0 0x000000d4             a1 <= 00000000
    4717  1.0 0x000000d8             fp <= 000001ef
    4718  1.0 0x000000dc             ra <= 000000e0
    4719  1.0 0x000017ac               
    4720  1.0 0x000017b0               
    4721  1.0 0x000017b4               
    4722  1.0 0x000017b8               
    4723  1.0 0x000000e0               
    4724  1.0 0x000000d0             a0 <= 000001ef
    4725  1.0 0x000000d4             a1 <= 00000000
    4726  1.0 0x000000d8             fp <= 000001f0
    4727  1.0 0x000000dc             ra <= 000000e0
    4728  1.0 0x000017ac               
    4729  1.0 0x000017b0               
    4730  1.0 0x000017b4               
    4731  1.0 0x000017b8               
    4732  1.0 0x000000e0               
    4733  1.0 0x000000d0             a0 <= 000001f0
    4734  1.0 0x000000d4             a1 <= 00000000
    4735  1.0 0x000000d8             fp <= 000001f1
    4736  1.0 0x000000dc             ra <= 000000e0
    4737  1.0 0x000017ac               
    4738  1.0 0x000017b0               
    4739  1.0 0x000017b4               
    4740  1.0 0x000017b8               
    4741  1.0 0x000000e0               
    4742  1.0 0x000000d0             a0 <= 000001f1
    4743  1.0 0x000000d4             a1 <= 00000000
    4744  1.0 0x000000d8             fp <= 000001f2
    4745  1.0 0x000000dc             ra <= 000000e0
    4746  1.0 0x000017ac               
    4747  1.0 0x000017b0               
    4748  1.0 0x000017b4               
    4749  1.0 0x000017b8               
    4750  1.0 0x000000e0               
    4751  1.0 0x000000d0             a0 <= 000001f2
    4752  1.0 0x000000d4             a1 <= 00000000
    4753  1.0 0x000000d8             fp <= 000001f3
    4754  1.0 0x000000dc             ra <= 000000e0
    4755  1.0 0x000017ac               
    4756  1.0 0x000017b0               
    4757  1.0 0x000017b4               
    4758  1.0 0x000017b8               
    4759  1.0 0x000000e0               
    4760  1.0 0x000000d0             a0 <= 000001f3
    4761  1.0 0x000000d4             a1 <= 00000000
    4762  1.0 0x000000d8             fp <= 000001f4
    4763  1.0 0x000000dc             ra <= 000000e0
    4764  1.0 0x000017ac               
    4765  1.0 0x000017b0               
    4766  1.0 0x000017b4               
    4767  1.0 0x000017b8               
    4768  1.0 0x000000e0               
    4769  1.0 0x000000d0             a0 <= 000001f4
    4770  1.0 0x000000d4             a1 <= 00000000
    4771  1.0 0x000000d8             fp <= 000001f5
    4772  1.0 0x000000dc             ra <= 000000e0
    4773  1.0 0x000017ac               
    4774  1.0 0x000017b0               
    4775  1.0 0x000017b4               
    4776  1.0 0x000017b8               
    4777  1.0 0x000000e0               
    4778  1.0 0x000000d0             a0 <= 000001f5
    4779  1.0 0x000000d4             a1 <= 00000000
    4780  1.0 0x000000d8             fp <= 000001f6
    4781  1.0 0x000000dc             ra <= 000000e0
    4782  1.0 0x000017ac               
    4783  1.0 0x000017b0               
    4784  1.0 0x000017b4               
    4785  1.0 0x000017b8               
    4786  1.0 0x000000e0               
    4787  1.0 0x000000d0             a0 <= 000001f6
    4788  1.0 0x000000d4             a1 <= 00000000
    4789  1.0 0x000000d8             fp <= 000001f7
    4790  1.0 0x000000dc             ra <= 000000e0
    4791  1.0 0x000017ac               
    4792  1.0 0x000017b0               
    4793  1.0 0x000017b4               
    4794  1.0 0x000017b8               
    4795  1.0 0x000000e0               
    4796  1.0 0x000000d0             a0 <= 000001f7
    4797  1.0 0x000000d4             a1 <= 00000000
    4798  1.0 0x000000d8             fp <= 000001f8
    4799  1.0 0x000000dc             ra <= 000000e0
    4800  1.0 0x000017ac               
    4801  1.0 0x000017b0               
    4802  1.0 0x000017b4               
    4803  1.0 0x000017b8               
    4804  1.0 0x000000e0               
    4805  1.0 0x000000d0             a0 <= 000001f8
    4806  1.0 0x000000d4             a1 <= 00000000
    4807  1.0 0x000000d8             fp <= 000001f9
    4808  1.0 0x000000dc             ra <= 000000e0
    4809  1.0 0x000017ac               
    4810  1.0 0x000017b0               
    4811  1.0 0x000017b4               
    4812  1.0 0x000017b8               
    4813  1.0 0x000000e0               
    4814  1.0 0x000000d0             a0 <= 000001f9
    4815  1.0 0x000000d4             a1 <= 00000000
    4816  1.0 0x000000d8             fp <= 000001fa
    4817  1.0 0x000000dc             ra <= 000000e0
    4818  1.0 0x000017ac               
    4819  1.0 0x000017b0               
    4820  1.0 0x000017b4               
    4821  1.0 0x000017b8               
    4822  1.0 0x000000e0               
    4823  1.0 0x000000d0             a0 <= 000001fa
    4824  1.0 0x000000d4             a1 <= 00000000
    4825  1.0 0x000000d8             fp <= 000001fb
    4826  1.0 0x000000dc             ra <= 000000e0
    4827  1.0 0x000017ac               
    4828  1.0 0x000017b0               
    4829  1.0 0x000017b4               
    4830  1.0 0x000017b8               
    4831  1.0 0x000000e0               
    4832  1.0 0x000000d0             a0 <= 000001fb
    4833  1.0 0x000000d4             a1 <= 00000000
    4834  1.0 0x000000d8             fp <= 000001fc
    4835  1.0 0x000000dc             ra <= 000000e0
    4836  1.0 0x000017ac               
    4837  1.0 0x000017b0               
    4838  1.0 0x000017b4               
    4839  1.0 0x000017b8               
    4840  1.0 0x000000e0               
    4841  1.0 0x000000d0             a0 <= 000001fc
    4842  1.0 0x000000d4             a1 <= 00000000
    4843  1.0 0x000000d8             fp <= 000001fd
    4844  1.0 0x000000dc             ra <= 000000e0
    4845  1.0 0x000017ac               
    4846  1.0 0x000017b0               
    4847  1.0 0x000017b4               
    4848  1.0 0x000017b8               
    4849  1.0 0x000000e0               
    4850  1.0 0x000000d0             a0 <= 000001fd
    4851  1.0 0x000000d4             a1 <= 00000000
    4852  1.0 0x000000d8             fp <= 000001fe
    4853  1.0 0x000000dc             ra <= 000000e0
    4854  1.0 0x000017ac               
    4855  1.0 0x000017b0               
    4856  1.0 0x000017b4               
    4857  1.0 0x000017b8               
    4858  1.0 0x000000e0               
    4859  1.0 0x000000d0             a0 <= 000001fe
    4860  1.0 0x000000d4             a1 <= 00000000
    4861  1.0 0x000000d8             fp <= 000001ff
    4862  1.0 0x000000dc             ra <= 000000e0
    4863  1.0 0x000017ac               
    4864  1.0 0x000017b0               
    4865  1.0 0x000017b4               
    4866  1.0 0x000017b8               
    4867  1.0 0x000000e0               
    4868  1.0 0x000000d0             a0 <= 000001ff
    4869  1.0 0x000000d4             a1 <= 00000000
    4870  1.0 0x000000d8             fp <= 00000200
    4871  1.0 0x000000dc             ra <= 000000e0
    4872  1.0 0x000017ac               
    4873  1.0 0x000017b0               
    4874  1.0 0x000017b4               
    4875  1.0 0x000017b8               
    4876  1.0 0x000000e0               
    4877  1.0 0x000000d0             a0 <= 00000200
    4878  1.0 0x000000d4             a1 <= 00000000
    4879  1.0 0x000000d8             fp <= 00000201
    4880  1.0 0x000000dc             ra <= 000000e0
    4881  1.0 0x000017ac               
    4882  1.0 0x000017b0               
    4883  1.0 0x000017b4               
    4884  1.0 0x000017b8               
    4885  1.0 0x000000e0               
    4886  1.0 0x000000d0             a0 <= 00000201
    4887  1.0 0x000000d4             a1 <= 00000000
    4888  1.0 0x000000d8             fp <= 00000202
    4889  1.0 0x000000dc             ra <= 000000e0
    4890  1.0 0x000017ac               
    4891  1.0 0x000017b0               
    4892  1.0 0x000017b4               
    4893  1.0 0x000017b8               
    4894  1.0 0x000000e0               
    4895  1.0 0x000000d0             a0 <= 00000202
    4896  1.0 0x000000d4             a1 <= 00000000
    4897  1.0 0x000000d8             fp <= 00000203
    4898  1.0 0x000000dc             ra <= 000000e0
    4899  1.0 0x000017ac               
    4900  1.0 0x000017b0               
    4901  1.0 0x000017b4               
    4902  1.0 0x000017b8               
    4903  1.0 0x000000e0               
    4904  1.0 0x000000d0             a0 <= 00000203
    4905  1.0 0x000000d4             a1 <= 00000000
    4906  1.0 0x000000d8             fp <= 00000204
    4907  1.0 0x000000dc             ra <= 000000e0
    4908  1.0 0x000017ac               
    4909  1.0 0x000017b0               
    4910  1.0 0x000017b4               
    4911  1.0 0x000017b8               
    4912  1.0 0x000000e0               
    4913  1.0 0x000000d0             a0 <= 00000204
    4914  1.0 0x000000d4             a1 <= 00000000
    4915  1.0 0x000000d8             fp <= 00000205
    4916  1.0 0x000000dc             ra <= 000000e0
    4917  1.0 0x000017ac               
    4918  1.0 0x000017b0               
    4919  1.0 0x000017b4               
    4920  1.0 0x000017b8               
    4921  1.0 0x000000e0               
    4922  1.0 0x000000d0             a0 <= 00000205
    4923  1.0 0x000000d4             a1 <= 00000000
    4924  1.0 0x000000d8             fp <= 00000206
    4925  1.0 0x000000dc             ra <= 000000e0
    4926  1.0 0x000017ac               
    4927  1.0 0x000017b0               
    4928  1.0 0x000017b4               
    4929  1.0 0x000017b8               
    4930  1.0 0x000000e0               
    4931  1.0 0x000000d0             a0 <= 00000206
    4932  1.0 0x000000d4             a1 <= 00000000
    4933  1.0 0x000000d8             fp <= 00000207
    4934  1.0 0x000000dc             ra <= 000000e0
    4935  1.0 0x000017ac               
    4936  1.0 0x000017b0               
    4937  1.0 0x000017b4               
    4938  1.0 0x000017b8               
    4939  1.0 0x000000e0               
    4940  1.0 0x000000d0             a0 <= 00000207
    4941  1.0 0x000000d4             a1 <= 00000000
    4942  1.0 0x000000d8             fp <= 00000208
    4943  1.0 0x000000dc             ra <= 000000e0
    4944  1.0 0x000017ac               
    4945  1.0 0x000017b0               
    4946  1.0 0x000017b4               
    4947  1.0 0x000017b8               
    4948  1.0 0x000000e0               
    4949  1.0 0x000000d0             a0 <= 00000208
    4950  1.0 0x000000d4             a1 <= 00000000
    4951  1.0 0x000000d8             fp <= 00000209
    4952  1.0 0x000000dc             ra <= 000000e0
    4953  1.0 0x000017ac               
    4954  1.0 0x000017b0               
    4955  1.0 0x000017b4               
    4956  1.0 0x000017b8               
    4957  1.0 0x000000e0               
    4958  1.0 0x000000d0             a0 <= 00000209
    4959  1.0 0x000000d4             a1 <= 00000000
    4960  1.0 0x000000d8             fp <= 0000020a
    4961  1.0 0x000000dc             ra <= 000000e0
    4962  1.0 0x000017ac               
    4963  1.0 0x000017b0               
    4964  1.0 0x000017b4               
    4965  1.0 0x000017b8               
    4966  1.0 0x000000e0               
    4967  1.0 0x000000d0             a0 <= 0000020a
    4968  1.0 0x000000d4             a1 <= 00000000
    4969  1.0 0x000000d8             fp <= 0000020b
    4970  1.0 0x000000dc             ra <= 000000e0
    4971  1.0 0x000017ac               
    4972  1.0 0x000017b0               
    4973  1.0 0x000017b4               
    4974  1.0 0x000017b8               
    4975  1.0 0x000000e0               
    4976  1.0 0x000000d0             a0 <= 0000020b
    4977  1.0 0x000000d4             a1 <= 00000000
    4978  1.0 0x000000d8             fp <= 0000020c
    4979  1.0 0x000000dc             ra <= 000000e0
    4980  1.0 0x000017ac               
    4981  1.0 0x000017b0               
    4982  1.0 0x000017b4               
    4983  1.0 0x000017b8               
    4984  1.0 0x000000e0               
    4985  1.0 0x000000d0             a0 <= 0000020c
    4986  1.0 0x000000d4             a1 <= 00000000
    4987  1.0 0x000000d8             fp <= 0000020d
    4988  1.0 0x000000dc             ra <= 000000e0
    4989  1.0 0x000017ac               
    4990  1.0 0x000017b0               
    4991  1.0 0x000017b4               
    4992  1.0 0x000017b8               
    4993  1.0 0x000000e0               
    4994  1.0 0x000000d0             a0 <= 0000020d
    4995  1.0 0x000000d4             a1 <= 00000000
    4996  1.0 0x000000d8             fp <= 0000020e
    4997  1.0 0x000000dc             ra <= 000000e0
    4998  1.0 0x000017ac               
    4999  1.0 0x000017b0               
    5000  1.0 0x000017b4               
    5001  1.0 0x000017b8               
    5002  1.0 0x000000e0               
    5003  1.0 0x000000d0             a0 <= 0000020e
    5004  1.0 0x000000d4             a1 <= 00000000
    5005  1.0 0x000000d8             fp <= 0000020f
    5006  1.0 0x000000dc             ra <= 000000e0
    5007  1.0 0x000017ac               
    5008  1.0 0x000017b0               
    5009  1.0 0x000017b4               
    5010  1.0 0x000017b8               
    5011  1.0 0x000000e0               
    5012  1.0 0x000000d0             a0 <= 0000020f
    5013  1.0 0x000000d4             a1 <= 00000000
    5014  1.0 0x000000d8             fp <= 00000210
    5015  1.0 0x000000dc             ra <= 000000e0
    5016  1.0 0x000017ac               
    5017  1.0 0x000017b0               
    5018  1.0 0x000017b4               
    5019  1.0 0x000017b8               
    5020  1.0 0x000000e0               
    5021  1.0 0x000000d0             a0 <= 00000210
    5022  1.0 0x000000d4             a1 <= 00000000
    5023  1.0 0x000000d8             fp <= 00000211
    5024  1.0 0x000000dc             ra <= 000000e0
    5025  1.0 0x000017ac               
    5026  1.0 0x000017b0               
    5027  1.0 0x000017b4               
    5028  1.0 0x000017b8               
    5029  1.0 0x000000e0               
    5030  1.0 0x000000d0             a0 <= 00000211
    5031  1.0 0x000000d4             a1 <= 00000000
    5032  1.0 0x000000d8             fp <= 00000212
    5033  1.0 0x000000dc             ra <= 000000e0
    5034  1.0 0x000017ac               
    5035  1.0 0x000017b0               
    5036  1.0 0x000017b4               
    5037  1.0 0x000017b8               
    5038  1.0 0x000000e0               
    5039  1.0 0x000000d0             a0 <= 00000212
    5040  1.0 0x000000d4             a1 <= 00000000
    5041  1.0 0x000000d8             fp <= 00000213
    5042  1.0 0x000000dc             ra <= 000000e0
    5043  1.0 0x000017ac               
    5044  1.0 0x000017b0               
    5045  1.0 0x000017b4               
    5046  1.0 0x000017b8               
    5047  1.0 0x000000e0               
    5048  1.0 0x000000d0             a0 <= 00000213
    5049  1.0 0x000000d4             a1 <= 00000000
    5050  1.0 0x000000d8             fp <= 00000214
    5051  1.0 0x000000dc             ra <= 000000e0
    5052  1.0 0x000017ac               
    5053  1.0 0x000017b0               
    5054  1.0 0x000017b4               
    5055  1.0 0x000017b8               
    5056  1.0 0x000000e0               
    5057  1.0 0x000000d0             a0 <= 00000214
    5058  1.0 0x000000d4             a1 <= 00000000
    5059  1.0 0x000000d8             fp <= 00000215
    5060  1.0 0x000000dc             ra <= 000000e0
    5061  1.0 0x000017ac               
    5062  1.0 0x000017b0               
    5063  1.0 0x000017b4               
    5064  1.0 0x000017b8               
    5065  1.0 0x000000e0               
    5066  1.0 0x000000d0             a0 <= 00000215
    5067  1.0 0x000000d4             a1 <= 00000000
    5068  1.0 0x000000d8             fp <= 00000216
    5069  1.0 0x000000dc             ra <= 000000e0
    5070  1.0 0x000017ac               
    5071  1.0 0x000017b0               
    5072  1.0 0x000017b4               
    5073  1.0 0x000017b8               
    5074  1.0 0x000000e0               
    5075  1.0 0x000000d0             a0 <= 00000216
    5076  1.0 0x000000d4             a1 <= 00000000
    5077  1.0 0x000000d8             fp <= 00000217
    5078  1.0 0x000000dc             ra <= 000000e0
    5079  1.0 0x000017ac               
    5080  1.0 0x000017b0               
    5081  1.0 0x000017b4               
    5082  1.0 0x000017b8               
    5083  1.0 0x000000e0               
    5084  1.0 0x000000d0             a0 <= 00000217
    5085  1.0 0x000000d4             a1 <= 00000000
    5086  1.0 0x000000d8             fp <= 00000218
    5087  1.0 0x000000dc             ra <= 000000e0
    5088  1.0 0x000017ac               
    5089  1.0 0x000017b0               
    5090  1.0 0x000017b4               
    5091  1.0 0x000017b8               
    5092  1.0 0x000000e0               
    5093  1.0 0x000000d0             a0 <= 00000218
    5094  1.0 0x000000d4             a1 <= 00000000
    5095  1.0 0x000000d8             fp <= 00000219
    5096  1.0 0x000000dc             ra <= 000000e0
    5097  1.0 0x000017ac               
    5098  1.0 0x000017b0               
    5099  1.0 0x000017b4               
    5100  1.0 0x000017b8               
    5101  1.0 0x000000e0               
    5102  1.0 0x000000d0             a0 <= 00000219
    5103  1.0 0x000000d4             a1 <= 00000000
    5104  1.0 0x000000d8             fp <= 0000021a
    5105  1.0 0x000000dc             ra <= 000000e0
    5106  1.0 0x000017ac               
    5107  1.0 0x000017b0               
    5108  1.0 0x000017b4               
    5109  1.0 0x000017b8               
    5110  1.0 0x000000e0               
    5111  1.0 0x000000d0             a0 <= 0000021a
    5112  1.0 0x000000d4             a1 <= 00000000
    5113  1.0 0x000000d8             fp <= 0000021b
    5114  1.0 0x000000dc             ra <= 000000e0
    5115  1.0 0x000017ac               
    5116  1.0 0x000017b0               
    5117  1.0 0x000017b4               
    5118  1.0 0x000017b8               
    5119  1.0 0x000000e0               
    5120  1.0 0x000000d0             a0 <= 0000021b
    5121  1.0 0x000000d4             a1 <= 00000000
    5122  1.0 0x000000d8             fp <= 0000021c
    5123  1.0 0x000000dc             ra <= 000000e0
    5124  1.0 0x000017ac               
    5125  1.0 0x000017b0               
    5126  1.0 0x000017b4               
    5127  1.0 0x000017b8               
    5128  1.0 0x000000e0               
    5129  1.0 0x000000d0             a0 <= 0000021c
    5130  1.0 0x000000d4             a1 <= 00000000
    5131  1.0 0x000000d8             fp <= 0000021d
    5132  1.0 0x000000dc             ra <= 000000e0
    5133  1.0 0x000017ac               
    5134  1.0 0x000017b0               
    5135  1.0 0x000017b4               
    5136  1.0 0x000017b8               
    5137  1.0 0x000000e0               
    5138  1.0 0x000000d0             a0 <= 0000021d
    5139  1.0 0x000000d4             a1 <= 00000000
    5140  1.0 0x000000d8             fp <= 0000021e
    5141  1.0 0x000000dc             ra <= 000000e0
    5142  1.0 0x000017ac               
    5143  1.0 0x000017b0               
    5144  1.0 0x000017b4               
    5145  1.0 0x000017b8               
    5146  1.0 0x000000e0               
    5147  1.0 0x000000d0             a0 <= 0000021e
    5148  1.0 0x000000d4             a1 <= 00000000
    5149  1.0 0x000000d8             fp <= 0000021f
    5150  1.0 0x000000dc             ra <= 000000e0
    5151  1.0 0x000017ac               
    5152  1.0 0x000017b0               
    5153  1.0 0x000017b4               
    5154  1.0 0x000017b8               
    5155  1.0 0x000000e0               
    5156  1.0 0x000000d0             a0 <= 0000021f
    5157  1.0 0x000000d4             a1 <= 00000000
    5158  1.0 0x000000d8             fp <= 00000220
    5159  1.0 0x000000dc             ra <= 000000e0
    5160  1.0 0x000017ac               
    5161  1.0 0x000017b0               
    5162  1.0 0x000017b4               
    5163  1.0 0x000017b8               
    5164  1.0 0x000000e0               
    5165  1.0 0x000000d0             a0 <= 00000220
    5166  1.0 0x000000d4             a1 <= 00000000
    5167  1.0 0x000000d8             fp <= 00000221
    5168  1.0 0x000000dc             ra <= 000000e0
    5169  1.0 0x000017ac               
    5170  1.0 0x000017b0               
    5171  1.0 0x000017b4               
    5172  1.0 0x000017b8               
    5173  1.0 0x000000e0               
    5174  1.0 0x000000d0             a0 <= 00000221
    5175  1.0 0x000000d4             a1 <= 00000000
    5176  1.0 0x000000d8             fp <= 00000222
    5177  1.0 0x000000dc             ra <= 000000e0
    5178  1.0 0x000017ac               
    5179  1.0 0x000017b0               
    5180  1.0 0x000017b4               
    5181  1.0 0x000017b8               
    5182  1.0 0x000000e0               
    5183  1.0 0x000000d0             a0 <= 00000222
    5184  1.0 0x000000d4             a1 <= 00000000
    5185  1.0 0x000000d8             fp <= 00000223
    5186  1.0 0x000000dc             ra <= 000000e0
    5187  1.0 0x000017ac               
    5188  1.0 0x000017b0               
    5189  1.0 0x000017b4               
    5190  1.0 0x000017b8               
    5191  1.0 0x000000e0               
    5192  1.0 0x000000d0             a0 <= 00000223
    5193  1.0 0x000000d4             a1 <= 00000000
    5194  1.0 0x000000d8             fp <= 00000224
    5195  1.0 0x000000dc             ra <= 000000e0
    5196  1.0 0x000017ac               
    5197  1.0 0x000017b0               
    5198  1.0 0x000017b4               
    5199  1.0 0x000017b8               
    5200  1.0 0x000000e0               
    5201  1.0 0x000000d0             a0 <= 00000224
    5202  1.0 0x000000d4             a1 <= 00000000
    5203  1.0 0x000000d8             fp <= 00000225
    5204  1.0 0x000000dc             ra <= 000000e0
    5205  1.0 0x000017ac               
    5206  1.0 0x000017b0               
    5207  1.0 0x000017b4               
    5208  1.0 0x000017b8               
    5209  1.0 0x000000e0               
    5210  1.0 0x000000d0             a0 <= 00000225
    5211  1.0 0x000000d4             a1 <= 00000000
    5212  1.0 0x000000d8             fp <= 00000226
    5213  1.0 0x000000dc             ra <= 000000e0
    5214  1.0 0x000017ac               
    5215  1.0 0x000017b0               
    5216  1.0 0x000017b4               
    5217  1.0 0x000017b8               
    5218  1.0 0x000000e0               
    5219  1.0 0x000000d0             a0 <= 00000226
    5220  1.0 0x000000d4             a1 <= 00000000
    5221  1.0 0x000000d8             fp <= 00000227
    5222  1.0 0x000000dc             ra <= 000000e0
    5223  1.0 0x000017ac               
    5224  1.0 0x000017b0               
    5225  1.0 0x000017b4               
    5226  1.0 0x000017b8               
    5227  1.0 0x000000e0               
    5228  1.0 0x000000d0             a0 <= 00000227
    5229  1.0 0x000000d4             a1 <= 00000000
    5230  1.0 0x000000d8             fp <= 00000228
    5231  1.0 0x000000dc             ra <= 000000e0
    5232  1.0 0x000017ac               
    5233  1.0 0x000017b0               
    5234  1.0 0x000017b4               
    5235  1.0 0x000017b8               
    5236  1.0 0x000000e0               
    5237  1.0 0x000000d0             a0 <= 00000228
    5238  1.0 0x000000d4             a1 <= 00000000
    5239  1.0 0x000000d8             fp <= 00000229
    5240  1.0 0x000000dc             ra <= 000000e0
    5241  1.0 0x000017ac               
    5242  1.0 0x000017b0               
    5243  1.0 0x000017b4               
    5244  1.0 0x000017b8               
    5245  1.0 0x000000e0               
    5246  1.0 0x000000d0             a0 <= 00000229
    5247  1.0 0x000000d4             a1 <= 00000000
    5248  1.0 0x000000d8             fp <= 0000022a
    5249  1.0 0x000000dc             ra <= 000000e0
    5250  1.0 0x000017ac               
    5251  1.0 0x000017b0               
    5252  1.0 0x000017b4               
    5253  1.0 0x000017b8               
    5254  1.0 0x000000e0               
    5255  1.0 0x000000d0             a0 <= 0000022a
    5256  1.0 0x000000d4             a1 <= 00000000
    5257  1.0 0x000000d8             fp <= 0000022b
    5258  1.0 0x000000dc             ra <= 000000e0
    5259  1.0 0x000017ac               
    5260  1.0 0x000017b0               
    5261  1.0 0x000017b4               
    5262  1.0 0x000017b8               
    5263  1.0 0x000000e0               
    5264  1.0 0x000000d0             a0 <= 0000022b
    5265  1.0 0x000000d4             a1 <= 00000000
    5266  1.0 0x000000d8             fp <= 0000022c
    5267  1.0 0x000000dc             ra <= 000000e0
    5268  1.0 0x000017ac               
    5269  1.0 0x000017b0               
    5270  1.0 0x000017b4               
    5271  1.0 0x000017b8               
    5272  1.0 0x000000e0               
    5273  1.0 0x000000d0             a0 <= 0000022c
    5274  1.0 0x000000d4             a1 <= 00000000
    5275  1.0 0x000000d8             fp <= 0000022d
    5276  1.0 0x000000dc             ra <= 000000e0
    5277  1.0 0x000017ac               
    5278  1.0 0x000017b0               
    5279  1.0 0x000017b4               
    5280  1.0 0x000017b8               
    5281  1.0 0x000000e0               
    5282  1.0 0x000000d0             a0 <= 0000022d
    5283  1.0 0x000000d4             a1 <= 00000000
    5284  1.0 0x000000d8             fp <= 0000022e
    5285  1.0 0x000000dc             ra <= 000000e0
    5286  1.0 0x000017ac               
    5287  1.0 0x000017b0               
    5288  1.0 0x000017b4               
    5289  1.0 0x000017b8               
    5290  1.0 0x000000e0               
    5291  1.0 0x000000d0             a0 <= 0000022e
    5292  1.0 0x000000d4             a1 <= 00000000
    5293  1.0 0x000000d8             fp <= 0000022f
    5294  1.0 0x000000dc             ra <= 000000e0
    5295  1.0 0x000017ac               
    5296  1.0 0x000017b0               
    5297  1.0 0x000017b4               
    5298  1.0 0x000017b8               
    5299  1.0 0x000000e0               
    5300  1.0 0x000000d0             a0 <= 0000022f
    5301  1.0 0x000000d4             a1 <= 00000000
    5302  1.0 0x000000d8             fp <= 00000230
    5303  1.0 0x000000dc             ra <= 000000e0
    5304  1.0 0x000017ac               
    5305  1.0 0x000017b0               
    5306  1.0 0x000017b4               
    5307  1.0 0x000017b8               
    5308  1.0 0x000000e0               
    5309  1.0 0x000000d0             a0 <= 00000230
    5310  1.0 0x000000d4             a1 <= 00000000
    5311  1.0 0x000000d8             fp <= 00000231
    5312  1.0 0x000000dc             ra <= 000000e0
    5313  1.0 0x000017ac               
    5314  1.0 0x000017b0               
    5315  1.0 0x000017b4               
    5316  1.0 0x000017b8               
    5317  1.0 0x000000e0               
    5318  1.0 0x000000d0             a0 <= 00000231
    5319  1.0 0x000000d4             a1 <= 00000000
    5320  1.0 0x000000d8             fp <= 00000232
    5321  1.0 0x000000dc             ra <= 000000e0
    5322  1.0 0x000017ac               
    5323  1.0 0x000017b0               
    5324  1.0 0x000017b4               
    5325  1.0 0x000017b8               
    5326  1.0 0x000000e0               
    5327  1.0 0x000000d0             a0 <= 00000232
    5328  1.0 0x000000d4             a1 <= 00000000
    5329  1.0 0x000000d8             fp <= 00000233
    5330  1.0 0x000000dc             ra <= 000000e0
    5331  1.0 0x000017ac               
    5332  1.0 0x000017b0               
    5333  1.0 0x000017b4               
    5334  1.0 0x000017b8               
    5335  1.0 0x000000e0               
    5336  1.0 0x000000d0             a0 <= 00000233
    5337  1.0 0x000000d4             a1 <= 00000000
    5338  1.0 0x000000d8             fp <= 00000234
    5339  1.0 0x000000dc             ra <= 000000e0
    5340  1.0 0x000017ac               
    5341  1.0 0x000017b0               
    5342  1.0 0x000017b4               
    5343  1.0 0x000017b8               
    5344  1.0 0x000000e0               
    5345  1.0 0x000000d0             a0 <= 00000234
    5346  1.0 0x000000d4             a1 <= 00000000
    5347  1.0 0x000000d8             fp <= 00000235
    5348  1.0 0x000000dc             ra <= 000000e0
    5349  1.0 0x000017ac               
    5350  1.0 0x000017b0               
    5351  1.0 0x000017b4               
    5352  1.0 0x000017b8               
    5353  1.0 0x000000e0               
    5354  1.0 0x000000d0             a0 <= 00000235
    5355  1.0 0x000000d4             a1 <= 00000000
    5356  1.0 0x000000d8             fp <= 00000236
    5357  1.0 0x000000dc             ra <= 000000e0
    5358  1.0 0x000017ac               
    5359  1.0 0x000017b0               
    5360  1.0 0x000017b4               
    5361  1.0 0x000017b8               
    5362  1.0 0x000000e0               
    5363  1.0 0x000000d0             a0 <= 00000236
    5364  1.0 0x000000d4             a1 <= 00000000
    5365  1.0 0x000000d8             fp <= 00000237
    5366  1.0 0x000000dc             ra <= 000000e0
    5367  1.0 0x000017ac               
    5368  1.0 0x000017b0               
    5369  1.0 0x000017b4               
    5370  1.0 0x000017b8               
    5371  1.0 0x000000e0               
    5372  1.0 0x000000d0             a0 <= 00000237
    5373  1.0 0x000000d4             a1 <= 00000000
    5374  1.0 0x000000d8             fp <= 00000238
    5375  1.0 0x000000dc             ra <= 000000e0
    5376  1.0 0x000017ac               
    5377  1.0 0x000017b0               
    5378  1.0 0x000017b4               
    5379  1.0 0x000017b8               
    5380  1.0 0x000000e0               
    5381  1.0 0x000000d0             a0 <= 00000238
    5382  1.0 0x000000d4             a1 <= 00000000
    5383  1.0 0x000000d8             fp <= 00000239
    5384  1.0 0x000000dc             ra <= 000000e0
    5385  1.0 0x000017ac               
    5386  1.0 0x000017b0               
    5387  1.0 0x000017b4               
    5388  1.0 0x000017b8               
    5389  1.0 0x000000e0               
    5390  1.0 0x000000d0             a0 <= 00000239
    5391  1.0 0x000000d4             a1 <= 00000000
    5392  1.0 0x000000d8             fp <= 0000023a
    5393  1.0 0x000000dc             ra <= 000000e0
    5394  1.0 0x000017ac               
    5395  1.0 0x000017b0               
    5396  1.0 0x000017b4               
    5397  1.0 0x000017b8               
    5398  1.0 0x000000e0               
    5399  1.0 0x000000d0             a0 <= 0000023a
    5400  1.0 0x000000d4             a1 <= 00000000
    5401  1.0 0x000000d8             fp <= 0000023b
    5402  1.0 0x000000dc             ra <= 000000e0
    5403  1.0 0x000017ac               
    5404  1.0 0x000017b0               
    5405  1.0 0x000017b4               
    5406  1.0 0x000017b8               
    5407  1.0 0x000000e0               
    5408  1.0 0x000000d0             a0 <= 0000023b
    5409  1.0 0x000000d4             a1 <= 00000000
    5410  1.0 0x000000d8             fp <= 0000023c
    5411  1.0 0x000000dc             ra <= 000000e0
    5412  1.0 0x000017ac               
    5413  1.0 0x000017b0               
    5414  1.0 0x000017b4               
    5415  1.0 0x000017b8               
    5416  1.0 0x000000e0               
    5417  1.0 0x000000d0             a0 <= 0000023c
    5418  1.0 0x000000d4             a1 <= 00000000
    5419  1.0 0x000000d8             fp <= 0000023d
    5420  1.0 0x000000dc             ra <= 000000e0
    5421  1.0 0x000017ac               
    5422  1.0 0x000017b0               
    5423  1.0 0x000017b4               
    5424  1.0 0x000017b8               
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
    5425  1.0 0x000000e0               
    5426  1.0 0x000000d0             a0 <= 0000023d
    5427  1.0 0x000000d4             a1 <= 00000000
    5428  1.0 0x000000d8             fp <= 0000023e
    5429  1.0 0x000000dc             ra <= 000000e0
    5430  1.0 0x000017ac               
    5431  1.0 0x000017b0               
    5432  1.0 0x000017b4               
    5433  1.0 0x000017b8               
    5434  1.0 0x000000e0               
    5435  1.0 0x000000d0             a0 <= 0000023e
    5436  1.0 0x000000d4             a1 <= 00000000
    5437  1.0 0x000000d8             fp <= 0000023f
    5438  1.0 0x000000dc             ra <= 000000e0
    5439  1.0 0x000017ac               
    5440  1.0 0x000017b0               
    5441  1.0 0x000017b4               
    5442  1.0 0x000017b8               
    5443  1.0 0x000000e0               
    5444  1.0 0x000000d0             a0 <= 0000023f
    5445  1.0 0x000000d4             a1 <= 00000000
    5446  1.0 0x000000d8             fp <= 00000240
    5447  1.0 0x000000dc             ra <= 000000e0
    5448  1.0 0x000017ac               
    5449  1.0 0x000017b0               
    5450  1.0 0x000017b4               
    5451  1.0 0x000017b8               
    5452  1.0 0x000000e0               
    5453  1.0 0x000000d0             a0 <= 00000240
    5454  1.0 0x000000d4             a1 <= 00000000
    5455  1.0 0x000000d8             fp <= 00000241
    5456  1.0 0x000000dc             ra <= 000000e0
    5457  1.0 0x000017ac               
    5458  1.0 0x000017b0               
    5459  1.0 0x000017b4               
    5460  1.0 0x000017b8               
run: Time (s): cpu = 00:00:11 ; elapsed = 00:01:49 . Memory (MB): peak = 8755.770 ; gain = 0.000 ; free physical = 1257 ; free virtual = 18579
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:01:51 . Memory (MB): peak = 8755.770 ; gain = 0.000 ; free physical = 1257 ; free virtual = 18578
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:02:11 . Memory (MB): peak = 8755.770 ; gain = 0.000 ; free physical = 1257 ; free virtual = 18578
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 30 15:38:27 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 15:38:27 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 876 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.44 . Memory (MB): peak = 8768.777 ; gain = 0.000 ; free physical = 1537 ; free virtual = 18637
Restored from archive | CPU: 0.570000 secs | Memory: 9.453667 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.44 . Memory (MB): peak = 8768.777 ; gain = 0.000 ; free physical = 1537 ; free virtual = 18637
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8794.797 ; gain = 26.020 ; free physical = 1383 ; free virtual = 18483
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d6adab5d7be4942a3c09142e3e2c509 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.rv32im_alu_0_alu
Compiling module xil_defaultlib.rv32im_alu_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 8794.797 ; gain = 0.000 ; free physical = 1221 ; free virtual = 18333
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 0000038f
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= ffd636e0
     228  1.3 0x00000068             s3 <= 0031e178
     229  1.3 0x0000006c             s4 <= 0034fb58
     230  1.3 0x00000070             s5 <= ffcb04a8
     231  1.3 0x00000074             fp <= 00568e4c
     232  1.3 0x00000078             s2 <= 0080576c
     233  1.3 0x0000007c             s3 <= 00676f34
     234  1.3 0x00000080             s4 <= 008b89a4
     235  1.3 0x00000084             s5 <= 008b89a4
     236  1.3 0x00000088             fp <= 0000038f
     238  1.3 0x0000008c             s2 <= 008053dd
     239  1.3 0x00000090             s3 <= 00676cbb
     240  1.3 0x00000094             s4 <= 008b8d33
     241  1.3 0x00000098             s5 <= 008b8615
     242  1.2 0x0000009c             fp <= 0000038f
     244  1.3 0x000000a0             s2 <= ff7fafb2
     245  1.3 0x000000a4             s3 <= 00676f34
     246  1.2 0x000000a8             s4 <= 008b90c2
     247  1.2 0x000000ac             s5 <= ff747d7a
     248  1.2 0x000000b0             fp <= 00219683
     249  1.2 0x000000b4             fp <= 00a1e6d1
     250  1.2 0x000000b8             s3 <= 00c689e5
     251  1.2 0x000000bc             s6 <= 00c379c5
     252  1.2 0x000000c0             s6 <= 0143ca13
     253  1.2 0x000000c4             s3 <= 018543f6
     254  1.2 0x000000c8             fp <= 00c379c5
     255  1.2 0x000000cc             fp <= 0143ca13
     256  1.2 0x000000d0             fp <= 01cf5ad5
     257  1.2 0x000000d4             s3 <= 004a1923
     258  1.2 0x000000d8             fp <= 01f0edc9
     259  1.2 0x000000dc             fp <= 02713e17
     260  1.2 0x000000e0             fp <= 02fcced9
     261  1.2 0x000000e4             s3 <= 02b6d7fa
     262  1.2 0x000000e8             s4 <= 0000038f
     264  1.2 0x000000ec             s1 <= 00219683
     265  1.2 0x000000f0             s2 <= ff7fac23
     266  1.2 0x000000f4             s3 <= 02b6d475
     267  1.2 0x000000f8             s4 <= 0000038f
     269  1.2 0x000000fc             s1 <= 00219a12
     270  1.2 0x00000100             s2 <= 0080576c
     271  1.2 0x00000104             s3 <= 02b6d7fa
     272  1.2 0x00000108             s5 <= 0000038f
     273  1.2 0x0000010c             t0 <= 00000000
     274  1.2 0x00000110             s1 <= 00219da1
     275  1.2 0x00000114             s2 <= 008053dd
     276  1.2 0x00000118             s3 <= 02b6d475
     277  1.2 0x0000011c             s5 <= 0000038f
     278  1.2 0x00000120             t0 <= 00000000
     279  1.1 0x00000124             s1 <= 0021a130
     280  1.1 0x00000128             s2 <= ff7fafb2
     281  1.1 0x0000012c             s3 <= 02b6d7fa
     282  1.1 0x00000130             t1 <= 00000001
     283  1.1 0x00000134               
     288  1.2 0x00000048             fp <= db61e360
     289  1.2 0x0000004c             s1 <= 0bcc11d4
     290  1.2 0x00000050             s2 <= a8aa92a6
     291  1.2 0x00000054             s3 <= 000ca9e1
     292  1.2 0x00000058             s4 <= 803c199d
     293  1.2 0x0000005c             s5 <= 67cda020
     294  1.2 0x00000060             fp <= e72df534
     295  1.2 0x00000064             s2 <= c17c9d72
     296  1.2 0x00000068             s3 <= e7215cd5
     297  1.2 0x0000006c             s4 <= 676a0ed1
     298  1.2 0x00000070             s5 <= 809faaec
     299  1.2 0x00000074             fp <= f2fa0708
     300  1.2 0x00000078             s2 <= 317d6996
     301  1.2 0x0000007c             s3 <= 15db5bdd
     302  1.2 0x00000080             s4 <= 5a6415d9
     303  1.1 0x00000084             s5 <= 725a5c1c
     304  1.1 0x00000088             fp <= 0000038f
     306  1.2 0x0000008c             s2 <= 317d6607
     307  1.2 0x00000090             s3 <= 15db5852
     308  1.2 0x00000094             s4 <= 5a641968
     309  1.1 0x00000098             s5 <= 725a588d
     310  1.1 0x0000009c             fp <= 0000038f
     312  1.2 0x000000a0             s2 <= ce829d88
     313  1.2 0x000000a4             s3 <= 15db5bdd
     314  1.2 0x000000a8             s4 <= 5a641cf7
     315  1.1 0x000000ac             s5 <= 8da5ab02
     316  1.1 0x000000b0             fp <= 0bcc1563
     317  1.1 0x000000b4             fp <= 3d4977db
     318  1.1 0x000000b8             s3 <= 28922c06
     319  1.1 0x000000bc             s6 <= 491589af
     320  1.1 0x000000c0             s6 <= 7a92ec27
     321  1.1 0x000000c4             s3 <= 5200c021
     322  1.1 0x000000c8             fp <= 491589af
     323  1.1 0x000000cc             fp <= 7a92ec27
     324  1.1 0x000000d0             fp <= d4f7091e
     325  1.1 0x000000d4             s3 <= 86f7c93f
     326  1.1 0x000000d8             fp <= e0c31af2
     327  1.1 0x000000dc             fp <= 12407d6a
     328  1.1 0x000000e0             fp <= 6ca49a61
     329  1.1 0x000000e4             s3 <= ea53535e
     330  1.1 0x000000e8             s4 <= 0000038f
     332  1.1 0x000000ec             s1 <= 0bcc1563
     333  1.1 0x000000f0             s2 <= ce8299f9
     334  1.1 0x000000f4             s3 <= ea5350d1
     335  1.1 0x000000f8             s4 <= 0000038f
     337  1.1 0x000000fc             s1 <= 0bcc18f2
     338  1.1 0x00000100             s2 <= 317d6996
     339  1.1 0x00000104             s3 <= ea53535e
     340  1.1 0x00000108             s5 <= 0000038f
     341  1.1 0x0000010c             t0 <= 00000000
     342  1.1 0x00000110             s1 <= 0bcc1c81
     343  1.1 0x00000114             s2 <= 317d6607
     344  1.1 0x00000118             s3 <= ea5350d1
     345  1.1 0x0000011c             s5 <= 0000038f
     346  1.1 0x00000120             t0 <= 00000000
     347  1.1 0x00000124             s1 <= 0bcc2010
     348  1.1 0x00000128             s2 <= ce829d88
     349  1.1 0x0000012c             s3 <= ea53535e
     350  1.1 0x00000130             t1 <= 00000002
     351  1.1 0x00000134               
     352  1.1 0x00000048             fp <= 9c3ad880
     353  1.1 0x0000004c             s1 <= 9020eff0
     354  1.1 0x00000050             s2 <= de85ab82
     355  1.1 0x00000054             s3 <= 000ca9e1
     356  1.1 0x00000058             s4 <= 30d65ec9
     357  1.1 0x0000005c             s5 <= 858cfb80
     358  1.1 0x00000060             fp <= 2c5bc870
     359  1.1 0x00000064             s2 <= b229e312
     360  1.1 0x00000068             s3 <= 2c576191
     361  1.1 0x0000006c             s4 <= 5d322739
     362  1.1 0x00000070             s5 <= 59313310
     363  1.1 0x00000074             fp <= bc7cb860
     364  1.1 0x00000078             s2 <= 0a52d54e
     365  1.1 0x0000007c             s3 <= 902bd9f1
     366  1.1 0x00000080             s4 <= 19aedf99
     367  1.1 0x00000084             s5 <= 634b8550
     368  1.1 0x00000088             fp <= 0000038f
     370  1.1 0x0000008c             s2 <= 0a52d1bf
     371  1.1 0x00000090             s3 <= 902bda7e
     372  1.1 0x00000094             s4 <= 19aee328
     373  1.1 0x00000098             s5 <= 634b81c1
     374  1.1 0x0000009c             fp <= 0000038f
     376  1.1 0x000000a0             s2 <= f5ad31d0
     377  1.1 0x000000a4             s3 <= 902bd9f1
     378  1.1 0x000000a8             s4 <= 19aee6b7
     379  1.1 0x000000ac             s5 <= 9cb481ce
     380  1.1 0x000000b0             fp <= 9020f37f
     381  1.1 0x000000b4             fp <= 9a73c1af
     382  1.1 0x000000b8             s3 <= 0a58185e
     383  1.1 0x000000bc             s6 <= 2a94b19f
     384  1.1 0x000000c0             s6 <= 34e77fcf
     385  1.1 0x000000c4             s3 <= 3ebf6791
     386  1.1 0x000000c8             fp <= 2a94b19f
     387  1.1 0x000000cc             fp <= 34e77fcf
     388  1.1 0x000000d0             fp <= 4e966686
     389  1.1 0x000000d4             s3 <= 70290117
     390  1.1 0x000000d8             fp <= deb75676
     391  1.1 0x000000dc             fp <= e90a24a6
     392  1.1 0x000000e0             fp <= 02b90b5d
     393  1.1 0x000000e4             s3 <= 72900a4a
     394  1.1 0x000000e8             s4 <= 0000038f
     396  1.1 0x000000ec             s1 <= 9020f37f
     397  1.1 0x000000f0             s2 <= f5ad2e41
     398  1.1 0x000000f4             s3 <= 729009c5
     399  1.1 0x000000f8             s4 <= 0000038f
     401  1.1 0x000000fc             s1 <= 9020f70e
     402  1.1 0x00000100             s2 <= 0a52d54e
     403  1.1 0x00000104             s3 <= 72900a4a
     404  1.1 0x00000108             s5 <= 0000038f
     405  1.1 0x0000010c             t0 <= 00000000
     406  1.1 0x00000110             s1 <= 9020fa9d
     407  1.1 0x00000114             s2 <= 0a52d1bf
     408  1.1 0x00000118             s3 <= 729009c5
     409  1.1 0x0000011c             s5 <= 0000038f
     410  1.1 0x00000120             t0 <= 00000000
     411  1.1 0x00000124             s1 <= 9020fe2c
     412  1.1 0x00000128             s2 <= f5ad31d0
     413  1.1 0x0000012c             s3 <= 72900a4a
     414  1.1 0x00000130             t1 <= 00000003
     415  1.1 0x00000134               
     416  1.1 0x00000048             fp <= 4b30efc0
     417  1.1 0x0000004c             s1 <= 6d028620
     418  1.1 0x00000050             s2 <= ae949d56
     419  1.1 0x00000054             s3 <= 000ca9e1
     420  1.1 0x00000058             s4 <= 43cfd1a1
     421  1.1 0x0000005c             s5 <= 69c21c40
     422  1.1 0x00000060             fp <= b83375e0
     423  1.1 0x00000064             s2 <= f6612776
     424  1.1 0x00000068             s3 <= b83fdc01
     425  1.1 0x0000006c             s4 <= fc034781
     426  1.1 0x00000070             s5 <= b18ea660
     427  1.1 0x00000074             fp <= 2535fc00
     428  1.1 0x00000078             s2 <= 2ed4d48a
     429  1.1 0x0000007c             s3 <= 9d0a2001
     430  1.1 0x00000080             s4 <= 21394381
     431  1.1 0x00000084             s5 <= 73a755a0
     432  1.1 0x00000088             fp <= 0000038f
     434  1.1 0x0000008c             s2 <= 2ed4d0fb
     435  1.1 0x00000090             s3 <= 9d0a238e
     436  1.1 0x00000094             s4 <= 21394710
     437  1.1 0x00000098             s5 <= 73a75211
     438  1.1 0x0000009c             fp <= 0000038f
     440  1.1 0x000000a0             s2 <= d12b3294
     441  1.1 0x000000a4             s3 <= 9d0a2001
     442  1.1 0x000000a8             s4 <= 21394a9f
     443  1.1 0x000000ac             s5 <= 8c58b17e
     444  1.1 0x000000b0             fp <= 6d0289af
     445  1.1 0x000000b4             fp <= 9bd7571b
     446  1.1 0x000000b8             s3 <= 06dd771a
     447  1.1 0x000000bc             s6 <= 08d9dd3b
     448  1.1 0x000000c0             s6 <= 37aeaaa7
     449  1.1 0x000000c4             s3 <= 3173ddbd
     450  1.1 0x000000c8             fp <= 08d9dd3b
     451  1.1 0x000000cc             fp <= 37aeaaa7
     452  1.1 0x000000d0             fp <= 58e7f546
     453  1.1 0x000000d4             s3 <= 699428fb
     454  1.1 0x000000d8             fp <= c5ea7b66
     455  1.1 0x000000dc             fp <= f4bf48d2
     456  1.1 0x000000e0             fp <= 15f89371
     457  1.1 0x000000e4             s3 <= 7c6cbb8a
     458  1.1 0x000000e8             s4 <= 0000038f
     460  1.1 0x000000ec             s1 <= 6d0289af
     461  1.1 0x000000f0             s2 <= d12b2f05
     462  1.1 0x000000f4             s3 <= 7c6cb805
     463  1.1 0x000000f8             s4 <= 0000038f
     465  1.1 0x000000fc             s1 <= 6d028d3e
     466  1.1 0x00000100             s2 <= 2ed4d48a
     467  1.1 0x00000104             s3 <= 7c6cbb8a
     468  1.1 0x00000108             s5 <= 0000038f
     469  1.1 0x0000010c             t0 <= 00000000
     470  1.1 0x00000110             s1 <= 6d0290cd
     471  1.1 0x00000114             s2 <= 2ed4d0fb
     472  1.1 0x00000118             s3 <= 7c6cb805
     473  1.1 0x0000011c             s5 <= 0000038f
     474  1.1 0x00000120             t0 <= 00000000
     475  1.1 0x00000124             s1 <= 6d02945c
     476  1.1 0x00000128             s2 <= d12b3294
     477  1.1 0x0000012c             s3 <= 7c6cbb8a
     478  1.1 0x00000130             t1 <= 00000004
     479  1.1 0x00000134               
     480  1.1 0x00000048             fp <= 8debbd30
     481  1.1 0x0000004c             s1 <= 55ab5fc8
     482  1.1 0x00000050             s2 <= c6ef6016
     483  1.1 0x00000054             s3 <= 000ca9e1
     484  1.1 0x00000058             s4 <= 26914849
     485  1.1 0x0000005c             s5 <= 070a4a50
     486  1.1 0x00000060             fp <= e3971cf8
     487  1.1 0x00000064             s2 <= e358431e
     488  1.1 0x00000068             s3 <= e39bb519
     489  1.1 0x0000006c             s4 <= 0a286541
     490  1.1 0x00000070             s5 <= 23732d58
     491  1.1 0x00000074             fp <= 39427cc0
     492  1.1 0x00000078             s2 <= 55ea39a2
     493  1.1 0x0000007c             s3 <= dad9c9d9
     494  1.1 0x00000080             s4 <= 436ae201
     495  1.1 0x00000084             s5 <= 15cf4f68
     496  1.1 0x00000088             fp <= 0000038f
     498  1.1 0x0000008c             s2 <= 55ea3613
     499  1.1 0x00000090             s3 <= dad9ca56
     500  1.1 0x00000094             s4 <= 436ae590
     501  1.1 0x00000098             s5 <= 15cf4bd9
     502  1.1 0x0000009c             fp <= 0000038f
     504  1.1 0x000000a0             s2 <= aa15cd7c
     505  1.1 0x000000a4             s3 <= dad9c9d9
     506  1.1 0x000000a8             s4 <= 436ae91f
     507  1.1 0x000000ac             s5 <= ea30b7b6
     508  1.1 0x000000b0             fp <= 55ab6357
     509  1.1 0x000000b4             fp <= ab9595db
     510  1.1 0x000000b8             s3 <= 714c5c02
     511  1.1 0x000000bc             s6 <= 0140f5a3
     512  1.1 0x000000c0             s6 <= 572b2827
     513  1.1 0x000000c4             s3 <= 26677425
     514  1.1 0x000000c8             fp <= 0140f5a3
     515  1.1 0x000000cc             fp <= 572b2827
     516  1.1 0x000000d0             fp <= 9a961146
     517  1.1 0x000000d4             s3 <= bcf16563
     518  1.1 0x000000d8             fp <= f041710e
     519  1.1 0x000000dc             fp <= 462ba392
     520  1.1 0x000000e0             fp <= 89968cb1
     521  1.1 0x000000e4             s3 <= 3567e9d2
     522  1.1 0x000000e8             s4 <= 0000038f
     524  1.1 0x000000ec             s1 <= 55ab6357
     525  1.1 0x000000f0             s2 <= aa15c9ed
     526  1.1 0x000000f4             s3 <= 3567ea5d
     527  1.1 0x000000f8             s4 <= 0000038f
     529  1.1 0x000000fc             s1 <= 55ab66e6
     530  1.1 0x00000100             s2 <= 55ea39a2
     531  1.1 0x00000104             s3 <= 3567e9d2
     532  1.1 0x00000108             s5 <= 0000038f
     533  1.1 0x0000010c             t0 <= 00000000
     534  1.1 0x00000110             s1 <= 55ab6a75
     535  1.1 0x00000114             s2 <= 55ea3613
     536  1.1 0x00000118             s3 <= 3567ea5d
     537  1.1 0x0000011c             s5 <= 0000038f
     538  1.1 0x00000120             t0 <= 00000000
     539  1.1 0x00000124             s1 <= 55ab6e04
     540  1.1 0x00000128             s2 <= aa15cd7c
     541  1.1 0x0000012c             s3 <= 3567e9d2
     542  1.1 0x00000130             t1 <= 00000005
     543  1.1 0x00000134               
     544  1.1 0x00000048             fp <= 74767df0
     545  1.1 0x0000004c             s1 <= b6cc6bb8
     546  1.1 0x00000050             s2 <= 0cc9124e
     547  1.1 0x00000054             s3 <= 000ca9e1
     548  1.1 0x00000058             s4 <= 3293e2c9
     549  1.1 0x0000005c             s5 <= f90aaf90
     550  1.1 0x00000060             fp <= 2b42e9a8
     551  1.1 0x00000064             s2 <= e18628a6
     552  1.1 0x00000068             s3 <= 2b4e4049
     553  1.1 0x0000006c             s4 <= 5dd6cc71
     554  1.1 0x00000070             s5 <= cdc7c5e8
     555  1.1 0x00000074             fp <= e20f5560
     556  1.1 0x00000078             s2 <= 00892cba
     557  1.1 0x0000007c             s3 <= c9411529
     558  1.1 0x00000080             s4 <= 3fe621d1
     559  1.1 0x00000084             s5 <= 14478f78
     560  1.1 0x00000088             fp <= 0000038f
     562  1.1 0x0000008c             s2 <= 0089292b
     563  1.1 0x00000090             s3 <= c94116a6
     564  1.1 0x00000094             s4 <= 3fe62560
     565  1.1 0x00000098             s5 <= 14478be9
     566  1.1 0x0000009c             fp <= 0000038f
     568  1.1 0x000000a0             s2 <= ff76da64
     569  1.1 0x000000a4             s3 <= c9411529
     570  1.1 0x000000a8             s4 <= 3fe628ef
     571  1.1 0x000000ac             s5 <= ebb877a6
     572  1.1 0x000000b0             fp <= b6cc6f47
     573  1.1 0x000000b4             fp <= b75594e3
     574  1.1 0x000000b8             s3 <= 7e1481ca
     575  1.1 0x000000bc             s6 <= 6e22009b
     576  1.1 0x000000c0             s6 <= 6eab2637
     577  1.1 0x000000c4             s3 <= 10bfa7fd
     578  1.1 0x000000c8             fp <= 6e22009b
     579  1.1 0x000000cc             fp <= 6eab2637
     580  1.1 0x000000d0             fp <= ae914f26
     581  1.1 0x000000d4             s3 <= be2ee8db
     582  1.1 0x000000d8             fp <= 655dbade
     583  1.1 0x000000dc             fp <= 65e6e07a
     584  1.1 0x000000e0             fp <= a5cd0969
     585  1.1 0x000000e4             s3 <= 1be3e1b2
     586  1.1 0x000000e8             s4 <= 0000038f
     588  1.1 0x000000ec             s1 <= b6cc6f47
     589  1.1 0x000000f0             s2 <= ff76d6d5
     590  1.1 0x000000f4             s3 <= 1be3e23d
     591  1.1 0x000000f8             s4 <= 0000038f
     593  1.1 0x000000fc             s1 <= b6cc72d6
     594  1.1 0x00000100             s2 <= 00892cba
     595  1.1 0x00000104             s3 <= 1be3e1b2
     596  1.1 0x00000108             s5 <= 0000038f
     597  1.1 0x0000010c             t0 <= 00000000
     598  1.1 0x00000110             s1 <= b6cc7665
     599  1.1 0x00000114             s2 <= 0089292b
     600  1.1 0x00000118             s3 <= 1be3e23d
     601  1.1 0x0000011c             s5 <= 0000038f
     602  1.1 0x00000120             t0 <= 00000000
     603  1.1 0x00000124             s1 <= b6cc79f4
     604  1.1 0x00000128             s2 <= ff76da64
     605  1.1 0x0000012c             s3 <= 1be3e1b2
     606  1.1 0x00000130             t1 <= 00000006
     607  1.1 0x00000134               
     608  1.1 0x00000048             fp <= ca316b50
     609  1.1 0x0000004c             s1 <= 4941bd88
     610  1.1 0x00000050             s2 <= 3ff0286e
     611  1.1 0x00000054             s3 <= 000ca9e1
     612  1.1 0x00000058             s4 <= d30cfdb9
     613  1.1 0x0000005c             s5 <= d4fbee30
     614  1.1 0x00000060             fp <= 137328d8
     615  1.1 0x00000064             s2 <= 2c7cff96
     616  1.0 0x00000068             s3 <= 137f8139
     617  1.0 0x0000006c             s4 <= e6802691
     618  1.0 0x00000070             s5 <= c188c558
     619  1.0 0x00000074             fp <= 5cb4e660
     620  1.0 0x00000078             s2 <= 3037e6ca
     621  1.0 0x0000007c             s3 <= 4fcb6759
     622  1.0 0x00000080             s4 <= 43350cf1
     623  1.0 0x00000084             s5 <= 9b2c2108
     624  1.0 0x00000088             fp <= 0000038f
     626  1.1 0x0000008c             s2 <= 3037e33b
     627  1.0 0x00000090             s3 <= 4fcb64d6
     628  1.0 0x00000094             s4 <= 43351080
     629  1.0 0x00000098             s5 <= 9b2c1d79
     630  1.0 0x0000009c             fp <= 0000038f
     632  1.1 0x000000a0             s2 <= cfc82054
     633  1.1 0x000000a4             s3 <= 4fcb6759
     634  1.1 0x000000a8             s4 <= 4335140f
     635  1.1 0x000000ac             s5 <= 64d3e616
     636  1.1 0x000000b0             fp <= 4941c117
     637  1.1 0x000000b4             fp <= 7979a0c3
     638  1.0 0x000000b8             s3 <= 36b2c79a
     639  1.0 0x000000bc             s6 <= c2bb5e4b
     640  1.0 0x000000c0             s6 <= f2f33df7
     641  1.0 0x000000c4             s3 <= c441fa6d
     642  1.0 0x000000c8             fp <= c2bb5e4b
     643  1.0 0x000000cc             fp <= f2f33df7
     644  1.0 0x000000d0             fp <= 36285206
     645  1.0 0x000000d4             s3 <= f269a86b
     646  1.0 0x000000d8             fp <= 7f6a0f8e
     647  1.0 0x000000dc             fp <= afa1ef3a
     648  1.0 0x000000e0             fp <= f2d70349
     649  1.0 0x000000e4             s3 <= 00beab22
     650  1.0 0x000000e8             s4 <= 0000038f
     652  1.0 0x000000ec             s1 <= 4941c117
     653  1.0 0x000000f0             s2 <= cfc81cc5
     654  1.0 0x000000f4             s3 <= 00bea8ad
     655  1.0 0x000000f8             s4 <= 0000038f
     657  1.1 0x000000fc             s1 <= 4941c4a6
     658  1.1 0x00000100             s2 <= 3037e6ca
     659  1.1 0x00000104             s3 <= 00beab22
     660  1.0 0x00000108             s5 <= 0000038f
     661  1.0 0x0000010c             t0 <= 00000000
     662  1.0 0x00000110             s1 <= 4941c835
     663  1.0 0x00000114             s2 <= 3037e33b
     664  1.0 0x00000118             s3 <= 00bea8ad
     665  1.0 0x0000011c             s5 <= 0000038f
     666  1.0 0x00000120             t0 <= 00000000
     667  1.0 0x00000124             s1 <= 4941cbc4
     668  1.0 0x00000128             s2 <= cfc82054
     669  1.0 0x0000012c             s3 <= 00beab22
     670  1.0 0x00000130             t1 <= 00000007
     671  1.0 0x00000134               
     672  1.0 0x00000048             fp <= f02f5c50
     673  1.0 0x0000004c             s1 <= 44846728
     674  1.0 0x00000050             s2 <= a682fdfe
     675  1.0 0x00000054             s3 <= 000ca9e1
     676  1.0 0x00000058             s4 <= 8f9981f9
     677  1.0 0x0000005c             s5 <= 46a12130
     678  1.0 0x00000060             fp <= 34b3c378
     679  1.0 0x00000064             s2 <= 71cf3a86
     680  1.0 0x00000068             s3 <= 34bf6a99
     681  1.0 0x0000006c             s4 <= c44d4571
     682  1.0 0x00000070             s5 <= 11ed5db8
     683  1.0 0x00000074             fp <= 79382aa0
     684  1.0 0x00000078             s2 <= 0768f01a
     685  1.0 0x0000007c             s3 <= 4d874039
     686  1.0 0x00000080             s4 <= 3d857011
     687  1.0 0x00000084             s5 <= 674acce8
     688  1.0 0x00000088             fp <= 0000038f
     690  1.0 0x0000008c             s2 <= 0768ec8b
     691  1.0 0x00000090             s3 <= 4d8743b6
     692  1.0 0x00000094             s4 <= 3d8573a0
     693  1.0 0x00000098             s5 <= 674ac959
     694  1.0 0x0000009c             fp <= 0000038f
     696  1.0 0x000000a0             s2 <= f8971704
     697  1.0 0x000000a4             s3 <= 4d874039
     698  1.0 0x000000a8             s4 <= 3d85772f
     699  1.0 0x000000ac             s5 <= 98b53a36
     700  1.0 0x000000b0             fp <= 44846ab7
     701  1.0 0x000000b4             fp <= 4bed53b3
     702  1.0 0x000000b8             s3 <= 066a138a
     703  1.0 0x000000bc             s6 <= 9071badb
     704  1.0 0x000000c0             s6 <= 97daa3d7
     705  1.0 0x000000c4             s3 <= 91b0b05d
     706  1.0 0x000000c8             fp <= 9071badb
     707  1.0 0x000000cc             fp <= 97daa3d7
     708  1.0 0x000000d0             fp <= d5601b06
     709  1.0 0x000000d4             s3 <= 44d0ab5b
     710  1.0 0x000000d8             fp <= 19e4822e
     711  1.0 0x000000dc             fp <= 214d6b2a
     712  1.0 0x000000e0             fp <= 5ed2e259
     713  1.0 0x000000e4             s3 <= 1a024902
     714  1.0 0x000000e8             s4 <= 0000038f
     716  1.0 0x000000ec             s1 <= 44846ab7
     717  1.0 0x000000f0             s2 <= f8971375
     718  1.0 0x000000f4             s3 <= 1a024a8d
     719  1.0 0x000000f8             s4 <= 0000038f
     721  1.0 0x000000fc             s1 <= 44846e46
     722  1.0 0x00000100             s2 <= 0768f01a
     723  1.0 0x00000104             s3 <= 1a024902
     724  1.0 0x00000108             s5 <= 0000038f
     725  1.0 0x0000010c             t0 <= 00000000
     726  1.0 0x00000110             s1 <= 448471d5
     727  1.0 0x00000114             s2 <= 0768ec8b
     728  1.0 0x00000118             s3 <= 1a024a8d
     729  1.0 0x0000011c             s5 <= 0000038f
     730  1.0 0x00000120             t0 <= 00000000
     731  1.0 0x00000124             s1 <= 44847564
     732  1.0 0x00000128             s2 <= f8971704
     733  1.0 0x0000012c             s3 <= 1a024902
     734  1.0 0x00000130             t1 <= 00000008
     735  1.0 0x00000134               
     736  1.0 0x00000048             fp <= 1699d190
     737  1.0 0x0000004c             s1 <= 9cc65208
     738  1.0 0x00000050             s2 <= 8e21ce1e
     739  1.0 0x00000054             s3 <= 000ca9e1
     740  1.0 0x00000058             s4 <= 630d0a19
     741  1.0 0x0000005c             s5 <= 503daff0
     742  1.0 0x00000060             fp <= b3602398
     743  1.0 0x00000064             s2 <= dac1aa86
     744  1.0 0x00000068             s3 <= b36c8a79
     745  1.0 0x0000006c             s4 <= 166d2db1
     746  1.0 0x00000070             s5 <= 9cdd8c58
     747  1.0 0x00000074             fp <= 502675a0
     748  1.0 0x00000078             s2 <= 7564cb1a
     749  1.0 0x0000007c             s3 <= e34affd9
     750  1.0 0x00000080             s4 <= 6693a351
     751  1.0 0x00000084             s5 <= b348e948
     752  1.0 0x00000088             fp <= 0000038f
     754  1.0 0x0000008c             s2 <= 7564c78b
     755  1.0 0x00000090             s3 <= e34afc56
     756  1.0 0x00000094             s4 <= 6693a6e0
     757  1.0 0x00000098             s5 <= b348e5b9
     758  1.0 0x0000009c             fp <= 0000038f
     760  1.0 0x000000a0             s2 <= 8a9b3c04
     761  1.0 0x000000a4             s3 <= e34affd9
     762  1.0 0x000000a8             s4 <= 6693aa6f
     763  1.0 0x000000ac             s5 <= 4cb71dd6
     764  1.0 0x000000b0             fp <= 9cc65597
     765  1.0 0x000000b4             fp <= 122b1993
     766  1.0 0x000000b8             s3 <= f161e64a
     767  1.0 0x000000bc             s6 <= aef16b9b
     768  1.0 0x000000c0             s6 <= 24562f97
     769  1.0 0x000000c4             s3 <= d537c9dd
     770  1.0 0x000000c8             fp <= aef16b9b
     771  1.0 0x000000cc             fp <= 24562f97
     772  1.0 0x000000d0             fp <= 8ae9da06
     773  1.0 0x000000d4             s3 <= 5fde13db
     774  1.0 0x000000d8             fp <= 27b02c0e
     775  1.0 0x000000dc             fp <= 9d14f00a
     776  1.0 0x000000e0             fp <= 03a89a79
     777  1.0 0x000000e4             s3 <= 5c7689a2
     778  1.0 0x000000e8             s4 <= 0000038f
     780  1.0 0x000000ec             s1 <= 9cc65597
     781  1.0 0x000000f0             s2 <= 8a9b3875
     782  1.0 0x000000f4             s3 <= 5c768a2d
     783  1.0 0x000000f8             s4 <= 0000038f
     785  1.0 0x000000fc             s1 <= 9cc65926
     786  1.0 0x00000100             s2 <= 7564cb1a
     787  1.0 0x00000104             s3 <= 5c7689a2
     788  1.0 0x00000108             s5 <= 0000038f
     789  1.0 0x0000010c             t0 <= 00000000
     790  1.0 0x00000110             s1 <= 9cc65cb5
     791  1.0 0x00000114             s2 <= 7564c78b
     792  1.0 0x00000118             s3 <= 5c768a2d
     793  1.0 0x0000011c             s5 <= 0000038f
     794  1.0 0x00000120             t0 <= 00000000
     795  1.0 0x00000124             s1 <= 9cc66044
     796  1.0 0x00000128             s2 <= 8a9b3c04
     797  1.0 0x0000012c             s3 <= 5c7689a2
     798  1.0 0x00000130             t1 <= 00000009
     799  1.0 0x00000134               
     800  1.0 0x00000048             fp <= e2d57110
     801  1.0 0x0000004c             s1 <= e3321e88
     802  1.0 0x00000050             s2 <= 09d3c77e
     803  1.0 0x00000054             s3 <= 000ca9e1
     804  1.0 0x00000058             s4 <= 4eb35a59
     805  1.0 0x0000005c             s5 <= 3707a070
     806  1.0 0x00000060             fp <= c6078f98
     807  1.0 0x00000064             s2 <= 43cc37e6
     808  1.0 0x00000068             s3 <= c60b2679
     809  1.0 0x0000006c             s4 <= 14bae9f1
     810  1.0 0x00000070             s5 <= 710010d8
     811  1.0 0x00000074             fp <= a939ae20
     812  1.0 0x00000078             s2 <= 656d763a
     813  1.0 0x0000007c             s3 <= 6f328859
     814  1.0 0x00000080             s4 <= bdf49811
     815  1.0 0x00000084             s5 <= 38399d48
     816  1.0 0x00000088             fp <= 0000038f
     818  1.0 0x0000008c             s2 <= 656d72ab
     819  1.0 0x00000090             s3 <= 6f328bd6
     820  1.0 0x00000094             s4 <= bdf49ba0
     821  1.0 0x00000098             s5 <= 383999b9
     822  1.0 0x0000009c             fp <= 0000038f
     824  1.0 0x000000a0             s2 <= 9a9290e4
     825  1.0 0x000000a4             s3 <= 6f328859
     826  1.0 0x000000a8             s4 <= bdf49f2f
     827  1.0 0x000000ac             s5 <= c7c669d6
     828  1.0 0x000000b0             fp <= e3322217
     829  1.0 0x000000b4             fp <= 489f9133
     830  1.0 0x000000b8             s3 <= 27ad196a
     831  1.0 0x000000bc             s6 <= 2bd1afbb
     832  1.0 0x000000c0             s6 <= 913f1ed7
     833  1.0 0x000000c4             s3 <= b69207bd
     834  1.0 0x000000c8             fp <= 2bd1afbb
     835  1.0 0x000000cc             fp <= 913f1ed7
     836  1.0 0x000000d0             fp <= 4f33be06
     837  1.0 0x000000d4             s3 <= f9a1b9bb
     838  1.0 0x000000d8             fp <= 3265dc8e
     839  1.0 0x000000dc             fp <= 97d34baa
     840  1.0 0x000000e0             fp <= 55c7ead9
     841  1.0 0x000000e4             s3 <= ac665362
     842  1.0 0x000000e8             s4 <= 0000038f
     844  1.0 0x000000ec             s1 <= e3322217
     845  1.0 0x000000f0             s2 <= 9a928d55
     846  1.0 0x000000f4             s3 <= ac6650ed
     847  1.0 0x000000f8             s4 <= 0000038f
     849  1.0 0x000000fc             s1 <= e33225a6
     850  1.0 0x00000100             s2 <= 656d763a
     851  1.0 0x00000104             s3 <= ac665362
     852  1.0 0x00000108             s5 <= 0000038f
     853  1.0 0x0000010c             t0 <= 00000000
     854  1.0 0x00000110             s1 <= e3322935
     855  1.0 0x00000114             s2 <= 656d72ab
     856  1.0 0x00000118             s3 <= ac6650ed
     857  1.0 0x0000011c             s5 <= 0000038f
     858  1.0 0x00000120             t0 <= 00000000
     859  1.0 0x00000124             s1 <= e3322cc4
     860  1.0 0x00000128             s2 <= 9a9290e4
     861  1.0 0x0000012c             s3 <= ac665362
     862  1.0 0x00000130             t1 <= 0000000a
     863  1.0 0x00000134               
     868  1.0 0x00000138             sp <= 00002ffc
     869  1.0 0x0000013c               
     874  1.1 0x00000010               
$finish called at time : 20208666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 8794.797 ; gain = 0.000 ; free physical = 1365 ; free virtual = 18480
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 8794.797 ; gain = 0.000 ; free physical = 1365 ; free virtual = 18480
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 8794.797 ; gain = 0.000 ; free physical = 1365 ; free virtual = 18480
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 30 16:06:55 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 16:06:55 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 551 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.38 . Memory (MB): peak = 8825.363 ; gain = 0.000 ; free physical = 1336 ; free virtual = 18438
Restored from archive | CPU: 0.400000 secs | Memory: 8.026108 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.38 . Memory (MB): peak = 8825.363 ; gain = 0.000 ; free physical = 1336 ; free virtual = 18438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8825.363 ; gain = 0.000 ; free physical = 1337 ; free virtual = 18439
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
WARNING: [IP_Flow 19-2162] IP 'rv32im_alu_0' is locked:
* IP definition 'rv32im_alu_v1_0 (1.0)' for IP 'rv32im_alu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8852.371 ; gain = 0.000 ; free physical = 1187 ; free virtual = 18274
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v:14]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
INFO: [Synth 8-6157] synthesizing module 'ssd_driver' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v:23]
	Parameter BLANK bound to: 7'b0000000 
	Parameter ZERO bound to: 7'b0111111 
	Parameter ONE bound to: 7'b0000110 
	Parameter TWO bound to: 7'b1011011 
	Parameter THREE bound to: 7'b1001111 
	Parameter FOUR bound to: 7'b1100110 
	Parameter FIVE bound to: 7'b1101101 
	Parameter SIX bound to: 7'b1111101 
	Parameter SEVEN bound to: 7'b0000111 
	Parameter EIGHT bound to: 7'b1111111 
	Parameter NINE bound to: 7'b1101111 
	Parameter DASH bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'ssd_driver' (1#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'resync' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v:25]
INFO: [Synth 8-6155] done synthesizing module 'resync' (2#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v:25]
INFO: [Synth 8-6157] synthesizing module 'cpu_clock_gen' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/.Xil/Vivado-8248-romoren.inf.ed.ac.uk/realtime/cpu_clock_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_clock_gen' (3#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/.Xil/Vivado-8248-romoren.inf.ed.ac.uk/realtime/cpu_clock_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'video_clock_gen' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/.Xil/Vivado-8248-romoren.inf.ed.ac.uk/realtime/video_clock_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_clock_gen' (4#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/.Xil/Vivado-8248-romoren.inf.ed.ac.uk/realtime/video_clock_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v:20]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v:20]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
INFO: [Synth 8-3876] $readmem data file 'deps_test.hex' is read successfully [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v:92]
INFO: [Synth 8-6157] synthesizing module 'branch_predictor' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v:18]
	Parameter BC_SIZE bound to: 8 - type: integer 
	Parameter BC_ASSOC bound to: 1 - type: integer 
	Parameter PS_SIZE bound to: 8 - type: integer 
	Parameter RAS_SIZE bound to: 3 - type: integer 
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter PC_PS_ADDR_LB bound to: 2 - type: integer 
	Parameter PC_PS_ADDR_UB bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'branch_cache' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v:20]
	Parameter BC_SIZE bound to: 8 - type: integer 
	Parameter BC_ASSOC bound to: 1 - type: integer 
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter BC_ENTRIES bound to: 256 - type: integer 
	Parameter BC_MAX_ENTRY bound to: 255 - type: integer 
	Parameter BC_IDX_UB bound to: 7 - type: integer 
	Parameter BC_IDX_LB bound to: 0 - type: integer 
	Parameter BC_TAG_BITS bound to: 23 - type: integer 
	Parameter PC_BC_TAG_UB bound to: 31 - type: integer 
	Parameter PC_BC_TAG_LB bound to: 9 - type: integer 
	Parameter PC_BC_IDX_LB bound to: 1 - type: integer 
	Parameter PC_BC_IDX_UB bound to: 8 - type: integer 
	Parameter BC_TGT_BITS bound to: 31 - type: integer 
	Parameter BC_TYPE_BITS bound to: 3 - type: integer 
	Parameter BC_ENTRY_BITS bound to: 57 - type: integer 
	Parameter BC_ENTRY_UB bound to: 56 - type: integer 
	Parameter BC_TYP_LB bound to: 0 - type: integer 
	Parameter BC_TYP_UB bound to: 2 - type: integer 
	Parameter BC_TAG_LB bound to: 3 - type: integer 
	Parameter BC_TAG_UB bound to: 25 - type: integer 
	Parameter BC_TGT_LB bound to: 26 - type: integer 
	Parameter BC_TGT_UB bound to: 56 - type: integer 
	Parameter PC_IDX_LB bound to: 1 - type: integer 
	Parameter PC_IDX_UB bound to: 8 - type: integer 
	Parameter PC_TGT_LB bound to: 1 - type: integer 
	Parameter PC_TGT_UB bound to: 31 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v:89]
INFO: [Synth 8-6155] done synthesizing module 'branch_cache' (5#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v:20]
INFO: [Synth 8-6157] synthesizing module 'predictor_state' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v:18]
	Parameter PS_SIZE bound to: 8 - type: integer 
	Parameter PS_ENTRIES bound to: 256 - type: integer 
	Parameter PS_MAX_ENTRY bound to: 255 - type: integer 
	Parameter PS_IDX_UB bound to: 7 - type: integer 
	Parameter PRED_STRONG_NT bound to: 2'b00 
	Parameter PRED_WEAK_NT bound to: 2'b01 
	Parameter PRED_WEAK_T bound to: 2'b10 
	Parameter PRED_STRONG_T bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v:53]
INFO: [Synth 8-6155] done synthesizing module 'predictor_state' (6#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v:18]
INFO: [Synth 8-6157] synthesizing module 'ras' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v:18]
	Parameter RAS_SIZE bound to: 3 - type: integer 
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter RAS_ENTRIES bound to: 8 - type: integer 
	Parameter RAS_MAX bound to: 7 - type: integer 
	Parameter RAS_E_BITS bound to: 31 - type: integer 
	Parameter RAS_E_UB bound to: 31 - type: integer 
	Parameter RAS_E_LB bound to: 1 - type: integer 
	Parameter RAS_IX_UB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ras' (7#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v:18]
INFO: [Synth 8-6155] done synthesizing module 'branch_predictor' (8#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v:18]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (9#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v:20]
INFO: [Synth 8-6157] synthesizing module 'exec_unit' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:20]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
INFO: [Synth 8-6157] synthesizing module 'decoder' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v:20]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter I_IMM_EXT bound to: 21 - type: integer 
	Parameter S_IMM_EXT bound to: 21 - type: integer 
	Parameter B_IMM_EXT bound to: 20 - type: integer 
	Parameter J_IMM_EXT bound to: 12 - type: integer 
	Parameter C_IMM_EXT bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (10#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v:20]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v:21]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (11#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v:21]
INFO: [Synth 8-6157] synthesizing module 'alu' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v:38]
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v:38]
INFO: [Synth 8-6157] synthesizing module 'divider' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v:18]
	Parameter DIV_IDLE bound to: 2'b00 
	Parameter DIV_ITER bound to: 2'b01 
	Parameter DIV_LAST bound to: 2'b10 
	Parameter DIV_DONE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'divider' (13#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v:18]
INFO: [Synth 8-6157] synthesizing module 'bypass_or_stall' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v:18]
INFO: [Synth 8-6155] done synthesizing module 'bypass_or_stall' (14#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v:18]
INFO: [Synth 8-6157] synthesizing module 'store_queue' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v:20]
	Parameter AM bound to: 11 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_match_reg' and it is trimmed from '2' to '1' bits. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v:122]
INFO: [Synth 8-6155] done synthesizing module 'store_queue' (15#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v:20]
INFO: [Synth 8-6157] synthesizing module 'dccm_ram' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v:20]
	Parameter WD bound to: 1024 - type: integer 
	Parameter AM bound to: 11 - type: integer 
	Parameter AL bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dccm_ram' (16#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v:20]
WARNING: [Synth 8-6014] Unused sequential element exe_illegal_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:339]
WARNING: [Synth 8-6014] Unused sequential element mem_branch_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:589]
WARNING: [Synth 8-6014] Unused sequential element mem_illegal_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:593]
WARNING: [Synth 8-6014] Unused sequential element dec_dep_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1247]
WARNING: [Synth 8-6014] Unused sequential element exe_dep_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1248]
WARNING: [Synth 8-6014] Unused sequential element mem_dep_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1249]
WARNING: [Synth 8-6014] Unused sequential element wrb_dep_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1250]
WARNING: [Synth 8-6014] Unused sequential element dec_pm_code_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1251]
WARNING: [Synth 8-6014] Unused sequential element exe_pm_code_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1252]
WARNING: [Synth 8-6014] Unused sequential element mem_pm_code_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1253]
WARNING: [Synth 8-6014] Unused sequential element wrb_pm_code_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1254]
WARNING: [Synth 8-6014] Unused sequential element exe_div_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1255]
WARNING: [Synth 8-6014] Unused sequential element mem_div_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1256]
WARNING: [Synth 8-6014] Unused sequential element wrb_div_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1257]
INFO: [Synth 8-6155] done synthesizing module 'exec_unit' (17#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:20]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:21]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter STEP_IDLE bound to: 2'b00 
	Parameter STEP_FIRE bound to: 2'b01 
	Parameter STEP_DONE bound to: 2'b10 
	Parameter CPI_BITS bound to: 48 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[3] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[4] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[5] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[6] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[7] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[8] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[9] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[10] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[11] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[12] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[13] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[14] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[15] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[16] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[17] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[18] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[19] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[20] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[21] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[22] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[23] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[24] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[25] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[26] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[27] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[28] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[29] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[30] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[31] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[3] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[4] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[5] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[6] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[7] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[8] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[9] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[10] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[11] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[12] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[13] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[14] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[15] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[16] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[17] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[18] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[19] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[20] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[21] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[22] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[23] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[24] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[25] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[26] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[27] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[28] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[29] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[30] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[31] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element cpi_cycle_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:555]
WARNING: [Synth 8-6014] Unused sequential element cpi_instr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:556]
WARNING: [Synth 8-6014] Unused sequential element cpi_incr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:557]
WARNING: [Synth 8-6014] Unused sequential element ten_x_cycle_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:558]
WARNING: [Synth 8-6014] Unused sequential element one_x_instr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:559]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (18#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (19#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v:20]
INFO: [Synth 8-6157] synthesizing module 'dvi_display' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v:18]
INFO: [Synth 8-6157] synthesizing module 'vga_control' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:25]
	Parameter HLIMIT bound to: 11'b10000011111 
	Parameter HBLANK_START bound to: 11'b01100011111 
	Parameter HSYNC_START bound to: 11'b01101000111 
	Parameter HSYNC_END bound to: 11'b01111000111 
	Parameter HSTART bound to: 11'b00100010000 
	Parameter HSTOP bound to: 11'b01000001111 
	Parameter VLIMIT bound to: 11'b01001110011 
	Parameter VBLANK_START bound to: 11'b01001010111 
	Parameter VSYNC_START bound to: 11'b01001011000 
	Parameter VSYNC_END bound to: 11'b01001011100 
	Parameter VSTART bound to: 11'b00010101100 
	Parameter VSTOP bound to: 11'b00110101011 
WARNING: [Synth 8-6014] Unused sequential element s2_hcount_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:295]
WARNING: [Synth 8-6014] Unused sequential element s2_vcount_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:296]
WARNING: [Synth 8-6014] Unused sequential element s2_row_enable_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:304]
WARNING: [Synth 8-6014] Unused sequential element s2_col_enable_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:305]
WARNING: [Synth 8-6014] Unused sequential element s3_hcount_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:337]
WARNING: [Synth 8-6014] Unused sequential element s3_vcount_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:338]
WARNING: [Synth 8-6014] Unused sequential element s3_vblank_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:341]
WARNING: [Synth 8-6014] Unused sequential element s3_hblank_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:342]
INFO: [Synth 8-6155] done synthesizing module 'vga_control' (20#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:25]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v:21]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_MSB bound to: 23 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 16 - type: integer 
	Parameter RAM_MAX_WORD bound to: 65536 - type: integer 
	Parameter PX_IDLE bound to: 2'b00 
	Parameter PX_RD_WAIT bound to: 2'b01 
	Parameter PX_RD_READY bound to: 2'b10 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (21#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v:21]
INFO: [Common 17-344] 'source' was cancelled
50 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8999.598 ; gain = 147.227 ; free physical = 1244 ; free virtual = 18324
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
WARNING: [IP_Flow 19-2162] IP 'rv32im_alu_0' is locked:
* IP definition 'rv32im_alu_v1_0 (1.0)' for IP 'rv32im_alu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8999.602 ; gain = 0.000 ; free physical = 1168 ; free virtual = 18260
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v:14]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
INFO: [Synth 8-6157] synthesizing module 'ssd_driver' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v:23]
	Parameter BLANK bound to: 7'b0000000 
	Parameter ZERO bound to: 7'b0111111 
	Parameter ONE bound to: 7'b0000110 
	Parameter TWO bound to: 7'b1011011 
	Parameter THREE bound to: 7'b1001111 
	Parameter FOUR bound to: 7'b1100110 
	Parameter FIVE bound to: 7'b1101101 
	Parameter SIX bound to: 7'b1111101 
	Parameter SEVEN bound to: 7'b0000111 
	Parameter EIGHT bound to: 7'b1111111 
	Parameter NINE bound to: 7'b1101111 
	Parameter DASH bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'ssd_driver' (1#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'resync' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v:25]
INFO: [Synth 8-6155] done synthesizing module 'resync' (2#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v:25]
INFO: [Synth 8-6157] synthesizing module 'cpu_clock_gen' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/.Xil/Vivado-8248-romoren.inf.ed.ac.uk/realtime/cpu_clock_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_clock_gen' (3#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/.Xil/Vivado-8248-romoren.inf.ed.ac.uk/realtime/cpu_clock_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'video_clock_gen' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/.Xil/Vivado-8248-romoren.inf.ed.ac.uk/realtime/video_clock_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_clock_gen' (4#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/.Xil/Vivado-8248-romoren.inf.ed.ac.uk/realtime/video_clock_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v:20]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v:20]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
INFO: [Synth 8-3876] $readmem data file 'deps_test.hex' is read successfully [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v:92]
INFO: [Synth 8-6157] synthesizing module 'branch_predictor' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v:18]
	Parameter BC_SIZE bound to: 8 - type: integer 
	Parameter BC_ASSOC bound to: 1 - type: integer 
	Parameter PS_SIZE bound to: 8 - type: integer 
	Parameter RAS_SIZE bound to: 3 - type: integer 
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter PC_PS_ADDR_LB bound to: 2 - type: integer 
	Parameter PC_PS_ADDR_UB bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'branch_cache' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v:20]
	Parameter BC_SIZE bound to: 8 - type: integer 
	Parameter BC_ASSOC bound to: 1 - type: integer 
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter BC_ENTRIES bound to: 256 - type: integer 
	Parameter BC_MAX_ENTRY bound to: 255 - type: integer 
	Parameter BC_IDX_UB bound to: 7 - type: integer 
	Parameter BC_IDX_LB bound to: 0 - type: integer 
	Parameter BC_TAG_BITS bound to: 23 - type: integer 
	Parameter PC_BC_TAG_UB bound to: 31 - type: integer 
	Parameter PC_BC_TAG_LB bound to: 9 - type: integer 
	Parameter PC_BC_IDX_LB bound to: 1 - type: integer 
	Parameter PC_BC_IDX_UB bound to: 8 - type: integer 
	Parameter BC_TGT_BITS bound to: 31 - type: integer 
	Parameter BC_TYPE_BITS bound to: 3 - type: integer 
	Parameter BC_ENTRY_BITS bound to: 57 - type: integer 
	Parameter BC_ENTRY_UB bound to: 56 - type: integer 
	Parameter BC_TYP_LB bound to: 0 - type: integer 
	Parameter BC_TYP_UB bound to: 2 - type: integer 
	Parameter BC_TAG_LB bound to: 3 - type: integer 
	Parameter BC_TAG_UB bound to: 25 - type: integer 
	Parameter BC_TGT_LB bound to: 26 - type: integer 
	Parameter BC_TGT_UB bound to: 56 - type: integer 
	Parameter PC_IDX_LB bound to: 1 - type: integer 
	Parameter PC_IDX_UB bound to: 8 - type: integer 
	Parameter PC_TGT_LB bound to: 1 - type: integer 
	Parameter PC_TGT_UB bound to: 31 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v:89]
INFO: [Synth 8-6155] done synthesizing module 'branch_cache' (5#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v:20]
INFO: [Synth 8-6157] synthesizing module 'predictor_state' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v:18]
	Parameter PS_SIZE bound to: 8 - type: integer 
	Parameter PS_ENTRIES bound to: 256 - type: integer 
	Parameter PS_MAX_ENTRY bound to: 255 - type: integer 
	Parameter PS_IDX_UB bound to: 7 - type: integer 
	Parameter PRED_STRONG_NT bound to: 2'b00 
	Parameter PRED_WEAK_NT bound to: 2'b01 
	Parameter PRED_WEAK_T bound to: 2'b10 
	Parameter PRED_STRONG_T bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v:53]
INFO: [Synth 8-6155] done synthesizing module 'predictor_state' (6#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v:18]
INFO: [Synth 8-6157] synthesizing module 'ras' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v:18]
	Parameter RAS_SIZE bound to: 3 - type: integer 
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter RAS_ENTRIES bound to: 8 - type: integer 
	Parameter RAS_MAX bound to: 7 - type: integer 
	Parameter RAS_E_BITS bound to: 31 - type: integer 
	Parameter RAS_E_UB bound to: 31 - type: integer 
	Parameter RAS_E_LB bound to: 1 - type: integer 
	Parameter RAS_IX_UB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ras' (7#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v:18]
INFO: [Synth 8-6155] done synthesizing module 'branch_predictor' (8#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v:18]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (9#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v:20]
INFO: [Synth 8-6157] synthesizing module 'exec_unit' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:20]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
INFO: [Synth 8-6157] synthesizing module 'decoder' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v:20]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter I_IMM_EXT bound to: 21 - type: integer 
	Parameter S_IMM_EXT bound to: 21 - type: integer 
	Parameter B_IMM_EXT bound to: 20 - type: integer 
	Parameter J_IMM_EXT bound to: 12 - type: integer 
	Parameter C_IMM_EXT bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (10#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v:20]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v:21]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (11#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v:21]
INFO: [Synth 8-6157] synthesizing module 'alu' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v:38]
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v:38]
INFO: [Synth 8-6157] synthesizing module 'divider' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v:18]
	Parameter DIV_IDLE bound to: 2'b00 
	Parameter DIV_ITER bound to: 2'b01 
	Parameter DIV_LAST bound to: 2'b10 
	Parameter DIV_DONE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'divider' (13#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v:18]
INFO: [Synth 8-6157] synthesizing module 'bypass_or_stall' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v:18]
INFO: [Synth 8-6155] done synthesizing module 'bypass_or_stall' (14#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v:18]
INFO: [Synth 8-6157] synthesizing module 'store_queue' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v:20]
	Parameter AM bound to: 11 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_match_reg' and it is trimmed from '2' to '1' bits. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v:122]
INFO: [Synth 8-6155] done synthesizing module 'store_queue' (15#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v:20]
INFO: [Synth 8-6157] synthesizing module 'dccm_ram' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v:20]
	Parameter WD bound to: 1024 - type: integer 
	Parameter AM bound to: 11 - type: integer 
	Parameter AL bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dccm_ram' (16#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v:20]
WARNING: [Synth 8-6014] Unused sequential element exe_illegal_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:339]
WARNING: [Synth 8-6014] Unused sequential element mem_branch_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:589]
WARNING: [Synth 8-6014] Unused sequential element mem_illegal_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:593]
WARNING: [Synth 8-6014] Unused sequential element dec_dep_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1247]
WARNING: [Synth 8-6014] Unused sequential element exe_dep_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1248]
WARNING: [Synth 8-6014] Unused sequential element mem_dep_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1249]
WARNING: [Synth 8-6014] Unused sequential element wrb_dep_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1250]
WARNING: [Synth 8-6014] Unused sequential element dec_pm_code_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1251]
WARNING: [Synth 8-6014] Unused sequential element exe_pm_code_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1252]
WARNING: [Synth 8-6014] Unused sequential element mem_pm_code_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1253]
WARNING: [Synth 8-6014] Unused sequential element wrb_pm_code_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1254]
WARNING: [Synth 8-6014] Unused sequential element exe_div_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1255]
WARNING: [Synth 8-6014] Unused sequential element mem_div_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1256]
WARNING: [Synth 8-6014] Unused sequential element wrb_div_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:1257]
INFO: [Synth 8-6155] done synthesizing module 'exec_unit' (17#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:20]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:21]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter STEP_IDLE bound to: 2'b00 
	Parameter STEP_FIRE bound to: 2'b01 
	Parameter STEP_DONE bound to: 2'b10 
	Parameter CPI_BITS bound to: 48 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[3] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[4] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[5] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[6] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[7] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[8] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[9] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[10] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[11] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[12] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[13] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[14] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[15] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[16] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[17] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[18] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[19] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[20] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[21] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[22] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[23] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[24] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[25] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[26] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[27] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[28] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[29] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[30] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[31] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[3] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[4] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[5] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[6] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[7] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[8] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[9] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[10] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[11] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[12] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[13] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[14] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[15] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[16] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[17] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[18] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[19] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[20] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[21] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[22] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[23] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[24] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[25] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[26] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[27] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[28] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[29] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[30] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[31] was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element cpi_cycle_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:555]
WARNING: [Synth 8-6014] Unused sequential element cpi_instr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:556]
WARNING: [Synth 8-6014] Unused sequential element cpi_incr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:557]
WARNING: [Synth 8-6014] Unused sequential element ten_x_cycle_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:558]
WARNING: [Synth 8-6014] Unused sequential element one_x_instr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:559]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (18#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (19#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v:20]
INFO: [Synth 8-6157] synthesizing module 'dvi_display' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v:18]
INFO: [Synth 8-6157] synthesizing module 'vga_control' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:25]
	Parameter HLIMIT bound to: 11'b10000011111 
	Parameter HBLANK_START bound to: 11'b01100011111 
	Parameter HSYNC_START bound to: 11'b01101000111 
	Parameter HSYNC_END bound to: 11'b01111000111 
	Parameter HSTART bound to: 11'b00100010000 
	Parameter HSTOP bound to: 11'b01000001111 
	Parameter VLIMIT bound to: 11'b01001110011 
	Parameter VBLANK_START bound to: 11'b01001010111 
	Parameter VSYNC_START bound to: 11'b01001011000 
	Parameter VSYNC_END bound to: 11'b01001011100 
	Parameter VSTART bound to: 11'b00010101100 
	Parameter VSTOP bound to: 11'b00110101011 
WARNING: [Synth 8-6014] Unused sequential element s2_hcount_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:295]
WARNING: [Synth 8-6014] Unused sequential element s2_vcount_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:296]
WARNING: [Synth 8-6014] Unused sequential element s2_row_enable_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:304]
WARNING: [Synth 8-6014] Unused sequential element s2_col_enable_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:305]
WARNING: [Synth 8-6014] Unused sequential element s3_hcount_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:337]
WARNING: [Synth 8-6014] Unused sequential element s3_vcount_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:338]
WARNING: [Synth 8-6014] Unused sequential element s3_vblank_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:341]
WARNING: [Synth 8-6014] Unused sequential element s3_hblank_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:342]
INFO: [Synth 8-6155] done synthesizing module 'vga_control' (20#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v:25]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v:21]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_MSB bound to: 23 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 16 - type: integer 
	Parameter RAM_MAX_WORD bound to: 65536 - type: integer 
	Parameter PX_IDLE bound to: 2'b00 
	Parameter PX_RD_WAIT bound to: 2'b01 
	Parameter PX_RD_READY bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (21#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v:21]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/.Xil/Vivado-8248-romoren.inf.ed.ac.uk/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (22#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/.Xil/Vivado-8248-romoren.inf.ed.ac.uk/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'msec_timer' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v:18]
	Parameter MSEC_LIMIT bound to: 16'b1001110000111111 
INFO: [Synth 8-6155] done synthesizing module 'msec_timer' (23#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v:18]
INFO: [Synth 8-6155] done synthesizing module 'dvi_display' (24#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v:18]
INFO: [Synth 8-6155] done synthesizing module 'top' (25#1) [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v:14]
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_commit_op
WARNING: [Synth 8-3331] design control_unit has unconnected port commit_ecall
WARNING: [Synth 8-3331] design control_unit has unconnected port step_cycle
WARNING: [Synth 8-3331] design control_unit has unconnected port wrb_restart
WARNING: [Synth 8-3331] design exec_unit has unconnected port run_cmd_mode[1]
WARNING: [Synth 8-3331] design exec_unit has unconnected port run_cmd_mode[0]
WARNING: [Synth 8-3331] design exec_unit has unconnected port fch_pc[1]
WARNING: [Synth 8-3331] design exec_unit has unconnected port fch_pc[0]
WARNING: [Synth 8-3331] design ras has unconnected port wrb_link_addr[31]
WARNING: [Synth 8-3331] design ras has unconnected port fch_link_addr[31]
WARNING: [Synth 8-3331] design predictor_state has unconnected port reset
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[31]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[30]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[29]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[28]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[27]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[26]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[25]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[24]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[23]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[22]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[21]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[20]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[19]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[18]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[17]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[16]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[15]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[14]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[13]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[12]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[11]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[10]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[9]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[0]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[8]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[7]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[6]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[5]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[4]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[3]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[2]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[1]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[0]
WARNING: [Synth 8-3331] design branch_cache has unconnected port wrb_pc[0]
WARNING: [Synth 8-3331] design branch_cache has unconnected port wrb_target[0]
WARNING: [Synth 8-3331] design branch_predictor has unconnected port wrb_index[2]
WARNING: [Synth 8-3331] design branch_predictor has unconnected port wrb_index[1]
WARNING: [Synth 8-3331] design branch_predictor has unconnected port wrb_index[0]
WARNING: [Synth 8-3331] design branch_predictor has unconnected port wrb_mispred_dir
WARNING: [Synth 8-3331] design fetch_unit has unconnected port wrb_restart_pc[1]
WARNING: [Synth 8-3331] design fetch_unit has unconnected port wrb_restart_pc[0]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[31]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[30]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[29]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[28]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[27]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[26]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[25]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[24]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[23]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[22]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[21]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[20]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[19]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[18]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[17]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[16]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[15]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[14]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[13]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[12]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[11]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[10]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[9]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[8]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[7]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[6]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[5]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[4]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[3]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[2]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[1]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[0]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_valid
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_out_accept
WARNING: [Synth 8-3331] design top has unconnected port leds[3]
WARNING: [Synth 8-3331] design top has unconnected port leds[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 9005.605 ; gain = 6.004 ; free physical = 1139 ; free virtual = 18235
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 9005.605 ; gain = 6.004 ; free physical = 1155 ; free virtual = 18250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 9005.605 ; gain = 6.004 ; free physical = 1155 ; free virtual = 18250
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.dcp' for cell 'u_cpu_clock_gen'
INFO: [Project 1-454] Reading design checkpoint '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.dcp' for cell 'u_video_clock_gen'
INFO: [Project 1-454] Reading design checkpoint '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'u_dvi_display/u_rgb2dvi'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_video_clock_gen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_board.xdc] for cell 'u_video_clock_gen/inst'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_board.xdc] for cell 'u_video_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc] for cell 'u_video_clock_gen/inst'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc] for cell 'u_video_clock_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_board.xdc] for cell 'u_cpu_clock_gen/inst'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_board.xdc] for cell 'u_cpu_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xdc] for cell 'u_cpu_clock_gen/inst'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xdc] for cell 'u_cpu_clock_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9133.621 ; gain = 0.000 ; free physical = 1051 ; free virtual = 18146
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/top.xdc]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/top.xdc]
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc]
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/GND' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/RTL_AND' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/VCC' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_addr_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_addr_i__0' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_cen_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_rd_data_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_wen_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_wen_i__0' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_ready0_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_ready_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_ready_i__0' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_sel_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_state_nxt0_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_state_nxt1_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_state_nxt_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_state_nxt_i__0' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9138.621 ; gain = 0.000 ; free physical = 1050 ; free virtual = 18145
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9138.621 ; gain = 0.000 ; free physical = 1055 ; free virtual = 18150
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 9199.652 ; gain = 200.051 ; free physical = 1039 ; free virtual = 18134
69 Infos, 194 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 9199.652 ; gain = 200.051 ; free physical = 1041 ; free virtual = 18134
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d6adab5d7be4942a3c09142e3e2c509 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 9227.629 ; gain = 0.000 ; free physical = 937 ; free virtual = 17961
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 0000038f
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00000b35
[        220] Error: wrong result written. Expected to write 0x00136864, but wrote 0x00000b35
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5533665 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 9227.629 ; gain = 0.000 ; free physical = 863 ; free virtual = 17893
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d6adab5d7be4942a3c09142e3e2c509 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 9235.633 ; gain = 0.000 ; free physical = 1000 ; free virtual = 17875
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 0000038f
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= ffd636e0
     228  1.3 0x00000068             s3 <= 0031e178
     229  1.3 0x0000006c             s4 <= 0034fb58
     230  1.3 0x00000070             s5 <= ffcb04a8
     231  1.3 0x00000074             fp <= 00568e4c
     232  1.3 0x00000078             s2 <= 0080576c
     233  1.3 0x0000007c             s3 <= 00676f34
     234  1.3 0x00000080             s4 <= 008b89a4
     235  1.3 0x00000084             s5 <= 008b89a4
     236  1.3 0x00000088             fp <= 0000038f
     238  1.3 0x0000008c             s2 <= 008053dd
     239  1.3 0x00000090             s3 <= 00676cbb
     240  1.3 0x00000094             s4 <= 008b8d33
     241  1.3 0x00000098             s5 <= 008b8615
     242  1.2 0x0000009c             fp <= 0000038f
     244  1.3 0x000000a0             s2 <= ff7fafb2
     245  1.3 0x000000a4             s3 <= 00676f34
     246  1.2 0x000000a8             s4 <= 008b90c2
     247  1.2 0x000000ac             s5 <= ff747d7a
     248  1.2 0x000000b0             fp <= 00219683
     249  1.2 0x000000b4             fp <= 00a1e6d1
     250  1.2 0x000000b8             s3 <= 00c689e5
     251  1.2 0x000000bc             s6 <= 00c379c5
     252  1.2 0x000000c0             s6 <= 0143ca13
     253  1.2 0x000000c4             s3 <= 018543f6
     254  1.2 0x000000c8             fp <= 00c379c5
     255  1.2 0x000000cc             fp <= 0143ca13
     256  1.2 0x000000d0             fp <= 01cf5ad5
     257  1.2 0x000000d4             s3 <= 004a1923
     258  1.2 0x000000d8             fp <= 01f0edc9
     259  1.2 0x000000dc             fp <= 02713e17
     260  1.2 0x000000e0             fp <= 02fcced9
     261  1.2 0x000000e4             s3 <= 02b6d7fa
     262  1.2 0x000000e8             s4 <= 0000038f
     264  1.2 0x000000ec             s1 <= 00219683
     265  1.2 0x000000f0             s2 <= ff7fac23
     266  1.2 0x000000f4             s3 <= 02b6d475
     267  1.2 0x000000f8             s4 <= 0000038f
     269  1.2 0x000000fc             s1 <= 00219a12
     270  1.2 0x00000100             s2 <= 0080576c
     271  1.2 0x00000104             s3 <= 02b6d7fa
     272  1.2 0x00000108             s5 <= 0000038f
     273  1.2 0x0000010c             t0 <= 00000000
     274  1.2 0x00000110             s1 <= 00219da1
     275  1.2 0x00000114             s2 <= 008053dd
     276  1.2 0x00000118             s3 <= 02b6d475
     277  1.2 0x0000011c             s5 <= 0000038f
     278  1.2 0x00000120             t0 <= 00000000
     279  1.1 0x00000124             s1 <= 0021a130
     280  1.1 0x00000128             s2 <= ff7fafb2
     281  1.1 0x0000012c             s3 <= 02b6d7fa
     282  1.1 0x00000130             t1 <= 00000001
     283  1.1 0x00000134               
     288  1.2 0x00000048             fp <= db61e360
     289  1.2 0x0000004c             s1 <= 0bcc11d4
     290  1.2 0x00000050             s2 <= a8aa92a6
     291  1.2 0x00000054             s3 <= 000ca9e1
     292  1.2 0x00000058             s4 <= 803c199d
     293  1.2 0x0000005c             s5 <= 67cda020
     294  1.2 0x00000060             fp <= e72df534
     295  1.2 0x00000064             s2 <= c17c9d72
     296  1.2 0x00000068             s3 <= e7215cd5
     297  1.2 0x0000006c             s4 <= 676a0ed1
     298  1.2 0x00000070             s5 <= 809faaec
     299  1.2 0x00000074             fp <= f2fa0708
     300  1.2 0x00000078             s2 <= 317d6996
     301  1.2 0x0000007c             s3 <= 15db5bdd
     302  1.2 0x00000080             s4 <= 5a6415d9
     303  1.1 0x00000084             s5 <= 725a5c1c
     304  1.1 0x00000088             fp <= 0000038f
     306  1.2 0x0000008c             s2 <= 317d6607
     307  1.2 0x00000090             s3 <= 15db5852
     308  1.2 0x00000094             s4 <= 5a641968
     309  1.1 0x00000098             s5 <= 725a588d
     310  1.1 0x0000009c             fp <= 0000038f
     312  1.2 0x000000a0             s2 <= ce829d88
     313  1.2 0x000000a4             s3 <= 15db5bdd
     314  1.2 0x000000a8             s4 <= 5a641cf7
     315  1.1 0x000000ac             s5 <= 8da5ab02
     316  1.1 0x000000b0             fp <= 0bcc1563
     317  1.1 0x000000b4             fp <= 3d4977db
     318  1.1 0x000000b8             s3 <= 28922c06
     319  1.1 0x000000bc             s6 <= 491589af
     320  1.1 0x000000c0             s6 <= 7a92ec27
     321  1.1 0x000000c4             s3 <= 5200c021
     322  1.1 0x000000c8             fp <= 491589af
     323  1.1 0x000000cc             fp <= 7a92ec27
     324  1.1 0x000000d0             fp <= d4f7091e
     325  1.1 0x000000d4             s3 <= 86f7c93f
     326  1.1 0x000000d8             fp <= e0c31af2
     327  1.1 0x000000dc             fp <= 12407d6a
     328  1.1 0x000000e0             fp <= 6ca49a61
     329  1.1 0x000000e4             s3 <= ea53535e
     330  1.1 0x000000e8             s4 <= 0000038f
     332  1.1 0x000000ec             s1 <= 0bcc1563
     333  1.1 0x000000f0             s2 <= ce8299f9
     334  1.1 0x000000f4             s3 <= ea5350d1
     335  1.1 0x000000f8             s4 <= 0000038f
     337  1.1 0x000000fc             s1 <= 0bcc18f2
     338  1.1 0x00000100             s2 <= 317d6996
     339  1.1 0x00000104             s3 <= ea53535e
     340  1.1 0x00000108             s5 <= 0000038f
     341  1.1 0x0000010c             t0 <= 00000000
     342  1.1 0x00000110             s1 <= 0bcc1c81
     343  1.1 0x00000114             s2 <= 317d6607
     344  1.1 0x00000118             s3 <= ea5350d1
     345  1.1 0x0000011c             s5 <= 0000038f
     346  1.1 0x00000120             t0 <= 00000000
     347  1.1 0x00000124             s1 <= 0bcc2010
     348  1.1 0x00000128             s2 <= ce829d88
     349  1.1 0x0000012c             s3 <= ea53535e
     350  1.1 0x00000130             t1 <= 00000002
     351  1.1 0x00000134               
     352  1.1 0x00000048             fp <= 9c3ad880
     353  1.1 0x0000004c             s1 <= 9020eff0
     354  1.1 0x00000050             s2 <= de85ab82
     355  1.1 0x00000054             s3 <= 000ca9e1
     356  1.1 0x00000058             s4 <= 30d65ec9
     357  1.1 0x0000005c             s5 <= 858cfb80
     358  1.1 0x00000060             fp <= 2c5bc870
     359  1.1 0x00000064             s2 <= b229e312
     360  1.1 0x00000068             s3 <= 2c576191
     361  1.1 0x0000006c             s4 <= 5d322739
     362  1.1 0x00000070             s5 <= 59313310
     363  1.1 0x00000074             fp <= bc7cb860
     364  1.1 0x00000078             s2 <= 0a52d54e
     365  1.1 0x0000007c             s3 <= 902bd9f1
     366  1.1 0x00000080             s4 <= 19aedf99
     367  1.1 0x00000084             s5 <= 634b8550
     368  1.1 0x00000088             fp <= 0000038f
     370  1.1 0x0000008c             s2 <= 0a52d1bf
     371  1.1 0x00000090             s3 <= 902bda7e
     372  1.1 0x00000094             s4 <= 19aee328
     373  1.1 0x00000098             s5 <= 634b81c1
     374  1.1 0x0000009c             fp <= 0000038f
     376  1.1 0x000000a0             s2 <= f5ad31d0
     377  1.1 0x000000a4             s3 <= 902bd9f1
     378  1.1 0x000000a8             s4 <= 19aee6b7
     379  1.1 0x000000ac             s5 <= 9cb481ce
     380  1.1 0x000000b0             fp <= 9020f37f
     381  1.1 0x000000b4             fp <= 9a73c1af
     382  1.1 0x000000b8             s3 <= 0a58185e
     383  1.1 0x000000bc             s6 <= 2a94b19f
     384  1.1 0x000000c0             s6 <= 34e77fcf
     385  1.1 0x000000c4             s3 <= 3ebf6791
     386  1.1 0x000000c8             fp <= 2a94b19f
     387  1.1 0x000000cc             fp <= 34e77fcf
     388  1.1 0x000000d0             fp <= 4e966686
     389  1.1 0x000000d4             s3 <= 70290117
     390  1.1 0x000000d8             fp <= deb75676
     391  1.1 0x000000dc             fp <= e90a24a6
     392  1.1 0x000000e0             fp <= 02b90b5d
     393  1.1 0x000000e4             s3 <= 72900a4a
     394  1.1 0x000000e8             s4 <= 0000038f
     396  1.1 0x000000ec             s1 <= 9020f37f
     397  1.1 0x000000f0             s2 <= f5ad2e41
     398  1.1 0x000000f4             s3 <= 729009c5
     399  1.1 0x000000f8             s4 <= 0000038f
     401  1.1 0x000000fc             s1 <= 9020f70e
     402  1.1 0x00000100             s2 <= 0a52d54e
     403  1.1 0x00000104             s3 <= 72900a4a
     404  1.1 0x00000108             s5 <= 0000038f
     405  1.1 0x0000010c             t0 <= 00000000
     406  1.1 0x00000110             s1 <= 9020fa9d
     407  1.1 0x00000114             s2 <= 0a52d1bf
     408  1.1 0x00000118             s3 <= 729009c5
     409  1.1 0x0000011c             s5 <= 0000038f
     410  1.1 0x00000120             t0 <= 00000000
     411  1.1 0x00000124             s1 <= 9020fe2c
     412  1.1 0x00000128             s2 <= f5ad31d0
     413  1.1 0x0000012c             s3 <= 72900a4a
     414  1.1 0x00000130             t1 <= 00000003
     415  1.1 0x00000134               
     416  1.1 0x00000048             fp <= 4b30efc0
     417  1.1 0x0000004c             s1 <= 6d028620
     418  1.1 0x00000050             s2 <= ae949d56
     419  1.1 0x00000054             s3 <= 000ca9e1
     420  1.1 0x00000058             s4 <= 43cfd1a1
     421  1.1 0x0000005c             s5 <= 69c21c40
     422  1.1 0x00000060             fp <= b83375e0
     423  1.1 0x00000064             s2 <= f6612776
     424  1.1 0x00000068             s3 <= b83fdc01
     425  1.1 0x0000006c             s4 <= fc034781
     426  1.1 0x00000070             s5 <= b18ea660
     427  1.1 0x00000074             fp <= 2535fc00
     428  1.1 0x00000078             s2 <= 2ed4d48a
     429  1.1 0x0000007c             s3 <= 9d0a2001
     430  1.1 0x00000080             s4 <= 21394381
     431  1.1 0x00000084             s5 <= 73a755a0
     432  1.1 0x00000088             fp <= 0000038f
     434  1.1 0x0000008c             s2 <= 2ed4d0fb
     435  1.1 0x00000090             s3 <= 9d0a238e
     436  1.1 0x00000094             s4 <= 21394710
     437  1.1 0x00000098             s5 <= 73a75211
     438  1.1 0x0000009c             fp <= 0000038f
     440  1.1 0x000000a0             s2 <= d12b3294
     441  1.1 0x000000a4             s3 <= 9d0a2001
     442  1.1 0x000000a8             s4 <= 21394a9f
     443  1.1 0x000000ac             s5 <= 8c58b17e
     444  1.1 0x000000b0             fp <= 6d0289af
     445  1.1 0x000000b4             fp <= 9bd7571b
     446  1.1 0x000000b8             s3 <= 06dd771a
     447  1.1 0x000000bc             s6 <= 08d9dd3b
     448  1.1 0x000000c0             s6 <= 37aeaaa7
     449  1.1 0x000000c4             s3 <= 3173ddbd
     450  1.1 0x000000c8             fp <= 08d9dd3b
     451  1.1 0x000000cc             fp <= 37aeaaa7
     452  1.1 0x000000d0             fp <= 58e7f546
     453  1.1 0x000000d4             s3 <= 699428fb
     454  1.1 0x000000d8             fp <= c5ea7b66
     455  1.1 0x000000dc             fp <= f4bf48d2
     456  1.1 0x000000e0             fp <= 15f89371
     457  1.1 0x000000e4             s3 <= 7c6cbb8a
     458  1.1 0x000000e8             s4 <= 0000038f
     460  1.1 0x000000ec             s1 <= 6d0289af
     461  1.1 0x000000f0             s2 <= d12b2f05
     462  1.1 0x000000f4             s3 <= 7c6cb805
     463  1.1 0x000000f8             s4 <= 0000038f
     465  1.1 0x000000fc             s1 <= 6d028d3e
     466  1.1 0x00000100             s2 <= 2ed4d48a
     467  1.1 0x00000104             s3 <= 7c6cbb8a
     468  1.1 0x00000108             s5 <= 0000038f
     469  1.1 0x0000010c             t0 <= 00000000
     470  1.1 0x00000110             s1 <= 6d0290cd
     471  1.1 0x00000114             s2 <= 2ed4d0fb
     472  1.1 0x00000118             s3 <= 7c6cb805
     473  1.1 0x0000011c             s5 <= 0000038f
     474  1.1 0x00000120             t0 <= 00000000
     475  1.1 0x00000124             s1 <= 6d02945c
     476  1.1 0x00000128             s2 <= d12b3294
     477  1.1 0x0000012c             s3 <= 7c6cbb8a
     478  1.1 0x00000130             t1 <= 00000004
     479  1.1 0x00000134               
     480  1.1 0x00000048             fp <= 8debbd30
     481  1.1 0x0000004c             s1 <= 55ab5fc8
     482  1.1 0x00000050             s2 <= c6ef6016
     483  1.1 0x00000054             s3 <= 000ca9e1
     484  1.1 0x00000058             s4 <= 26914849
     485  1.1 0x0000005c             s5 <= 070a4a50
     486  1.1 0x00000060             fp <= e3971cf8
     487  1.1 0x00000064             s2 <= e358431e
     488  1.1 0x00000068             s3 <= e39bb519
     489  1.1 0x0000006c             s4 <= 0a286541
     490  1.1 0x00000070             s5 <= 23732d58
     491  1.1 0x00000074             fp <= 39427cc0
     492  1.1 0x00000078             s2 <= 55ea39a2
     493  1.1 0x0000007c             s3 <= dad9c9d9
     494  1.1 0x00000080             s4 <= 436ae201
     495  1.1 0x00000084             s5 <= 15cf4f68
     496  1.1 0x00000088             fp <= 0000038f
     498  1.1 0x0000008c             s2 <= 55ea3613
     499  1.1 0x00000090             s3 <= dad9ca56
     500  1.1 0x00000094             s4 <= 436ae590
     501  1.1 0x00000098             s5 <= 15cf4bd9
     502  1.1 0x0000009c             fp <= 0000038f
     504  1.1 0x000000a0             s2 <= aa15cd7c
     505  1.1 0x000000a4             s3 <= dad9c9d9
     506  1.1 0x000000a8             s4 <= 436ae91f
     507  1.1 0x000000ac             s5 <= ea30b7b6
     508  1.1 0x000000b0             fp <= 55ab6357
     509  1.1 0x000000b4             fp <= ab9595db
     510  1.1 0x000000b8             s3 <= 714c5c02
     511  1.1 0x000000bc             s6 <= 0140f5a3
     512  1.1 0x000000c0             s6 <= 572b2827
     513  1.1 0x000000c4             s3 <= 26677425
     514  1.1 0x000000c8             fp <= 0140f5a3
     515  1.1 0x000000cc             fp <= 572b2827
     516  1.1 0x000000d0             fp <= 9a961146
     517  1.1 0x000000d4             s3 <= bcf16563
     518  1.1 0x000000d8             fp <= f041710e
     519  1.1 0x000000dc             fp <= 462ba392
     520  1.1 0x000000e0             fp <= 89968cb1
     521  1.1 0x000000e4             s3 <= 3567e9d2
     522  1.1 0x000000e8             s4 <= 0000038f
     524  1.1 0x000000ec             s1 <= 55ab6357
     525  1.1 0x000000f0             s2 <= aa15c9ed
     526  1.1 0x000000f4             s3 <= 3567ea5d
     527  1.1 0x000000f8             s4 <= 0000038f
     529  1.1 0x000000fc             s1 <= 55ab66e6
     530  1.1 0x00000100             s2 <= 55ea39a2
     531  1.1 0x00000104             s3 <= 3567e9d2
     532  1.1 0x00000108             s5 <= 0000038f
     533  1.1 0x0000010c             t0 <= 00000000
     534  1.1 0x00000110             s1 <= 55ab6a75
     535  1.1 0x00000114             s2 <= 55ea3613
     536  1.1 0x00000118             s3 <= 3567ea5d
     537  1.1 0x0000011c             s5 <= 0000038f
     538  1.1 0x00000120             t0 <= 00000000
     539  1.1 0x00000124             s1 <= 55ab6e04
     540  1.1 0x00000128             s2 <= aa15cd7c
     541  1.1 0x0000012c             s3 <= 3567e9d2
     542  1.1 0x00000130             t1 <= 00000005
     543  1.1 0x00000134               
     544  1.1 0x00000048             fp <= 74767df0
     545  1.1 0x0000004c             s1 <= b6cc6bb8
     546  1.1 0x00000050             s2 <= 0cc9124e
     547  1.1 0x00000054             s3 <= 000ca9e1
     548  1.1 0x00000058             s4 <= 3293e2c9
     549  1.1 0x0000005c             s5 <= f90aaf90
     550  1.1 0x00000060             fp <= 2b42e9a8
     551  1.1 0x00000064             s2 <= e18628a6
     552  1.1 0x00000068             s3 <= 2b4e4049
     553  1.1 0x0000006c             s4 <= 5dd6cc71
     554  1.1 0x00000070             s5 <= cdc7c5e8
     555  1.1 0x00000074             fp <= e20f5560
     556  1.1 0x00000078             s2 <= 00892cba
     557  1.1 0x0000007c             s3 <= c9411529
     558  1.1 0x00000080             s4 <= 3fe621d1
     559  1.1 0x00000084             s5 <= 14478f78
     560  1.1 0x00000088             fp <= 0000038f
     562  1.1 0x0000008c             s2 <= 0089292b
     563  1.1 0x00000090             s3 <= c94116a6
     564  1.1 0x00000094             s4 <= 3fe62560
     565  1.1 0x00000098             s5 <= 14478be9
     566  1.1 0x0000009c             fp <= 0000038f
     568  1.1 0x000000a0             s2 <= ff76da64
     569  1.1 0x000000a4             s3 <= c9411529
     570  1.1 0x000000a8             s4 <= 3fe628ef
     571  1.1 0x000000ac             s5 <= ebb877a6
     572  1.1 0x000000b0             fp <= b6cc6f47
     573  1.1 0x000000b4             fp <= b75594e3
     574  1.1 0x000000b8             s3 <= 7e1481ca
     575  1.1 0x000000bc             s6 <= 6e22009b
     576  1.1 0x000000c0             s6 <= 6eab2637
     577  1.1 0x000000c4             s3 <= 10bfa7fd
     578  1.1 0x000000c8             fp <= 6e22009b
     579  1.1 0x000000cc             fp <= 6eab2637
     580  1.1 0x000000d0             fp <= ae914f26
     581  1.1 0x000000d4             s3 <= be2ee8db
     582  1.1 0x000000d8             fp <= 655dbade
     583  1.1 0x000000dc             fp <= 65e6e07a
     584  1.1 0x000000e0             fp <= a5cd0969
     585  1.1 0x000000e4             s3 <= 1be3e1b2
     586  1.1 0x000000e8             s4 <= 0000038f
     588  1.1 0x000000ec             s1 <= b6cc6f47
     589  1.1 0x000000f0             s2 <= ff76d6d5
     590  1.1 0x000000f4             s3 <= 1be3e23d
     591  1.1 0x000000f8             s4 <= 0000038f
     593  1.1 0x000000fc             s1 <= b6cc72d6
     594  1.1 0x00000100             s2 <= 00892cba
     595  1.1 0x00000104             s3 <= 1be3e1b2
     596  1.1 0x00000108             s5 <= 0000038f
     597  1.1 0x0000010c             t0 <= 00000000
     598  1.1 0x00000110             s1 <= b6cc7665
     599  1.1 0x00000114             s2 <= 0089292b
     600  1.1 0x00000118             s3 <= 1be3e23d
     601  1.1 0x0000011c             s5 <= 0000038f
     602  1.1 0x00000120             t0 <= 00000000
     603  1.1 0x00000124             s1 <= b6cc79f4
     604  1.1 0x00000128             s2 <= ff76da64
     605  1.1 0x0000012c             s3 <= 1be3e1b2
     606  1.1 0x00000130             t1 <= 00000006
     607  1.1 0x00000134               
     608  1.1 0x00000048             fp <= ca316b50
     609  1.1 0x0000004c             s1 <= 4941bd88
     610  1.1 0x00000050             s2 <= 3ff0286e
     611  1.1 0x00000054             s3 <= 000ca9e1
     612  1.1 0x00000058             s4 <= d30cfdb9
     613  1.1 0x0000005c             s5 <= d4fbee30
     614  1.1 0x00000060             fp <= 137328d8
     615  1.1 0x00000064             s2 <= 2c7cff96
     616  1.0 0x00000068             s3 <= 137f8139
     617  1.0 0x0000006c             s4 <= e6802691
     618  1.0 0x00000070             s5 <= c188c558
     619  1.0 0x00000074             fp <= 5cb4e660
     620  1.0 0x00000078             s2 <= 3037e6ca
     621  1.0 0x0000007c             s3 <= 4fcb6759
     622  1.0 0x00000080             s4 <= 43350cf1
     623  1.0 0x00000084             s5 <= 9b2c2108
     624  1.0 0x00000088             fp <= 0000038f
     626  1.1 0x0000008c             s2 <= 3037e33b
     627  1.0 0x00000090             s3 <= 4fcb64d6
     628  1.0 0x00000094             s4 <= 43351080
     629  1.0 0x00000098             s5 <= 9b2c1d79
     630  1.0 0x0000009c             fp <= 0000038f
     632  1.1 0x000000a0             s2 <= cfc82054
     633  1.1 0x000000a4             s3 <= 4fcb6759
     634  1.1 0x000000a8             s4 <= 4335140f
     635  1.1 0x000000ac             s5 <= 64d3e616
     636  1.1 0x000000b0             fp <= 4941c117
     637  1.1 0x000000b4             fp <= 7979a0c3
     638  1.0 0x000000b8             s3 <= 36b2c79a
     639  1.0 0x000000bc             s6 <= c2bb5e4b
     640  1.0 0x000000c0             s6 <= f2f33df7
     641  1.0 0x000000c4             s3 <= c441fa6d
     642  1.0 0x000000c8             fp <= c2bb5e4b
     643  1.0 0x000000cc             fp <= f2f33df7
     644  1.0 0x000000d0             fp <= 36285206
     645  1.0 0x000000d4             s3 <= f269a86b
     646  1.0 0x000000d8             fp <= 7f6a0f8e
     647  1.0 0x000000dc             fp <= afa1ef3a
     648  1.0 0x000000e0             fp <= f2d70349
     649  1.0 0x000000e4             s3 <= 00beab22
     650  1.0 0x000000e8             s4 <= 0000038f
     652  1.0 0x000000ec             s1 <= 4941c117
     653  1.0 0x000000f0             s2 <= cfc81cc5
     654  1.0 0x000000f4             s3 <= 00bea8ad
     655  1.0 0x000000f8             s4 <= 0000038f
     657  1.1 0x000000fc             s1 <= 4941c4a6
     658  1.1 0x00000100             s2 <= 3037e6ca
     659  1.1 0x00000104             s3 <= 00beab22
     660  1.0 0x00000108             s5 <= 0000038f
     661  1.0 0x0000010c             t0 <= 00000000
     662  1.0 0x00000110             s1 <= 4941c835
     663  1.0 0x00000114             s2 <= 3037e33b
     664  1.0 0x00000118             s3 <= 00bea8ad
     665  1.0 0x0000011c             s5 <= 0000038f
     666  1.0 0x00000120             t0 <= 00000000
     667  1.0 0x00000124             s1 <= 4941cbc4
     668  1.0 0x00000128             s2 <= cfc82054
     669  1.0 0x0000012c             s3 <= 00beab22
     670  1.0 0x00000130             t1 <= 00000007
     671  1.0 0x00000134               
     672  1.0 0x00000048             fp <= f02f5c50
     673  1.0 0x0000004c             s1 <= 44846728
     674  1.0 0x00000050             s2 <= a682fdfe
     675  1.0 0x00000054             s3 <= 000ca9e1
     676  1.0 0x00000058             s4 <= 8f9981f9
     677  1.0 0x0000005c             s5 <= 46a12130
     678  1.0 0x00000060             fp <= 34b3c378
     679  1.0 0x00000064             s2 <= 71cf3a86
     680  1.0 0x00000068             s3 <= 34bf6a99
     681  1.0 0x0000006c             s4 <= c44d4571
     682  1.0 0x00000070             s5 <= 11ed5db8
     683  1.0 0x00000074             fp <= 79382aa0
     684  1.0 0x00000078             s2 <= 0768f01a
     685  1.0 0x0000007c             s3 <= 4d874039
     686  1.0 0x00000080             s4 <= 3d857011
     687  1.0 0x00000084             s5 <= 674acce8
     688  1.0 0x00000088             fp <= 0000038f
     690  1.0 0x0000008c             s2 <= 0768ec8b
     691  1.0 0x00000090             s3 <= 4d8743b6
     692  1.0 0x00000094             s4 <= 3d8573a0
     693  1.0 0x00000098             s5 <= 674ac959
     694  1.0 0x0000009c             fp <= 0000038f
     696  1.0 0x000000a0             s2 <= f8971704
     697  1.0 0x000000a4             s3 <= 4d874039
     698  1.0 0x000000a8             s4 <= 3d85772f
     699  1.0 0x000000ac             s5 <= 98b53a36
     700  1.0 0x000000b0             fp <= 44846ab7
     701  1.0 0x000000b4             fp <= 4bed53b3
     702  1.0 0x000000b8             s3 <= 066a138a
     703  1.0 0x000000bc             s6 <= 9071badb
     704  1.0 0x000000c0             s6 <= 97daa3d7
     705  1.0 0x000000c4             s3 <= 91b0b05d
     706  1.0 0x000000c8             fp <= 9071badb
     707  1.0 0x000000cc             fp <= 97daa3d7
     708  1.0 0x000000d0             fp <= d5601b06
     709  1.0 0x000000d4             s3 <= 44d0ab5b
     710  1.0 0x000000d8             fp <= 19e4822e
     711  1.0 0x000000dc             fp <= 214d6b2a
     712  1.0 0x000000e0             fp <= 5ed2e259
     713  1.0 0x000000e4             s3 <= 1a024902
     714  1.0 0x000000e8             s4 <= 0000038f
     716  1.0 0x000000ec             s1 <= 44846ab7
     717  1.0 0x000000f0             s2 <= f8971375
     718  1.0 0x000000f4             s3 <= 1a024a8d
     719  1.0 0x000000f8             s4 <= 0000038f
     721  1.0 0x000000fc             s1 <= 44846e46
     722  1.0 0x00000100             s2 <= 0768f01a
     723  1.0 0x00000104             s3 <= 1a024902
     724  1.0 0x00000108             s5 <= 0000038f
     725  1.0 0x0000010c             t0 <= 00000000
     726  1.0 0x00000110             s1 <= 448471d5
     727  1.0 0x00000114             s2 <= 0768ec8b
     728  1.0 0x00000118             s3 <= 1a024a8d
     729  1.0 0x0000011c             s5 <= 0000038f
     730  1.0 0x00000120             t0 <= 00000000
     731  1.0 0x00000124             s1 <= 44847564
     732  1.0 0x00000128             s2 <= f8971704
     733  1.0 0x0000012c             s3 <= 1a024902
     734  1.0 0x00000130             t1 <= 00000008
     735  1.0 0x00000134               
     736  1.0 0x00000048             fp <= 1699d190
     737  1.0 0x0000004c             s1 <= 9cc65208
     738  1.0 0x00000050             s2 <= 8e21ce1e
     739  1.0 0x00000054             s3 <= 000ca9e1
     740  1.0 0x00000058             s4 <= 630d0a19
     741  1.0 0x0000005c             s5 <= 503daff0
     742  1.0 0x00000060             fp <= b3602398
     743  1.0 0x00000064             s2 <= dac1aa86
     744  1.0 0x00000068             s3 <= b36c8a79
     745  1.0 0x0000006c             s4 <= 166d2db1
     746  1.0 0x00000070             s5 <= 9cdd8c58
     747  1.0 0x00000074             fp <= 502675a0
     748  1.0 0x00000078             s2 <= 7564cb1a
     749  1.0 0x0000007c             s3 <= e34affd9
     750  1.0 0x00000080             s4 <= 6693a351
     751  1.0 0x00000084             s5 <= b348e948
     752  1.0 0x00000088             fp <= 0000038f
     754  1.0 0x0000008c             s2 <= 7564c78b
     755  1.0 0x00000090             s3 <= e34afc56
     756  1.0 0x00000094             s4 <= 6693a6e0
     757  1.0 0x00000098             s5 <= b348e5b9
     758  1.0 0x0000009c             fp <= 0000038f
     760  1.0 0x000000a0             s2 <= 8a9b3c04
     761  1.0 0x000000a4             s3 <= e34affd9
     762  1.0 0x000000a8             s4 <= 6693aa6f
     763  1.0 0x000000ac             s5 <= 4cb71dd6
     764  1.0 0x000000b0             fp <= 9cc65597
     765  1.0 0x000000b4             fp <= 122b1993
     766  1.0 0x000000b8             s3 <= f161e64a
     767  1.0 0x000000bc             s6 <= aef16b9b
     768  1.0 0x000000c0             s6 <= 24562f97
     769  1.0 0x000000c4             s3 <= d537c9dd
     770  1.0 0x000000c8             fp <= aef16b9b
     771  1.0 0x000000cc             fp <= 24562f97
     772  1.0 0x000000d0             fp <= 8ae9da06
     773  1.0 0x000000d4             s3 <= 5fde13db
     774  1.0 0x000000d8             fp <= 27b02c0e
     775  1.0 0x000000dc             fp <= 9d14f00a
     776  1.0 0x000000e0             fp <= 03a89a79
     777  1.0 0x000000e4             s3 <= 5c7689a2
     778  1.0 0x000000e8             s4 <= 0000038f
     780  1.0 0x000000ec             s1 <= 9cc65597
     781  1.0 0x000000f0             s2 <= 8a9b3875
     782  1.0 0x000000f4             s3 <= 5c768a2d
     783  1.0 0x000000f8             s4 <= 0000038f
     785  1.0 0x000000fc             s1 <= 9cc65926
     786  1.0 0x00000100             s2 <= 7564cb1a
     787  1.0 0x00000104             s3 <= 5c7689a2
     788  1.0 0x00000108             s5 <= 0000038f
     789  1.0 0x0000010c             t0 <= 00000000
     790  1.0 0x00000110             s1 <= 9cc65cb5
     791  1.0 0x00000114             s2 <= 7564c78b
     792  1.0 0x00000118             s3 <= 5c768a2d
     793  1.0 0x0000011c             s5 <= 0000038f
     794  1.0 0x00000120             t0 <= 00000000
     795  1.0 0x00000124             s1 <= 9cc66044
     796  1.0 0x00000128             s2 <= 8a9b3c04
     797  1.0 0x0000012c             s3 <= 5c7689a2
     798  1.0 0x00000130             t1 <= 00000009
     799  1.0 0x00000134               
     800  1.0 0x00000048             fp <= e2d57110
     801  1.0 0x0000004c             s1 <= e3321e88
     802  1.0 0x00000050             s2 <= 09d3c77e
     803  1.0 0x00000054             s3 <= 000ca9e1
     804  1.0 0x00000058             s4 <= 4eb35a59
     805  1.0 0x0000005c             s5 <= 3707a070
     806  1.0 0x00000060             fp <= c6078f98
     807  1.0 0x00000064             s2 <= 43cc37e6
     808  1.0 0x00000068             s3 <= c60b2679
     809  1.0 0x0000006c             s4 <= 14bae9f1
     810  1.0 0x00000070             s5 <= 710010d8
     811  1.0 0x00000074             fp <= a939ae20
     812  1.0 0x00000078             s2 <= 656d763a
     813  1.0 0x0000007c             s3 <= 6f328859
     814  1.0 0x00000080             s4 <= bdf49811
     815  1.0 0x00000084             s5 <= 38399d48
     816  1.0 0x00000088             fp <= 0000038f
     818  1.0 0x0000008c             s2 <= 656d72ab
     819  1.0 0x00000090             s3 <= 6f328bd6
     820  1.0 0x00000094             s4 <= bdf49ba0
     821  1.0 0x00000098             s5 <= 383999b9
     822  1.0 0x0000009c             fp <= 0000038f
     824  1.0 0x000000a0             s2 <= 9a9290e4
     825  1.0 0x000000a4             s3 <= 6f328859
     826  1.0 0x000000a8             s4 <= bdf49f2f
     827  1.0 0x000000ac             s5 <= c7c669d6
     828  1.0 0x000000b0             fp <= e3322217
     829  1.0 0x000000b4             fp <= 489f9133
     830  1.0 0x000000b8             s3 <= 27ad196a
     831  1.0 0x000000bc             s6 <= 2bd1afbb
     832  1.0 0x000000c0             s6 <= 913f1ed7
     833  1.0 0x000000c4             s3 <= b69207bd
     834  1.0 0x000000c8             fp <= 2bd1afbb
     835  1.0 0x000000cc             fp <= 913f1ed7
     836  1.0 0x000000d0             fp <= 4f33be06
     837  1.0 0x000000d4             s3 <= f9a1b9bb
     838  1.0 0x000000d8             fp <= 3265dc8e
     839  1.0 0x000000dc             fp <= 97d34baa
     840  1.0 0x000000e0             fp <= 55c7ead9
     841  1.0 0x000000e4             s3 <= ac665362
     842  1.0 0x000000e8             s4 <= 0000038f
     844  1.0 0x000000ec             s1 <= e3322217
     845  1.0 0x000000f0             s2 <= 9a928d55
     846  1.0 0x000000f4             s3 <= ac6650ed
     847  1.0 0x000000f8             s4 <= 0000038f
     849  1.0 0x000000fc             s1 <= e33225a6
     850  1.0 0x00000100             s2 <= 656d763a
     851  1.0 0x00000104             s3 <= ac665362
     852  1.0 0x00000108             s5 <= 0000038f
     853  1.0 0x0000010c             t0 <= 00000000
     854  1.0 0x00000110             s1 <= e3322935
     855  1.0 0x00000114             s2 <= 656d72ab
     856  1.0 0x00000118             s3 <= ac6650ed
     857  1.0 0x0000011c             s5 <= 0000038f
     858  1.0 0x00000120             t0 <= 00000000
     859  1.0 0x00000124             s1 <= e3322cc4
     860  1.0 0x00000128             s2 <= 9a9290e4
     861  1.0 0x0000012c             s3 <= ac665362
     862  1.0 0x00000130             t1 <= 0000000a
     863  1.0 0x00000134               
     868  1.0 0x00000138             sp <= 00002ffc
     869  1.0 0x0000013c               
     874  1.1 0x00000010               
$finish called at time : 20208666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 9243.633 ; gain = 0.000 ; free physical = 1281 ; free virtual = 18162
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 9243.633 ; gain = 8.000 ; free physical = 1281 ; free virtual = 18162
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 9243.633 ; gain = 8.000 ; free physical = 1281 ; free virtual = 18162
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 30 16:38:20 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 16:38:20 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d6adab5d7be4942a3c09142e3e2c509 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 9334.676 ; gain = 0.000 ; free physical = 946 ; free virtual = 17173
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 0000038f
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= ffd636e0
     228  1.3 0x00000068             s3 <= 0031e178
     229  1.3 0x0000006c             s4 <= 0034fb58
     230  1.3 0x00000070             s5 <= ffcb04a8
     231  1.3 0x00000074             fp <= 00568e4c
     232  1.3 0x00000078             s2 <= 0080576c
     233  1.3 0x0000007c             s3 <= 00676f34
     234  1.3 0x00000080             s4 <= 008b89a4
     235  1.3 0x00000084             s5 <= 008b89a4
     236  1.3 0x00000088             fp <= 0000038f
     238  1.3 0x0000008c             s2 <= 008053dd
     239  1.3 0x00000090             s3 <= 00676cbb
     240  1.3 0x00000094             s4 <= 008b8d33
     241  1.3 0x00000098             s5 <= 008b8615
     242  1.2 0x0000009c             fp <= 0000038f
     244  1.3 0x000000a0             s2 <= ff7fafb2
     245  1.3 0x000000a4             s3 <= 00676f34
     246  1.2 0x000000a8             s4 <= 008b90c2
     247  1.2 0x000000ac             s5 <= ff747d7a
     248  1.2 0x000000b0             fp <= 00219683
     249  1.2 0x000000b4             fp <= 00a1e6d1
     250  1.2 0x000000b8             s3 <= 00c689e5
     251  1.2 0x000000bc             s6 <= 00c379c5
     252  1.2 0x000000c0             s6 <= 0143ca13
     253  1.2 0x000000c4             s3 <= 018543f6
     254  1.2 0x000000c8             fp <= 00c379c5
     255  1.2 0x000000cc             fp <= 0143ca13
     256  1.2 0x000000d0             fp <= 01cf5ad5
     257  1.2 0x000000d4             s3 <= 004a1923
     258  1.2 0x000000d8             fp <= 01f0edc9
     259  1.2 0x000000dc             fp <= 02713e17
     260  1.2 0x000000e0             fp <= 02fcced9
     261  1.2 0x000000e4             s3 <= 02b6d7fa
     262  1.2 0x000000e8             s4 <= 0000038f
     264  1.2 0x000000ec             s1 <= 00219683
     265  1.2 0x000000f0             s2 <= ff7fac23
     266  1.2 0x000000f4             s3 <= 02b6d475
     267  1.2 0x000000f8             s4 <= 0000038f
     269  1.2 0x000000fc             s1 <= 00219a12
     270  1.2 0x00000100             s2 <= 0080576c
     271  1.2 0x00000104             s3 <= 02b6d7fa
     272  1.2 0x00000108             s5 <= 0000038f
     273  1.2 0x0000010c             t0 <= 00000000
     274  1.2 0x00000110             s1 <= 00219da1
     275  1.2 0x00000114             s2 <= 008053dd
     276  1.2 0x00000118             s3 <= 02b6d475
     277  1.2 0x0000011c             s5 <= 0000038f
     278  1.2 0x00000120             t0 <= 00000000
     279  1.1 0x00000124             s1 <= 0021a130
     280  1.1 0x00000128             s2 <= ff7fafb2
     281  1.1 0x0000012c             s3 <= 02b6d7fa
     282  1.1 0x00000130             t1 <= 00000001
     283  1.1 0x00000134               
     288  1.2 0x00000048             fp <= db61e360
     289  1.2 0x0000004c             s1 <= 0bcc11d4
     290  1.2 0x00000050             s2 <= a8aa92a6
     291  1.2 0x00000054             s3 <= 000ca9e1
     292  1.2 0x00000058             s4 <= 803c199d
     293  1.2 0x0000005c             s5 <= 67cda020
     294  1.2 0x00000060             fp <= e72df534
     295  1.2 0x00000064             s2 <= c17c9d72
     296  1.2 0x00000068             s3 <= e7215cd5
     297  1.2 0x0000006c             s4 <= 676a0ed1
     298  1.2 0x00000070             s5 <= 809faaec
     299  1.2 0x00000074             fp <= f2fa0708
     300  1.2 0x00000078             s2 <= 317d6996
     301  1.2 0x0000007c             s3 <= 15db5bdd
     302  1.2 0x00000080             s4 <= 5a6415d9
     303  1.1 0x00000084             s5 <= 725a5c1c
     304  1.1 0x00000088             fp <= 0000038f
     306  1.2 0x0000008c             s2 <= 317d6607
     307  1.2 0x00000090             s3 <= 15db5852
     308  1.2 0x00000094             s4 <= 5a641968
     309  1.1 0x00000098             s5 <= 725a588d
     310  1.1 0x0000009c             fp <= 0000038f
     312  1.2 0x000000a0             s2 <= ce829d88
     313  1.2 0x000000a4             s3 <= 15db5bdd
     314  1.2 0x000000a8             s4 <= 5a641cf7
     315  1.1 0x000000ac             s5 <= 8da5ab02
     316  1.1 0x000000b0             fp <= 0bcc1563
     317  1.1 0x000000b4             fp <= 3d4977db
     318  1.1 0x000000b8             s3 <= 28922c06
     319  1.1 0x000000bc             s6 <= 491589af
     320  1.1 0x000000c0             s6 <= 7a92ec27
     321  1.1 0x000000c4             s3 <= 5200c021
     322  1.1 0x000000c8             fp <= 491589af
     323  1.1 0x000000cc             fp <= 7a92ec27
     324  1.1 0x000000d0             fp <= d4f7091e
     325  1.1 0x000000d4             s3 <= 86f7c93f
     326  1.1 0x000000d8             fp <= e0c31af2
     327  1.1 0x000000dc             fp <= 12407d6a
     328  1.1 0x000000e0             fp <= 6ca49a61
     329  1.1 0x000000e4             s3 <= ea53535e
     330  1.1 0x000000e8             s4 <= 0000038f
     332  1.1 0x000000ec             s1 <= 0bcc1563
     333  1.1 0x000000f0             s2 <= ce8299f9
     334  1.1 0x000000f4             s3 <= ea5350d1
     335  1.1 0x000000f8             s4 <= 0000038f
     337  1.1 0x000000fc             s1 <= 0bcc18f2
     338  1.1 0x00000100             s2 <= 317d6996
     339  1.1 0x00000104             s3 <= ea53535e
     340  1.1 0x00000108             s5 <= 0000038f
     341  1.1 0x0000010c             t0 <= 00000000
     342  1.1 0x00000110             s1 <= 0bcc1c81
     343  1.1 0x00000114             s2 <= 317d6607
     344  1.1 0x00000118             s3 <= ea5350d1
     345  1.1 0x0000011c             s5 <= 0000038f
     346  1.1 0x00000120             t0 <= 00000000
     347  1.1 0x00000124             s1 <= 0bcc2010
     348  1.1 0x00000128             s2 <= ce829d88
     349  1.1 0x0000012c             s3 <= ea53535e
     350  1.1 0x00000130             t1 <= 00000002
     351  1.1 0x00000134               
     352  1.1 0x00000048             fp <= 9c3ad880
     353  1.1 0x0000004c             s1 <= 9020eff0
     354  1.1 0x00000050             s2 <= de85ab82
     355  1.1 0x00000054             s3 <= 000ca9e1
     356  1.1 0x00000058             s4 <= 30d65ec9
     357  1.1 0x0000005c             s5 <= 858cfb80
     358  1.1 0x00000060             fp <= 2c5bc870
     359  1.1 0x00000064             s2 <= b229e312
     360  1.1 0x00000068             s3 <= 2c576191
     361  1.1 0x0000006c             s4 <= 5d322739
     362  1.1 0x00000070             s5 <= 59313310
     363  1.1 0x00000074             fp <= bc7cb860
     364  1.1 0x00000078             s2 <= 0a52d54e
     365  1.1 0x0000007c             s3 <= 902bd9f1
     366  1.1 0x00000080             s4 <= 19aedf99
     367  1.1 0x00000084             s5 <= 634b8550
     368  1.1 0x00000088             fp <= 0000038f
     370  1.1 0x0000008c             s2 <= 0a52d1bf
     371  1.1 0x00000090             s3 <= 902bda7e
     372  1.1 0x00000094             s4 <= 19aee328
     373  1.1 0x00000098             s5 <= 634b81c1
     374  1.1 0x0000009c             fp <= 0000038f
     376  1.1 0x000000a0             s2 <= f5ad31d0
     377  1.1 0x000000a4             s3 <= 902bd9f1
     378  1.1 0x000000a8             s4 <= 19aee6b7
     379  1.1 0x000000ac             s5 <= 9cb481ce
     380  1.1 0x000000b0             fp <= 9020f37f
     381  1.1 0x000000b4             fp <= 9a73c1af
     382  1.1 0x000000b8             s3 <= 0a58185e
     383  1.1 0x000000bc             s6 <= 2a94b19f
     384  1.1 0x000000c0             s6 <= 34e77fcf
     385  1.1 0x000000c4             s3 <= 3ebf6791
     386  1.1 0x000000c8             fp <= 2a94b19f
     387  1.1 0x000000cc             fp <= 34e77fcf
     388  1.1 0x000000d0             fp <= 4e966686
     389  1.1 0x000000d4             s3 <= 70290117
     390  1.1 0x000000d8             fp <= deb75676
     391  1.1 0x000000dc             fp <= e90a24a6
     392  1.1 0x000000e0             fp <= 02b90b5d
     393  1.1 0x000000e4             s3 <= 72900a4a
     394  1.1 0x000000e8             s4 <= 0000038f
     396  1.1 0x000000ec             s1 <= 9020f37f
     397  1.1 0x000000f0             s2 <= f5ad2e41
     398  1.1 0x000000f4             s3 <= 729009c5
     399  1.1 0x000000f8             s4 <= 0000038f
     401  1.1 0x000000fc             s1 <= 9020f70e
     402  1.1 0x00000100             s2 <= 0a52d54e
     403  1.1 0x00000104             s3 <= 72900a4a
     404  1.1 0x00000108             s5 <= 0000038f
     405  1.1 0x0000010c             t0 <= 00000000
     406  1.1 0x00000110             s1 <= 9020fa9d
     407  1.1 0x00000114             s2 <= 0a52d1bf
     408  1.1 0x00000118             s3 <= 729009c5
     409  1.1 0x0000011c             s5 <= 0000038f
     410  1.1 0x00000120             t0 <= 00000000
     411  1.1 0x00000124             s1 <= 9020fe2c
     412  1.1 0x00000128             s2 <= f5ad31d0
     413  1.1 0x0000012c             s3 <= 72900a4a
     414  1.1 0x00000130             t1 <= 00000003
     415  1.1 0x00000134               
     416  1.1 0x00000048             fp <= 4b30efc0
     417  1.1 0x0000004c             s1 <= 6d028620
     418  1.1 0x00000050             s2 <= ae949d56
     419  1.1 0x00000054             s3 <= 000ca9e1
     420  1.1 0x00000058             s4 <= 43cfd1a1
     421  1.1 0x0000005c             s5 <= 69c21c40
     422  1.1 0x00000060             fp <= b83375e0
     423  1.1 0x00000064             s2 <= f6612776
     424  1.1 0x00000068             s3 <= b83fdc01
     425  1.1 0x0000006c             s4 <= fc034781
     426  1.1 0x00000070             s5 <= b18ea660
     427  1.1 0x00000074             fp <= 2535fc00
     428  1.1 0x00000078             s2 <= 2ed4d48a
     429  1.1 0x0000007c             s3 <= 9d0a2001
     430  1.1 0x00000080             s4 <= 21394381
     431  1.1 0x00000084             s5 <= 73a755a0
     432  1.1 0x00000088             fp <= 0000038f
     434  1.1 0x0000008c             s2 <= 2ed4d0fb
     435  1.1 0x00000090             s3 <= 9d0a238e
     436  1.1 0x00000094             s4 <= 21394710
     437  1.1 0x00000098             s5 <= 73a75211
     438  1.1 0x0000009c             fp <= 0000038f
     440  1.1 0x000000a0             s2 <= d12b3294
     441  1.1 0x000000a4             s3 <= 9d0a2001
     442  1.1 0x000000a8             s4 <= 21394a9f
     443  1.1 0x000000ac             s5 <= 8c58b17e
     444  1.1 0x000000b0             fp <= 6d0289af
     445  1.1 0x000000b4             fp <= 9bd7571b
     446  1.1 0x000000b8             s3 <= 06dd771a
     447  1.1 0x000000bc             s6 <= 08d9dd3b
     448  1.1 0x000000c0             s6 <= 37aeaaa7
     449  1.1 0x000000c4             s3 <= 3173ddbd
     450  1.1 0x000000c8             fp <= 08d9dd3b
     451  1.1 0x000000cc             fp <= 37aeaaa7
     452  1.1 0x000000d0             fp <= 58e7f546
     453  1.1 0x000000d4             s3 <= 699428fb
     454  1.1 0x000000d8             fp <= c5ea7b66
     455  1.1 0x000000dc             fp <= f4bf48d2
     456  1.1 0x000000e0             fp <= 15f89371
     457  1.1 0x000000e4             s3 <= 7c6cbb8a
     458  1.1 0x000000e8             s4 <= 0000038f
     460  1.1 0x000000ec             s1 <= 6d0289af
     461  1.1 0x000000f0             s2 <= d12b2f05
     462  1.1 0x000000f4             s3 <= 7c6cb805
     463  1.1 0x000000f8             s4 <= 0000038f
     465  1.1 0x000000fc             s1 <= 6d028d3e
     466  1.1 0x00000100             s2 <= 2ed4d48a
     467  1.1 0x00000104             s3 <= 7c6cbb8a
     468  1.1 0x00000108             s5 <= 0000038f
     469  1.1 0x0000010c             t0 <= 00000000
     470  1.1 0x00000110             s1 <= 6d0290cd
     471  1.1 0x00000114             s2 <= 2ed4d0fb
     472  1.1 0x00000118             s3 <= 7c6cb805
     473  1.1 0x0000011c             s5 <= 0000038f
     474  1.1 0x00000120             t0 <= 00000000
     475  1.1 0x00000124             s1 <= 6d02945c
     476  1.1 0x00000128             s2 <= d12b3294
     477  1.1 0x0000012c             s3 <= 7c6cbb8a
     478  1.1 0x00000130             t1 <= 00000004
     479  1.1 0x00000134               
     480  1.1 0x00000048             fp <= 8debbd30
     481  1.1 0x0000004c             s1 <= 55ab5fc8
     482  1.1 0x00000050             s2 <= c6ef6016
     483  1.1 0x00000054             s3 <= 000ca9e1
     484  1.1 0x00000058             s4 <= 26914849
     485  1.1 0x0000005c             s5 <= 070a4a50
     486  1.1 0x00000060             fp <= e3971cf8
     487  1.1 0x00000064             s2 <= e358431e
     488  1.1 0x00000068             s3 <= e39bb519
     489  1.1 0x0000006c             s4 <= 0a286541
     490  1.1 0x00000070             s5 <= 23732d58
     491  1.1 0x00000074             fp <= 39427cc0
     492  1.1 0x00000078             s2 <= 55ea39a2
     493  1.1 0x0000007c             s3 <= dad9c9d9
     494  1.1 0x00000080             s4 <= 436ae201
     495  1.1 0x00000084             s5 <= 15cf4f68
     496  1.1 0x00000088             fp <= 0000038f
     498  1.1 0x0000008c             s2 <= 55ea3613
     499  1.1 0x00000090             s3 <= dad9ca56
     500  1.1 0x00000094             s4 <= 436ae590
     501  1.1 0x00000098             s5 <= 15cf4bd9
     502  1.1 0x0000009c             fp <= 0000038f
     504  1.1 0x000000a0             s2 <= aa15cd7c
     505  1.1 0x000000a4             s3 <= dad9c9d9
     506  1.1 0x000000a8             s4 <= 436ae91f
     507  1.1 0x000000ac             s5 <= ea30b7b6
     508  1.1 0x000000b0             fp <= 55ab6357
     509  1.1 0x000000b4             fp <= ab9595db
     510  1.1 0x000000b8             s3 <= 714c5c02
     511  1.1 0x000000bc             s6 <= 0140f5a3
     512  1.1 0x000000c0             s6 <= 572b2827
     513  1.1 0x000000c4             s3 <= 26677425
     514  1.1 0x000000c8             fp <= 0140f5a3
     515  1.1 0x000000cc             fp <= 572b2827
     516  1.1 0x000000d0             fp <= 9a961146
     517  1.1 0x000000d4             s3 <= bcf16563
     518  1.1 0x000000d8             fp <= f041710e
     519  1.1 0x000000dc             fp <= 462ba392
     520  1.1 0x000000e0             fp <= 89968cb1
     521  1.1 0x000000e4             s3 <= 3567e9d2
     522  1.1 0x000000e8             s4 <= 0000038f
     524  1.1 0x000000ec             s1 <= 55ab6357
     525  1.1 0x000000f0             s2 <= aa15c9ed
     526  1.1 0x000000f4             s3 <= 3567ea5d
     527  1.1 0x000000f8             s4 <= 0000038f
     529  1.1 0x000000fc             s1 <= 55ab66e6
     530  1.1 0x00000100             s2 <= 55ea39a2
     531  1.1 0x00000104             s3 <= 3567e9d2
     532  1.1 0x00000108             s5 <= 0000038f
     533  1.1 0x0000010c             t0 <= 00000000
     534  1.1 0x00000110             s1 <= 55ab6a75
     535  1.1 0x00000114             s2 <= 55ea3613
     536  1.1 0x00000118             s3 <= 3567ea5d
     537  1.1 0x0000011c             s5 <= 0000038f
     538  1.1 0x00000120             t0 <= 00000000
     539  1.1 0x00000124             s1 <= 55ab6e04
     540  1.1 0x00000128             s2 <= aa15cd7c
     541  1.1 0x0000012c             s3 <= 3567e9d2
     542  1.1 0x00000130             t1 <= 00000005
     543  1.1 0x00000134               
     544  1.1 0x00000048             fp <= 74767df0
     545  1.1 0x0000004c             s1 <= b6cc6bb8
     546  1.1 0x00000050             s2 <= 0cc9124e
     547  1.1 0x00000054             s3 <= 000ca9e1
     548  1.1 0x00000058             s4 <= 3293e2c9
     549  1.1 0x0000005c             s5 <= f90aaf90
     550  1.1 0x00000060             fp <= 2b42e9a8
     551  1.1 0x00000064             s2 <= e18628a6
     552  1.1 0x00000068             s3 <= 2b4e4049
     553  1.1 0x0000006c             s4 <= 5dd6cc71
     554  1.1 0x00000070             s5 <= cdc7c5e8
     555  1.1 0x00000074             fp <= e20f5560
     556  1.1 0x00000078             s2 <= 00892cba
     557  1.1 0x0000007c             s3 <= c9411529
     558  1.1 0x00000080             s4 <= 3fe621d1
     559  1.1 0x00000084             s5 <= 14478f78
     560  1.1 0x00000088             fp <= 0000038f
     562  1.1 0x0000008c             s2 <= 0089292b
     563  1.1 0x00000090             s3 <= c94116a6
     564  1.1 0x00000094             s4 <= 3fe62560
     565  1.1 0x00000098             s5 <= 14478be9
     566  1.1 0x0000009c             fp <= 0000038f
     568  1.1 0x000000a0             s2 <= ff76da64
     569  1.1 0x000000a4             s3 <= c9411529
     570  1.1 0x000000a8             s4 <= 3fe628ef
     571  1.1 0x000000ac             s5 <= ebb877a6
     572  1.1 0x000000b0             fp <= b6cc6f47
     573  1.1 0x000000b4             fp <= b75594e3
     574  1.1 0x000000b8             s3 <= 7e1481ca
     575  1.1 0x000000bc             s6 <= 6e22009b
     576  1.1 0x000000c0             s6 <= 6eab2637
     577  1.1 0x000000c4             s3 <= 10bfa7fd
     578  1.1 0x000000c8             fp <= 6e22009b
     579  1.1 0x000000cc             fp <= 6eab2637
     580  1.1 0x000000d0             fp <= ae914f26
     581  1.1 0x000000d4             s3 <= be2ee8db
     582  1.1 0x000000d8             fp <= 655dbade
     583  1.1 0x000000dc             fp <= 65e6e07a
     584  1.1 0x000000e0             fp <= a5cd0969
     585  1.1 0x000000e4             s3 <= 1be3e1b2
     586  1.1 0x000000e8             s4 <= 0000038f
     588  1.1 0x000000ec             s1 <= b6cc6f47
     589  1.1 0x000000f0             s2 <= ff76d6d5
     590  1.1 0x000000f4             s3 <= 1be3e23d
     591  1.1 0x000000f8             s4 <= 0000038f
     593  1.1 0x000000fc             s1 <= b6cc72d6
     594  1.1 0x00000100             s2 <= 00892cba
     595  1.1 0x00000104             s3 <= 1be3e1b2
     596  1.1 0x00000108             s5 <= 0000038f
     597  1.1 0x0000010c             t0 <= 00000000
     598  1.1 0x00000110             s1 <= b6cc7665
     599  1.1 0x00000114             s2 <= 0089292b
     600  1.1 0x00000118             s3 <= 1be3e23d
     601  1.1 0x0000011c             s5 <= 0000038f
     602  1.1 0x00000120             t0 <= 00000000
     603  1.1 0x00000124             s1 <= b6cc79f4
     604  1.1 0x00000128             s2 <= ff76da64
     605  1.1 0x0000012c             s3 <= 1be3e1b2
     606  1.1 0x00000130             t1 <= 00000006
     607  1.1 0x00000134               
     608  1.1 0x00000048             fp <= ca316b50
     609  1.1 0x0000004c             s1 <= 4941bd88
     610  1.1 0x00000050             s2 <= 3ff0286e
     611  1.1 0x00000054             s3 <= 000ca9e1
     612  1.1 0x00000058             s4 <= d30cfdb9
     613  1.1 0x0000005c             s5 <= d4fbee30
     614  1.1 0x00000060             fp <= 137328d8
     615  1.1 0x00000064             s2 <= 2c7cff96
     616  1.0 0x00000068             s3 <= 137f8139
     617  1.0 0x0000006c             s4 <= e6802691
     618  1.0 0x00000070             s5 <= c188c558
     619  1.0 0x00000074             fp <= 5cb4e660
     620  1.0 0x00000078             s2 <= 3037e6ca
     621  1.0 0x0000007c             s3 <= 4fcb6759
     622  1.0 0x00000080             s4 <= 43350cf1
     623  1.0 0x00000084             s5 <= 9b2c2108
     624  1.0 0x00000088             fp <= 0000038f
     626  1.1 0x0000008c             s2 <= 3037e33b
     627  1.0 0x00000090             s3 <= 4fcb64d6
     628  1.0 0x00000094             s4 <= 43351080
     629  1.0 0x00000098             s5 <= 9b2c1d79
     630  1.0 0x0000009c             fp <= 0000038f
     632  1.1 0x000000a0             s2 <= cfc82054
     633  1.1 0x000000a4             s3 <= 4fcb6759
     634  1.1 0x000000a8             s4 <= 4335140f
     635  1.1 0x000000ac             s5 <= 64d3e616
     636  1.1 0x000000b0             fp <= 4941c117
     637  1.1 0x000000b4             fp <= 7979a0c3
     638  1.0 0x000000b8             s3 <= 36b2c79a
     639  1.0 0x000000bc             s6 <= c2bb5e4b
     640  1.0 0x000000c0             s6 <= f2f33df7
     641  1.0 0x000000c4             s3 <= c441fa6d
     642  1.0 0x000000c8             fp <= c2bb5e4b
     643  1.0 0x000000cc             fp <= f2f33df7
     644  1.0 0x000000d0             fp <= 36285206
     645  1.0 0x000000d4             s3 <= f269a86b
     646  1.0 0x000000d8             fp <= 7f6a0f8e
     647  1.0 0x000000dc             fp <= afa1ef3a
     648  1.0 0x000000e0             fp <= f2d70349
     649  1.0 0x000000e4             s3 <= 00beab22
     650  1.0 0x000000e8             s4 <= 0000038f
     652  1.0 0x000000ec             s1 <= 4941c117
     653  1.0 0x000000f0             s2 <= cfc81cc5
     654  1.0 0x000000f4             s3 <= 00bea8ad
     655  1.0 0x000000f8             s4 <= 0000038f
     657  1.1 0x000000fc             s1 <= 4941c4a6
     658  1.1 0x00000100             s2 <= 3037e6ca
     659  1.1 0x00000104             s3 <= 00beab22
     660  1.0 0x00000108             s5 <= 0000038f
     661  1.0 0x0000010c             t0 <= 00000000
     662  1.0 0x00000110             s1 <= 4941c835
     663  1.0 0x00000114             s2 <= 3037e33b
     664  1.0 0x00000118             s3 <= 00bea8ad
     665  1.0 0x0000011c             s5 <= 0000038f
     666  1.0 0x00000120             t0 <= 00000000
     667  1.0 0x00000124             s1 <= 4941cbc4
     668  1.0 0x00000128             s2 <= cfc82054
     669  1.0 0x0000012c             s3 <= 00beab22
     670  1.0 0x00000130             t1 <= 00000007
     671  1.0 0x00000134               
     672  1.0 0x00000048             fp <= f02f5c50
     673  1.0 0x0000004c             s1 <= 44846728
     674  1.0 0x00000050             s2 <= a682fdfe
     675  1.0 0x00000054             s3 <= 000ca9e1
     676  1.0 0x00000058             s4 <= 8f9981f9
     677  1.0 0x0000005c             s5 <= 46a12130
     678  1.0 0x00000060             fp <= 34b3c378
     679  1.0 0x00000064             s2 <= 71cf3a86
     680  1.0 0x00000068             s3 <= 34bf6a99
     681  1.0 0x0000006c             s4 <= c44d4571
     682  1.0 0x00000070             s5 <= 11ed5db8
     683  1.0 0x00000074             fp <= 79382aa0
     684  1.0 0x00000078             s2 <= 0768f01a
     685  1.0 0x0000007c             s3 <= 4d874039
     686  1.0 0x00000080             s4 <= 3d857011
     687  1.0 0x00000084             s5 <= 674acce8
     688  1.0 0x00000088             fp <= 0000038f
     690  1.0 0x0000008c             s2 <= 0768ec8b
     691  1.0 0x00000090             s3 <= 4d8743b6
     692  1.0 0x00000094             s4 <= 3d8573a0
     693  1.0 0x00000098             s5 <= 674ac959
     694  1.0 0x0000009c             fp <= 0000038f
     696  1.0 0x000000a0             s2 <= f8971704
     697  1.0 0x000000a4             s3 <= 4d874039
     698  1.0 0x000000a8             s4 <= 3d85772f
     699  1.0 0x000000ac             s5 <= 98b53a36
     700  1.0 0x000000b0             fp <= 44846ab7
     701  1.0 0x000000b4             fp <= 4bed53b3
     702  1.0 0x000000b8             s3 <= 066a138a
     703  1.0 0x000000bc             s6 <= 9071badb
     704  1.0 0x000000c0             s6 <= 97daa3d7
     705  1.0 0x000000c4             s3 <= 91b0b05d
     706  1.0 0x000000c8             fp <= 9071badb
     707  1.0 0x000000cc             fp <= 97daa3d7
     708  1.0 0x000000d0             fp <= d5601b06
     709  1.0 0x000000d4             s3 <= 44d0ab5b
     710  1.0 0x000000d8             fp <= 19e4822e
     711  1.0 0x000000dc             fp <= 214d6b2a
     712  1.0 0x000000e0             fp <= 5ed2e259
     713  1.0 0x000000e4             s3 <= 1a024902
     714  1.0 0x000000e8             s4 <= 0000038f
     716  1.0 0x000000ec             s1 <= 44846ab7
     717  1.0 0x000000f0             s2 <= f8971375
     718  1.0 0x000000f4             s3 <= 1a024a8d
     719  1.0 0x000000f8             s4 <= 0000038f
     721  1.0 0x000000fc             s1 <= 44846e46
     722  1.0 0x00000100             s2 <= 0768f01a
     723  1.0 0x00000104             s3 <= 1a024902
     724  1.0 0x00000108             s5 <= 0000038f
     725  1.0 0x0000010c             t0 <= 00000000
     726  1.0 0x00000110             s1 <= 448471d5
     727  1.0 0x00000114             s2 <= 0768ec8b
     728  1.0 0x00000118             s3 <= 1a024a8d
     729  1.0 0x0000011c             s5 <= 0000038f
     730  1.0 0x00000120             t0 <= 00000000
     731  1.0 0x00000124             s1 <= 44847564
     732  1.0 0x00000128             s2 <= f8971704
     733  1.0 0x0000012c             s3 <= 1a024902
     734  1.0 0x00000130             t1 <= 00000008
     735  1.0 0x00000134               
     736  1.0 0x00000048             fp <= 1699d190
     737  1.0 0x0000004c             s1 <= 9cc65208
     738  1.0 0x00000050             s2 <= 8e21ce1e
     739  1.0 0x00000054             s3 <= 000ca9e1
     740  1.0 0x00000058             s4 <= 630d0a19
     741  1.0 0x0000005c             s5 <= 503daff0
     742  1.0 0x00000060             fp <= b3602398
     743  1.0 0x00000064             s2 <= dac1aa86
     744  1.0 0x00000068             s3 <= b36c8a79
     745  1.0 0x0000006c             s4 <= 166d2db1
     746  1.0 0x00000070             s5 <= 9cdd8c58
     747  1.0 0x00000074             fp <= 502675a0
     748  1.0 0x00000078             s2 <= 7564cb1a
     749  1.0 0x0000007c             s3 <= e34affd9
     750  1.0 0x00000080             s4 <= 6693a351
     751  1.0 0x00000084             s5 <= b348e948
     752  1.0 0x00000088             fp <= 0000038f
     754  1.0 0x0000008c             s2 <= 7564c78b
     755  1.0 0x00000090             s3 <= e34afc56
     756  1.0 0x00000094             s4 <= 6693a6e0
     757  1.0 0x00000098             s5 <= b348e5b9
     758  1.0 0x0000009c             fp <= 0000038f
     760  1.0 0x000000a0             s2 <= 8a9b3c04
     761  1.0 0x000000a4             s3 <= e34affd9
     762  1.0 0x000000a8             s4 <= 6693aa6f
     763  1.0 0x000000ac             s5 <= 4cb71dd6
     764  1.0 0x000000b0             fp <= 9cc65597
     765  1.0 0x000000b4             fp <= 122b1993
     766  1.0 0x000000b8             s3 <= f161e64a
     767  1.0 0x000000bc             s6 <= aef16b9b
     768  1.0 0x000000c0             s6 <= 24562f97
     769  1.0 0x000000c4             s3 <= d537c9dd
     770  1.0 0x000000c8             fp <= aef16b9b
     771  1.0 0x000000cc             fp <= 24562f97
     772  1.0 0x000000d0             fp <= 8ae9da06
     773  1.0 0x000000d4             s3 <= 5fde13db
     774  1.0 0x000000d8             fp <= 27b02c0e
     775  1.0 0x000000dc             fp <= 9d14f00a
     776  1.0 0x000000e0             fp <= 03a89a79
     777  1.0 0x000000e4             s3 <= 5c7689a2
     778  1.0 0x000000e8             s4 <= 0000038f
     780  1.0 0x000000ec             s1 <= 9cc65597
     781  1.0 0x000000f0             s2 <= 8a9b3875
     782  1.0 0x000000f4             s3 <= 5c768a2d
     783  1.0 0x000000f8             s4 <= 0000038f
     785  1.0 0x000000fc             s1 <= 9cc65926
     786  1.0 0x00000100             s2 <= 7564cb1a
     787  1.0 0x00000104             s3 <= 5c7689a2
     788  1.0 0x00000108             s5 <= 0000038f
     789  1.0 0x0000010c             t0 <= 00000000
     790  1.0 0x00000110             s1 <= 9cc65cb5
     791  1.0 0x00000114             s2 <= 7564c78b
     792  1.0 0x00000118             s3 <= 5c768a2d
     793  1.0 0x0000011c             s5 <= 0000038f
     794  1.0 0x00000120             t0 <= 00000000
     795  1.0 0x00000124             s1 <= 9cc66044
     796  1.0 0x00000128             s2 <= 8a9b3c04
     797  1.0 0x0000012c             s3 <= 5c7689a2
     798  1.0 0x00000130             t1 <= 00000009
     799  1.0 0x00000134               
     800  1.0 0x00000048             fp <= e2d57110
     801  1.0 0x0000004c             s1 <= e3321e88
     802  1.0 0x00000050             s2 <= 09d3c77e
     803  1.0 0x00000054             s3 <= 000ca9e1
     804  1.0 0x00000058             s4 <= 4eb35a59
     805  1.0 0x0000005c             s5 <= 3707a070
     806  1.0 0x00000060             fp <= c6078f98
     807  1.0 0x00000064             s2 <= 43cc37e6
     808  1.0 0x00000068             s3 <= c60b2679
     809  1.0 0x0000006c             s4 <= 14bae9f1
     810  1.0 0x00000070             s5 <= 710010d8
     811  1.0 0x00000074             fp <= a939ae20
     812  1.0 0x00000078             s2 <= 656d763a
     813  1.0 0x0000007c             s3 <= 6f328859
     814  1.0 0x00000080             s4 <= bdf49811
     815  1.0 0x00000084             s5 <= 38399d48
     816  1.0 0x00000088             fp <= 0000038f
     818  1.0 0x0000008c             s2 <= 656d72ab
     819  1.0 0x00000090             s3 <= 6f328bd6
     820  1.0 0x00000094             s4 <= bdf49ba0
     821  1.0 0x00000098             s5 <= 383999b9
     822  1.0 0x0000009c             fp <= 0000038f
     824  1.0 0x000000a0             s2 <= 9a9290e4
     825  1.0 0x000000a4             s3 <= 6f328859
     826  1.0 0x000000a8             s4 <= bdf49f2f
     827  1.0 0x000000ac             s5 <= c7c669d6
     828  1.0 0x000000b0             fp <= e3322217
     829  1.0 0x000000b4             fp <= 489f9133
     830  1.0 0x000000b8             s3 <= 27ad196a
     831  1.0 0x000000bc             s6 <= 2bd1afbb
     832  1.0 0x000000c0             s6 <= 913f1ed7
     833  1.0 0x000000c4             s3 <= b69207bd
     834  1.0 0x000000c8             fp <= 2bd1afbb
     835  1.0 0x000000cc             fp <= 913f1ed7
     836  1.0 0x000000d0             fp <= 4f33be06
     837  1.0 0x000000d4             s3 <= f9a1b9bb
     838  1.0 0x000000d8             fp <= 3265dc8e
     839  1.0 0x000000dc             fp <= 97d34baa
     840  1.0 0x000000e0             fp <= 55c7ead9
     841  1.0 0x000000e4             s3 <= ac665362
     842  1.0 0x000000e8             s4 <= 0000038f
     844  1.0 0x000000ec             s1 <= e3322217
     845  1.0 0x000000f0             s2 <= 9a928d55
     846  1.0 0x000000f4             s3 <= ac6650ed
     847  1.0 0x000000f8             s4 <= 0000038f
     849  1.0 0x000000fc             s1 <= e33225a6
     850  1.0 0x00000100             s2 <= 656d763a
     851  1.0 0x00000104             s3 <= ac665362
     852  1.0 0x00000108             s5 <= 0000038f
     853  1.0 0x0000010c             t0 <= 00000000
     854  1.0 0x00000110             s1 <= e3322935
     855  1.0 0x00000114             s2 <= 656d72ab
     856  1.0 0x00000118             s3 <= ac6650ed
     857  1.0 0x0000011c             s5 <= 0000038f
     858  1.0 0x00000120             t0 <= 00000000
     859  1.0 0x00000124             s1 <= e3322cc4
     860  1.0 0x00000128             s2 <= 9a9290e4
     861  1.0 0x0000012c             s3 <= ac665362
     862  1.0 0x00000130             t1 <= 0000000a
     863  1.0 0x00000134               
     868  1.0 0x00000138             sp <= 00002ffc
     869  1.0 0x0000013c               
     874  1.1 0x00000010               
$finish called at time : 20208666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 9334.676 ; gain = 0.000 ; free physical = 655 ; free virtual = 16888
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 9334.676 ; gain = 0.000 ; free physical = 651 ; free virtual = 16887
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 9334.676 ; gain = 0.000 ; free physical = 651 ; free virtual = 16887
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 30 16:41:24 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 16:41:24 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 551 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.38 . Memory (MB): peak = 9334.676 ; gain = 0.000 ; free physical = 2037 ; free virtual = 18262
Restored from archive | CPU: 0.400000 secs | Memory: 8.037643 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.38 . Memory (MB): peak = 9334.676 ; gain = 0.000 ; free physical = 2037 ; free virtual = 18262
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9357.695 ; gain = 23.020 ; free physical = 1904 ; free virtual = 18129
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d6adab5d7be4942a3c09142e3e2c509 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9361.688 ; gain = 0.000 ; free physical = 1952 ; free virtual = 18180
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 0000038f
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= ffd636e0
     228  1.3 0x00000068             s3 <= 0031e178
     229  1.3 0x0000006c             s4 <= 0034fb58
     230  1.3 0x00000070             s5 <= ffcb04a8
     231  1.3 0x00000074             fp <= 00568e4c
     232  1.3 0x00000078             s2 <= 0080576c
     233  1.3 0x0000007c             s3 <= 00676f34
     234  1.3 0x00000080             s4 <= 008b89a4
     235  1.3 0x00000084             s5 <= 008b89a4
     236  1.3 0x00000088             fp <= 0000038f
     238  1.3 0x0000008c             s2 <= 008053dd
     239  1.3 0x00000090             s3 <= 00676cbb
     240  1.3 0x00000094             s4 <= 008b8d33
     241  1.3 0x00000098             s5 <= 008b8615
     242  1.2 0x0000009c             fp <= 0000038f
     244  1.3 0x000000a0             s2 <= ff7fafb2
     245  1.3 0x000000a4             s3 <= 00676f34
     246  1.2 0x000000a8             s4 <= 008b90c2
     247  1.2 0x000000ac             s5 <= ff747d7a
     248  1.2 0x000000b0             fp <= 00219683
     249  1.2 0x000000b4             fp <= 00a1e6d1
     250  1.2 0x000000b8             s3 <= 00c689e5
     251  1.2 0x000000bc             s6 <= 00c379c5
     252  1.2 0x000000c0             s6 <= 0143ca13
     253  1.2 0x000000c4             s3 <= 018543f6
     254  1.2 0x000000c8             fp <= 00c379c5
     255  1.2 0x000000cc             fp <= 0143ca13
     256  1.2 0x000000d0             fp <= 01cf5ad5
     257  1.2 0x000000d4             s3 <= 004a1923
     258  1.2 0x000000d8             fp <= 01f0edc9
     259  1.2 0x000000dc             fp <= 02713e17
     260  1.2 0x000000e0             fp <= 02fcced9
     261  1.2 0x000000e4             s3 <= 02b6d7fa
     262  1.2 0x000000e8             s4 <= 0000038f
     264  1.2 0x000000ec             s1 <= 00219683
     265  1.2 0x000000f0             s2 <= ff7fac23
     266  1.2 0x000000f4             s3 <= 02b6d475
     267  1.2 0x000000f8             s4 <= 0000038f
     269  1.2 0x000000fc             s1 <= 00219a12
     270  1.2 0x00000100             s2 <= 0080576c
     271  1.2 0x00000104             s3 <= 02b6d7fa
     272  1.2 0x00000108             s5 <= 0000038f
     273  1.2 0x0000010c             t0 <= 00000000
     274  1.2 0x00000110             s1 <= 00219da1
     275  1.2 0x00000114             s2 <= 008053dd
     276  1.2 0x00000118             s3 <= 02b6d475
     277  1.2 0x0000011c             s5 <= 0000038f
     278  1.2 0x00000120             t0 <= 00000000
     279  1.1 0x00000124             s1 <= 0021a130
     280  1.1 0x00000128             s2 <= ff7fafb2
     281  1.1 0x0000012c             s3 <= 02b6d7fa
     282  1.1 0x00000130             t1 <= 00000001
     283  1.1 0x00000134               
     288  1.2 0x00000048             fp <= db61e360
     289  1.2 0x0000004c             s1 <= 0bcc11d4
     290  1.2 0x00000050             s2 <= a8aa92a6
     291  1.2 0x00000054             s3 <= 000ca9e1
     292  1.2 0x00000058             s4 <= 803c199d
     293  1.2 0x0000005c             s5 <= 67cda020
     294  1.2 0x00000060             fp <= e72df534
     295  1.2 0x00000064             s2 <= c17c9d72
     296  1.2 0x00000068             s3 <= e7215cd5
     297  1.2 0x0000006c             s4 <= 676a0ed1
     298  1.2 0x00000070             s5 <= 809faaec
     299  1.2 0x00000074             fp <= f2fa0708
     300  1.2 0x00000078             s2 <= 317d6996
     301  1.2 0x0000007c             s3 <= 15db5bdd
     302  1.2 0x00000080             s4 <= 5a6415d9
     303  1.1 0x00000084             s5 <= 725a5c1c
     304  1.1 0x00000088             fp <= 0000038f
     306  1.2 0x0000008c             s2 <= 317d6607
     307  1.2 0x00000090             s3 <= 15db5852
     308  1.2 0x00000094             s4 <= 5a641968
     309  1.1 0x00000098             s5 <= 725a588d
     310  1.1 0x0000009c             fp <= 0000038f
     312  1.2 0x000000a0             s2 <= ce829d88
     313  1.2 0x000000a4             s3 <= 15db5bdd
     314  1.2 0x000000a8             s4 <= 5a641cf7
     315  1.1 0x000000ac             s5 <= 8da5ab02
     316  1.1 0x000000b0             fp <= 0bcc1563
     317  1.1 0x000000b4             fp <= 3d4977db
     318  1.1 0x000000b8             s3 <= 28922c06
     319  1.1 0x000000bc             s6 <= 491589af
     320  1.1 0x000000c0             s6 <= 7a92ec27
     321  1.1 0x000000c4             s3 <= 5200c021
     322  1.1 0x000000c8             fp <= 491589af
     323  1.1 0x000000cc             fp <= 7a92ec27
     324  1.1 0x000000d0             fp <= d4f7091e
     325  1.1 0x000000d4             s3 <= 86f7c93f
     326  1.1 0x000000d8             fp <= e0c31af2
     327  1.1 0x000000dc             fp <= 12407d6a
     328  1.1 0x000000e0             fp <= 6ca49a61
     329  1.1 0x000000e4             s3 <= ea53535e
     330  1.1 0x000000e8             s4 <= 0000038f
     332  1.1 0x000000ec             s1 <= 0bcc1563
     333  1.1 0x000000f0             s2 <= ce8299f9
     334  1.1 0x000000f4             s3 <= ea5350d1
     335  1.1 0x000000f8             s4 <= 0000038f
     337  1.1 0x000000fc             s1 <= 0bcc18f2
     338  1.1 0x00000100             s2 <= 317d6996
     339  1.1 0x00000104             s3 <= ea53535e
     340  1.1 0x00000108             s5 <= 0000038f
     341  1.1 0x0000010c             t0 <= 00000000
     342  1.1 0x00000110             s1 <= 0bcc1c81
     343  1.1 0x00000114             s2 <= 317d6607
     344  1.1 0x00000118             s3 <= ea5350d1
     345  1.1 0x0000011c             s5 <= 0000038f
     346  1.1 0x00000120             t0 <= 00000000
     347  1.1 0x00000124             s1 <= 0bcc2010
     348  1.1 0x00000128             s2 <= ce829d88
     349  1.1 0x0000012c             s3 <= ea53535e
     350  1.1 0x00000130             t1 <= 00000002
     351  1.1 0x00000134               
     352  1.1 0x00000048             fp <= 9c3ad880
     353  1.1 0x0000004c             s1 <= 9020eff0
     354  1.1 0x00000050             s2 <= de85ab82
     355  1.1 0x00000054             s3 <= 000ca9e1
     356  1.1 0x00000058             s4 <= 30d65ec9
     357  1.1 0x0000005c             s5 <= 858cfb80
     358  1.1 0x00000060             fp <= 2c5bc870
     359  1.1 0x00000064             s2 <= b229e312
     360  1.1 0x00000068             s3 <= 2c576191
     361  1.1 0x0000006c             s4 <= 5d322739
     362  1.1 0x00000070             s5 <= 59313310
     363  1.1 0x00000074             fp <= bc7cb860
     364  1.1 0x00000078             s2 <= 0a52d54e
     365  1.1 0x0000007c             s3 <= 902bd9f1
     366  1.1 0x00000080             s4 <= 19aedf99
     367  1.1 0x00000084             s5 <= 634b8550
     368  1.1 0x00000088             fp <= 0000038f
     370  1.1 0x0000008c             s2 <= 0a52d1bf
     371  1.1 0x00000090             s3 <= 902bda7e
     372  1.1 0x00000094             s4 <= 19aee328
     373  1.1 0x00000098             s5 <= 634b81c1
     374  1.1 0x0000009c             fp <= 0000038f
     376  1.1 0x000000a0             s2 <= f5ad31d0
     377  1.1 0x000000a4             s3 <= 902bd9f1
     378  1.1 0x000000a8             s4 <= 19aee6b7
     379  1.1 0x000000ac             s5 <= 9cb481ce
     380  1.1 0x000000b0             fp <= 9020f37f
     381  1.1 0x000000b4             fp <= 9a73c1af
     382  1.1 0x000000b8             s3 <= 0a58185e
     383  1.1 0x000000bc             s6 <= 2a94b19f
     384  1.1 0x000000c0             s6 <= 34e77fcf
     385  1.1 0x000000c4             s3 <= 3ebf6791
     386  1.1 0x000000c8             fp <= 2a94b19f
     387  1.1 0x000000cc             fp <= 34e77fcf
     388  1.1 0x000000d0             fp <= 4e966686
     389  1.1 0x000000d4             s3 <= 70290117
     390  1.1 0x000000d8             fp <= deb75676
     391  1.1 0x000000dc             fp <= e90a24a6
     392  1.1 0x000000e0             fp <= 02b90b5d
     393  1.1 0x000000e4             s3 <= 72900a4a
     394  1.1 0x000000e8             s4 <= 0000038f
     396  1.1 0x000000ec             s1 <= 9020f37f
     397  1.1 0x000000f0             s2 <= f5ad2e41
     398  1.1 0x000000f4             s3 <= 729009c5
     399  1.1 0x000000f8             s4 <= 0000038f
     401  1.1 0x000000fc             s1 <= 9020f70e
     402  1.1 0x00000100             s2 <= 0a52d54e
     403  1.1 0x00000104             s3 <= 72900a4a
     404  1.1 0x00000108             s5 <= 0000038f
     405  1.1 0x0000010c             t0 <= 00000000
     406  1.1 0x00000110             s1 <= 9020fa9d
     407  1.1 0x00000114             s2 <= 0a52d1bf
     408  1.1 0x00000118             s3 <= 729009c5
     409  1.1 0x0000011c             s5 <= 0000038f
     410  1.1 0x00000120             t0 <= 00000000
     411  1.1 0x00000124             s1 <= 9020fe2c
     412  1.1 0x00000128             s2 <= f5ad31d0
     413  1.1 0x0000012c             s3 <= 72900a4a
     414  1.1 0x00000130             t1 <= 00000003
     415  1.1 0x00000134               
     416  1.1 0x00000048             fp <= 4b30efc0
     417  1.1 0x0000004c             s1 <= 6d028620
     418  1.1 0x00000050             s2 <= ae949d56
     419  1.1 0x00000054             s3 <= 000ca9e1
     420  1.1 0x00000058             s4 <= 43cfd1a1
     421  1.1 0x0000005c             s5 <= 69c21c40
     422  1.1 0x00000060             fp <= b83375e0
     423  1.1 0x00000064             s2 <= f6612776
     424  1.1 0x00000068             s3 <= b83fdc01
     425  1.1 0x0000006c             s4 <= fc034781
     426  1.1 0x00000070             s5 <= b18ea660
     427  1.1 0x00000074             fp <= 2535fc00
     428  1.1 0x00000078             s2 <= 2ed4d48a
     429  1.1 0x0000007c             s3 <= 9d0a2001
     430  1.1 0x00000080             s4 <= 21394381
     431  1.1 0x00000084             s5 <= 73a755a0
     432  1.1 0x00000088             fp <= 0000038f
     434  1.1 0x0000008c             s2 <= 2ed4d0fb
     435  1.1 0x00000090             s3 <= 9d0a238e
     436  1.1 0x00000094             s4 <= 21394710
     437  1.1 0x00000098             s5 <= 73a75211
     438  1.1 0x0000009c             fp <= 0000038f
     440  1.1 0x000000a0             s2 <= d12b3294
     441  1.1 0x000000a4             s3 <= 9d0a2001
     442  1.1 0x000000a8             s4 <= 21394a9f
     443  1.1 0x000000ac             s5 <= 8c58b17e
     444  1.1 0x000000b0             fp <= 6d0289af
     445  1.1 0x000000b4             fp <= 9bd7571b
     446  1.1 0x000000b8             s3 <= 06dd771a
     447  1.1 0x000000bc             s6 <= 08d9dd3b
     448  1.1 0x000000c0             s6 <= 37aeaaa7
     449  1.1 0x000000c4             s3 <= 3173ddbd
     450  1.1 0x000000c8             fp <= 08d9dd3b
     451  1.1 0x000000cc             fp <= 37aeaaa7
     452  1.1 0x000000d0             fp <= 58e7f546
     453  1.1 0x000000d4             s3 <= 699428fb
     454  1.1 0x000000d8             fp <= c5ea7b66
     455  1.1 0x000000dc             fp <= f4bf48d2
     456  1.1 0x000000e0             fp <= 15f89371
     457  1.1 0x000000e4             s3 <= 7c6cbb8a
     458  1.1 0x000000e8             s4 <= 0000038f
     460  1.1 0x000000ec             s1 <= 6d0289af
     461  1.1 0x000000f0             s2 <= d12b2f05
     462  1.1 0x000000f4             s3 <= 7c6cb805
     463  1.1 0x000000f8             s4 <= 0000038f
     465  1.1 0x000000fc             s1 <= 6d028d3e
     466  1.1 0x00000100             s2 <= 2ed4d48a
     467  1.1 0x00000104             s3 <= 7c6cbb8a
     468  1.1 0x00000108             s5 <= 0000038f
     469  1.1 0x0000010c             t0 <= 00000000
     470  1.1 0x00000110             s1 <= 6d0290cd
     471  1.1 0x00000114             s2 <= 2ed4d0fb
     472  1.1 0x00000118             s3 <= 7c6cb805
     473  1.1 0x0000011c             s5 <= 0000038f
     474  1.1 0x00000120             t0 <= 00000000
     475  1.1 0x00000124             s1 <= 6d02945c
     476  1.1 0x00000128             s2 <= d12b3294
     477  1.1 0x0000012c             s3 <= 7c6cbb8a
     478  1.1 0x00000130             t1 <= 00000004
     479  1.1 0x00000134               
     480  1.1 0x00000048             fp <= 8debbd30
     481  1.1 0x0000004c             s1 <= 55ab5fc8
     482  1.1 0x00000050             s2 <= c6ef6016
     483  1.1 0x00000054             s3 <= 000ca9e1
     484  1.1 0x00000058             s4 <= 26914849
     485  1.1 0x0000005c             s5 <= 070a4a50
     486  1.1 0x00000060             fp <= e3971cf8
     487  1.1 0x00000064             s2 <= e358431e
     488  1.1 0x00000068             s3 <= e39bb519
     489  1.1 0x0000006c             s4 <= 0a286541
     490  1.1 0x00000070             s5 <= 23732d58
     491  1.1 0x00000074             fp <= 39427cc0
     492  1.1 0x00000078             s2 <= 55ea39a2
     493  1.1 0x0000007c             s3 <= dad9c9d9
     494  1.1 0x00000080             s4 <= 436ae201
     495  1.1 0x00000084             s5 <= 15cf4f68
     496  1.1 0x00000088             fp <= 0000038f
     498  1.1 0x0000008c             s2 <= 55ea3613
     499  1.1 0x00000090             s3 <= dad9ca56
     500  1.1 0x00000094             s4 <= 436ae590
     501  1.1 0x00000098             s5 <= 15cf4bd9
     502  1.1 0x0000009c             fp <= 0000038f
     504  1.1 0x000000a0             s2 <= aa15cd7c
     505  1.1 0x000000a4             s3 <= dad9c9d9
     506  1.1 0x000000a8             s4 <= 436ae91f
     507  1.1 0x000000ac             s5 <= ea30b7b6
     508  1.1 0x000000b0             fp <= 55ab6357
     509  1.1 0x000000b4             fp <= ab9595db
     510  1.1 0x000000b8             s3 <= 714c5c02
     511  1.1 0x000000bc             s6 <= 0140f5a3
     512  1.1 0x000000c0             s6 <= 572b2827
     513  1.1 0x000000c4             s3 <= 26677425
     514  1.1 0x000000c8             fp <= 0140f5a3
     515  1.1 0x000000cc             fp <= 572b2827
     516  1.1 0x000000d0             fp <= 9a961146
     517  1.1 0x000000d4             s3 <= bcf16563
     518  1.1 0x000000d8             fp <= f041710e
     519  1.1 0x000000dc             fp <= 462ba392
     520  1.1 0x000000e0             fp <= 89968cb1
     521  1.1 0x000000e4             s3 <= 3567e9d2
     522  1.1 0x000000e8             s4 <= 0000038f
     524  1.1 0x000000ec             s1 <= 55ab6357
     525  1.1 0x000000f0             s2 <= aa15c9ed
     526  1.1 0x000000f4             s3 <= 3567ea5d
     527  1.1 0x000000f8             s4 <= 0000038f
     529  1.1 0x000000fc             s1 <= 55ab66e6
     530  1.1 0x00000100             s2 <= 55ea39a2
     531  1.1 0x00000104             s3 <= 3567e9d2
     532  1.1 0x00000108             s5 <= 0000038f
     533  1.1 0x0000010c             t0 <= 00000000
     534  1.1 0x00000110             s1 <= 55ab6a75
     535  1.1 0x00000114             s2 <= 55ea3613
     536  1.1 0x00000118             s3 <= 3567ea5d
     537  1.1 0x0000011c             s5 <= 0000038f
     538  1.1 0x00000120             t0 <= 00000000
     539  1.1 0x00000124             s1 <= 55ab6e04
     540  1.1 0x00000128             s2 <= aa15cd7c
     541  1.1 0x0000012c             s3 <= 3567e9d2
     542  1.1 0x00000130             t1 <= 00000005
     543  1.1 0x00000134               
     544  1.1 0x00000048             fp <= 74767df0
     545  1.1 0x0000004c             s1 <= b6cc6bb8
     546  1.1 0x00000050             s2 <= 0cc9124e
     547  1.1 0x00000054             s3 <= 000ca9e1
     548  1.1 0x00000058             s4 <= 3293e2c9
     549  1.1 0x0000005c             s5 <= f90aaf90
     550  1.1 0x00000060             fp <= 2b42e9a8
     551  1.1 0x00000064             s2 <= e18628a6
     552  1.1 0x00000068             s3 <= 2b4e4049
     553  1.1 0x0000006c             s4 <= 5dd6cc71
     554  1.1 0x00000070             s5 <= cdc7c5e8
     555  1.1 0x00000074             fp <= e20f5560
     556  1.1 0x00000078             s2 <= 00892cba
     557  1.1 0x0000007c             s3 <= c9411529
     558  1.1 0x00000080             s4 <= 3fe621d1
     559  1.1 0x00000084             s5 <= 14478f78
     560  1.1 0x00000088             fp <= 0000038f
     562  1.1 0x0000008c             s2 <= 0089292b
     563  1.1 0x00000090             s3 <= c94116a6
     564  1.1 0x00000094             s4 <= 3fe62560
     565  1.1 0x00000098             s5 <= 14478be9
     566  1.1 0x0000009c             fp <= 0000038f
     568  1.1 0x000000a0             s2 <= ff76da64
     569  1.1 0x000000a4             s3 <= c9411529
     570  1.1 0x000000a8             s4 <= 3fe628ef
     571  1.1 0x000000ac             s5 <= ebb877a6
     572  1.1 0x000000b0             fp <= b6cc6f47
     573  1.1 0x000000b4             fp <= b75594e3
     574  1.1 0x000000b8             s3 <= 7e1481ca
     575  1.1 0x000000bc             s6 <= 6e22009b
     576  1.1 0x000000c0             s6 <= 6eab2637
     577  1.1 0x000000c4             s3 <= 10bfa7fd
     578  1.1 0x000000c8             fp <= 6e22009b
     579  1.1 0x000000cc             fp <= 6eab2637
     580  1.1 0x000000d0             fp <= ae914f26
     581  1.1 0x000000d4             s3 <= be2ee8db
     582  1.1 0x000000d8             fp <= 655dbade
     583  1.1 0x000000dc             fp <= 65e6e07a
     584  1.1 0x000000e0             fp <= a5cd0969
     585  1.1 0x000000e4             s3 <= 1be3e1b2
     586  1.1 0x000000e8             s4 <= 0000038f
     588  1.1 0x000000ec             s1 <= b6cc6f47
     589  1.1 0x000000f0             s2 <= ff76d6d5
     590  1.1 0x000000f4             s3 <= 1be3e23d
     591  1.1 0x000000f8             s4 <= 0000038f
     593  1.1 0x000000fc             s1 <= b6cc72d6
     594  1.1 0x00000100             s2 <= 00892cba
     595  1.1 0x00000104             s3 <= 1be3e1b2
     596  1.1 0x00000108             s5 <= 0000038f
     597  1.1 0x0000010c             t0 <= 00000000
     598  1.1 0x00000110             s1 <= b6cc7665
     599  1.1 0x00000114             s2 <= 0089292b
     600  1.1 0x00000118             s3 <= 1be3e23d
     601  1.1 0x0000011c             s5 <= 0000038f
     602  1.1 0x00000120             t0 <= 00000000
     603  1.1 0x00000124             s1 <= b6cc79f4
     604  1.1 0x00000128             s2 <= ff76da64
     605  1.1 0x0000012c             s3 <= 1be3e1b2
     606  1.1 0x00000130             t1 <= 00000006
     607  1.1 0x00000134               
     608  1.1 0x00000048             fp <= ca316b50
     609  1.1 0x0000004c             s1 <= 4941bd88
     610  1.1 0x00000050             s2 <= 3ff0286e
     611  1.1 0x00000054             s3 <= 000ca9e1
     612  1.1 0x00000058             s4 <= d30cfdb9
     613  1.1 0x0000005c             s5 <= d4fbee30
     614  1.1 0x00000060             fp <= 137328d8
     615  1.1 0x00000064             s2 <= 2c7cff96
     616  1.0 0x00000068             s3 <= 137f8139
     617  1.0 0x0000006c             s4 <= e6802691
     618  1.0 0x00000070             s5 <= c188c558
     619  1.0 0x00000074             fp <= 5cb4e660
     620  1.0 0x00000078             s2 <= 3037e6ca
     621  1.0 0x0000007c             s3 <= 4fcb6759
     622  1.0 0x00000080             s4 <= 43350cf1
     623  1.0 0x00000084             s5 <= 9b2c2108
     624  1.0 0x00000088             fp <= 0000038f
     626  1.1 0x0000008c             s2 <= 3037e33b
     627  1.0 0x00000090             s3 <= 4fcb64d6
     628  1.0 0x00000094             s4 <= 43351080
     629  1.0 0x00000098             s5 <= 9b2c1d79
     630  1.0 0x0000009c             fp <= 0000038f
     632  1.1 0x000000a0             s2 <= cfc82054
     633  1.1 0x000000a4             s3 <= 4fcb6759
     634  1.1 0x000000a8             s4 <= 4335140f
     635  1.1 0x000000ac             s5 <= 64d3e616
     636  1.1 0x000000b0             fp <= 4941c117
     637  1.1 0x000000b4             fp <= 7979a0c3
     638  1.0 0x000000b8             s3 <= 36b2c79a
     639  1.0 0x000000bc             s6 <= c2bb5e4b
     640  1.0 0x000000c0             s6 <= f2f33df7
     641  1.0 0x000000c4             s3 <= c441fa6d
     642  1.0 0x000000c8             fp <= c2bb5e4b
     643  1.0 0x000000cc             fp <= f2f33df7
     644  1.0 0x000000d0             fp <= 36285206
     645  1.0 0x000000d4             s3 <= f269a86b
     646  1.0 0x000000d8             fp <= 7f6a0f8e
     647  1.0 0x000000dc             fp <= afa1ef3a
     648  1.0 0x000000e0             fp <= f2d70349
     649  1.0 0x000000e4             s3 <= 00beab22
     650  1.0 0x000000e8             s4 <= 0000038f
     652  1.0 0x000000ec             s1 <= 4941c117
     653  1.0 0x000000f0             s2 <= cfc81cc5
     654  1.0 0x000000f4             s3 <= 00bea8ad
     655  1.0 0x000000f8             s4 <= 0000038f
     657  1.1 0x000000fc             s1 <= 4941c4a6
     658  1.1 0x00000100             s2 <= 3037e6ca
     659  1.1 0x00000104             s3 <= 00beab22
     660  1.0 0x00000108             s5 <= 0000038f
     661  1.0 0x0000010c             t0 <= 00000000
     662  1.0 0x00000110             s1 <= 4941c835
     663  1.0 0x00000114             s2 <= 3037e33b
     664  1.0 0x00000118             s3 <= 00bea8ad
     665  1.0 0x0000011c             s5 <= 0000038f
     666  1.0 0x00000120             t0 <= 00000000
     667  1.0 0x00000124             s1 <= 4941cbc4
     668  1.0 0x00000128             s2 <= cfc82054
     669  1.0 0x0000012c             s3 <= 00beab22
     670  1.0 0x00000130             t1 <= 00000007
     671  1.0 0x00000134               
     672  1.0 0x00000048             fp <= f02f5c50
     673  1.0 0x0000004c             s1 <= 44846728
     674  1.0 0x00000050             s2 <= a682fdfe
     675  1.0 0x00000054             s3 <= 000ca9e1
     676  1.0 0x00000058             s4 <= 8f9981f9
     677  1.0 0x0000005c             s5 <= 46a12130
     678  1.0 0x00000060             fp <= 34b3c378
     679  1.0 0x00000064             s2 <= 71cf3a86
     680  1.0 0x00000068             s3 <= 34bf6a99
     681  1.0 0x0000006c             s4 <= c44d4571
     682  1.0 0x00000070             s5 <= 11ed5db8
     683  1.0 0x00000074             fp <= 79382aa0
     684  1.0 0x00000078             s2 <= 0768f01a
     685  1.0 0x0000007c             s3 <= 4d874039
     686  1.0 0x00000080             s4 <= 3d857011
     687  1.0 0x00000084             s5 <= 674acce8
     688  1.0 0x00000088             fp <= 0000038f
     690  1.0 0x0000008c             s2 <= 0768ec8b
     691  1.0 0x00000090             s3 <= 4d8743b6
     692  1.0 0x00000094             s4 <= 3d8573a0
     693  1.0 0x00000098             s5 <= 674ac959
     694  1.0 0x0000009c             fp <= 0000038f
     696  1.0 0x000000a0             s2 <= f8971704
     697  1.0 0x000000a4             s3 <= 4d874039
     698  1.0 0x000000a8             s4 <= 3d85772f
     699  1.0 0x000000ac             s5 <= 98b53a36
     700  1.0 0x000000b0             fp <= 44846ab7
     701  1.0 0x000000b4             fp <= 4bed53b3
     702  1.0 0x000000b8             s3 <= 066a138a
     703  1.0 0x000000bc             s6 <= 9071badb
     704  1.0 0x000000c0             s6 <= 97daa3d7
     705  1.0 0x000000c4             s3 <= 91b0b05d
     706  1.0 0x000000c8             fp <= 9071badb
     707  1.0 0x000000cc             fp <= 97daa3d7
     708  1.0 0x000000d0             fp <= d5601b06
     709  1.0 0x000000d4             s3 <= 44d0ab5b
     710  1.0 0x000000d8             fp <= 19e4822e
     711  1.0 0x000000dc             fp <= 214d6b2a
     712  1.0 0x000000e0             fp <= 5ed2e259
     713  1.0 0x000000e4             s3 <= 1a024902
     714  1.0 0x000000e8             s4 <= 0000038f
     716  1.0 0x000000ec             s1 <= 44846ab7
     717  1.0 0x000000f0             s2 <= f8971375
     718  1.0 0x000000f4             s3 <= 1a024a8d
     719  1.0 0x000000f8             s4 <= 0000038f
     721  1.0 0x000000fc             s1 <= 44846e46
     722  1.0 0x00000100             s2 <= 0768f01a
     723  1.0 0x00000104             s3 <= 1a024902
     724  1.0 0x00000108             s5 <= 0000038f
     725  1.0 0x0000010c             t0 <= 00000000
     726  1.0 0x00000110             s1 <= 448471d5
     727  1.0 0x00000114             s2 <= 0768ec8b
     728  1.0 0x00000118             s3 <= 1a024a8d
     729  1.0 0x0000011c             s5 <= 0000038f
     730  1.0 0x00000120             t0 <= 00000000
     731  1.0 0x00000124             s1 <= 44847564
     732  1.0 0x00000128             s2 <= f8971704
     733  1.0 0x0000012c             s3 <= 1a024902
     734  1.0 0x00000130             t1 <= 00000008
     735  1.0 0x00000134               
     736  1.0 0x00000048             fp <= 1699d190
     737  1.0 0x0000004c             s1 <= 9cc65208
     738  1.0 0x00000050             s2 <= 8e21ce1e
     739  1.0 0x00000054             s3 <= 000ca9e1
     740  1.0 0x00000058             s4 <= 630d0a19
     741  1.0 0x0000005c             s5 <= 503daff0
     742  1.0 0x00000060             fp <= b3602398
     743  1.0 0x00000064             s2 <= dac1aa86
     744  1.0 0x00000068             s3 <= b36c8a79
     745  1.0 0x0000006c             s4 <= 166d2db1
     746  1.0 0x00000070             s5 <= 9cdd8c58
     747  1.0 0x00000074             fp <= 502675a0
     748  1.0 0x00000078             s2 <= 7564cb1a
     749  1.0 0x0000007c             s3 <= e34affd9
     750  1.0 0x00000080             s4 <= 6693a351
     751  1.0 0x00000084             s5 <= b348e948
     752  1.0 0x00000088             fp <= 0000038f
     754  1.0 0x0000008c             s2 <= 7564c78b
     755  1.0 0x00000090             s3 <= e34afc56
     756  1.0 0x00000094             s4 <= 6693a6e0
     757  1.0 0x00000098             s5 <= b348e5b9
     758  1.0 0x0000009c             fp <= 0000038f
     760  1.0 0x000000a0             s2 <= 8a9b3c04
     761  1.0 0x000000a4             s3 <= e34affd9
     762  1.0 0x000000a8             s4 <= 6693aa6f
     763  1.0 0x000000ac             s5 <= 4cb71dd6
     764  1.0 0x000000b0             fp <= 9cc65597
     765  1.0 0x000000b4             fp <= 122b1993
     766  1.0 0x000000b8             s3 <= f161e64a
     767  1.0 0x000000bc             s6 <= aef16b9b
     768  1.0 0x000000c0             s6 <= 24562f97
     769  1.0 0x000000c4             s3 <= d537c9dd
     770  1.0 0x000000c8             fp <= aef16b9b
     771  1.0 0x000000cc             fp <= 24562f97
     772  1.0 0x000000d0             fp <= 8ae9da06
     773  1.0 0x000000d4             s3 <= 5fde13db
     774  1.0 0x000000d8             fp <= 27b02c0e
     775  1.0 0x000000dc             fp <= 9d14f00a
     776  1.0 0x000000e0             fp <= 03a89a79
     777  1.0 0x000000e4             s3 <= 5c7689a2
     778  1.0 0x000000e8             s4 <= 0000038f
     780  1.0 0x000000ec             s1 <= 9cc65597
     781  1.0 0x000000f0             s2 <= 8a9b3875
     782  1.0 0x000000f4             s3 <= 5c768a2d
     783  1.0 0x000000f8             s4 <= 0000038f
     785  1.0 0x000000fc             s1 <= 9cc65926
     786  1.0 0x00000100             s2 <= 7564cb1a
     787  1.0 0x00000104             s3 <= 5c7689a2
     788  1.0 0x00000108             s5 <= 0000038f
     789  1.0 0x0000010c             t0 <= 00000000
     790  1.0 0x00000110             s1 <= 9cc65cb5
     791  1.0 0x00000114             s2 <= 7564c78b
     792  1.0 0x00000118             s3 <= 5c768a2d
     793  1.0 0x0000011c             s5 <= 0000038f
     794  1.0 0x00000120             t0 <= 00000000
     795  1.0 0x00000124             s1 <= 9cc66044
     796  1.0 0x00000128             s2 <= 8a9b3c04
     797  1.0 0x0000012c             s3 <= 5c7689a2
     798  1.0 0x00000130             t1 <= 00000009
     799  1.0 0x00000134               
     800  1.0 0x00000048             fp <= e2d57110
     801  1.0 0x0000004c             s1 <= e3321e88
     802  1.0 0x00000050             s2 <= 09d3c77e
     803  1.0 0x00000054             s3 <= 000ca9e1
     804  1.0 0x00000058             s4 <= 4eb35a59
     805  1.0 0x0000005c             s5 <= 3707a070
     806  1.0 0x00000060             fp <= c6078f98
     807  1.0 0x00000064             s2 <= 43cc37e6
     808  1.0 0x00000068             s3 <= c60b2679
     809  1.0 0x0000006c             s4 <= 14bae9f1
     810  1.0 0x00000070             s5 <= 710010d8
     811  1.0 0x00000074             fp <= a939ae20
     812  1.0 0x00000078             s2 <= 656d763a
     813  1.0 0x0000007c             s3 <= 6f328859
     814  1.0 0x00000080             s4 <= bdf49811
     815  1.0 0x00000084             s5 <= 38399d48
     816  1.0 0x00000088             fp <= 0000038f
     818  1.0 0x0000008c             s2 <= 656d72ab
     819  1.0 0x00000090             s3 <= 6f328bd6
     820  1.0 0x00000094             s4 <= bdf49ba0
     821  1.0 0x00000098             s5 <= 383999b9
     822  1.0 0x0000009c             fp <= 0000038f
     824  1.0 0x000000a0             s2 <= 9a9290e4
     825  1.0 0x000000a4             s3 <= 6f328859
     826  1.0 0x000000a8             s4 <= bdf49f2f
     827  1.0 0x000000ac             s5 <= c7c669d6
     828  1.0 0x000000b0             fp <= e3322217
     829  1.0 0x000000b4             fp <= 489f9133
     830  1.0 0x000000b8             s3 <= 27ad196a
     831  1.0 0x000000bc             s6 <= 2bd1afbb
     832  1.0 0x000000c0             s6 <= 913f1ed7
     833  1.0 0x000000c4             s3 <= b69207bd
     834  1.0 0x000000c8             fp <= 2bd1afbb
     835  1.0 0x000000cc             fp <= 913f1ed7
     836  1.0 0x000000d0             fp <= 4f33be06
     837  1.0 0x000000d4             s3 <= f9a1b9bb
     838  1.0 0x000000d8             fp <= 3265dc8e
     839  1.0 0x000000dc             fp <= 97d34baa
     840  1.0 0x000000e0             fp <= 55c7ead9
     841  1.0 0x000000e4             s3 <= ac665362
     842  1.0 0x000000e8             s4 <= 0000038f
     844  1.0 0x000000ec             s1 <= e3322217
     845  1.0 0x000000f0             s2 <= 9a928d55
     846  1.0 0x000000f4             s3 <= ac6650ed
     847  1.0 0x000000f8             s4 <= 0000038f
     849  1.0 0x000000fc             s1 <= e33225a6
     850  1.0 0x00000100             s2 <= 656d763a
     851  1.0 0x00000104             s3 <= ac665362
     852  1.0 0x00000108             s5 <= 0000038f
     853  1.0 0x0000010c             t0 <= 00000000
     854  1.0 0x00000110             s1 <= e3322935
     855  1.0 0x00000114             s2 <= 656d72ab
     856  1.0 0x00000118             s3 <= ac6650ed
     857  1.0 0x0000011c             s5 <= 0000038f
     858  1.0 0x00000120             t0 <= 00000000
     859  1.0 0x00000124             s1 <= e3322cc4
     860  1.0 0x00000128             s2 <= 9a9290e4
     861  1.0 0x0000012c             s3 <= ac665362
     862  1.0 0x00000130             t1 <= 0000000a
     863  1.0 0x00000134               
     868  1.0 0x00000138             sp <= 00002ffc
     869  1.0 0x0000013c               
     874  1.1 0x00000010               
$finish called at time : 20208666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 9361.688 ; gain = 0.000 ; free physical = 1874 ; free virtual = 18109
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 9361.688 ; gain = 0.000 ; free physical = 1874 ; free virtual = 18109
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 9361.688 ; gain = 0.000 ; free physical = 1874 ; free virtual = 18109
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 30 16:48:14 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 16:48:14 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.44 . Memory (MB): peak = 9387.703 ; gain = 0.000 ; free physical = 1926 ; free virtual = 18202
Restored from archive | CPU: 0.470000 secs | Memory: 9.055832 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.44 . Memory (MB): peak = 9387.703 ; gain = 0.000 ; free physical = 1926 ; free virtual = 18202
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9408.715 ; gain = 21.012 ; free physical = 1805 ; free virtual = 18081
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.CLKOUT1_JITTER {237.179}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu_clock_gen'...
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
launch_runs -jobs 2 cpu_clock_gen_synth_1
[Wed Oct 30 16:54:18 2019] Launched cpu_clock_gen_synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Wed Oct 30 16:55:07 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 16:55:07 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.44 . Memory (MB): peak = 9443.730 ; gain = 0.000 ; free physical = 1777 ; free virtual = 18063
Restored from archive | CPU: 0.480000 secs | Memory: 9.067223 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.44 . Memory (MB): peak = 9443.730 ; gain = 0.000 ; free physical = 1777 ; free virtual = 18063
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9443.730 ; gain = 0.000 ; free physical = 1778 ; free virtual = 18064
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9443.730 ; gain = 0.000 ; free physical = 1799 ; free virtual = 18084
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKOUT0_DIVIDE_F {13.000} CONFIG.CLKOUT1_JITTER {231.022}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu_clock_gen'...
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
reset_run cpu_clock_gen_synth_1
launch_runs -jobs 2 cpu_clock_gen_synth_1
[Wed Oct 30 16:59:15 2019] Launched cpu_clock_gen_synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Wed Oct 30 16:59:33 2019] Launched cpu_clock_gen_synth_1, synth_1...
Run output will be captured here:
cpu_clock_gen_synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 16:59:34 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.46 . Memory (MB): peak = 9461.738 ; gain = 0.000 ; free physical = 1625 ; free virtual = 17917
Restored from archive | CPU: 0.490000 secs | Memory: 9.208725 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.46 . Memory (MB): peak = 9461.738 ; gain = 0.000 ; free physical = 1625 ; free virtual = 17917
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9461.738 ; gain = 0.000 ; free physical = 1625 ; free virtual = 17917
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9474.750 ; gain = 13.012 ; free physical = 1668 ; free virtual = 17960
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {68.000} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKFBOUT_MULT_F {21.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {13.250} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.CLKOUT1_JITTER {197.919} CONFIG.CLKOUT1_PHASE_ERROR {193.239} CONFIG.CLKOUT2_JITTER {193.738} CONFIG.CLKOUT2_PHASE_ERROR {193.239}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu_clock_gen'...
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
reset_run cpu_clock_gen_synth_1
launch_runs -jobs 2 cpu_clock_gen_synth_1
[Wed Oct 30 17:03:44 2019] Launched cpu_clock_gen_synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Wed Oct 30 17:03:56 2019] Launched cpu_clock_gen_synth_1, synth_1...
Run output will be captured here:
cpu_clock_gen_synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 17:03:56 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.44 . Memory (MB): peak = 9501.758 ; gain = 0.000 ; free physical = 1689 ; free virtual = 17962
Restored from archive | CPU: 0.630000 secs | Memory: 14.225418 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.44 . Memory (MB): peak = 9501.758 ; gain = 0.000 ; free physical = 1689 ; free virtual = 17962
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9503.766 ; gain = 2.008 ; free physical = 1514 ; free virtual = 17787
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {72.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {36.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} CONFIG.CLKOUT1_JITTER {252.414} CONFIG.CLKOUT1_PHASE_ERROR {249.865} CONFIG.CLKOUT2_JITTER {250.433} CONFIG.CLKOUT2_PHASE_ERROR {249.865}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu_clock_gen'...
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
reset_run cpu_clock_gen_synth_1
launch_runs -jobs 2 cpu_clock_gen_synth_1
[Wed Oct 30 17:08:49 2019] Launched cpu_clock_gen_synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Wed Oct 30 17:09:05 2019] Launched cpu_clock_gen_synth_1, synth_1...
Run output will be captured here:
cpu_clock_gen_synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 17:09:05 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.45 . Memory (MB): peak = 9509.762 ; gain = 0.000 ; free physical = 1778 ; free virtual = 17938
Restored from archive | CPU: 0.480000 secs | Memory: 9.074028 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.45 . Memory (MB): peak = 9509.762 ; gain = 0.000 ; free physical = 1778 ; free virtual = 17938
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 9519.770 ; gain = 10.008 ; free physical = 1583 ; free virtual = 17743
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {70.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.MMCM_CLKOUT1_DIVIDE {14} CONFIG.CLKOUT1_JITTER {216.781} CONFIG.CLKOUT1_PHASE_ERROR {233.292} CONFIG.CLKOUT2_JITTER {214.550} CONFIG.CLKOUT2_PHASE_ERROR {233.292}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu_clock_gen'...
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
reset_run cpu_clock_gen_synth_1
launch_runs -jobs 2 cpu_clock_gen_synth_1
[Wed Oct 30 17:13:25 2019] Launched cpu_clock_gen_synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Wed Oct 30 17:13:40 2019] Launched cpu_clock_gen_synth_1, synth_1...
Run output will be captured here:
cpu_clock_gen_synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 17:13:40 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.43 . Memory (MB): peak = 9522.770 ; gain = 0.000 ; free physical = 1724 ; free virtual = 17877
Restored from archive | CPU: 0.460000 secs | Memory: 8.900330 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.43 . Memory (MB): peak = 9522.770 ; gain = 0.000 ; free physical = 1724 ; free virtual = 17877
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 9535.781 ; gain = 13.012 ; free physical = 1529 ; free virtual = 17682
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Wed Oct 30 17:18:01 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d6adab5d7be4942a3c09142e3e2c509 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=42.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 9535.781 ; gain = 0.000 ; free physical = 1626 ; free virtual = 17616
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
WARNING: Too many words specified in data file mbrot.hex
WARNING: Too many words specified in data file mbrot.hex
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4078662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4078662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4078662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     208 x.x 0x00000000             sp <= 00003000
     209  8.0 0x00000004             sp <= 00003000
     210  3.3 0x00000008             sp <= 00002ffc
     211  2.7 0x0000000c             ra <= 00000010
     216  3.2 0x00000014             sp <= 00002fdc
     217  2.5 0x00000018               mem[00000ff8] <= 00000010
     218  2.3 0x0000001c               mem[00000ff4] <= 00000000
     219  2.2 0x00000020               mem[00000ff0] <= 00000000
     220  2.1 0x00000024               mem[00000fe8] <= 00000000
     221  2.0 0x00000028               mem[00000fec] <= 00000000
     222  1.9 0x0000002c             ra <= 00000030
     227  2.1 0x000017d4             a0 <= 00000000
     228  2.0 0x000017d8               
     233  2.3 0x00000030             fp <= 00000000
     234  2.2 0x00000034             fp <= 00000000
     235  2.1 0x00000038             a5 <= 00000064
     236  2.1 0x0000003c             fp <= 00000001
     237  2.0 0x00000040             a0 <= 00000000
     238  2.0 0x00000044             fp <= 00000064
     239  1.9 0x00000048             s1 <= 00000000
     240  1.9 0x0000004c             ra <= 00000050
     245  2.0 0x000017c4               
     246  2.0 0x000017c8               
     251  2.1 0x00000050             s3 <= 00000064
     252  2.0 0x00000054             a0 <= 00000000
     253  2.0 0x00000058             ra <= 0000005c
     258  2.1 0x000000b0             sp <= 00002fcc
     259  2.1 0x000000b4               mem[00000fd4] <= 00000064
     260  2.0 0x000000b8               mem[00000fd0] <= 00000000
     261  2.0 0x000000bc               mem[00000fcc] <= 00000000
     262  2.0 0x000000c0               mem[00000fd8] <= 0000005c
     263  1.9 0x000000c4             s2 <= 00000000
     264  1.9 0x000000c8             fp <= 00000000
     265  1.8 0x000000cc             s1 <= 00010000
     266  1.8 0x000000d0             a0 <= 00000000
     267  1.8 0x000000d4             a1 <= 00000000
     268  1.8 0x000000d8             fp <= 00000001
     269  1.8 0x000000dc             ra <= 000000e0
     274  1.8 0x000017ac               
     275  1.8 0x000017b0               
     276  1.8 0x000017b4               
     277  1.8 0x000017b8               
     282  1.8 0x000000e0               
     287  1.9 0x000000d0             a0 <= 00000001
     288  1.9 0x000000d4             a1 <= 00000000
     289  1.9 0x000000d8             fp <= 00000002
     290  1.8 0x000000dc             ra <= 000000e0
     291  1.8 0x000017ac               
     292  1.8 0x000017b0               
     293  1.8 0x000017b4               
     294  1.8 0x000017b8               
     295  1.8 0x000000e0               
     296  1.8 0x000000d0             a0 <= 00000002
     297  1.7 0x000000d4             a1 <= 00000000
     298  1.7 0x000000d8             fp <= 00000003
     299  1.7 0x000000dc             ra <= 000000e0
     300  1.7 0x000017ac               
     301  1.7 0x000017b0               
     302  1.7 0x000017b4               
     303  1.7 0x000017b8               
     304  1.6 0x000000e0               
     305  1.6 0x000000d0             a0 <= 00000003
     306  1.6 0x000000d4             a1 <= 00000000
     307  1.6 0x000000d8             fp <= 00000004
     308  1.6 0x000000dc             ra <= 000000e0
     309  1.6 0x000017ac               
     310  1.6 0x000017b0               
     311  1.6 0x000017b4               
     312  1.6 0x000017b8               
     313  1.6 0x000000e0               
     314  1.6 0x000000d0             a0 <= 00000004
     315  1.5 0x000000d4             a1 <= 00000000
     316  1.5 0x000000d8             fp <= 00000005
     317  1.5 0x000000dc             ra <= 000000e0
     318  1.5 0x000017ac               
     319  1.5 0x000017b0               
     320  1.5 0x000017b4               
     321  1.5 0x000017b8               
     322  1.5 0x000000e0               
     323  1.5 0x000000d0             a0 <= 00000005
     324  1.5 0x000000d4             a1 <= 00000000
     325  1.5 0x000000d8             fp <= 00000006
     326  1.5 0x000000dc             ra <= 000000e0
     327  1.5 0x000017ac               
     328  1.5 0x000017b0               
     329  1.4 0x000017b4               
     330  1.4 0x000017b8               
     331  1.4 0x000000e0               
     332  1.4 0x000000d0             a0 <= 00000006
     333  1.4 0x000000d4             a1 <= 00000000
     334  1.4 0x000000d8             fp <= 00000007
     335  1.4 0x000000dc             ra <= 000000e0
     336  1.4 0x000017ac               
     337  1.4 0x000017b0               
     338  1.4 0x000017b4               
     339  1.4 0x000017b8               
     340  1.4 0x000000e0               
     341  1.4 0x000000d0             a0 <= 00000007
     342  1.4 0x000000d4             a1 <= 00000000
     343  1.4 0x000000d8             fp <= 00000008
     344  1.4 0x000000dc             ra <= 000000e0
     345  1.4 0x000017ac               
     346  1.4 0x000017b0               
     347  1.4 0x000017b4               
     348  1.4 0x000017b8               
     349  1.4 0x000000e0               
     350  1.4 0x000000d0             a0 <= 00000008
     351  1.3 0x000000d4             a1 <= 00000000
     352  1.3 0x000000d8             fp <= 00000009
     353  1.3 0x000000dc             ra <= 000000e0
     354  1.3 0x000017ac               
     355  1.3 0x000017b0               
     356  1.3 0x000017b4               
     357  1.3 0x000017b8               
     358  1.3 0x000000e0               
     359  1.3 0x000000d0             a0 <= 00000009
     360  1.3 0x000000d4             a1 <= 00000000
     361  1.3 0x000000d8             fp <= 0000000a
     362  1.3 0x000000dc             ra <= 000000e0
     363  1.3 0x000017ac               
     364  1.3 0x000017b0               
     365  1.3 0x000017b4               
     366  1.3 0x000017b8               
     367  1.3 0x000000e0               
     368  1.3 0x000000d0             a0 <= 0000000a
     369  1.3 0x000000d4             a1 <= 00000000
     370  1.3 0x000000d8             fp <= 0000000b
     371  1.3 0x000000dc             ra <= 000000e0
     372  1.3 0x000017ac               
     373  1.3 0x000017b0               
     374  1.3 0x000017b4               
     375  1.3 0x000017b8               
     376  1.3 0x000000e0               
     377  1.3 0x000000d0             a0 <= 0000000b
     378  1.3 0x000000d4             a1 <= 00000000
     379  1.3 0x000000d8             fp <= 0000000c
     380  1.3 0x000000dc             ra <= 000000e0
     381  1.3 0x000017ac               
     382  1.3 0x000017b0               
     383  1.3 0x000017b4               
     384  1.3 0x000017b8               
     385  1.3 0x000000e0               
     386  1.3 0x000000d0             a0 <= 0000000c
     387  1.2 0x000000d4             a1 <= 00000000
     388  1.2 0x000000d8             fp <= 0000000d
     389  1.2 0x000000dc             ra <= 000000e0
     390  1.2 0x000017ac               
     391  1.2 0x000017b0               
     392  1.2 0x000017b4               
     393  1.2 0x000017b8               
     394  1.2 0x000000e0               
     395  1.2 0x000000d0             a0 <= 0000000d
     396  1.2 0x000000d4             a1 <= 00000000
     397  1.2 0x000000d8             fp <= 0000000e
     398  1.2 0x000000dc             ra <= 000000e0
     399  1.2 0x000017ac               
     400  1.2 0x000017b0               
     401  1.2 0x000017b4               
     402  1.2 0x000017b8               
     403  1.2 0x000000e0               
     404  1.2 0x000000d0             a0 <= 0000000e
     405  1.2 0x000000d4             a1 <= 00000000
     406  1.2 0x000000d8             fp <= 0000000f
     407  1.2 0x000000dc             ra <= 000000e0
     408  1.2 0x000017ac               
     409  1.2 0x000017b0               
     410  1.2 0x000017b4               
     411  1.2 0x000017b8               
     412  1.2 0x000000e0               
     413  1.2 0x000000d0             a0 <= 0000000f
     414  1.2 0x000000d4             a1 <= 00000000
     415  1.2 0x000000d8             fp <= 00000010
     416  1.2 0x000000dc             ra <= 000000e0
     417  1.2 0x000017ac               
     418  1.2 0x000017b0               
     419  1.2 0x000017b4               
     420  1.2 0x000017b8               
     421  1.2 0x000000e0               
     422  1.2 0x000000d0             a0 <= 00000010
     423  1.2 0x000000d4             a1 <= 00000000
     424  1.2 0x000000d8             fp <= 00000011
     425  1.2 0x000000dc             ra <= 000000e0
     426  1.2 0x000017ac               
     427  1.2 0x000017b0               
     428  1.2 0x000017b4               
     429  1.2 0x000017b8               
     430  1.2 0x000000e0               
     431  1.2 0x000000d0             a0 <= 00000011
     432  1.2 0x000000d4             a1 <= 00000000
     433  1.2 0x000000d8             fp <= 00000012
     434  1.2 0x000000dc             ra <= 000000e0
     435  1.2 0x000017ac               
     436  1.2 0x000017b0               
     437  1.2 0x000017b4               
     438  1.2 0x000017b8               
     439  1.2 0x000000e0               
     440  1.2 0x000000d0             a0 <= 00000012
     441  1.2 0x000000d4             a1 <= 00000000
     442  1.2 0x000000d8             fp <= 00000013
     443  1.2 0x000000dc             ra <= 000000e0
     444  1.2 0x000017ac               
     445  1.2 0x000017b0               
     446  1.2 0x000017b4               
     447  1.2 0x000017b8               
     448  1.2 0x000000e0               
     449  1.2 0x000000d0             a0 <= 00000013
     450  1.2 0x000000d4             a1 <= 00000000
     451  1.2 0x000000d8             fp <= 00000014
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
     452  1.2 0x000000dc             ra <= 000000e0
     453  1.2 0x000017ac               
     454  1.2 0x000017b0               
     455  1.2 0x000017b4               
     456  1.2 0x000017b8               
     457  1.2 0x000000e0               
     458  1.2 0x000000d0             a0 <= 00000014
     459  1.2 0x000000d4             a1 <= 00000000
     460  1.1 0x000000d8             fp <= 00000015
     461  1.1 0x000000dc             ra <= 000000e0
     462  1.1 0x000017ac               
     463  1.1 0x000017b0               
     464  1.1 0x000017b4               
     465  1.1 0x000017b8               
     466  1.1 0x000000e0               
     467  1.1 0x000000d0             a0 <= 00000015
     468  1.1 0x000000d4             a1 <= 00000000
     469  1.1 0x000000d8             fp <= 00000016
     470  1.1 0x000000dc             ra <= 000000e0
     471  1.1 0x000017ac               
     472  1.1 0x000017b0               
     473  1.1 0x000017b4               
     474  1.1 0x000017b8               
     475  1.1 0x000000e0               
     476  1.1 0x000000d0             a0 <= 00000016
     477  1.1 0x000000d4             a1 <= 00000000
     478  1.1 0x000000d8             fp <= 00000017
     479  1.1 0x000000dc             ra <= 000000e0
     480  1.1 0x000017ac               
     481  1.1 0x000017b0               
     482  1.1 0x000017b4               
     483  1.1 0x000017b8               
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 9535.781 ; gain = 0.000 ; free physical = 1785 ; free virtual = 17782
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 9535.781 ; gain = 0.000 ; free physical = 1784 ; free virtual = 17781
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 9535.781 ; gain = 0.000 ; free physical = 1784 ; free virtual = 17781
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d6adab5d7be4942a3c09142e3e2c509 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=42.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 9554.785 ; gain = 0.000 ; free physical = 1752 ; free virtual = 17752
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4078662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4078662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4078662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     208 x.x 0x00000000             sp <= 00003000
     209  8.0 0x00000004             sp <= 00003000
     210  3.3 0x00000008             sp <= 00002ffc
     211  2.7 0x0000000c             ra <= 00000010
     216  3.2 0x00000014             sp <= 00002fd4
     217  2.5 0x00000018             a5 <= 00002fd4
     218  2.3 0x0000001c             a4 <= 0000038f
     219  2.2 0x00000020               mem[00000fd4] <= 0000038f
     220  2.1 0x00000024             a1 <= 0000000a
     221  2.0 0x00000028             t1 <= 00000000
     222  1.9 0x0000002c             fp <= 000004d2
     223  1.8 0x00000030             s1 <= 00000224
     224  1.7 0x00000034             s2 <= 00001000
     225  1.7 0x00000038             s2 <= 00000911
     226  1.6 0x0000003c             s3 <= 000003b4
     227  1.6 0x00000040             s4 <= 00000306
     228  1.6 0x00000044             s5 <= 000001b0
     229  1.5 0x00000048             fp <= 00136864
     230  1.5 0x0000004c             s1 <= 002192f4
     231  1.5 0x00000050             s2 <= 000b3238
     232  1.4 0x00000054             s3 <= 00051a20
     233  1.4 0x00000058             s4 <= 00000000
     234  1.4 0x0000005c             s5 <= 00000000
     235  1.4 0x00000060             fp <= 0034fb58
     236  1.4 0x00000064             s2 <= ffd636e0
     237  1.3 0x00000068             s3 <= 0031e178
     238  1.3 0x0000006c             s4 <= 0034fb58
     239  1.3 0x00000070             s5 <= ffcb04a8
     240  1.3 0x00000074             fp <= 00568e4c
     241  1.3 0x00000078             s2 <= 0080576c
     242  1.3 0x0000007c             s3 <= 00676f34
     243  1.3 0x00000080             s4 <= 008b89a4
     244  1.3 0x00000084             s5 <= 008b89a4
     245  1.3 0x00000088             fp <= 0000038f
     247  1.3 0x0000008c             s2 <= 008053dd
     248  1.3 0x00000090             s3 <= 00676cbb
     249  1.3 0x00000094             s4 <= 008b8d33
     250  1.3 0x00000098             s5 <= 008b8615
     251  1.2 0x0000009c             fp <= 0000038f
     253  1.3 0x000000a0             s2 <= ff7fafb2
     254  1.3 0x000000a4             s3 <= 00676f34
     255  1.2 0x000000a8             s4 <= 008b90c2
     256  1.2 0x000000ac             s5 <= ff747d7a
     257  1.2 0x000000b0             fp <= 00219683
     258  1.2 0x000000b4             fp <= 00a1e6d1
     259  1.2 0x000000b8             s3 <= 00c689e5
     260  1.2 0x000000bc             s6 <= 00c379c5
     261  1.2 0x000000c0             s6 <= 0143ca13
     262  1.2 0x000000c4             s3 <= 018543f6
     263  1.2 0x000000c8             fp <= 00c379c5
     264  1.2 0x000000cc             fp <= 0143ca13
     265  1.2 0x000000d0             fp <= 01cf5ad5
     266  1.2 0x000000d4             s3 <= 004a1923
     267  1.2 0x000000d8             fp <= 01f0edc9
     268  1.2 0x000000dc             fp <= 02713e17
     269  1.2 0x000000e0             fp <= 02fcced9
     270  1.2 0x000000e4             s3 <= 02b6d7fa
     271  1.2 0x000000e8             s4 <= 0000038f
     273  1.2 0x000000ec             s1 <= 00219683
     274  1.2 0x000000f0             s2 <= ff7fac23
     275  1.2 0x000000f4             s3 <= 02b6d475
     276  1.2 0x000000f8             s4 <= 0000038f
     278  1.2 0x000000fc             s1 <= 00219a12
     279  1.2 0x00000100             s2 <= 0080576c
     280  1.2 0x00000104             s3 <= 02b6d7fa
     281  1.2 0x00000108             s5 <= 0000038f
     282  1.2 0x0000010c             t0 <= 00000000
     283  1.2 0x00000110             s1 <= 00219da1
     284  1.2 0x00000114             s2 <= 008053dd
     285  1.2 0x00000118             s3 <= 02b6d475
     286  1.2 0x0000011c             s5 <= 0000038f
     287  1.2 0x00000120             t0 <= 00000000
     288  1.1 0x00000124             s1 <= 0021a130
     289  1.1 0x00000128             s2 <= ff7fafb2
     290  1.1 0x0000012c             s3 <= 02b6d7fa
     291  1.1 0x00000130             t1 <= 00000001
     292  1.1 0x00000134               
     297  1.2 0x00000048             fp <= db61e360
     298  1.2 0x0000004c             s1 <= 0bcc11d4
     299  1.2 0x00000050             s2 <= a8aa92a6
     300  1.2 0x00000054             s3 <= 000ca9e1
     301  1.2 0x00000058             s4 <= 803c199d
     302  1.2 0x0000005c             s5 <= 67cda020
     303  1.2 0x00000060             fp <= e72df534
     304  1.2 0x00000064             s2 <= c17c9d72
     305  1.2 0x00000068             s3 <= e7215cd5
     306  1.2 0x0000006c             s4 <= 676a0ed1
     307  1.2 0x00000070             s5 <= 809faaec
     308  1.2 0x00000074             fp <= f2fa0708
     309  1.2 0x00000078             s2 <= 317d6996
     310  1.2 0x0000007c             s3 <= 15db5bdd
     311  1.2 0x00000080             s4 <= 5a6415d9
     312  1.1 0x00000084             s5 <= 725a5c1c
     313  1.1 0x00000088             fp <= 0000038f
     315  1.2 0x0000008c             s2 <= 317d6607
     316  1.2 0x00000090             s3 <= 15db5852
     317  1.2 0x00000094             s4 <= 5a641968
     318  1.1 0x00000098             s5 <= 725a588d
     319  1.1 0x0000009c             fp <= 0000038f
     321  1.2 0x000000a0             s2 <= ce829d88
     322  1.2 0x000000a4             s3 <= 15db5bdd
     323  1.2 0x000000a8             s4 <= 5a641cf7
     324  1.1 0x000000ac             s5 <= 8da5ab02
     325  1.1 0x000000b0             fp <= 0bcc1563
     326  1.1 0x000000b4             fp <= 3d4977db
     327  1.1 0x000000b8             s3 <= 28922c06
     328  1.1 0x000000bc             s6 <= 491589af
     329  1.1 0x000000c0             s6 <= 7a92ec27
     330  1.1 0x000000c4             s3 <= 5200c021
     331  1.1 0x000000c8             fp <= 491589af
     332  1.1 0x000000cc             fp <= 7a92ec27
     333  1.1 0x000000d0             fp <= d4f7091e
     334  1.1 0x000000d4             s3 <= 86f7c93f
     335  1.1 0x000000d8             fp <= e0c31af2
     336  1.1 0x000000dc             fp <= 12407d6a
     337  1.1 0x000000e0             fp <= 6ca49a61
     338  1.1 0x000000e4             s3 <= ea53535e
     339  1.1 0x000000e8             s4 <= 0000038f
     341  1.1 0x000000ec             s1 <= 0bcc1563
     342  1.1 0x000000f0             s2 <= ce8299f9
     343  1.1 0x000000f4             s3 <= ea5350d1
     344  1.1 0x000000f8             s4 <= 0000038f
     346  1.1 0x000000fc             s1 <= 0bcc18f2
     347  1.1 0x00000100             s2 <= 317d6996
     348  1.1 0x00000104             s3 <= ea53535e
     349  1.1 0x00000108             s5 <= 0000038f
     350  1.1 0x0000010c             t0 <= 00000000
     351  1.1 0x00000110             s1 <= 0bcc1c81
     352  1.1 0x00000114             s2 <= 317d6607
     353  1.1 0x00000118             s3 <= ea5350d1
     354  1.1 0x0000011c             s5 <= 0000038f
     355  1.1 0x00000120             t0 <= 00000000
     356  1.1 0x00000124             s1 <= 0bcc2010
     357  1.1 0x00000128             s2 <= ce829d88
     358  1.1 0x0000012c             s3 <= ea53535e
     359  1.1 0x00000130             t1 <= 00000002
     360  1.1 0x00000134               
     361  1.1 0x00000048             fp <= 9c3ad880
     362  1.1 0x0000004c             s1 <= 9020eff0
     363  1.1 0x00000050             s2 <= de85ab82
     364  1.1 0x00000054             s3 <= 000ca9e1
     365  1.1 0x00000058             s4 <= 30d65ec9
     366  1.1 0x0000005c             s5 <= 858cfb80
     367  1.1 0x00000060             fp <= 2c5bc870
     368  1.1 0x00000064             s2 <= b229e312
     369  1.1 0x00000068             s3 <= 2c576191
     370  1.1 0x0000006c             s4 <= 5d322739
     371  1.1 0x00000070             s5 <= 59313310
     372  1.1 0x00000074             fp <= bc7cb860
     373  1.1 0x00000078             s2 <= 0a52d54e
     374  1.1 0x0000007c             s3 <= 902bd9f1
     375  1.1 0x00000080             s4 <= 19aedf99
     376  1.1 0x00000084             s5 <= 634b8550
     377  1.1 0x00000088             fp <= 0000038f
     379  1.1 0x0000008c             s2 <= 0a52d1bf
     380  1.1 0x00000090             s3 <= 902bda7e
     381  1.1 0x00000094             s4 <= 19aee328
     382  1.1 0x00000098             s5 <= 634b81c1
     383  1.1 0x0000009c             fp <= 0000038f
     385  1.1 0x000000a0             s2 <= f5ad31d0
     386  1.1 0x000000a4             s3 <= 902bd9f1
     387  1.1 0x000000a8             s4 <= 19aee6b7
     388  1.1 0x000000ac             s5 <= 9cb481ce
     389  1.1 0x000000b0             fp <= 9020f37f
     390  1.1 0x000000b4             fp <= 9a73c1af
     391  1.1 0x000000b8             s3 <= 0a58185e
     392  1.1 0x000000bc             s6 <= 2a94b19f
     393  1.1 0x000000c0             s6 <= 34e77fcf
     394  1.1 0x000000c4             s3 <= 3ebf6791
     395  1.1 0x000000c8             fp <= 2a94b19f
     396  1.1 0x000000cc             fp <= 34e77fcf
     397  1.1 0x000000d0             fp <= 4e966686
     398  1.1 0x000000d4             s3 <= 70290117
     399  1.1 0x000000d8             fp <= deb75676
     400  1.1 0x000000dc             fp <= e90a24a6
     401  1.1 0x000000e0             fp <= 02b90b5d
     402  1.1 0x000000e4             s3 <= 72900a4a
     403  1.1 0x000000e8             s4 <= 0000038f
     405  1.1 0x000000ec             s1 <= 9020f37f
     406  1.1 0x000000f0             s2 <= f5ad2e41
     407  1.1 0x000000f4             s3 <= 729009c5
     408  1.1 0x000000f8             s4 <= 0000038f
     410  1.1 0x000000fc             s1 <= 9020f70e
     411  1.1 0x00000100             s2 <= 0a52d54e
     412  1.1 0x00000104             s3 <= 72900a4a
     413  1.1 0x00000108             s5 <= 0000038f
     414  1.1 0x0000010c             t0 <= 00000000
     415  1.1 0x00000110             s1 <= 9020fa9d
     416  1.1 0x00000114             s2 <= 0a52d1bf
     417  1.1 0x00000118             s3 <= 729009c5
     418  1.1 0x0000011c             s5 <= 0000038f
     419  1.1 0x00000120             t0 <= 00000000
     420  1.1 0x00000124             s1 <= 9020fe2c
     421  1.1 0x00000128             s2 <= f5ad31d0
     422  1.1 0x0000012c             s3 <= 72900a4a
     423  1.1 0x00000130             t1 <= 00000003
     424  1.1 0x00000134               
     425  1.1 0x00000048             fp <= 4b30efc0
     426  1.1 0x0000004c             s1 <= 6d028620
     427  1.1 0x00000050             s2 <= ae949d56
     428  1.1 0x00000054             s3 <= 000ca9e1
     429  1.1 0x00000058             s4 <= 43cfd1a1
     430  1.1 0x0000005c             s5 <= 69c21c40
     431  1.1 0x00000060             fp <= b83375e0
     432  1.1 0x00000064             s2 <= f6612776
     433  1.1 0x00000068             s3 <= b83fdc01
     434  1.1 0x0000006c             s4 <= fc034781
     435  1.1 0x00000070             s5 <= b18ea660
     436  1.1 0x00000074             fp <= 2535fc00
     437  1.1 0x00000078             s2 <= 2ed4d48a
     438  1.1 0x0000007c             s3 <= 9d0a2001
     439  1.1 0x00000080             s4 <= 21394381
     440  1.1 0x00000084             s5 <= 73a755a0
     441  1.1 0x00000088             fp <= 0000038f
     443  1.1 0x0000008c             s2 <= 2ed4d0fb
     444  1.1 0x00000090             s3 <= 9d0a238e
     445  1.1 0x00000094             s4 <= 21394710
     446  1.1 0x00000098             s5 <= 73a75211
     447  1.1 0x0000009c             fp <= 0000038f
     449  1.1 0x000000a0             s2 <= d12b3294
     450  1.1 0x000000a4             s3 <= 9d0a2001
     451  1.1 0x000000a8             s4 <= 21394a9f
     452  1.1 0x000000ac             s5 <= 8c58b17e
     453  1.1 0x000000b0             fp <= 6d0289af
     454  1.1 0x000000b4             fp <= 9bd7571b
     455  1.1 0x000000b8             s3 <= 06dd771a
     456  1.1 0x000000bc             s6 <= 08d9dd3b
     457  1.1 0x000000c0             s6 <= 37aeaaa7
     458  1.1 0x000000c4             s3 <= 3173ddbd
     459  1.1 0x000000c8             fp <= 08d9dd3b
     460  1.1 0x000000cc             fp <= 37aeaaa7
     461  1.1 0x000000d0             fp <= 58e7f546
     462  1.1 0x000000d4             s3 <= 699428fb
     463  1.1 0x000000d8             fp <= c5ea7b66
     464  1.1 0x000000dc             fp <= f4bf48d2
     465  1.1 0x000000e0             fp <= 15f89371
     466  1.1 0x000000e4             s3 <= 7c6cbb8a
     467  1.1 0x000000e8             s4 <= 0000038f
     469  1.1 0x000000ec             s1 <= 6d0289af
     470  1.1 0x000000f0             s2 <= d12b2f05
     471  1.1 0x000000f4             s3 <= 7c6cb805
     472  1.1 0x000000f8             s4 <= 0000038f
     474  1.1 0x000000fc             s1 <= 6d028d3e
     475  1.1 0x00000100             s2 <= 2ed4d48a
     476  1.1 0x00000104             s3 <= 7c6cbb8a
     477  1.1 0x00000108             s5 <= 0000038f
     478  1.1 0x0000010c             t0 <= 00000000
     479  1.1 0x00000110             s1 <= 6d0290cd
     480  1.1 0x00000114             s2 <= 2ed4d0fb
     481  1.1 0x00000118             s3 <= 7c6cb805
     482  1.1 0x0000011c             s5 <= 0000038f
     483  1.1 0x00000120             t0 <= 00000000
     484  1.1 0x00000124             s1 <= 6d02945c
     485  1.1 0x00000128             s2 <= d12b3294
     486  1.1 0x0000012c             s3 <= 7c6cbb8a
     487  1.1 0x00000130             t1 <= 00000004
     488  1.1 0x00000134               
     489  1.1 0x00000048             fp <= 8debbd30
     490  1.1 0x0000004c             s1 <= 55ab5fc8
     491  1.1 0x00000050             s2 <= c6ef6016
     492  1.1 0x00000054             s3 <= 000ca9e1
     493  1.1 0x00000058             s4 <= 26914849
     494  1.1 0x0000005c             s5 <= 070a4a50
     495  1.1 0x00000060             fp <= e3971cf8
     496  1.1 0x00000064             s2 <= e358431e
     497  1.1 0x00000068             s3 <= e39bb519
     498  1.1 0x0000006c             s4 <= 0a286541
     499  1.1 0x00000070             s5 <= 23732d58
     500  1.1 0x00000074             fp <= 39427cc0
     501  1.1 0x00000078             s2 <= 55ea39a2
     502  1.1 0x0000007c             s3 <= dad9c9d9
     503  1.1 0x00000080             s4 <= 436ae201
     504  1.1 0x00000084             s5 <= 15cf4f68
     505  1.1 0x00000088             fp <= 0000038f
     507  1.1 0x0000008c             s2 <= 55ea3613
     508  1.1 0x00000090             s3 <= dad9ca56
     509  1.1 0x00000094             s4 <= 436ae590
     510  1.1 0x00000098             s5 <= 15cf4bd9
     511  1.1 0x0000009c             fp <= 0000038f
     513  1.1 0x000000a0             s2 <= aa15cd7c
     514  1.1 0x000000a4             s3 <= dad9c9d9
     515  1.1 0x000000a8             s4 <= 436ae91f
     516  1.1 0x000000ac             s5 <= ea30b7b6
     517  1.1 0x000000b0             fp <= 55ab6357
     518  1.1 0x000000b4             fp <= ab9595db
     519  1.1 0x000000b8             s3 <= 714c5c02
     520  1.1 0x000000bc             s6 <= 0140f5a3
     521  1.1 0x000000c0             s6 <= 572b2827
     522  1.1 0x000000c4             s3 <= 26677425
     523  1.1 0x000000c8             fp <= 0140f5a3
     524  1.1 0x000000cc             fp <= 572b2827
     525  1.1 0x000000d0             fp <= 9a961146
     526  1.1 0x000000d4             s3 <= bcf16563
     527  1.1 0x000000d8             fp <= f041710e
     528  1.1 0x000000dc             fp <= 462ba392
     529  1.1 0x000000e0             fp <= 89968cb1
     530  1.1 0x000000e4             s3 <= 3567e9d2
     531  1.1 0x000000e8             s4 <= 0000038f
     533  1.1 0x000000ec             s1 <= 55ab6357
     534  1.1 0x000000f0             s2 <= aa15c9ed
     535  1.1 0x000000f4             s3 <= 3567ea5d
     536  1.1 0x000000f8             s4 <= 0000038f
     538  1.1 0x000000fc             s1 <= 55ab66e6
     539  1.1 0x00000100             s2 <= 55ea39a2
     540  1.1 0x00000104             s3 <= 3567e9d2
     541  1.1 0x00000108             s5 <= 0000038f
     542  1.1 0x0000010c             t0 <= 00000000
     543  1.1 0x00000110             s1 <= 55ab6a75
     544  1.1 0x00000114             s2 <= 55ea3613
     545  1.1 0x00000118             s3 <= 3567ea5d
     546  1.1 0x0000011c             s5 <= 0000038f
     547  1.1 0x00000120             t0 <= 00000000
     548  1.1 0x00000124             s1 <= 55ab6e04
     549  1.1 0x00000128             s2 <= aa15cd7c
     550  1.1 0x0000012c             s3 <= 3567e9d2
     551  1.1 0x00000130             t1 <= 00000005
     552  1.1 0x00000134               
     553  1.1 0x00000048             fp <= 74767df0
     554  1.1 0x0000004c             s1 <= b6cc6bb8
     555  1.1 0x00000050             s2 <= 0cc9124e
     556  1.1 0x00000054             s3 <= 000ca9e1
     557  1.1 0x00000058             s4 <= 3293e2c9
     558  1.1 0x0000005c             s5 <= f90aaf90
     559  1.1 0x00000060             fp <= 2b42e9a8
     560  1.1 0x00000064             s2 <= e18628a6
     561  1.1 0x00000068             s3 <= 2b4e4049
     562  1.1 0x0000006c             s4 <= 5dd6cc71
     563  1.1 0x00000070             s5 <= cdc7c5e8
     564  1.1 0x00000074             fp <= e20f5560
     565  1.1 0x00000078             s2 <= 00892cba
     566  1.1 0x0000007c             s3 <= c9411529
     567  1.1 0x00000080             s4 <= 3fe621d1
     568  1.1 0x00000084             s5 <= 14478f78
     569  1.1 0x00000088             fp <= 0000038f
     571  1.1 0x0000008c             s2 <= 0089292b
     572  1.1 0x00000090             s3 <= c94116a6
     573  1.1 0x00000094             s4 <= 3fe62560
     574  1.1 0x00000098             s5 <= 14478be9
     575  1.1 0x0000009c             fp <= 0000038f
     577  1.1 0x000000a0             s2 <= ff76da64
     578  1.1 0x000000a4             s3 <= c9411529
     579  1.1 0x000000a8             s4 <= 3fe628ef
     580  1.1 0x000000ac             s5 <= ebb877a6
     581  1.1 0x000000b0             fp <= b6cc6f47
     582  1.1 0x000000b4             fp <= b75594e3
     583  1.1 0x000000b8             s3 <= 7e1481ca
     584  1.1 0x000000bc             s6 <= 6e22009b
     585  1.1 0x000000c0             s6 <= 6eab2637
     586  1.1 0x000000c4             s3 <= 10bfa7fd
     587  1.1 0x000000c8             fp <= 6e22009b
     588  1.1 0x000000cc             fp <= 6eab2637
     589  1.1 0x000000d0             fp <= ae914f26
     590  1.1 0x000000d4             s3 <= be2ee8db
     591  1.1 0x000000d8             fp <= 655dbade
     592  1.1 0x000000dc             fp <= 65e6e07a
     593  1.1 0x000000e0             fp <= a5cd0969
     594  1.1 0x000000e4             s3 <= 1be3e1b2
     595  1.1 0x000000e8             s4 <= 0000038f
     597  1.1 0x000000ec             s1 <= b6cc6f47
     598  1.1 0x000000f0             s2 <= ff76d6d5
     599  1.1 0x000000f4             s3 <= 1be3e23d
     600  1.1 0x000000f8             s4 <= 0000038f
     602  1.1 0x000000fc             s1 <= b6cc72d6
     603  1.1 0x00000100             s2 <= 00892cba
     604  1.1 0x00000104             s3 <= 1be3e1b2
     605  1.1 0x00000108             s5 <= 0000038f
     606  1.1 0x0000010c             t0 <= 00000000
     607  1.1 0x00000110             s1 <= b6cc7665
     608  1.1 0x00000114             s2 <= 0089292b
     609  1.1 0x00000118             s3 <= 1be3e23d
     610  1.1 0x0000011c             s5 <= 0000038f
     611  1.1 0x00000120             t0 <= 00000000
     612  1.1 0x00000124             s1 <= b6cc79f4
     613  1.1 0x00000128             s2 <= ff76da64
     614  1.1 0x0000012c             s3 <= 1be3e1b2
     615  1.1 0x00000130             t1 <= 00000006
     616  1.1 0x00000134               
     617  1.1 0x00000048             fp <= ca316b50
     618  1.1 0x0000004c             s1 <= 4941bd88
     619  1.1 0x00000050             s2 <= 3ff0286e
     620  1.1 0x00000054             s3 <= 000ca9e1
     621  1.1 0x00000058             s4 <= d30cfdb9
     622  1.1 0x0000005c             s5 <= d4fbee30
     623  1.1 0x00000060             fp <= 137328d8
     624  1.1 0x00000064             s2 <= 2c7cff96
     625  1.0 0x00000068             s3 <= 137f8139
     626  1.0 0x0000006c             s4 <= e6802691
     627  1.0 0x00000070             s5 <= c188c558
     628  1.0 0x00000074             fp <= 5cb4e660
     629  1.0 0x00000078             s2 <= 3037e6ca
     630  1.0 0x0000007c             s3 <= 4fcb6759
     631  1.0 0x00000080             s4 <= 43350cf1
     632  1.0 0x00000084             s5 <= 9b2c2108
     633  1.0 0x00000088             fp <= 0000038f
     635  1.1 0x0000008c             s2 <= 3037e33b
     636  1.0 0x00000090             s3 <= 4fcb64d6
     637  1.0 0x00000094             s4 <= 43351080
     638  1.0 0x00000098             s5 <= 9b2c1d79
     639  1.0 0x0000009c             fp <= 0000038f
     641  1.1 0x000000a0             s2 <= cfc82054
     642  1.1 0x000000a4             s3 <= 4fcb6759
     643  1.1 0x000000a8             s4 <= 4335140f
     644  1.1 0x000000ac             s5 <= 64d3e616
     645  1.1 0x000000b0             fp <= 4941c117
     646  1.1 0x000000b4             fp <= 7979a0c3
     647  1.0 0x000000b8             s3 <= 36b2c79a
     648  1.0 0x000000bc             s6 <= c2bb5e4b
     649  1.0 0x000000c0             s6 <= f2f33df7
     650  1.0 0x000000c4             s3 <= c441fa6d
     651  1.0 0x000000c8             fp <= c2bb5e4b
     652  1.0 0x000000cc             fp <= f2f33df7
     653  1.0 0x000000d0             fp <= 36285206
     654  1.0 0x000000d4             s3 <= f269a86b
     655  1.0 0x000000d8             fp <= 7f6a0f8e
     656  1.0 0x000000dc             fp <= afa1ef3a
     657  1.0 0x000000e0             fp <= f2d70349
     658  1.0 0x000000e4             s3 <= 00beab22
     659  1.0 0x000000e8             s4 <= 0000038f
     661  1.0 0x000000ec             s1 <= 4941c117
     662  1.0 0x000000f0             s2 <= cfc81cc5
     663  1.0 0x000000f4             s3 <= 00bea8ad
     664  1.0 0x000000f8             s4 <= 0000038f
     666  1.1 0x000000fc             s1 <= 4941c4a6
     667  1.1 0x00000100             s2 <= 3037e6ca
     668  1.1 0x00000104             s3 <= 00beab22
     669  1.0 0x00000108             s5 <= 0000038f
     670  1.0 0x0000010c             t0 <= 00000000
     671  1.0 0x00000110             s1 <= 4941c835
     672  1.0 0x00000114             s2 <= 3037e33b
     673  1.0 0x00000118             s3 <= 00bea8ad
     674  1.0 0x0000011c             s5 <= 0000038f
     675  1.0 0x00000120             t0 <= 00000000
     676  1.0 0x00000124             s1 <= 4941cbc4
     677  1.0 0x00000128             s2 <= cfc82054
     678  1.0 0x0000012c             s3 <= 00beab22
     679  1.0 0x00000130             t1 <= 00000007
     680  1.0 0x00000134               
     681  1.0 0x00000048             fp <= f02f5c50
     682  1.0 0x0000004c             s1 <= 44846728
     683  1.0 0x00000050             s2 <= a682fdfe
     684  1.0 0x00000054             s3 <= 000ca9e1
     685  1.0 0x00000058             s4 <= 8f9981f9
     686  1.0 0x0000005c             s5 <= 46a12130
     687  1.0 0x00000060             fp <= 34b3c378
     688  1.0 0x00000064             s2 <= 71cf3a86
     689  1.0 0x00000068             s3 <= 34bf6a99
     690  1.0 0x0000006c             s4 <= c44d4571
     691  1.0 0x00000070             s5 <= 11ed5db8
     692  1.0 0x00000074             fp <= 79382aa0
     693  1.0 0x00000078             s2 <= 0768f01a
     694  1.0 0x0000007c             s3 <= 4d874039
     695  1.0 0x00000080             s4 <= 3d857011
     696  1.0 0x00000084             s5 <= 674acce8
     697  1.0 0x00000088             fp <= 0000038f
     699  1.0 0x0000008c             s2 <= 0768ec8b
     700  1.0 0x00000090             s3 <= 4d8743b6
     701  1.0 0x00000094             s4 <= 3d8573a0
     702  1.0 0x00000098             s5 <= 674ac959
     703  1.0 0x0000009c             fp <= 0000038f
     705  1.0 0x000000a0             s2 <= f8971704
     706  1.0 0x000000a4             s3 <= 4d874039
     707  1.0 0x000000a8             s4 <= 3d85772f
     708  1.0 0x000000ac             s5 <= 98b53a36
     709  1.0 0x000000b0             fp <= 44846ab7
     710  1.0 0x000000b4             fp <= 4bed53b3
     711  1.0 0x000000b8             s3 <= 066a138a
     712  1.0 0x000000bc             s6 <= 9071badb
     713  1.0 0x000000c0             s6 <= 97daa3d7
     714  1.0 0x000000c4             s3 <= 91b0b05d
     715  1.0 0x000000c8             fp <= 9071badb
     716  1.0 0x000000cc             fp <= 97daa3d7
     717  1.0 0x000000d0             fp <= d5601b06
     718  1.0 0x000000d4             s3 <= 44d0ab5b
     719  1.0 0x000000d8             fp <= 19e4822e
     720  1.0 0x000000dc             fp <= 214d6b2a
     721  1.0 0x000000e0             fp <= 5ed2e259
     722  1.0 0x000000e4             s3 <= 1a024902
     723  1.0 0x000000e8             s4 <= 0000038f
     725  1.0 0x000000ec             s1 <= 44846ab7
     726  1.0 0x000000f0             s2 <= f8971375
     727  1.0 0x000000f4             s3 <= 1a024a8d
     728  1.0 0x000000f8             s4 <= 0000038f
     730  1.0 0x000000fc             s1 <= 44846e46
     731  1.0 0x00000100             s2 <= 0768f01a
     732  1.0 0x00000104             s3 <= 1a024902
     733  1.0 0x00000108             s5 <= 0000038f
     734  1.0 0x0000010c             t0 <= 00000000
     735  1.0 0x00000110             s1 <= 448471d5
     736  1.0 0x00000114             s2 <= 0768ec8b
     737  1.0 0x00000118             s3 <= 1a024a8d
     738  1.0 0x0000011c             s5 <= 0000038f
     739  1.0 0x00000120             t0 <= 00000000
     740  1.0 0x00000124             s1 <= 44847564
     741  1.0 0x00000128             s2 <= f8971704
     742  1.0 0x0000012c             s3 <= 1a024902
     743  1.0 0x00000130             t1 <= 00000008
     744  1.0 0x00000134               
     745  1.0 0x00000048             fp <= 1699d190
     746  1.0 0x0000004c             s1 <= 9cc65208
     747  1.0 0x00000050             s2 <= 8e21ce1e
     748  1.0 0x00000054             s3 <= 000ca9e1
     749  1.0 0x00000058             s4 <= 630d0a19
     750  1.0 0x0000005c             s5 <= 503daff0
     751  1.0 0x00000060             fp <= b3602398
     752  1.0 0x00000064             s2 <= dac1aa86
     753  1.0 0x00000068             s3 <= b36c8a79
     754  1.0 0x0000006c             s4 <= 166d2db1
     755  1.0 0x00000070             s5 <= 9cdd8c58
     756  1.0 0x00000074             fp <= 502675a0
     757  1.0 0x00000078             s2 <= 7564cb1a
     758  1.0 0x0000007c             s3 <= e34affd9
     759  1.0 0x00000080             s4 <= 6693a351
     760  1.0 0x00000084             s5 <= b348e948
     761  1.0 0x00000088             fp <= 0000038f
     763  1.0 0x0000008c             s2 <= 7564c78b
     764  1.0 0x00000090             s3 <= e34afc56
     765  1.0 0x00000094             s4 <= 6693a6e0
     766  1.0 0x00000098             s5 <= b348e5b9
     767  1.0 0x0000009c             fp <= 0000038f
     769  1.0 0x000000a0             s2 <= 8a9b3c04
     770  1.0 0x000000a4             s3 <= e34affd9
     771  1.0 0x000000a8             s4 <= 6693aa6f
     772  1.0 0x000000ac             s5 <= 4cb71dd6
     773  1.0 0x000000b0             fp <= 9cc65597
     774  1.0 0x000000b4             fp <= 122b1993
     775  1.0 0x000000b8             s3 <= f161e64a
     776  1.0 0x000000bc             s6 <= aef16b9b
     777  1.0 0x000000c0             s6 <= 24562f97
     778  1.0 0x000000c4             s3 <= d537c9dd
     779  1.0 0x000000c8             fp <= aef16b9b
     780  1.0 0x000000cc             fp <= 24562f97
     781  1.0 0x000000d0             fp <= 8ae9da06
     782  1.0 0x000000d4             s3 <= 5fde13db
     783  1.0 0x000000d8             fp <= 27b02c0e
     784  1.0 0x000000dc             fp <= 9d14f00a
     785  1.0 0x000000e0             fp <= 03a89a79
     786  1.0 0x000000e4             s3 <= 5c7689a2
     787  1.0 0x000000e8             s4 <= 0000038f
     789  1.0 0x000000ec             s1 <= 9cc65597
     790  1.0 0x000000f0             s2 <= 8a9b3875
     791  1.0 0x000000f4             s3 <= 5c768a2d
     792  1.0 0x000000f8             s4 <= 0000038f
     794  1.0 0x000000fc             s1 <= 9cc65926
     795  1.0 0x00000100             s2 <= 7564cb1a
     796  1.0 0x00000104             s3 <= 5c7689a2
     797  1.0 0x00000108             s5 <= 0000038f
     798  1.0 0x0000010c             t0 <= 00000000
     799  1.0 0x00000110             s1 <= 9cc65cb5
     800  1.0 0x00000114             s2 <= 7564c78b
     801  1.0 0x00000118             s3 <= 5c768a2d
     802  1.0 0x0000011c             s5 <= 0000038f
     803  1.0 0x00000120             t0 <= 00000000
     804  1.0 0x00000124             s1 <= 9cc66044
     805  1.0 0x00000128             s2 <= 8a9b3c04
     806  1.0 0x0000012c             s3 <= 5c7689a2
     807  1.0 0x00000130             t1 <= 00000009
     808  1.0 0x00000134               
     809  1.0 0x00000048             fp <= e2d57110
     810  1.0 0x0000004c             s1 <= e3321e88
     811  1.0 0x00000050             s2 <= 09d3c77e
     812  1.0 0x00000054             s3 <= 000ca9e1
     813  1.0 0x00000058             s4 <= 4eb35a59
     814  1.0 0x0000005c             s5 <= 3707a070
     815  1.0 0x00000060             fp <= c6078f98
     816  1.0 0x00000064             s2 <= 43cc37e6
     817  1.0 0x00000068             s3 <= c60b2679
     818  1.0 0x0000006c             s4 <= 14bae9f1
     819  1.0 0x00000070             s5 <= 710010d8
     820  1.0 0x00000074             fp <= a939ae20
     821  1.0 0x00000078             s2 <= 656d763a
     822  1.0 0x0000007c             s3 <= 6f328859
     823  1.0 0x00000080             s4 <= bdf49811
     824  1.0 0x00000084             s5 <= 38399d48
     825  1.0 0x00000088             fp <= 0000038f
     827  1.0 0x0000008c             s2 <= 656d72ab
     828  1.0 0x00000090             s3 <= 6f328bd6
     829  1.0 0x00000094             s4 <= bdf49ba0
     830  1.0 0x00000098             s5 <= 383999b9
     831  1.0 0x0000009c             fp <= 0000038f
     833  1.0 0x000000a0             s2 <= 9a9290e4
     834  1.0 0x000000a4             s3 <= 6f328859
     835  1.0 0x000000a8             s4 <= bdf49f2f
     836  1.0 0x000000ac             s5 <= c7c669d6
     837  1.0 0x000000b0             fp <= e3322217
     838  1.0 0x000000b4             fp <= 489f9133
     839  1.0 0x000000b8             s3 <= 27ad196a
     840  1.0 0x000000bc             s6 <= 2bd1afbb
     841  1.0 0x000000c0             s6 <= 913f1ed7
     842  1.0 0x000000c4             s3 <= b69207bd
     843  1.0 0x000000c8             fp <= 2bd1afbb
     844  1.0 0x000000cc             fp <= 913f1ed7
     845  1.0 0x000000d0             fp <= 4f33be06
     846  1.0 0x000000d4             s3 <= f9a1b9bb
     847  1.0 0x000000d8             fp <= 3265dc8e
     848  1.0 0x000000dc             fp <= 97d34baa
     849  1.0 0x000000e0             fp <= 55c7ead9
     850  1.0 0x000000e4             s3 <= ac665362
     851  1.0 0x000000e8             s4 <= 0000038f
     853  1.0 0x000000ec             s1 <= e3322217
     854  1.0 0x000000f0             s2 <= 9a928d55
     855  1.0 0x000000f4             s3 <= ac6650ed
     856  1.0 0x000000f8             s4 <= 0000038f
     858  1.0 0x000000fc             s1 <= e33225a6
     859  1.0 0x00000100             s2 <= 656d763a
     860  1.0 0x00000104             s3 <= ac665362
     861  1.0 0x00000108             s5 <= 0000038f
     862  1.0 0x0000010c             t0 <= 00000000
     863  1.0 0x00000110             s1 <= e3322935
     864  1.0 0x00000114             s2 <= 656d72ab
     865  1.0 0x00000118             s3 <= ac6650ed
     866  1.0 0x0000011c             s5 <= 0000038f
     867  1.0 0x00000120             t0 <= 00000000
     868  1.0 0x00000124             s1 <= e3322cc4
     869  1.0 0x00000128             s2 <= 9a9290e4
     870  1.0 0x0000012c             s3 <= ac665362
     871  1.0 0x00000130             t1 <= 0000000a
     872  1.0 0x00000134               
     877  1.0 0x00000138             sp <= 00002ffc
     878  1.0 0x0000013c               
     883  1.1 0x00000010               
$finish called at time : 17911999 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 9554.785 ; gain = 0.000 ; free physical = 1677 ; free virtual = 17683
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 9554.785 ; gain = 0.000 ; free physical = 1677 ; free virtual = 17683
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 9554.785 ; gain = 0.000 ; free physical = 1677 ; free virtual = 17683
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {71.000} CONFIG.MMCM_DIVCLK_DIVIDE {6} CONFIG.MMCM_CLKFBOUT_MULT_F {32.375} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9.500} CONFIG.MMCM_CLKOUT1_DIVIDE {9} CONFIG.CLKOUT1_JITTER {357.036} CONFIG.CLKOUT1_PHASE_ERROR {325.514} CONFIG.CLKOUT2_JITTER {353.156} CONFIG.CLKOUT2_PHASE_ERROR {325.514}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu_clock_gen'...
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
reset_run cpu_clock_gen_synth_1
launch_runs -jobs 2 cpu_clock_gen_synth_1
[Wed Oct 30 17:26:10 2019] Launched cpu_clock_gen_synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Wed Oct 30 17:26:30 2019] Launched cpu_clock_gen_synth_1, synth_1...
Run output will be captured here:
cpu_clock_gen_synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 17:26:30 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

reset_run cpu_clock_gen_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Wed Oct 30 17:27:06 2019] Launched cpu_clock_gen_synth_1, synth_1...
Run output will be captured here:
cpu_clock_gen_synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 17:27:06 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.44 . Memory (MB): peak = 9600.805 ; gain = 0.000 ; free physical = 1761 ; free virtual = 17756
Restored from archive | CPU: 0.480000 secs | Memory: 9.053864 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.44 . Memory (MB): peak = 9600.805 ; gain = 0.000 ; free physical = 1761 ; free virtual = 17756
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 9618.816 ; gain = 18.012 ; free physical = 1597 ; free virtual = 17592
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Wed Oct 30 17:31:28 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {13.125} CONFIG.MMCM_CLKOUT1_DIVIDE {14} CONFIG.CLKOUT1_JITTER {212.486} CONFIG.CLKOUT1_PHASE_ERROR {233.292} CONFIG.CLKOUT2_JITTER {214.550} CONFIG.CLKOUT2_PHASE_ERROR {233.292}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu_clock_gen'...
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
reset_run cpu_clock_gen_synth_1
launch_runs -jobs 2 cpu_clock_gen_synth_1
[Wed Oct 30 17:33:56 2019] Launched cpu_clock_gen_synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Wed Oct 30 17:34:30 2019] Launched cpu_clock_gen_synth_1, synth_1...
Run output will be captured here:
cpu_clock_gen_synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
synth_1: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 17:34:30 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.47 . Memory (MB): peak = 9621.816 ; gain = 0.000 ; free physical = 1793 ; free virtual = 17650
Restored from archive | CPU: 0.650000 secs | Memory: 9.022499 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.47 . Memory (MB): peak = 9621.816 ; gain = 0.000 ; free physical = 1793 ; free virtual = 17650
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 9631.824 ; gain = 10.008 ; free physical = 1671 ; free virtual = 17528
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d6adab5d7be4942a3c09142e3e2c509 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=42.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 9631.824 ; gain = 0.000 ; free physical = 1557 ; free virtual = 17412
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
WARNING: Too many words specified in data file mbrot.hex
WARNING: Too many words specified in data file mbrot.hex
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4078662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4078662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4078662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     237 x.x 0x00000000             sp <= 00003000
     238  8.0 0x00000004             sp <= 00003000
     239  3.3 0x00000008             sp <= 00002ffc
     240  2.7 0x0000000c             ra <= 00000010
     245  3.2 0x00000014             sp <= 00002fdc
     246  2.5 0x00000018               mem[00000ff8] <= 00000010
     247  2.3 0x0000001c               mem[00000ff4] <= 00000000
     248  2.2 0x00000020               mem[00000ff0] <= 00000000
     249  2.1 0x00000024               mem[00000fe8] <= 00000000
     250  2.0 0x00000028               mem[00000fec] <= 00000000
     251  1.9 0x0000002c             ra <= 00000030
     256  2.1 0x000017d4             a0 <= 00000000
     257  2.0 0x000017d8               
     262  2.3 0x00000030             fp <= 00000000
     263  2.2 0x00000034             fp <= 00000000
     264  2.1 0x00000038             a5 <= 00000064
     265  2.1 0x0000003c             fp <= 00000001
     266  2.0 0x00000040             a0 <= 00000000
     267  2.0 0x00000044             fp <= 00000064
     268  1.9 0x00000048             s1 <= 00000000
     269  1.9 0x0000004c             ra <= 00000050
     274  2.0 0x000017c4               
     275  2.0 0x000017c8               
     280  2.1 0x00000050             s3 <= 00000064
     281  2.0 0x00000054             a0 <= 00000000
     282  2.0 0x00000058             ra <= 0000005c
     287  2.1 0x000000b0             sp <= 00002fcc
     288  2.1 0x000000b4               mem[00000fd4] <= 00000064
     289  2.0 0x000000b8               mem[00000fd0] <= 00000000
     290  2.0 0x000000bc               mem[00000fcc] <= 00000000
     291  2.0 0x000000c0               mem[00000fd8] <= 0000005c
     292  1.9 0x000000c4             s2 <= 00000000
     293  1.9 0x000000c8             fp <= 00000000
     294  1.8 0x000000cc             s1 <= 00010000
     295  1.8 0x000000d0             a0 <= 00000000
     296  1.8 0x000000d4             a1 <= 00000000
     297  1.8 0x000000d8             fp <= 00000001
     298  1.8 0x000000dc             ra <= 000000e0
     303  1.8 0x000017ac               
     304  1.8 0x000017b0               
     305  1.8 0x000017b4               
     306  1.8 0x000017b8               
     311  1.8 0x000000e0               
     316  1.9 0x000000d0             a0 <= 00000001
     317  1.9 0x000000d4             a1 <= 00000000
     318  1.9 0x000000d8             fp <= 00000002
     319  1.8 0x000000dc             ra <= 000000e0
     320  1.8 0x000017ac               
     321  1.8 0x000017b0               
     322  1.8 0x000017b4               
     323  1.8 0x000017b8               
     324  1.8 0x000000e0               
     325  1.8 0x000000d0             a0 <= 00000002
     326  1.7 0x000000d4             a1 <= 00000000
     327  1.7 0x000000d8             fp <= 00000003
     328  1.7 0x000000dc             ra <= 000000e0
     329  1.7 0x000017ac               
     330  1.7 0x000017b0               
     331  1.7 0x000017b4               
     332  1.7 0x000017b8               
     333  1.6 0x000000e0               
     334  1.6 0x000000d0             a0 <= 00000003
     335  1.6 0x000000d4             a1 <= 00000000
     336  1.6 0x000000d8             fp <= 00000004
     337  1.6 0x000000dc             ra <= 000000e0
     338  1.6 0x000017ac               
     339  1.6 0x000017b0               
     340  1.6 0x000017b4               
     341  1.6 0x000017b8               
     342  1.6 0x000000e0               
     343  1.6 0x000000d0             a0 <= 00000004
     344  1.5 0x000000d4             a1 <= 00000000
     345  1.5 0x000000d8             fp <= 00000005
     346  1.5 0x000000dc             ra <= 000000e0
     347  1.5 0x000017ac               
     348  1.5 0x000017b0               
     349  1.5 0x000017b4               
     350  1.5 0x000017b8               
     351  1.5 0x000000e0               
     352  1.5 0x000000d0             a0 <= 00000005
     353  1.5 0x000000d4             a1 <= 00000000
     354  1.5 0x000000d8             fp <= 00000006
     355  1.5 0x000000dc             ra <= 000000e0
     356  1.5 0x000017ac               
     357  1.5 0x000017b0               
     358  1.4 0x000017b4               
     359  1.4 0x000017b8               
     360  1.4 0x000000e0               
     361  1.4 0x000000d0             a0 <= 00000006
     362  1.4 0x000000d4             a1 <= 00000000
     363  1.4 0x000000d8             fp <= 00000007
     364  1.4 0x000000dc             ra <= 000000e0
     365  1.4 0x000017ac               
     366  1.4 0x000017b0               
     367  1.4 0x000017b4               
     368  1.4 0x000017b8               
     369  1.4 0x000000e0               
     370  1.4 0x000000d0             a0 <= 00000007
     371  1.4 0x000000d4             a1 <= 00000000
     372  1.4 0x000000d8             fp <= 00000008
     373  1.4 0x000000dc             ra <= 000000e0
     374  1.4 0x000017ac               
     375  1.4 0x000017b0               
     376  1.4 0x000017b4               
     377  1.4 0x000017b8               
     378  1.4 0x000000e0               
     379  1.4 0x000000d0             a0 <= 00000008
     380  1.3 0x000000d4             a1 <= 00000000
     381  1.3 0x000000d8             fp <= 00000009
     382  1.3 0x000000dc             ra <= 000000e0
     383  1.3 0x000017ac               
     384  1.3 0x000017b0               
     385  1.3 0x000017b4               
     386  1.3 0x000017b8               
     387  1.3 0x000000e0               
     388  1.3 0x000000d0             a0 <= 00000009
     389  1.3 0x000000d4             a1 <= 00000000
     390  1.3 0x000000d8             fp <= 0000000a
     391  1.3 0x000000dc             ra <= 000000e0
     392  1.3 0x000017ac               
     393  1.3 0x000017b0               
     394  1.3 0x000017b4               
     395  1.3 0x000017b8               
     396  1.3 0x000000e0               
     397  1.3 0x000000d0             a0 <= 0000000a
     398  1.3 0x000000d4             a1 <= 00000000
     399  1.3 0x000000d8             fp <= 0000000b
     400  1.3 0x000000dc             ra <= 000000e0
     401  1.3 0x000017ac               
     402  1.3 0x000017b0               
     403  1.3 0x000017b4               
     404  1.3 0x000017b8               
     405  1.3 0x000000e0               
     406  1.3 0x000000d0             a0 <= 0000000b
     407  1.3 0x000000d4             a1 <= 00000000
     408  1.3 0x000000d8             fp <= 0000000c
     409  1.3 0x000000dc             ra <= 000000e0
     410  1.3 0x000017ac               
     411  1.3 0x000017b0               
     412  1.3 0x000017b4               
     413  1.3 0x000017b8               
     414  1.3 0x000000e0               
     415  1.3 0x000000d0             a0 <= 0000000c
     416  1.2 0x000000d4             a1 <= 00000000
     417  1.2 0x000000d8             fp <= 0000000d
     418  1.2 0x000000dc             ra <= 000000e0
     419  1.2 0x000017ac               
     420  1.2 0x000017b0               
     421  1.2 0x000017b4               
     422  1.2 0x000017b8               
     423  1.2 0x000000e0               
     424  1.2 0x000000d0             a0 <= 0000000d
     425  1.2 0x000000d4             a1 <= 00000000
     426  1.2 0x000000d8             fp <= 0000000e
     427  1.2 0x000000dc             ra <= 000000e0
     428  1.2 0x000017ac               
     429  1.2 0x000017b0               
     430  1.2 0x000017b4               
     431  1.2 0x000017b8               
     432  1.2 0x000000e0               
     433  1.2 0x000000d0             a0 <= 0000000e
     434  1.2 0x000000d4             a1 <= 00000000
     435  1.2 0x000000d8             fp <= 0000000f
     436  1.2 0x000000dc             ra <= 000000e0
     437  1.2 0x000017ac               
     438  1.2 0x000017b0               
     439  1.2 0x000017b4               
     440  1.2 0x000017b8               
     441  1.2 0x000000e0               
     442  1.2 0x000000d0             a0 <= 0000000f
     443  1.2 0x000000d4             a1 <= 00000000
     444  1.2 0x000000d8             fp <= 00000010
     445  1.2 0x000000dc             ra <= 000000e0
     446  1.2 0x000017ac               
     447  1.2 0x000017b0               
     448  1.2 0x000017b4               
     449  1.2 0x000017b8               
     450  1.2 0x000000e0               
     451  1.2 0x000000d0             a0 <= 00000010
     452  1.2 0x000000d4             a1 <= 00000000
     453  1.2 0x000000d8             fp <= 00000011
     454  1.2 0x000000dc             ra <= 000000e0
     455  1.2 0x000017ac               
     456  1.2 0x000017b0               
     457  1.2 0x000017b4               
     458  1.2 0x000017b8               
     459  1.2 0x000000e0               
     460  1.2 0x000000d0             a0 <= 00000011
     461  1.2 0x000000d4             a1 <= 00000000
     462  1.2 0x000000d8             fp <= 00000012
     463  1.2 0x000000dc             ra <= 000000e0
     464  1.2 0x000017ac               
     465  1.2 0x000017b0               
     466  1.2 0x000017b4               
     467  1.2 0x000017b8               
     468  1.2 0x000000e0               
     469  1.2 0x000000d0             a0 <= 00000012
     470  1.2 0x000000d4             a1 <= 00000000
     471  1.2 0x000000d8             fp <= 00000013
     472  1.2 0x000000dc             ra <= 000000e0
     473  1.2 0x000017ac               
     474  1.2 0x000017b0               
     475  1.2 0x000017b4               
     476  1.2 0x000017b8               
     477  1.2 0x000000e0               
     478  1.2 0x000000d0             a0 <= 00000013
     479  1.2 0x000000d4             a1 <= 00000000
     480  1.2 0x000000d8             fp <= 00000014
     481  1.2 0x000000dc             ra <= 000000e0
     482  1.2 0x000017ac               
     483  1.2 0x000017b0               
     484  1.2 0x000017b4               
     485  1.2 0x000017b8               
     486  1.2 0x000000e0               
     487  1.2 0x000000d0             a0 <= 00000014
     488  1.2 0x000000d4             a1 <= 00000000
     489  1.1 0x000000d8             fp <= 00000015
     490  1.1 0x000000dc             ra <= 000000e0
     491  1.1 0x000017ac               
     492  1.1 0x000017b0               
     493  1.1 0x000017b4               
     494  1.1 0x000017b8               
     495  1.1 0x000000e0               
     496  1.1 0x000000d0             a0 <= 00000015
     497  1.1 0x000000d4             a1 <= 00000000
     498  1.1 0x000000d8             fp <= 00000016
     499  1.1 0x000000dc             ra <= 000000e0
     500  1.1 0x000017ac               
     501  1.1 0x000017b0               
     502  1.1 0x000017b4               
     503  1.1 0x000017b8               
     504  1.1 0x000000e0               
     505  1.1 0x000000d0             a0 <= 00000016
     506  1.1 0x000000d4             a1 <= 00000000
     507  1.1 0x000000d8             fp <= 00000017
     508  1.1 0x000000dc             ra <= 000000e0
     509  1.1 0x000017ac               
     510  1.1 0x000017b0               
     511  1.1 0x000017b4               
     512  1.1 0x000017b8               
     513  1.1 0x000000e0               
     514  1.1 0x000000d0             a0 <= 00000017
     515  1.1 0x000000d4             a1 <= 00000000
     516  1.1 0x000000d8             fp <= 00000018
     517  1.1 0x000000dc             ra <= 000000e0
     518  1.1 0x000017ac               
     519  1.1 0x000017b0               
     520  1.1 0x000017b4               
     521  1.1 0x000017b8               
     522  1.1 0x000000e0               
     523  1.1 0x000000d0             a0 <= 00000018
     524  1.1 0x000000d4             a1 <= 00000000
     525  1.1 0x000000d8             fp <= 00000019
     526  1.1 0x000000dc             ra <= 000000e0
     527  1.1 0x000017ac               
     528  1.1 0x000017b0               
     529  1.1 0x000017b4               
     530  1.1 0x000017b8               
     531  1.1 0x000000e0               
     532  1.1 0x000000d0             a0 <= 00000019
     533  1.1 0x000000d4             a1 <= 00000000
     534  1.1 0x000000d8             fp <= 0000001a
     535  1.1 0x000000dc             ra <= 000000e0
     536  1.1 0x000017ac               
     537  1.1 0x000017b0               
     538  1.1 0x000017b4               
     539  1.1 0x000017b8               
     540  1.1 0x000000e0               
     541  1.1 0x000000d0             a0 <= 0000001a
     542  1.1 0x000000d4             a1 <= 00000000
     543  1.1 0x000000d8             fp <= 0000001b
     544  1.1 0x000000dc             ra <= 000000e0
     545  1.1 0x000017ac               
     546  1.1 0x000017b0               
     547  1.1 0x000017b4               
     548  1.1 0x000017b8               
     549  1.1 0x000000e0               
     550  1.1 0x000000d0             a0 <= 0000001b
     551  1.1 0x000000d4             a1 <= 00000000
     552  1.1 0x000000d8             fp <= 0000001c
     553  1.1 0x000000dc             ra <= 000000e0
     554  1.1 0x000017ac               
     555  1.1 0x000017b0               
     556  1.1 0x000017b4               
     557  1.1 0x000017b8               
     558  1.1 0x000000e0               
     559  1.1 0x000000d0             a0 <= 0000001c
     560  1.1 0x000000d4             a1 <= 00000000
     561  1.1 0x000000d8             fp <= 0000001d
     562  1.1 0x000000dc             ra <= 000000e0
     563  1.1 0x000017ac               
     564  1.1 0x000017b0               
     565  1.1 0x000017b4               
     566  1.1 0x000017b8               
     567  1.1 0x000000e0               
     568  1.1 0x000000d0             a0 <= 0000001d
     569  1.1 0x000000d4             a1 <= 00000000
     570  1.1 0x000000d8             fp <= 0000001e
     571  1.1 0x000000dc             ra <= 000000e0
     572  1.1 0x000017ac               
     573  1.1 0x000017b0               
     574  1.1 0x000017b4               
     575  1.1 0x000017b8               
     576  1.1 0x000000e0               
     577  1.1 0x000000d0             a0 <= 0000001e
     578  1.1 0x000000d4             a1 <= 00000000
     579  1.1 0x000000d8             fp <= 0000001f
     580  1.1 0x000000dc             ra <= 000000e0
     581  1.1 0x000017ac               
     582  1.1 0x000017b0               
     583  1.1 0x000017b4               
     584  1.1 0x000017b8               
     585  1.1 0x000000e0               
     586  1.1 0x000000d0             a0 <= 0000001f
     587  1.1 0x000000d4             a1 <= 00000000
     588  1.1 0x000000d8             fp <= 00000020
     589  1.1 0x000000dc             ra <= 000000e0
     590  1.1 0x000017ac               
     591  1.1 0x000017b0               
     592  1.1 0x000017b4               
     593  1.1 0x000017b8               
     594  1.1 0x000000e0               
     595  1.1 0x000000d0             a0 <= 00000020
     596  1.1 0x000000d4             a1 <= 00000000
     597  1.1 0x000000d8             fp <= 00000021
     598  1.1 0x000000dc             ra <= 000000e0
     599  1.1 0x000017ac               
     600  1.1 0x000017b0               
     601  1.1 0x000017b4               
     602  1.1 0x000017b8               
     603  1.1 0x000000e0               
     604  1.1 0x000000d0             a0 <= 00000021
     605  1.1 0x000000d4             a1 <= 00000000
     606  1.1 0x000000d8             fp <= 00000022
     607  1.1 0x000000dc             ra <= 000000e0
     608  1.1 0x000017ac               
     609  1.1 0x000017b0               
     610  1.1 0x000017b4               
     611  1.1 0x000017b8               
     612  1.1 0x000000e0               
     613  1.1 0x000000d0             a0 <= 00000022
     614  1.1 0x000000d4             a1 <= 00000000
     615  1.1 0x000000d8             fp <= 00000023
     616  1.1 0x000000dc             ra <= 000000e0
     617  1.1 0x000017ac               
     618  1.1 0x000017b0               
     619  1.1 0x000017b4               
     620  1.1 0x000017b8               
     621  1.1 0x000000e0               
     622  1.1 0x000000d0             a0 <= 00000023
     623  1.1 0x000000d4             a1 <= 00000000
     624  1.1 0x000000d8             fp <= 00000024
     625  1.1 0x000000dc             ra <= 000000e0
     626  1.1 0x000017ac               
     627  1.1 0x000017b0               
     628  1.1 0x000017b4               
     629  1.1 0x000017b8               
     630  1.1 0x000000e0               
     631  1.1 0x000000d0             a0 <= 00000024
     632  1.1 0x000000d4             a1 <= 00000000
     633  1.1 0x000000d8             fp <= 00000025
     634  1.1 0x000000dc             ra <= 000000e0
     635  1.1 0x000017ac               
     636  1.1 0x000017b0               
     637  1.1 0x000017b4               
     638  1.1 0x000017b8               
     639  1.1 0x000000e0               
     640  1.1 0x000000d0             a0 <= 00000025
     641  1.1 0x000000d4             a1 <= 00000000
     642  1.1 0x000000d8             fp <= 00000026
     643  1.1 0x000000dc             ra <= 000000e0
     644  1.1 0x000017ac               
     645  1.1 0x000017b0               
     646  1.1 0x000017b4               
     647  1.1 0x000017b8               
     648  1.1 0x000000e0               
     649  1.1 0x000000d0             a0 <= 00000026
     650  1.1 0x000000d4             a1 <= 00000000
     651  1.1 0x000000d8             fp <= 00000027
     652  1.1 0x000000dc             ra <= 000000e0
     653  1.1 0x000017ac               
     654  1.1 0x000017b0               
     655  1.1 0x000017b4               
     656  1.1 0x000017b8               
     657  1.1 0x000000e0               
     658  1.1 0x000000d0             a0 <= 00000027
     659  1.1 0x000000d4             a1 <= 00000000
     660  1.1 0x000000d8             fp <= 00000028
     661  1.1 0x000000dc             ra <= 000000e0
     662  1.1 0x000017ac               
     663  1.1 0x000017b0               
     664  1.1 0x000017b4               
     665  1.1 0x000017b8               
     666  1.1 0x000000e0               
     667  1.1 0x000000d0             a0 <= 00000028
     668  1.1 0x000000d4             a1 <= 00000000
     669  1.1 0x000000d8             fp <= 00000029
     670  1.1 0x000000dc             ra <= 000000e0
     671  1.1 0x000017ac               
     672  1.1 0x000017b0               
     673  1.1 0x000017b4               
     674  1.1 0x000017b8               
     675  1.1 0x000000e0               
     676  1.1 0x000000d0             a0 <= 00000029
     677  1.1 0x000000d4             a1 <= 00000000
     678  1.1 0x000000d8             fp <= 0000002a
     679  1.1 0x000000dc             ra <= 000000e0
     680  1.1 0x000017ac               
     681  1.1 0x000017b0               
     682  1.1 0x000017b4               
     683  1.1 0x000017b8               
     684  1.1 0x000000e0               
     685  1.1 0x000000d0             a0 <= 0000002a
     686  1.1 0x000000d4             a1 <= 00000000
     687  1.1 0x000000d8             fp <= 0000002b
     688  1.1 0x000000dc             ra <= 000000e0
     689  1.1 0x000017ac               
     690  1.1 0x000017b0               
     691  1.1 0x000017b4               
     692  1.1 0x000017b8               
     693  1.1 0x000000e0               
     694  1.1 0x000000d0             a0 <= 0000002b
     695  1.1 0x000000d4             a1 <= 00000000
     696  1.1 0x000000d8             fp <= 0000002c
     697  1.1 0x000000dc             ra <= 000000e0
     698  1.1 0x000017ac               
     699  1.1 0x000017b0               
     700  1.1 0x000017b4               
     701  1.1 0x000017b8               
     702  1.1 0x000000e0               
     703  1.1 0x000000d0             a0 <= 0000002c
     704  1.1 0x000000d4             a1 <= 00000000
     705  1.1 0x000000d8             fp <= 0000002d
     706  1.1 0x000000dc             ra <= 000000e0
     707  1.1 0x000017ac               
     708  1.1 0x000017b0               
     709  1.0 0x000017b4               
     710  1.0 0x000017b8               
     711  1.0 0x000000e0               
     712  1.0 0x000000d0             a0 <= 0000002d
     713  1.0 0x000000d4             a1 <= 00000000
     714  1.0 0x000000d8             fp <= 0000002e
     715  1.0 0x000000dc             ra <= 000000e0
     716  1.0 0x000017ac               
     717  1.0 0x000017b0               
     718  1.0 0x000017b4               
     719  1.0 0x000017b8               
     720  1.0 0x000000e0               
     721  1.0 0x000000d0             a0 <= 0000002e
     722  1.0 0x000000d4             a1 <= 00000000
     723  1.0 0x000000d8             fp <= 0000002f
     724  1.0 0x000000dc             ra <= 000000e0
     725  1.0 0x000017ac               
     726  1.0 0x000017b0               
     727  1.0 0x000017b4               
     728  1.0 0x000017b8               
     729  1.0 0x000000e0               
     730  1.0 0x000000d0             a0 <= 0000002f
     731  1.0 0x000000d4             a1 <= 00000000
     732  1.0 0x000000d8             fp <= 00000030
     733  1.0 0x000000dc             ra <= 000000e0
     734  1.0 0x000017ac               
     735  1.0 0x000017b0               
     736  1.0 0x000017b4               
     737  1.0 0x000017b8               
     738  1.0 0x000000e0               
     739  1.0 0x000000d0             a0 <= 00000030
     740  1.0 0x000000d4             a1 <= 00000000
     741  1.0 0x000000d8             fp <= 00000031
     742  1.0 0x000000dc             ra <= 000000e0
     743  1.0 0x000017ac               
     744  1.0 0x000017b0               
     745  1.0 0x000017b4               
     746  1.0 0x000017b8               
     747  1.0 0x000000e0               
     748  1.0 0x000000d0             a0 <= 00000031
     749  1.0 0x000000d4             a1 <= 00000000
     750  1.0 0x000000d8             fp <= 00000032
     751  1.0 0x000000dc             ra <= 000000e0
     752  1.0 0x000017ac               
     753  1.0 0x000017b0               
     754  1.0 0x000017b4               
     755  1.0 0x000017b8               
     756  1.0 0x000000e0               
     757  1.0 0x000000d0             a0 <= 00000032
     758  1.0 0x000000d4             a1 <= 00000000
     759  1.0 0x000000d8             fp <= 00000033
     760  1.0 0x000000dc             ra <= 000000e0
     761  1.0 0x000017ac               
     762  1.0 0x000017b0               
     763  1.0 0x000017b4               
     764  1.0 0x000017b8               
     765  1.0 0x000000e0               
     766  1.0 0x000000d0             a0 <= 00000033
     767  1.0 0x000000d4             a1 <= 00000000
     768  1.0 0x000000d8             fp <= 00000034
     769  1.0 0x000000dc             ra <= 000000e0
     770  1.0 0x000017ac               
     771  1.0 0x000017b0               
     772  1.0 0x000017b4               
     773  1.0 0x000017b8               
     774  1.0 0x000000e0               
     775  1.0 0x000000d0             a0 <= 00000034
     776  1.0 0x000000d4             a1 <= 00000000
     777  1.0 0x000000d8             fp <= 00000035
     778  1.0 0x000000dc             ra <= 000000e0
     779  1.0 0x000017ac               
     780  1.0 0x000017b0               
     781  1.0 0x000017b4               
     782  1.0 0x000017b8               
     783  1.0 0x000000e0               
     784  1.0 0x000000d0             a0 <= 00000035
     785  1.0 0x000000d4             a1 <= 00000000
     786  1.0 0x000000d8             fp <= 00000036
     787  1.0 0x000000dc             ra <= 000000e0
     788  1.0 0x000017ac               
     789  1.0 0x000017b0               
     790  1.0 0x000017b4               
     791  1.0 0x000017b8               
     792  1.0 0x000000e0               
     793  1.0 0x000000d0             a0 <= 00000036
     794  1.0 0x000000d4             a1 <= 00000000
     795  1.0 0x000000d8             fp <= 00000037
     796  1.0 0x000000dc             ra <= 000000e0
     797  1.0 0x000017ac               
     798  1.0 0x000017b0               
     799  1.0 0x000017b4               
     800  1.0 0x000017b8               
     801  1.0 0x000000e0               
     802  1.0 0x000000d0             a0 <= 00000037
     803  1.0 0x000000d4             a1 <= 00000000
     804  1.0 0x000000d8             fp <= 00000038
     805  1.0 0x000000dc             ra <= 000000e0
     806  1.0 0x000017ac               
     807  1.0 0x000017b0               
     808  1.0 0x000017b4               
     809  1.0 0x000017b8               
     810  1.0 0x000000e0               
     811  1.0 0x000000d0             a0 <= 00000038
     812  1.0 0x000000d4             a1 <= 00000000
     813  1.0 0x000000d8             fp <= 00000039
     814  1.0 0x000000dc             ra <= 000000e0
     815  1.0 0x000017ac               
     816  1.0 0x000017b0               
     817  1.0 0x000017b4               
     818  1.0 0x000017b8               
     819  1.0 0x000000e0               
     820  1.0 0x000000d0             a0 <= 00000039
     821  1.0 0x000000d4             a1 <= 00000000
     822  1.0 0x000000d8             fp <= 0000003a
     823  1.0 0x000000dc             ra <= 000000e0
     824  1.0 0x000017ac               
     825  1.0 0x000017b0               
     826  1.0 0x000017b4               
     827  1.0 0x000017b8               
     828  1.0 0x000000e0               
     829  1.0 0x000000d0             a0 <= 0000003a
     830  1.0 0x000000d4             a1 <= 00000000
     831  1.0 0x000000d8             fp <= 0000003b
     832  1.0 0x000000dc             ra <= 000000e0
     833  1.0 0x000017ac               
     834  1.0 0x000017b0               
     835  1.0 0x000017b4               
     836  1.0 0x000017b8               
     837  1.0 0x000000e0               
     838  1.0 0x000000d0             a0 <= 0000003b
     839  1.0 0x000000d4             a1 <= 00000000
     840  1.0 0x000000d8             fp <= 0000003c
     841  1.0 0x000000dc             ra <= 000000e0
     842  1.0 0x000017ac               
     843  1.0 0x000017b0               
     844  1.0 0x000017b4               
     845  1.0 0x000017b8               
     846  1.0 0x000000e0               
     847  1.0 0x000000d0             a0 <= 0000003c
     848  1.0 0x000000d4             a1 <= 00000000
     849  1.0 0x000000d8             fp <= 0000003d
     850  1.0 0x000000dc             ra <= 000000e0
     851  1.0 0x000017ac               
     852  1.0 0x000017b0               
     853  1.0 0x000017b4               
     854  1.0 0x000017b8               
     855  1.0 0x000000e0               
     856  1.0 0x000000d0             a0 <= 0000003d
     857  1.0 0x000000d4             a1 <= 00000000
     858  1.0 0x000000d8             fp <= 0000003e
     859  1.0 0x000000dc             ra <= 000000e0
     860  1.0 0x000017ac               
     861  1.0 0x000017b0               
     862  1.0 0x000017b4               
     863  1.0 0x000017b8               
     864  1.0 0x000000e0               
     865  1.0 0x000000d0             a0 <= 0000003e
     866  1.0 0x000000d4             a1 <= 00000000
     867  1.0 0x000000d8             fp <= 0000003f
     868  1.0 0x000000dc             ra <= 000000e0
     869  1.0 0x000017ac               
     870  1.0 0x000017b0               
     871  1.0 0x000017b4               
     872  1.0 0x000017b8               
     873  1.0 0x000000e0               
     874  1.0 0x000000d0             a0 <= 0000003f
     875  1.0 0x000000d4             a1 <= 00000000
     876  1.0 0x000000d8             fp <= 00000040
     877  1.0 0x000000dc             ra <= 000000e0
     878  1.0 0x000017ac               
     879  1.0 0x000017b0               
     880  1.0 0x000017b4               
     881  1.0 0x000017b8               
     882  1.0 0x000000e0               
     883  1.0 0x000000d0             a0 <= 00000040
     884  1.0 0x000000d4             a1 <= 00000000
     885  1.0 0x000000d8             fp <= 00000041
     886  1.0 0x000000dc             ra <= 000000e0
     887  1.0 0x000017ac               
     888  1.0 0x000017b0               
     889  1.0 0x000017b4               
     890  1.0 0x000017b8               
     891  1.0 0x000000e0               
     892  1.0 0x000000d0             a0 <= 00000041
     893  1.0 0x000000d4             a1 <= 00000000
     894  1.0 0x000000d8             fp <= 00000042
     895  1.0 0x000000dc             ra <= 000000e0
     896  1.0 0x000017ac               
     897  1.0 0x000017b0               
     898  1.0 0x000017b4               
     899  1.0 0x000017b8               
     900  1.0 0x000000e0               
     901  1.0 0x000000d0             a0 <= 00000042
     902  1.0 0x000000d4             a1 <= 00000000
     903  1.0 0x000000d8             fp <= 00000043
     904  1.0 0x000000dc             ra <= 000000e0
     905  1.0 0x000017ac               
     906  1.0 0x000017b0               
     907  1.0 0x000017b4               
     908  1.0 0x000017b8               
     909  1.0 0x000000e0               
     910  1.0 0x000000d0             a0 <= 00000043
     911  1.0 0x000000d4             a1 <= 00000000
     912  1.0 0x000000d8             fp <= 00000044
     913  1.0 0x000000dc             ra <= 000000e0
     914  1.0 0x000017ac               
     915  1.0 0x000017b0               
     916  1.0 0x000017b4               
     917  1.0 0x000017b8               
     918  1.0 0x000000e0               
     919  1.0 0x000000d0             a0 <= 00000044
     920  1.0 0x000000d4             a1 <= 00000000
     921  1.0 0x000000d8             fp <= 00000045
     922  1.0 0x000000dc             ra <= 000000e0
     923  1.0 0x000017ac               
     924  1.0 0x000017b0               
     925  1.0 0x000017b4               
     926  1.0 0x000017b8               
     927  1.0 0x000000e0               
     928  1.0 0x000000d0             a0 <= 00000045
     929  1.0 0x000000d4             a1 <= 00000000
     930  1.0 0x000000d8             fp <= 00000046
     931  1.0 0x000000dc             ra <= 000000e0
     932  1.0 0x000017ac               
     933  1.0 0x000017b0               
     934  1.0 0x000017b4               
     935  1.0 0x000017b8               
     936  1.0 0x000000e0               
     937  1.0 0x000000d0             a0 <= 00000046
     938  1.0 0x000000d4             a1 <= 00000000
     939  1.0 0x000000d8             fp <= 00000047
     940  1.0 0x000000dc             ra <= 000000e0
     941  1.0 0x000017ac               
     942  1.0 0x000017b0               
     943  1.0 0x000017b4               
     944  1.0 0x000017b8               
     945  1.0 0x000000e0               
     946  1.0 0x000000d0             a0 <= 00000047
     947  1.0 0x000000d4             a1 <= 00000000
     948  1.0 0x000000d8             fp <= 00000048
     949  1.0 0x000000dc             ra <= 000000e0
     950  1.0 0x000017ac               
     951  1.0 0x000017b0               
     952  1.0 0x000017b4               
     953  1.0 0x000017b8               
     954  1.0 0x000000e0               
     955  1.0 0x000000d0             a0 <= 00000048
     956  1.0 0x000000d4             a1 <= 00000000
     957  1.0 0x000000d8             fp <= 00000049
     958  1.0 0x000000dc             ra <= 000000e0
     959  1.0 0x000017ac               
     960  1.0 0x000017b0               
     961  1.0 0x000017b4               
     962  1.0 0x000017b8               
     963  1.0 0x000000e0               
     964  1.0 0x000000d0             a0 <= 00000049
     965  1.0 0x000000d4             a1 <= 00000000
     966  1.0 0x000000d8             fp <= 0000004a
     967  1.0 0x000000dc             ra <= 000000e0
     968  1.0 0x000017ac               
     969  1.0 0x000017b0               
     970  1.0 0x000017b4               
     971  1.0 0x000017b8               
     972  1.0 0x000000e0               
     973  1.0 0x000000d0             a0 <= 0000004a
     974  1.0 0x000000d4             a1 <= 00000000
     975  1.0 0x000000d8             fp <= 0000004b
     976  1.0 0x000000dc             ra <= 000000e0
     977  1.0 0x000017ac               
     978  1.0 0x000017b0               
     979  1.0 0x000017b4               
     980  1.0 0x000017b8               
     981  1.0 0x000000e0               
     982  1.0 0x000000d0             a0 <= 0000004b
     983  1.0 0x000000d4             a1 <= 00000000
     984  1.0 0x000000d8             fp <= 0000004c
     985  1.0 0x000000dc             ra <= 000000e0
     986  1.0 0x000017ac               
     987  1.0 0x000017b0               
     988  1.0 0x000017b4               
     989  1.0 0x000017b8               
     990  1.0 0x000000e0               
     991  1.0 0x000000d0             a0 <= 0000004c
     992  1.0 0x000000d4             a1 <= 00000000
     993  1.0 0x000000d8             fp <= 0000004d
     994  1.0 0x000000dc             ra <= 000000e0
     995  1.0 0x000017ac               
     996  1.0 0x000017b0               
     997  1.0 0x000017b4               
     998  1.0 0x000017b8               
     999  1.0 0x000000e0               
    1000  1.0 0x000000d0             a0 <= 0000004d
    1001  1.0 0x000000d4             a1 <= 00000000
    1002  1.0 0x000000d8             fp <= 0000004e
    1003  1.0 0x000000dc             ra <= 000000e0
    1004  1.0 0x000017ac               
    1005  1.0 0x000017b0               
    1006  1.0 0x000017b4               
    1007  1.0 0x000017b8               
    1008  1.0 0x000000e0               
    1009  1.0 0x000000d0             a0 <= 0000004e
    1010  1.0 0x000000d4             a1 <= 00000000
    1011  1.0 0x000000d8             fp <= 0000004f
    1012  1.0 0x000000dc             ra <= 000000e0
    1013  1.0 0x000017ac               
    1014  1.0 0x000017b0               
    1015  1.0 0x000017b4               
    1016  1.0 0x000017b8               
    1017  1.0 0x000000e0               
    1018  1.0 0x000000d0             a0 <= 0000004f
    1019  1.0 0x000000d4             a1 <= 00000000
    1020  1.0 0x000000d8             fp <= 00000050
    1021  1.0 0x000000dc             ra <= 000000e0
    1022  1.0 0x000017ac               
    1023  1.0 0x000017b0               
    1024  1.0 0x000017b4               
    1025  1.0 0x000017b8               
    1026  1.0 0x000000e0               
    1027  1.0 0x000000d0             a0 <= 00000050
    1028  1.0 0x000000d4             a1 <= 00000000
    1029  1.0 0x000000d8             fp <= 00000051
    1030  1.0 0x000000dc             ra <= 000000e0
    1031  1.0 0x000017ac               
    1032  1.0 0x000017b0               
    1033  1.0 0x000017b4               
    1034  1.0 0x000017b8               
    1035  1.0 0x000000e0               
    1036  1.0 0x000000d0             a0 <= 00000051
    1037  1.0 0x000000d4             a1 <= 00000000
    1038  1.0 0x000000d8             fp <= 00000052
    1039  1.0 0x000000dc             ra <= 000000e0
    1040  1.0 0x000017ac               
    1041  1.0 0x000017b0               
    1042  1.0 0x000017b4               
    1043  1.0 0x000017b8               
    1044  1.0 0x000000e0               
    1045  1.0 0x000000d0             a0 <= 00000052
    1046  1.0 0x000000d4             a1 <= 00000000
    1047  1.0 0x000000d8             fp <= 00000053
    1048  1.0 0x000000dc             ra <= 000000e0
    1049  1.0 0x000017ac               
    1050  1.0 0x000017b0               
    1051  1.0 0x000017b4               
    1052  1.0 0x000017b8               
    1053  1.0 0x000000e0               
    1054  1.0 0x000000d0             a0 <= 00000053
    1055  1.0 0x000000d4             a1 <= 00000000
    1056  1.0 0x000000d8             fp <= 00000054
    1057  1.0 0x000000dc             ra <= 000000e0
    1058  1.0 0x000017ac               
    1059  1.0 0x000017b0               
    1060  1.0 0x000017b4               
    1061  1.0 0x000017b8               
    1062  1.0 0x000000e0               
    1063  1.0 0x000000d0             a0 <= 00000054
    1064  1.0 0x000000d4             a1 <= 00000000
    1065  1.0 0x000000d8             fp <= 00000055
    1066  1.0 0x000000dc             ra <= 000000e0
    1067  1.0 0x000017ac               
    1068  1.0 0x000017b0               
    1069  1.0 0x000017b4               
    1070  1.0 0x000017b8               
    1071  1.0 0x000000e0               
    1072  1.0 0x000000d0             a0 <= 00000055
    1073  1.0 0x000000d4             a1 <= 00000000
    1074  1.0 0x000000d8             fp <= 00000056
    1075  1.0 0x000000dc             ra <= 000000e0
    1076  1.0 0x000017ac               
    1077  1.0 0x000017b0               
    1078  1.0 0x000017b4               
    1079  1.0 0x000017b8               
    1080  1.0 0x000000e0               
    1081  1.0 0x000000d0             a0 <= 00000056
    1082  1.0 0x000000d4             a1 <= 00000000
    1083  1.0 0x000000d8             fp <= 00000057
    1084  1.0 0x000000dc             ra <= 000000e0
    1085  1.0 0x000017ac               
    1086  1.0 0x000017b0               
    1087  1.0 0x000017b4               
    1088  1.0 0x000017b8               
    1089  1.0 0x000000e0               
    1090  1.0 0x000000d0             a0 <= 00000057
    1091  1.0 0x000000d4             a1 <= 00000000
    1092  1.0 0x000000d8             fp <= 00000058
    1093  1.0 0x000000dc             ra <= 000000e0
    1094  1.0 0x000017ac               
    1095  1.0 0x000017b0               
    1096  1.0 0x000017b4               
    1097  1.0 0x000017b8               
    1098  1.0 0x000000e0               
    1099  1.0 0x000000d0             a0 <= 00000058
    1100  1.0 0x000000d4             a1 <= 00000000
    1101  1.0 0x000000d8             fp <= 00000059
    1102  1.0 0x000000dc             ra <= 000000e0
    1103  1.0 0x000017ac               
    1104  1.0 0x000017b0               
    1105  1.0 0x000017b4               
    1106  1.0 0x000017b8               
    1107  1.0 0x000000e0               
    1108  1.0 0x000000d0             a0 <= 00000059
    1109  1.0 0x000000d4             a1 <= 00000000
    1110  1.0 0x000000d8             fp <= 0000005a
    1111  1.0 0x000000dc             ra <= 000000e0
    1112  1.0 0x000017ac               
    1113  1.0 0x000017b0               
    1114  1.0 0x000017b4               
    1115  1.0 0x000017b8               
    1116  1.0 0x000000e0               
    1117  1.0 0x000000d0             a0 <= 0000005a
    1118  1.0 0x000000d4             a1 <= 00000000
    1119  1.0 0x000000d8             fp <= 0000005b
    1120  1.0 0x000000dc             ra <= 000000e0
    1121  1.0 0x000017ac               
    1122  1.0 0x000017b0               
    1123  1.0 0x000017b4               
    1124  1.0 0x000017b8               
    1125  1.0 0x000000e0               
    1126  1.0 0x000000d0             a0 <= 0000005b
    1127  1.0 0x000000d4             a1 <= 00000000
    1128  1.0 0x000000d8             fp <= 0000005c
    1129  1.0 0x000000dc             ra <= 000000e0
    1130  1.0 0x000017ac               
    1131  1.0 0x000017b0               
    1132  1.0 0x000017b4               
    1133  1.0 0x000017b8               
    1134  1.0 0x000000e0               
    1135  1.0 0x000000d0             a0 <= 0000005c
    1136  1.0 0x000000d4             a1 <= 00000000
    1137  1.0 0x000000d8             fp <= 0000005d
    1138  1.0 0x000000dc             ra <= 000000e0
    1139  1.0 0x000017ac               
    1140  1.0 0x000017b0               
    1141  1.0 0x000017b4               
    1142  1.0 0x000017b8               
    1143  1.0 0x000000e0               
    1144  1.0 0x000000d0             a0 <= 0000005d
    1145  1.0 0x000000d4             a1 <= 00000000
    1146  1.0 0x000000d8             fp <= 0000005e
    1147  1.0 0x000000dc             ra <= 000000e0
    1148  1.0 0x000017ac               
    1149  1.0 0x000017b0               
    1150  1.0 0x000017b4               
    1151  1.0 0x000017b8               
    1152  1.0 0x000000e0               
    1153  1.0 0x000000d0             a0 <= 0000005e
    1154  1.0 0x000000d4             a1 <= 00000000
    1155  1.0 0x000000d8             fp <= 0000005f
    1156  1.0 0x000000dc             ra <= 000000e0
    1157  1.0 0x000017ac               
    1158  1.0 0x000017b0               
    1159  1.0 0x000017b4               
    1160  1.0 0x000017b8               
    1161  1.0 0x000000e0               
    1162  1.0 0x000000d0             a0 <= 0000005f
    1163  1.0 0x000000d4             a1 <= 00000000
    1164  1.0 0x000000d8             fp <= 00000060
    1165  1.0 0x000000dc             ra <= 000000e0
    1166  1.0 0x000017ac               
    1167  1.0 0x000017b0               
    1168  1.0 0x000017b4               
    1169  1.0 0x000017b8               
    1170  1.0 0x000000e0               
    1171  1.0 0x000000d0             a0 <= 00000060
    1172  1.0 0x000000d4             a1 <= 00000000
    1173  1.0 0x000000d8             fp <= 00000061
    1174  1.0 0x000000dc             ra <= 000000e0
    1175  1.0 0x000017ac               
    1176  1.0 0x000017b0               
    1177  1.0 0x000017b4               
    1178  1.0 0x000017b8               
    1179  1.0 0x000000e0               
    1180  1.0 0x000000d0             a0 <= 00000061
    1181  1.0 0x000000d4             a1 <= 00000000
    1182  1.0 0x000000d8             fp <= 00000062
    1183  1.0 0x000000dc             ra <= 000000e0
    1184  1.0 0x000017ac               
    1185  1.0 0x000017b0               
    1186  1.0 0x000017b4               
    1187  1.0 0x000017b8               
    1188  1.0 0x000000e0               
    1189  1.0 0x000000d0             a0 <= 00000062
    1190  1.0 0x000000d4             a1 <= 00000000
    1191  1.0 0x000000d8             fp <= 00000063
    1192  1.0 0x000000dc             ra <= 000000e0
    1193  1.0 0x000017ac               
    1194  1.0 0x000017b0               
    1195  1.0 0x000017b4               
    1196  1.0 0x000017b8               
    1197  1.0 0x000000e0               
    1198  1.0 0x000000d0             a0 <= 00000063
    1199  1.0 0x000000d4             a1 <= 00000000
    1200  1.0 0x000000d8             fp <= 00000064
    1201  1.0 0x000000dc             ra <= 000000e0
    1202  1.0 0x000017ac               
    1203  1.0 0x000017b0               
    1204  1.0 0x000017b4               
    1205  1.0 0x000017b8               
    1206  1.0 0x000000e0               
    1207  1.0 0x000000d0             a0 <= 00000064
    1208  1.0 0x000000d4             a1 <= 00000000
    1209  1.0 0x000000d8             fp <= 00000065
    1210  1.0 0x000000dc             ra <= 000000e0
    1211  1.0 0x000017ac               
    1212  1.0 0x000017b0               
    1213  1.0 0x000017b4               
    1214  1.0 0x000017b8               
    1215  1.0 0x000000e0               
    1216  1.0 0x000000d0             a0 <= 00000065
    1217  1.0 0x000000d4             a1 <= 00000000
    1218  1.0 0x000000d8             fp <= 00000066
    1219  1.0 0x000000dc             ra <= 000000e0
    1220  1.0 0x000017ac               
    1221  1.0 0x000017b0               
    1222  1.0 0x000017b4               
    1223  1.0 0x000017b8               
    1224  1.0 0x000000e0               
    1225  1.0 0x000000d0             a0 <= 00000066
    1226  1.0 0x000000d4             a1 <= 00000000
    1227  1.0 0x000000d8             fp <= 00000067
    1228  1.0 0x000000dc             ra <= 000000e0
    1229  1.0 0x000017ac               
    1230  1.0 0x000017b0               
    1231  1.0 0x000017b4               
    1232  1.0 0x000017b8               
    1233  1.0 0x000000e0               
    1234  1.0 0x000000d0             a0 <= 00000067
    1235  1.0 0x000000d4             a1 <= 00000000
    1236  1.0 0x000000d8             fp <= 00000068
    1237  1.0 0x000000dc             ra <= 000000e0
    1238  1.0 0x000017ac               
    1239  1.0 0x000017b0               
    1240  1.0 0x000017b4               
    1241  1.0 0x000017b8               
    1242  1.0 0x000000e0               
    1243  1.0 0x000000d0             a0 <= 00000068
    1244  1.0 0x000000d4             a1 <= 00000000
    1245  1.0 0x000000d8             fp <= 00000069
    1246  1.0 0x000000dc             ra <= 000000e0
    1247  1.0 0x000017ac               
    1248  1.0 0x000017b0               
    1249  1.0 0x000017b4               
    1250  1.0 0x000017b8               
    1251  1.0 0x000000e0               
    1252  1.0 0x000000d0             a0 <= 00000069
    1253  1.0 0x000000d4             a1 <= 00000000
    1254  1.0 0x000000d8             fp <= 0000006a
    1255  1.0 0x000000dc             ra <= 000000e0
    1256  1.0 0x000017ac               
    1257  1.0 0x000017b0               
    1258  1.0 0x000017b4               
    1259  1.0 0x000017b8               
    1260  1.0 0x000000e0               
    1261  1.0 0x000000d0             a0 <= 0000006a
    1262  1.0 0x000000d4             a1 <= 00000000
    1263  1.0 0x000000d8             fp <= 0000006b
    1264  1.0 0x000000dc             ra <= 000000e0
    1265  1.0 0x000017ac               
    1266  1.0 0x000017b0               
    1267  1.0 0x000017b4               
    1268  1.0 0x000017b8               
    1269  1.0 0x000000e0               
    1270  1.0 0x000000d0             a0 <= 0000006b
    1271  1.0 0x000000d4             a1 <= 00000000
    1272  1.0 0x000000d8             fp <= 0000006c
    1273  1.0 0x000000dc             ra <= 000000e0
    1274  1.0 0x000017ac               
    1275  1.0 0x000017b0               
    1276  1.0 0x000017b4               
    1277  1.0 0x000017b8               
    1278  1.0 0x000000e0               
    1279  1.0 0x000000d0             a0 <= 0000006c
    1280  1.0 0x000000d4             a1 <= 00000000
    1281  1.0 0x000000d8             fp <= 0000006d
    1282  1.0 0x000000dc             ra <= 000000e0
    1283  1.0 0x000017ac               
    1284  1.0 0x000017b0               
    1285  1.0 0x000017b4               
    1286  1.0 0x000017b8               
    1287  1.0 0x000000e0               
    1288  1.0 0x000000d0             a0 <= 0000006d
    1289  1.0 0x000000d4             a1 <= 00000000
    1290  1.0 0x000000d8             fp <= 0000006e
    1291  1.0 0x000000dc             ra <= 000000e0
    1292  1.0 0x000017ac               
    1293  1.0 0x000017b0               
    1294  1.0 0x000017b4               
    1295  1.0 0x000017b8               
    1296  1.0 0x000000e0               
    1297  1.0 0x000000d0             a0 <= 0000006e
    1298  1.0 0x000000d4             a1 <= 00000000
    1299  1.0 0x000000d8             fp <= 0000006f
    1300  1.0 0x000000dc             ra <= 000000e0
    1301  1.0 0x000017ac               
    1302  1.0 0x000017b0               
    1303  1.0 0x000017b4               
    1304  1.0 0x000017b8               
    1305  1.0 0x000000e0               
    1306  1.0 0x000000d0             a0 <= 0000006f
    1307  1.0 0x000000d4             a1 <= 00000000
    1308  1.0 0x000000d8             fp <= 00000070
    1309  1.0 0x000000dc             ra <= 000000e0
    1310  1.0 0x000017ac               
    1311  1.0 0x000017b0               
    1312  1.0 0x000017b4               
    1313  1.0 0x000017b8               
    1314  1.0 0x000000e0               
    1315  1.0 0x000000d0             a0 <= 00000070
    1316  1.0 0x000000d4             a1 <= 00000000
    1317  1.0 0x000000d8             fp <= 00000071
    1318  1.0 0x000000dc             ra <= 000000e0
    1319  1.0 0x000017ac               
    1320  1.0 0x000017b0               
    1321  1.0 0x000017b4               
    1322  1.0 0x000017b8               
    1323  1.0 0x000000e0               
    1324  1.0 0x000000d0             a0 <= 00000071
    1325  1.0 0x000000d4             a1 <= 00000000
    1326  1.0 0x000000d8             fp <= 00000072
    1327  1.0 0x000000dc             ra <= 000000e0
    1328  1.0 0x000017ac               
    1329  1.0 0x000017b0               
    1330  1.0 0x000017b4               
    1331  1.0 0x000017b8               
    1332  1.0 0x000000e0               
    1333  1.0 0x000000d0             a0 <= 00000072
    1334  1.0 0x000000d4             a1 <= 00000000
    1335  1.0 0x000000d8             fp <= 00000073
    1336  1.0 0x000000dc             ra <= 000000e0
    1337  1.0 0x000017ac               
    1338  1.0 0x000017b0               
    1339  1.0 0x000017b4               
    1340  1.0 0x000017b8               
    1341  1.0 0x000000e0               
    1342  1.0 0x000000d0             a0 <= 00000073
    1343  1.0 0x000000d4             a1 <= 00000000
    1344  1.0 0x000000d8             fp <= 00000074
    1345  1.0 0x000000dc             ra <= 000000e0
    1346  1.0 0x000017ac               
    1347  1.0 0x000017b0               
    1348  1.0 0x000017b4               
    1349  1.0 0x000017b8               
    1350  1.0 0x000000e0               
    1351  1.0 0x000000d0             a0 <= 00000074
    1352  1.0 0x000000d4             a1 <= 00000000
    1353  1.0 0x000000d8             fp <= 00000075
    1354  1.0 0x000000dc             ra <= 000000e0
    1355  1.0 0x000017ac               
    1356  1.0 0x000017b0               
    1357  1.0 0x000017b4               
    1358  1.0 0x000017b8               
    1359  1.0 0x000000e0               
    1360  1.0 0x000000d0             a0 <= 00000075
    1361  1.0 0x000000d4             a1 <= 00000000
    1362  1.0 0x000000d8             fp <= 00000076
    1363  1.0 0x000000dc             ra <= 000000e0
    1364  1.0 0x000017ac               
    1365  1.0 0x000017b0               
    1366  1.0 0x000017b4               
    1367  1.0 0x000017b8               
    1368  1.0 0x000000e0               
    1369  1.0 0x000000d0             a0 <= 00000076
    1370  1.0 0x000000d4             a1 <= 00000000
    1371  1.0 0x000000d8             fp <= 00000077
    1372  1.0 0x000000dc             ra <= 000000e0
    1373  1.0 0x000017ac               
    1374  1.0 0x000017b0               
    1375  1.0 0x000017b4               
    1376  1.0 0x000017b8               
    1377  1.0 0x000000e0               
    1378  1.0 0x000000d0             a0 <= 00000077
    1379  1.0 0x000000d4             a1 <= 00000000
    1380  1.0 0x000000d8             fp <= 00000078
    1381  1.0 0x000000dc             ra <= 000000e0
    1382  1.0 0x000017ac               
    1383  1.0 0x000017b0               
    1384  1.0 0x000017b4               
    1385  1.0 0x000017b8               
    1386  1.0 0x000000e0               
    1387  1.0 0x000000d0             a0 <= 00000078
    1388  1.0 0x000000d4             a1 <= 00000000
    1389  1.0 0x000000d8             fp <= 00000079
    1390  1.0 0x000000dc             ra <= 000000e0
    1391  1.0 0x000017ac               
    1392  1.0 0x000017b0               
    1393  1.0 0x000017b4               
    1394  1.0 0x000017b8               
    1395  1.0 0x000000e0               
    1396  1.0 0x000000d0             a0 <= 00000079
    1397  1.0 0x000000d4             a1 <= 00000000
    1398  1.0 0x000000d8             fp <= 0000007a
    1399  1.0 0x000000dc             ra <= 000000e0
    1400  1.0 0x000017ac               
    1401  1.0 0x000017b0               
    1402  1.0 0x000017b4               
    1403  1.0 0x000017b8               
    1404  1.0 0x000000e0               
    1405  1.0 0x000000d0             a0 <= 0000007a
    1406  1.0 0x000000d4             a1 <= 00000000
    1407  1.0 0x000000d8             fp <= 0000007b
    1408  1.0 0x000000dc             ra <= 000000e0
    1409  1.0 0x000017ac               
    1410  1.0 0x000017b0               
    1411  1.0 0x000017b4               
    1412  1.0 0x000017b8               
    1413  1.0 0x000000e0               
    1414  1.0 0x000000d0             a0 <= 0000007b
    1415  1.0 0x000000d4             a1 <= 00000000
    1416  1.0 0x000000d8             fp <= 0000007c
    1417  1.0 0x000000dc             ra <= 000000e0
    1418  1.0 0x000017ac               
    1419  1.0 0x000017b0               
    1420  1.0 0x000017b4               
    1421  1.0 0x000017b8               
    1422  1.0 0x000000e0               
    1423  1.0 0x000000d0             a0 <= 0000007c
    1424  1.0 0x000000d4             a1 <= 00000000
    1425  1.0 0x000000d8             fp <= 0000007d
    1426  1.0 0x000000dc             ra <= 000000e0
    1427  1.0 0x000017ac               
    1428  1.0 0x000017b0               
    1429  1.0 0x000017b4               
    1430  1.0 0x000017b8               
    1431  1.0 0x000000e0               
    1432  1.0 0x000000d0             a0 <= 0000007d
    1433  1.0 0x000000d4             a1 <= 00000000
    1434  1.0 0x000000d8             fp <= 0000007e
    1435  1.0 0x000000dc             ra <= 000000e0
    1436  1.0 0x000017ac               
    1437  1.0 0x000017b0               
    1438  1.0 0x000017b4               
    1439  1.0 0x000017b8               
    1440  1.0 0x000000e0               
    1441  1.0 0x000000d0             a0 <= 0000007e
    1442  1.0 0x000000d4             a1 <= 00000000
    1443  1.0 0x000000d8             fp <= 0000007f
    1444  1.0 0x000000dc             ra <= 000000e0
    1445  1.0 0x000017ac               
    1446  1.0 0x000017b0               
    1447  1.0 0x000017b4               
    1448  1.0 0x000017b8               
    1449  1.0 0x000000e0               
    1450  1.0 0x000000d0             a0 <= 0000007f
    1451  1.0 0x000000d4             a1 <= 00000000
    1452  1.0 0x000000d8             fp <= 00000080
    1453  1.0 0x000000dc             ra <= 000000e0
    1454  1.0 0x000017ac               
    1455  1.0 0x000017b0               
    1456  1.0 0x000017b4               
    1457  1.0 0x000017b8               
    1458  1.0 0x000000e0               
    1459  1.0 0x000000d0             a0 <= 00000080
    1460  1.0 0x000000d4             a1 <= 00000000
    1461  1.0 0x000000d8             fp <= 00000081
    1462  1.0 0x000000dc             ra <= 000000e0
    1463  1.0 0x000017ac               
    1464  1.0 0x000017b0               
    1465  1.0 0x000017b4               
    1466  1.0 0x000017b8               
    1467  1.0 0x000000e0               
    1468  1.0 0x000000d0             a0 <= 00000081
    1469  1.0 0x000000d4             a1 <= 00000000
    1470  1.0 0x000000d8             fp <= 00000082
    1471  1.0 0x000000dc             ra <= 000000e0
    1472  1.0 0x000017ac               
    1473  1.0 0x000017b0               
    1474  1.0 0x000017b4               
    1475  1.0 0x000017b8               
    1476  1.0 0x000000e0               
    1477  1.0 0x000000d0             a0 <= 00000082
    1478  1.0 0x000000d4             a1 <= 00000000
    1479  1.0 0x000000d8             fp <= 00000083
    1480  1.0 0x000000dc             ra <= 000000e0
    1481  1.0 0x000017ac               
    1482  1.0 0x000017b0               
    1483  1.0 0x000017b4               
    1484  1.0 0x000017b8               
    1485  1.0 0x000000e0               
    1486  1.0 0x000000d0             a0 <= 00000083
    1487  1.0 0x000000d4             a1 <= 00000000
    1488  1.0 0x000000d8             fp <= 00000084
    1489  1.0 0x000000dc             ra <= 000000e0
    1490  1.0 0x000017ac               
    1491  1.0 0x000017b0               
    1492  1.0 0x000017b4               
    1493  1.0 0x000017b8               
    1494  1.0 0x000000e0               
    1495  1.0 0x000000d0             a0 <= 00000084
    1496  1.0 0x000000d4             a1 <= 00000000
    1497  1.0 0x000000d8             fp <= 00000085
    1498  1.0 0x000000dc             ra <= 000000e0
    1499  1.0 0x000017ac               
    1500  1.0 0x000017b0               
    1501  1.0 0x000017b4               
    1502  1.0 0x000017b8               
    1503  1.0 0x000000e0               
    1504  1.0 0x000000d0             a0 <= 00000085
    1505  1.0 0x000000d4             a1 <= 00000000
    1506  1.0 0x000000d8             fp <= 00000086
    1507  1.0 0x000000dc             ra <= 000000e0
    1508  1.0 0x000017ac               
    1509  1.0 0x000017b0               
    1510  1.0 0x000017b4               
    1511  1.0 0x000017b8               
    1512  1.0 0x000000e0               
    1513  1.0 0x000000d0             a0 <= 00000086
    1514  1.0 0x000000d4             a1 <= 00000000
    1515  1.0 0x000000d8             fp <= 00000087
    1516  1.0 0x000000dc             ra <= 000000e0
    1517  1.0 0x000017ac               
    1518  1.0 0x000017b0               
    1519  1.0 0x000017b4               
    1520  1.0 0x000017b8               
    1521  1.0 0x000000e0               
    1522  1.0 0x000000d0             a0 <= 00000087
    1523  1.0 0x000000d4             a1 <= 00000000
    1524  1.0 0x000000d8             fp <= 00000088
    1525  1.0 0x000000dc             ra <= 000000e0
    1526  1.0 0x000017ac               
    1527  1.0 0x000017b0               
    1528  1.0 0x000017b4               
    1529  1.0 0x000017b8               
    1530  1.0 0x000000e0               
    1531  1.0 0x000000d0             a0 <= 00000088
    1532  1.0 0x000000d4             a1 <= 00000000
    1533  1.0 0x000000d8             fp <= 00000089
    1534  1.0 0x000000dc             ra <= 000000e0
    1535  1.0 0x000017ac               
    1536  1.0 0x000017b0               
    1537  1.0 0x000017b4               
    1538  1.0 0x000017b8               
    1539  1.0 0x000000e0               
    1540  1.0 0x000000d0             a0 <= 00000089
    1541  1.0 0x000000d4             a1 <= 00000000
    1542  1.0 0x000000d8             fp <= 0000008a
    1543  1.0 0x000000dc             ra <= 000000e0
    1544  1.0 0x000017ac               
    1545  1.0 0x000017b0               
    1546  1.0 0x000017b4               
    1547  1.0 0x000017b8               
    1548  1.0 0x000000e0               
    1549  1.0 0x000000d0             a0 <= 0000008a
    1550  1.0 0x000000d4             a1 <= 00000000
    1551  1.0 0x000000d8             fp <= 0000008b
    1552  1.0 0x000000dc             ra <= 000000e0
    1553  1.0 0x000017ac               
    1554  1.0 0x000017b0               
    1555  1.0 0x000017b4               
    1556  1.0 0x000017b8               
    1557  1.0 0x000000e0               
    1558  1.0 0x000000d0             a0 <= 0000008b
    1559  1.0 0x000000d4             a1 <= 00000000
    1560  1.0 0x000000d8             fp <= 0000008c
    1561  1.0 0x000000dc             ra <= 000000e0
    1562  1.0 0x000017ac               
    1563  1.0 0x000017b0               
    1564  1.0 0x000017b4               
    1565  1.0 0x000017b8               
    1566  1.0 0x000000e0               
    1567  1.0 0x000000d0             a0 <= 0000008c
    1568  1.0 0x000000d4             a1 <= 00000000
    1569  1.0 0x000000d8             fp <= 0000008d
    1570  1.0 0x000000dc             ra <= 000000e0
    1571  1.0 0x000017ac               
    1572  1.0 0x000017b0               
    1573  1.0 0x000017b4               
    1574  1.0 0x000017b8               
    1575  1.0 0x000000e0               
    1576  1.0 0x000000d0             a0 <= 0000008d
    1577  1.0 0x000000d4             a1 <= 00000000
    1578  1.0 0x000000d8             fp <= 0000008e
    1579  1.0 0x000000dc             ra <= 000000e0
    1580  1.0 0x000017ac               
    1581  1.0 0x000017b0               
    1582  1.0 0x000017b4               
    1583  1.0 0x000017b8               
    1584  1.0 0x000000e0               
    1585  1.0 0x000000d0             a0 <= 0000008e
    1586  1.0 0x000000d4             a1 <= 00000000
    1587  1.0 0x000000d8             fp <= 0000008f
    1588  1.0 0x000000dc             ra <= 000000e0
    1589  1.0 0x000017ac               
    1590  1.0 0x000017b0               
    1591  1.0 0x000017b4               
    1592  1.0 0x000017b8               
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
    1593  1.0 0x000000e0               
    1594  1.0 0x000000d0             a0 <= 0000008f
    1595  1.0 0x000000d4             a1 <= 00000000
    1596  1.0 0x000000d8             fp <= 00000090
    1597  1.0 0x000000dc             ra <= 000000e0
    1598  1.0 0x000017ac               
    1599  1.0 0x000017b0               
    1600  1.0 0x000017b4               
    1601  1.0 0x000017b8               
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 9631.824 ; gain = 0.000 ; free physical = 1667 ; free virtual = 17520
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 9631.824 ; gain = 0.000 ; free physical = 1667 ; free virtual = 17520
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 9631.824 ; gain = 0.000 ; free physical = 1667 ; free virtual = 17520
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Wed Oct 30 17:46:33 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Wed Oct 30 17:46:33 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Wed Oct 30 17:49:54 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.47 . Memory (MB): peak = 9631.824 ; gain = 0.000 ; free physical = 1167 ; free virtual = 17043
Restored from archive | CPU: 0.500000 secs | Memory: -0.957306 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.47 . Memory (MB): peak = 9631.824 ; gain = 0.000 ; free physical = 1167 ; free virtual = 17043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9631.824 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17044
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9652.836 ; gain = 21.012 ; free physical = 990 ; free virtual = 16850
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run impl_1 -prev_step 
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 17:53:21 2019...
