strict digraph "compose( ,  )" {
	node [label="\N"];
	"8:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fe12a8e3410>",
		fillcolor=linen,
		label="8:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"18:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe12a8e3e50>",
		fillcolor=lightcyan,
		label="18:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "18:CA"	[cond="['pos']",
		label=pos,
		lineno=8];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe12a975e50>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "9:CA"	[cond="['pos']",
		label=pos,
		lineno=8];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe12a896c10>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "12:CA"	[cond="['pos']",
		label=pos,
		lineno=8];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe12a8e37d0>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "15:CA"	[cond="['pos']",
		label=pos,
		lineno=8];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe12a8e3510>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:CA" -> "19:BL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe12a9757d0>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in', 'pos']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['pos']"];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe12a975110>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"10:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe12a9753d0>",
		fillcolor=turquoise,
		label="10:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"9:CA" -> "10:BL"	[cond="[]",
		lineno=None];
	"7:BL" -> "8:CS"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe12a896790>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:CA" -> "13:BL"	[cond="[]",
		lineno=None];
	"Leaf_6:AL"	[def_var="[]",
		label="Leaf_6:AL"];
	"19:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"13:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe12a8e3d50>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"15:CA" -> "16:BL"	[cond="[]",
		lineno=None];
}
