[Rocket](../Readme.md)/[devices](../devices.md)/[tilelink](https://github.com/freechipsproject/rocket-chip/tree/master/src/main/scala/devices/tilelink)
========================
TileLink devices on the peripheral bus.

**********************

+ **[Plic](tilelink/Plic.md)** platform-level interrupt controller.



<br><br><br><p align="right">
<sub>
Last updated: 24/08/2017<br>
[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/), &copy; (2017) [Wei Song](mailto:wsong83@gmail.com)<br>
[Apache 2.0](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.SiFive), &copy; (2016-2017) SiFive, Inc<br>
[BSD](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.Berkeley), &copy; (2012-2014, 2016) The Regents of the University of California (Regents)
</sub>
</p>
