// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module IFU(	// @[src/main/IFU.scala:6:7]
  input         clock,	// @[src/main/IFU.scala:6:7]
                reset,	// @[src/main/IFU.scala:6:7]
                io_out_ready,	// @[src/main/IFU.scala:7:14]
  output        io_out_valid,	// @[src/main/IFU.scala:7:14]
  output [31:0] io_out_bits_pc,	// @[src/main/IFU.scala:7:14]
                io_out_bits_inst,	// @[src/main/IFU.scala:7:14]
  output        io_mem_resp_ready,	// @[src/main/IFU.scala:7:14]
  input         io_mem_resp_valid,	// @[src/main/IFU.scala:7:14]
  input  [31:0] io_mem_resp_bits_addr,	// @[src/main/IFU.scala:7:14]
                io_mem_resp_bits_data,	// @[src/main/IFU.scala:7:14]
  input         io_mem_req_ready,	// @[src/main/IFU.scala:7:14]
  output [31:0] io_mem_req_bits_addr,	// @[src/main/IFU.scala:7:14]
  input         io_redirect_valid,	// @[src/main/IFU.scala:7:14]
  input  [31:0] io_redirect_dnpc	// @[src/main/IFU.scala:7:14]
);

  reg [31:0] PC;	// @[src/main/IFU.scala:12:19]
  always @(posedge clock) begin	// @[src/main/IFU.scala:6:7]
    if (reset)	// @[src/main/IFU.scala:6:7]
      PC <= 32'h30000000;	// @[src/main/IFU.scala:12:19]
    else if (io_redirect_valid)	// @[src/main/IFU.scala:7:14]
      PC <= io_redirect_dnpc;	// @[src/main/IFU.scala:12:19]
    else if (io_mem_req_ready)	// @[src/main/IFU.scala:7:14]
      PC <= PC + 32'h4;	// @[src/main/IFU.scala:12:19, :13:74]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/IFU.scala:6:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/IFU.scala:6:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/IFU.scala:6:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/IFU.scala:6:7]
    initial begin	// @[src/main/IFU.scala:6:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/IFU.scala:6:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/IFU.scala:6:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/IFU.scala:6:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/IFU.scala:6:7]
        PC = _RANDOM[/*Zero width*/ 1'b0];	// @[src/main/IFU.scala:6:7, :12:19]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/IFU.scala:6:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/IFU.scala:6:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_valid = io_mem_resp_valid;	// @[src/main/IFU.scala:6:7]
  assign io_out_bits_pc = io_mem_resp_bits_addr;	// @[src/main/IFU.scala:6:7]
  assign io_out_bits_inst = io_mem_resp_bits_data;	// @[src/main/IFU.scala:6:7]
  assign io_mem_resp_ready = io_out_ready;	// @[src/main/IFU.scala:6:7]
  assign io_mem_req_bits_addr = PC;	// @[src/main/IFU.scala:6:7, :12:19]
endmodule

module IDU(	// @[src/main/IDU.scala:15:7]
  input         clock,	// @[src/main/IDU.scala:15:7]
                reset,	// @[src/main/IDU.scala:15:7]
  output        io_in_ready,	// @[src/main/IDU.scala:16:14]
  input         io_in_valid,	// @[src/main/IDU.scala:16:14]
  input  [31:0] io_in_bits_pc,	// @[src/main/IDU.scala:16:14]
                io_in_bits_inst,	// @[src/main/IDU.scala:16:14]
  input         io_out_ready,	// @[src/main/IDU.scala:16:14]
  output        io_out_valid,	// @[src/main/IDU.scala:16:14]
  output [31:0] io_out_bits_src1,	// @[src/main/IDU.scala:16:14]
                io_out_bits_src2,	// @[src/main/IDU.scala:16:14]
                io_out_bits_src3,	// @[src/main/IDU.scala:16:14]
  output        io_out_bits_wen,	// @[src/main/IDU.scala:16:14]
  output [3:0]  io_out_bits_rd,	// @[src/main/IDU.scala:16:14]
                io_out_bits_decode_aluop,	// @[src/main/IDU.scala:16:14]
  output [2:0]  io_out_bits_decode_funct3,	// @[src/main/IDU.scala:16:14]
  output        io_out_bits_decode_isLoad,	// @[src/main/IDU.scala:16:14]
                io_out_bits_decode_isStore,	// @[src/main/IDU.scala:16:14]
                io_out_bits_decode_isJmp,	// @[src/main/IDU.scala:16:14]
                io_out_bits_decode_isBranch,	// @[src/main/IDU.scala:16:14]
                io_out_bits_decode_isEcall,	// @[src/main/IDU.scala:16:14]
                io_out_bits_decode_isMret,	// @[src/main/IDU.scala:16:14]
                io_out_bits_decode_isCSR,	// @[src/main/IDU.scala:16:14]
                io_out_bits_decode_isFencei,	// @[src/main/IDU.scala:16:14]
                io_out_bits_decode_illegal,	// @[src/main/IDU.scala:16:14]
                io_out_bits_decode_csrWen,	// @[src/main/IDU.scala:16:14]
  input  [31:0] io_wb_res,	// @[src/main/IDU.scala:16:14]
  input         io_wb_wen,	// @[src/main/IDU.scala:16:14]
  input  [3:0]  io_wb_rd,	// @[src/main/IDU.scala:16:14]
  input         io_flush,	// @[src/main/IDU.scala:16:14]
  input  [31:0] io_exFw_res,	// @[src/main/IDU.scala:16:14]
  input         io_exFw_wen,	// @[src/main/IDU.scala:16:14]
  input  [3:0]  io_exFw_rd,	// @[src/main/IDU.scala:16:14]
  input         io_exFw_notReady,	// @[src/main/IDU.scala:16:14]
  input  [31:0] io_lsFw_res,	// @[src/main/IDU.scala:16:14]
  input         io_lsFw_wen,	// @[src/main/IDU.scala:16:14]
  input  [3:0]  io_lsFw_rd,	// @[src/main/IDU.scala:16:14]
  input         io_lsFw_notReady	// @[src/main/IDU.scala:16:14]
);

  wire        isUtype = io_in_bits_inst[4:2] == 3'h5;	// @[src/main/IDU.scala:30:{21,28}]
  wire        isJtype = io_in_bits_inst[6:2] == 5'h1B;	// @[src/main/IDU.scala:31:{21,28}]
  wire        isStype = io_in_bits_inst[6:2] == 5'h8;	// @[src/main/IDU.scala:31:21, :32:28]
  wire        isBtype = io_in_bits_inst[6:2] == 5'h18;	// @[src/main/IDU.scala:31:21, :33:28]
  wire        isCSR = io_in_bits_inst[6:2] == 5'h1C & (|(io_in_bits_inst[14:12]));	// @[src/main/IDU.scala:31:21, :36:20, :38:{28,44,55}]
  wire        isLoad = io_in_bits_inst[6:2] == 5'h0;	// @[src/main/IDU.scala:15:7, :31:21, :39:27]
  wire        io_out_bits_decode_isJmp_0 = io_in_bits_inst[6:2] == 5'h19 | isJtype;	// @[src/main/IDU.scala:31:{21,28}, :40:27, :44:33]
  wire [9:0]  _GEN = {io_in_bits_inst[14:12], io_in_bits_inst[6:0]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire [16:0] _GEN_0 =
    {io_in_bits_inst[31:25], io_in_bits_inst[14:12], io_in_bits_inst[6:0]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _io_out_bits_wen_T = isStype | isBtype;	// @[src/main/IDU.scala:32:28, :33:28, :63:24]
  wire        _rs1Ready_T = isUtype | isJtype;	// @[src/main/IDU.scala:30:28, :31:28, :64:30]
  wire        src2UseReg =
    io_in_bits_inst[6:2] == 5'hC | io_in_bits_inst[6:2] == 5'hE | isBtype;	// @[src/main/IDU.scala:31:21, :33:28, :34:{29,45,60}, :65:28]
  reg  [31:0] Rsyn_1;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_2;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_3;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_4;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_5;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_6;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_7;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_8;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_9;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_10;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_11;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_12;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_13;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_14;	// @[src/main/IDU.scala:75:60]
  reg  [31:0] Rsyn_15;	// @[src/main/IDU.scala:75:60]
  reg  [15:0] busy;	// @[src/main/IDU.scala:7:21]
  wire        exCanFwRs1 = io_exFw_wen & io_in_bits_inst[18:15] == io_exFw_rd;	// @[src/main/IDU.scala:61:{37,46}, :84:{66,73}]
  wire        exCanFwRs2 = io_exFw_wen & io_in_bits_inst[23:20] == io_exFw_rd;	// @[src/main/IDU.scala:62:{37,46}, :84:{66,73}]
  wire        lsCanFwRs1 = io_lsFw_wen & io_in_bits_inst[18:15] == io_lsFw_rd;	// @[src/main/IDU.scala:61:{37,46}, :84:{66,73}]
  wire        lsCanFwRs2 = io_lsFw_wen & io_in_bits_inst[23:20] == io_lsFw_rd;	// @[src/main/IDU.scala:62:{37,46}, :84:{66,73}]
  wire        wbCanFwRs1 = io_wb_wen & io_in_bits_inst[18:15] == io_wb_rd;	// @[src/main/IDU.scala:61:{37,46}, :84:{66,73}]
  wire        wbCanFwRs2 = io_wb_wen & io_in_bits_inst[23:20] == io_wb_rd;	// @[src/main/IDU.scala:62:{37,46}, :84:{66,73}]
  wire [15:0] _GEN_1 = busy >> io_in_bits_inst[18:15];	// @[src/main/IDU.scala:7:21, :8:31, :61:{37,46}]
  wire [31:0] rs2Val =
    exCanFwRs2
      ? io_exFw_res
      : lsCanFwRs2
          ? io_lsFw_res
          : wbCanFwRs2
              ? io_wb_res
              : Rsyn_1 & {32{io_in_bits_inst[23:20] == 4'h1}} | Rsyn_2
                & {32{io_in_bits_inst[23:20] == 4'h2}} | Rsyn_3
                & {32{io_in_bits_inst[23:20] == 4'h3}} | Rsyn_4
                & {32{io_in_bits_inst[23:20] == 4'h4}} | Rsyn_5
                & {32{io_in_bits_inst[23:20] == 4'h5}} | Rsyn_6
                & {32{io_in_bits_inst[23:20] == 4'h6}} | Rsyn_7
                & {32{io_in_bits_inst[23:20] == 4'h7}} | Rsyn_8
                & {32{io_in_bits_inst[23:20] == 4'h8}} | Rsyn_9
                & {32{io_in_bits_inst[23:20] == 4'h9}} | Rsyn_10
                & {32{io_in_bits_inst[23:20] == 4'hA}} | Rsyn_11
                & {32{io_in_bits_inst[23:20] == 4'hB}} | Rsyn_12
                & {32{io_in_bits_inst[23:20] == 4'hC}} | Rsyn_13
                & {32{io_in_bits_inst[23:20] == 4'hD}} | Rsyn_14
                & {32{io_in_bits_inst[23:20] == 4'hE}} | Rsyn_15
                & {32{&(io_in_bits_inst[23:20])}};	// @[src/main/IDU.scala:15:7, :62:{37,46}, :75:60, :77:{47,53,65,88}, :84:66, :86:{8,39,70}]
  wire [15:0] _GEN_2 = busy >> io_in_bits_inst[23:20];	// @[src/main/IDU.scala:7:21, :8:31, :62:{37,46}]
  wire        canIssue =
    (~(exCanFwRs1
         ? io_exFw_notReady
         : lsCanFwRs1 ? io_lsFw_notReady : ~wbCanFwRs1 & _GEN_1[0]) | _rs1Ready_T)
    & (~(exCanFwRs2
           ? io_exFw_notReady
           : lsCanFwRs2 ? io_lsFw_notReady : ~wbCanFwRs2 & _GEN_2[0])
       | ~(src2UseReg | isStype));	// @[src/main/IDU.scala:8:31, :32:28, :34:45, :64:30, :65:28, :84:66, :87:{4,8,39,70}, :94:30, :95:{30,33,46}, :97:27]
  wire        io_out_valid_0 = io_in_valid & canIssue;	// @[src/main/IDU.scala:97:27, :120:31]
  wire [15:0] _clearMask_T_2 = 16'h1 << io_wb_rd;	// @[src/main/IDU.scala:9:30]
  wire [15:0] _setMask_T_5 = 16'h1 << io_in_bits_inst[10:7];	// @[src/main/IDU.scala:9:30, :57:44, :60:24]
  always @(posedge clock) begin	// @[src/main/IDU.scala:15:7]
    if (io_wb_wen & io_wb_rd == 4'h1)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_1 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & io_wb_rd == 4'h2)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_2 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & io_wb_rd == 4'h3)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_3 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & io_wb_rd == 4'h4)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_4 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & io_wb_rd == 4'h5)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_5 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & io_wb_rd == 4'h6)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_6 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & io_wb_rd == 4'h7)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_7 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & io_wb_rd == 4'h8)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_8 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & io_wb_rd == 4'h9)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_9 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & io_wb_rd == 4'hA)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_10 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & io_wb_rd == 4'hB)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_11 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & io_wb_rd == 4'hC)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_12 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & io_wb_rd == 4'hD)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_13 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & io_wb_rd == 4'hE)	// @[src/main/IDU.scala:15:7, :75:60, :80:{66,75,79}, :109:20]
      Rsyn_14 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (io_wb_wen & (&io_wb_rd))	// @[src/main/IDU.scala:75:60, :80:{66,75,79}, :109:20]
      Rsyn_15 <= io_wb_res;	// @[src/main/IDU.scala:75:60]
    if (reset)	// @[src/main/IDU.scala:15:7]
      busy <= 16'h0;	// @[src/main/IDU.scala:7:21]
    else	// @[src/main/IDU.scala:15:7]
      busy <=
        {busy[15:1] & ~(io_flush ? 15'h7FFF : io_wb_wen ? _clearMask_T_2[15:1] : 15'h0)
           | (io_out_ready & io_out_valid_0 & ~_io_out_bits_wen_T & ~io_flush
                ? _setMask_T_5[15:1]
                : 15'h0),
         1'h0};	// @[src/main/IDU.scala:7:21, :9:30, :11:{16,24,26,38}, :63:{14,24}, :98:{20,33,44,47}, :99:{22,58}, :120:31, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/IDU.scala:15:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/IDU.scala:15:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/IDU.scala:15:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:15];	// @[src/main/IDU.scala:15:7]
    initial begin	// @[src/main/IDU.scala:15:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/IDU.scala:15:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/IDU.scala:15:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/IDU.scala:15:7]
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;	// @[src/main/IDU.scala:15:7]
        end	// @[src/main/IDU.scala:15:7]
        Rsyn_1 = _RANDOM[4'h0];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_2 = _RANDOM[4'h1];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_3 = _RANDOM[4'h2];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_4 = _RANDOM[4'h3];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_5 = _RANDOM[4'h4];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_6 = _RANDOM[4'h5];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_7 = _RANDOM[4'h6];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_8 = _RANDOM[4'h7];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_9 = _RANDOM[4'h8];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_10 = _RANDOM[4'h9];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_11 = _RANDOM[4'hA];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_12 = _RANDOM[4'hB];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_13 = _RANDOM[4'hC];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_14 = _RANDOM[4'hD];	// @[src/main/IDU.scala:15:7, :75:60]
        Rsyn_15 = _RANDOM[4'hE];	// @[src/main/IDU.scala:15:7, :75:60]
        busy = _RANDOM[4'hF][15:0];	// @[src/main/IDU.scala:7:21, :15:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/IDU.scala:15:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/IDU.scala:15:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_out_ready & canIssue | ~io_in_valid;	// @[src/main/IDU.scala:15:7, :97:27, :119:{32,45,48}]
  assign io_out_valid = io_out_valid_0;	// @[src/main/IDU.scala:15:7, :120:31]
  assign io_out_bits_src1 =
    _rs1Ready_T
      ? (io_in_bits_inst[6:2] == 5'hD ? 32'h0 : io_in_bits_pc)
      : exCanFwRs1
          ? io_exFw_res
          : lsCanFwRs1
              ? io_lsFw_res
              : wbCanFwRs1
                  ? io_wb_res
                  : Rsyn_1 & {32{io_in_bits_inst[18:15] == 4'h1}} | Rsyn_2
                    & {32{io_in_bits_inst[18:15] == 4'h2}} | Rsyn_3
                    & {32{io_in_bits_inst[18:15] == 4'h3}} | Rsyn_4
                    & {32{io_in_bits_inst[18:15] == 4'h4}} | Rsyn_5
                    & {32{io_in_bits_inst[18:15] == 4'h5}} | Rsyn_6
                    & {32{io_in_bits_inst[18:15] == 4'h6}} | Rsyn_7
                    & {32{io_in_bits_inst[18:15] == 4'h7}} | Rsyn_8
                    & {32{io_in_bits_inst[18:15] == 4'h8}} | Rsyn_9
                    & {32{io_in_bits_inst[18:15] == 4'h9}} | Rsyn_10
                    & {32{io_in_bits_inst[18:15] == 4'hA}} | Rsyn_11
                    & {32{io_in_bits_inst[18:15] == 4'hB}} | Rsyn_12
                    & {32{io_in_bits_inst[18:15] == 4'hC}} | Rsyn_13
                    & {32{io_in_bits_inst[18:15] == 4'hD}} | Rsyn_14
                    & {32{io_in_bits_inst[18:15] == 4'hE}} | Rsyn_15
                    & {32{&(io_in_bits_inst[18:15])}};	// @[src/main/IDU.scala:15:7, :31:21, :37:27, :61:{37,46}, :64:30, :75:60, :77:{47,53,65,88}, :84:66, :86:{8,39,70}, :102:{18,42}]
  assign io_out_bits_src2 =
    src2UseReg
      ? rs2Val
      : isStype
          ? {{20{io_in_bits_inst[31]}}, io_in_bits_inst[31:25], io_in_bits_inst[11:7]}
          : isJtype
              ? {{12{io_in_bits_inst[31]}},
                 io_in_bits_inst[19:12],
                 io_in_bits_inst[20],
                 io_in_bits_inst[30:21],
                 1'h0}
              : isUtype
                  ? {io_in_bits_inst[31:12], 12'h0}
                  : {{20{io_in_bits_inst[31]}}, io_in_bits_inst[31:20]};	// @[src/main/IDU.scala:15:7, :30:28, :31:28, :32:28, :34:45, :53:26, :54:{30,40,54,64}, :55:{25,30}, :57:{30,44}, :58:{18,37,56}, :65:28, :86:8, :103:18, src/main/utils/Utils.scala:8:{33,38}, :13:47]
  assign io_out_bits_src3 =
    isStype
      ? rs2Val
      : io_in_bits_pc
        + (isBtype
             ? {{20{io_in_bits_inst[31]}},
                io_in_bits_inst[7],
                io_in_bits_inst[30:25],
                io_in_bits_inst[11:8],
                1'h0}
             : {29'h0, io_out_bits_decode_isJmp_0, 2'h0});	// @[src/main/IDU.scala:15:7, :32:28, :33:28, :44:33, :54:30, :56:{40,49,63}, :86:8, :104:{18,42,47}, src/main/utils/Utils.scala:8:33]
  assign io_out_bits_wen = ~_io_out_bits_wen_T;	// @[src/main/IDU.scala:15:7, :63:{14,24}]
  assign io_out_bits_rd = io_in_bits_inst[10:7];	// @[src/main/IDU.scala:15:7, :57:44, :60:24]
  assign io_out_bits_decode_aluop =
    {_GEN_0 == 17'h8293 | _GEN_0 == 17'h82B3 | _GEN_0 == 17'h8033,
     isUtype | isStype | isLoad | isJtype ? 3'h0 : io_in_bits_inst[14:12]};	// @[src/main/IDU.scala:15:7, :30:28, :31:28, :32:28, :36:20, :39:27, :69:48, :71:{32,38,47,58,68}, src/main/Inst.scala:6:50, src/main/scala/chisel3/util/Lookup.scala:31:38]
  assign io_out_bits_decode_funct3 = io_in_bits_inst[14:12];	// @[src/main/IDU.scala:15:7, :36:20]
  assign io_out_bits_decode_isLoad = isLoad;	// @[src/main/IDU.scala:15:7, :39:27]
  assign io_out_bits_decode_isStore = isStype;	// @[src/main/IDU.scala:15:7, :32:28]
  assign io_out_bits_decode_isJmp = io_out_bits_decode_isJmp_0;	// @[src/main/IDU.scala:15:7, :44:33]
  assign io_out_bits_decode_isBranch = isBtype;	// @[src/main/IDU.scala:15:7, :33:28]
  assign io_out_bits_decode_isEcall = io_in_bits_inst == 32'h73;	// @[src/main/IDU.scala:15:7, src/main/Inst.scala:6:50]
  assign io_out_bits_decode_isMret = io_in_bits_inst == 32'h30200073;	// @[src/main/IDU.scala:15:7, src/main/Inst.scala:6:50]
  assign io_out_bits_decode_isCSR = isCSR;	// @[src/main/IDU.scala:15:7, :38:44]
  assign io_out_bits_decode_isFencei = io_in_bits_inst == 32'h100F;	// @[src/main/IDU.scala:15:7, src/main/Inst.scala:6:50]
  assign io_out_bits_decode_illegal =
    ~(_GEN == 10'h13 | _GEN_0 == 17'h93 | _GEN == 10'h113 | _GEN == 10'h193
      | _GEN == 10'h213 | _GEN_0 == 17'h293 | _GEN == 10'h313 | _GEN == 10'h393
      | _GEN_0 == 17'h8293 | _GEN_0 == 17'h33 | _GEN_0 == 17'hB3 | _GEN_0 == 17'h133
      | _GEN_0 == 17'h1B3 | _GEN_0 == 17'h233 | _GEN_0 == 17'h2B3 | _GEN_0 == 17'h333
      | _GEN_0 == 17'h3B3 | _GEN_0 == 17'h8033 | _GEN_0 == 17'h82B3
      | io_in_bits_inst[6:0] == 7'h17 | io_in_bits_inst[6:0] == 7'h37
      | io_in_bits_inst[6:0] == 7'h6F | _GEN == 10'h67 | _GEN == 10'h63 | _GEN == 10'hE3
      | _GEN == 10'h263 | _GEN == 10'h2E3 | _GEN == 10'h363 | _GEN == 10'h3E3
      | _GEN == 10'h3 | _GEN == 10'h83 | _GEN == 10'h103 | _GEN == 10'h203
      | _GEN == 10'h283 | _GEN == 10'h23 | _GEN == 10'hA3 | _GEN == 10'h123
      | _GEN == 10'hF3 | _GEN == 10'h173 | io_in_bits_inst == 32'h73
      | io_in_bits_inst == 32'h100073 | io_in_bits_inst == 32'h100F)
    & io_in_bits_inst != 32'h30200073;	// @[src/main/IDU.scala:15:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_out_bits_decode_csrWen =
    isCSR & ~(io_in_bits_inst[14:12] != 3'h1 & io_in_bits_inst[18:15] == 4'h0);	// @[src/main/IDU.scala:15:7, :36:20, :38:44, :61:{37,46}, :77:65, :107:{30,33,52,71}]
endmodule

module EXU(	// @[src/main/EXU.scala:6:7]
  output        io_in_ready,	// @[src/main/EXU.scala:7:14]
  input         io_in_valid,	// @[src/main/EXU.scala:7:14]
  input  [31:0] io_in_bits_src1,	// @[src/main/EXU.scala:7:14]
                io_in_bits_src2,	// @[src/main/EXU.scala:7:14]
                io_in_bits_src3,	// @[src/main/EXU.scala:7:14]
  input         io_in_bits_wen,	// @[src/main/EXU.scala:7:14]
  input  [3:0]  io_in_bits_rd,	// @[src/main/EXU.scala:7:14]
                io_in_bits_decode_aluop,	// @[src/main/EXU.scala:7:14]
  input  [2:0]  io_in_bits_decode_funct3,	// @[src/main/EXU.scala:7:14]
  input         io_in_bits_decode_isLoad,	// @[src/main/EXU.scala:7:14]
                io_in_bits_decode_isStore,	// @[src/main/EXU.scala:7:14]
                io_in_bits_decode_isJmp,	// @[src/main/EXU.scala:7:14]
                io_in_bits_decode_isBranch,	// @[src/main/EXU.scala:7:14]
                io_in_bits_decode_isEcall,	// @[src/main/EXU.scala:7:14]
                io_in_bits_decode_isMret,	// @[src/main/EXU.scala:7:14]
                io_in_bits_decode_isCSR,	// @[src/main/EXU.scala:7:14]
                io_in_bits_decode_isFencei,	// @[src/main/EXU.scala:7:14]
                io_in_bits_decode_illegal,	// @[src/main/EXU.scala:7:14]
                io_in_bits_decode_csrWen,	// @[src/main/EXU.scala:7:14]
                io_out_ready,	// @[src/main/EXU.scala:7:14]
  output        io_out_valid,	// @[src/main/EXU.scala:7:14]
  output [31:0] io_out_bits_res,	// @[src/main/EXU.scala:7:14]
  output        io_out_bits_wen,	// @[src/main/EXU.scala:7:14]
  output [3:0]  io_out_bits_rd,	// @[src/main/EXU.scala:7:14]
  output [31:0] io_out_bits_res2,	// @[src/main/EXU.scala:7:14]
  output [2:0]  io_out_bits_decode_funct3,	// @[src/main/EXU.scala:7:14]
  output        io_out_bits_decode_isLoad,	// @[src/main/EXU.scala:7:14]
                io_out_bits_decode_isStore,	// @[src/main/EXU.scala:7:14]
                io_out_bits_decode_isEcall,	// @[src/main/EXU.scala:7:14]
                io_out_bits_decode_isMret,	// @[src/main/EXU.scala:7:14]
                io_out_bits_decode_isCSR,	// @[src/main/EXU.scala:7:14]
                io_out_bits_decode_illegal,	// @[src/main/EXU.scala:7:14]
                io_out_bits_decode_csrWen,	// @[src/main/EXU.scala:7:14]
                io_out_bits_redirect,	// @[src/main/EXU.scala:7:14]
                io_fence_i,	// @[src/main/EXU.scala:7:14]
  output [31:0] io_fw_res,	// @[src/main/EXU.scala:7:14]
  output        io_fw_wen,	// @[src/main/EXU.scala:7:14]
  output [3:0]  io_fw_rd,	// @[src/main/EXU.scala:7:14]
  output        io_fw_notReady	// @[src/main/EXU.scala:7:14]
);

  wire [32:0] _adderRes_T_3 =
    {1'h0, io_in_bits_src1} + {1'h0, {32{|io_in_bits_decode_aluop}} ^ io_in_bits_src2}
    + {32'h0, |io_in_bits_decode_aluop};	// @[src/main/EXU.scala:22:41, :23:{26,32,60}]
  wire [31:0] xor_0 = io_in_bits_src1 ^ io_in_bits_src2;	// @[src/main/EXU.scala:25:21]
  wire        slt = xor_0[31] ^ ~(_adderRes_T_3[32]);	// @[src/main/EXU.scala:23:{26,60}, :24:31, :25:21, :26:14, :27:{16,27}]
  wire [62:0] _aluOut_T_4 = {31'h0, io_in_bits_src1} << io_in_bits_src2[4:0];	// @[src/main/EXU.scala:18:21, :31:30]
  wire [31:0] _aluOut_T_45 =
    (io_in_bits_decode_aluop == 4'h0 | io_in_bits_decode_aluop == 4'h8
       ? _adderRes_T_3[31:0]
       : 32'h0) | (io_in_bits_decode_aluop == 4'h1 ? _aluOut_T_4[31:0] : 32'h0);	// @[src/main/EXU.scala:22:41, :23:{26,60}, :24:47, :31:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/utils/Utils.scala:21:92]
  wire [31:0] io_fw_res_0 =
    {_aluOut_T_45[31:1],
     _aluOut_T_45[0] | io_in_bits_decode_aluop == 4'h2 & slt
       | io_in_bits_decode_aluop == 4'h3 & ~(_adderRes_T_3[32])}
    | (io_in_bits_decode_aluop == 4'h4 ? xor_0 : 32'h0)
    | (io_in_bits_decode_aluop == 4'h5 ? io_in_bits_src1 >> io_in_bits_src2[4:0] : 32'h0)
    | (io_in_bits_decode_aluop == 4'hD
         ? $signed($signed(io_in_bits_src1) >>> io_in_bits_src2[4:0])
         : 32'h0)
    | (io_in_bits_decode_aluop == 4'h6 ? io_in_bits_src1 | io_in_bits_src2 : 32'h0)
    | (io_in_bits_decode_aluop == 4'h7 ? io_in_bits_src1 & io_in_bits_src2 : 32'h0);	// @[src/main/EXU.scala:18:21, :23:{26,60}, :24:31, :25:21, :26:14, :27:27, :35:37, :36:37, :37:30, :38:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/utils/Utils.scala:21:92]
  assign io_in_ready = io_out_ready;	// @[src/main/EXU.scala:6:7]
  assign io_out_valid = io_in_valid;	// @[src/main/EXU.scala:6:7]
  assign io_out_bits_res =
    (io_in_bits_decode_isJmp ? io_in_bits_src3 : 32'h0)
    | (io_in_bits_decode_isCSR ? io_in_bits_src1 : 32'h0)
    | (io_in_bits_decode_isJmp | io_in_bits_decode_isCSR ? 32'h0 : io_fw_res_0);	// @[src/main/EXU.scala:6:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_out_bits_wen = io_in_bits_wen;	// @[src/main/EXU.scala:6:7]
  assign io_out_bits_rd = io_in_bits_rd;	// @[src/main/EXU.scala:6:7]
  assign io_out_bits_res2 =
    io_in_bits_decode_isJmp
      ? _adderRes_T_3[31:0]
      : io_in_bits_decode_isCSR ? {20'h0, io_in_bits_src2[11:0]} : io_in_bits_src3;	// @[src/main/EXU.scala:6:7, :23:{26,60}, :24:47, :47:{18,44,69}]
  assign io_out_bits_decode_funct3 = io_in_bits_decode_funct3;	// @[src/main/EXU.scala:6:7]
  assign io_out_bits_decode_isLoad = io_in_bits_decode_isLoad;	// @[src/main/EXU.scala:6:7]
  assign io_out_bits_decode_isStore = io_in_bits_decode_isStore;	// @[src/main/EXU.scala:6:7]
  assign io_out_bits_decode_isEcall = io_in_bits_decode_isEcall;	// @[src/main/EXU.scala:6:7]
  assign io_out_bits_decode_isMret = io_in_bits_decode_isMret;	// @[src/main/EXU.scala:6:7]
  assign io_out_bits_decode_isCSR = io_in_bits_decode_isCSR;	// @[src/main/EXU.scala:6:7]
  assign io_out_bits_decode_illegal = io_in_bits_decode_illegal;	// @[src/main/EXU.scala:6:7]
  assign io_out_bits_decode_csrWen = io_in_bits_decode_csrWen;	// @[src/main/EXU.scala:6:7]
  assign io_out_bits_redirect =
    io_in_bits_decode_isBranch
      ? (io_in_bits_decode_funct3[2:1] == 2'h0 & xor_0 == 32'h0
         | io_in_bits_decode_funct3[2:1] == 2'h2 & slt
         | (&(io_in_bits_decode_funct3[2:1])) & ~(_adderRes_T_3[32]))
        ^ io_in_bits_decode_funct3[0]
      : io_in_bits_decode_isJmp;	// @[src/main/EXU.scala:6:7, :23:{26,60}, :24:31, :25:21, :26:14, :27:27, :41:28, :42:47, :43:29, :46:6, :48:22, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/utils/Utils.scala:21:92]
  assign io_fence_i = io_in_bits_decode_isFencei & io_in_valid;	// @[src/main/EXU.scala:6:7, :67:36]
  assign io_fw_res = io_fw_res_0;	// @[src/main/EXU.scala:6:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_fw_wen = io_in_valid & io_in_bits_wen;	// @[src/main/EXU.scala:6:7, :60:29]
  assign io_fw_rd = io_in_bits_rd;	// @[src/main/EXU.scala:6:7]
  assign io_fw_notReady =
    io_in_bits_decode_isLoad | io_in_bits_decode_isCSR | io_in_bits_decode_isJmp;	// @[src/main/EXU.scala:6:7, :63:{39,59}]
endmodule

module LSU(	// @[src/main/LSU.scala:6:7]
  input         clock,	// @[src/main/LSU.scala:6:7]
                reset,	// @[src/main/LSU.scala:6:7]
  output        io_in_ready,	// @[src/main/LSU.scala:7:14]
  input         io_in_valid,	// @[src/main/LSU.scala:7:14]
  input  [31:0] io_in_bits_res,	// @[src/main/LSU.scala:7:14]
  input         io_in_bits_wen,	// @[src/main/LSU.scala:7:14]
  input  [3:0]  io_in_bits_rd,	// @[src/main/LSU.scala:7:14]
  input  [31:0] io_in_bits_res2,	// @[src/main/LSU.scala:7:14]
  input  [2:0]  io_in_bits_decode_funct3,	// @[src/main/LSU.scala:7:14]
  input         io_in_bits_decode_isLoad,	// @[src/main/LSU.scala:7:14]
                io_in_bits_decode_isStore,	// @[src/main/LSU.scala:7:14]
                io_in_bits_decode_isEcall,	// @[src/main/LSU.scala:7:14]
                io_in_bits_decode_isMret,	// @[src/main/LSU.scala:7:14]
                io_in_bits_decode_isCSR,	// @[src/main/LSU.scala:7:14]
                io_in_bits_decode_illegal,	// @[src/main/LSU.scala:7:14]
                io_in_bits_decode_csrWen,	// @[src/main/LSU.scala:7:14]
                io_in_bits_redirect,	// @[src/main/LSU.scala:7:14]
  output        io_out_valid,	// @[src/main/LSU.scala:7:14]
  output [31:0] io_out_bits_res,	// @[src/main/LSU.scala:7:14]
  output        io_out_bits_wen,	// @[src/main/LSU.scala:7:14]
  output [3:0]  io_out_bits_rd,	// @[src/main/LSU.scala:7:14]
  output        io_redirect_valid,	// @[src/main/LSU.scala:7:14]
  output [31:0] io_redirect_dnpc,	// @[src/main/LSU.scala:7:14]
  input         io_mem_awready,	// @[src/main/LSU.scala:7:14]
  output        io_mem_awvalid,	// @[src/main/LSU.scala:7:14]
  output [31:0] io_mem_awaddr,	// @[src/main/LSU.scala:7:14]
  output [2:0]  io_mem_awsize,	// @[src/main/LSU.scala:7:14]
  output        io_mem_wvalid,	// @[src/main/LSU.scala:7:14]
  output [31:0] io_mem_wdata,	// @[src/main/LSU.scala:7:14]
  output [3:0]  io_mem_wstrb,	// @[src/main/LSU.scala:7:14]
  output        io_mem_bready,	// @[src/main/LSU.scala:7:14]
  input         io_mem_bvalid,	// @[src/main/LSU.scala:7:14]
                io_mem_arready,	// @[src/main/LSU.scala:7:14]
  output        io_mem_arvalid,	// @[src/main/LSU.scala:7:14]
  output [31:0] io_mem_araddr,	// @[src/main/LSU.scala:7:14]
  output [2:0]  io_mem_arsize,	// @[src/main/LSU.scala:7:14]
  output        io_mem_rready,	// @[src/main/LSU.scala:7:14]
  input         io_mem_rvalid,	// @[src/main/LSU.scala:7:14]
  input  [31:0] io_mem_rdata,	// @[src/main/LSU.scala:7:14]
  output [31:0] io_fw_res,	// @[src/main/LSU.scala:7:14]
  output        io_fw_wen,	// @[src/main/LSU.scala:7:14]
  output [3:0]  io_fw_rd,	// @[src/main/LSU.scala:7:14]
  output        io_fw_notReady	// @[src/main/LSU.scala:7:14]
);

  wire        isValidLoad = io_in_bits_decode_isLoad & io_in_valid;	// @[src/main/LSU.scala:19:39]
  wire        isValidStore = io_in_bits_decode_isStore & io_in_valid;	// @[src/main/LSU.scala:20:40]
  reg  [1:0]  state;	// @[src/main/LSU.scala:25:22]
  wire        _io_mem_arvalid_T = state == 2'h0;	// @[src/main/LSU.scala:25:22, src/main/utils/Utils.scala:21:92]
  wire        io_mem_rready_0 = state == 2'h1;	// @[src/main/LSU.scala:25:22, src/main/utils/Utils.scala:21:92]
  wire        memFinish = state == 2'h2;	// @[src/main/LSU.scala:25:22, src/main/utils/Utils.scala:21:92]
  reg  [31:0] rdataMuxS2;	// @[src/main/LSU.scala:39:27]
  wire        loadByte = io_in_bits_decode_funct3[1:0] == 2'h0;	// @[src/main/LSU.scala:35:32, :60:33]
  reg  [7:0]  casez_tmp;	// @[src/main/LSU.scala:64:76]
  always_comb begin	// @[src/main/LSU.scala:64:76]
    casez (io_in_bits_res[1:0])	// @[src/main/LSU.scala:55:35, :64:76]
      2'b00:
        casez_tmp = rdataMuxS2[7:0];	// @[src/main/LSU.scala:39:27, :42:44, :64:76]
      2'b01:
        casez_tmp = rdataMuxS2[15:8];	// @[src/main/LSU.scala:39:27, :42:44, :64:76]
      2'b10:
        casez_tmp = rdataMuxS2[23:16];	// @[src/main/LSU.scala:39:27, :42:44, :64:76]
      default:
        casez_tmp = rdataMuxS2[31:24];	// @[src/main/LSU.scala:39:27, :42:44, :64:76]
    endcase	// @[src/main/LSU.scala:55:35, :64:76]
  end // always_comb
  wire [7:0]  _GEN = io_in_bits_res[1] ? rdataMuxS2[31:24] : rdataMuxS2[15:8];	// @[src/main/LSU.scala:39:27, :42:44, :54:35, :69:23]
  reg  [1:0]  sbufState;	// @[src/main/LSU.scala:81:26]
  reg  [7:0]  casez_tmp_0;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  always_comb begin
    casez ({1'h0, io_in_bits_res[1:0]})	// @[src/main/LSU.scala:55:35, src/main/scala/chisel3/util/Mux.scala:30:73]
      3'b000:
        casez_tmp_0 = 8'h1;
      3'b001:
        casez_tmp_0 = 8'h2;
      3'b010:
        casez_tmp_0 = 8'h4;
      3'b011:
        casez_tmp_0 = 8'h8;
      3'b100:
        casez_tmp_0 = 8'h10;
      3'b101:
        casez_tmp_0 = 8'h20;
      3'b110:
        casez_tmp_0 = 8'h40;
      default:
        casez_tmp_0 = 8'h80;
    endcase	// @[src/main/LSU.scala:55:35, src/main/scala/chisel3/util/Mux.scala:30:73]
  end // always_comb
  reg  [7:0]  casez_tmp_1;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  always_comb begin
    casez ({1'h0, io_in_bits_res[1]})	// @[src/main/LSU.scala:54:35, src/main/scala/chisel3/util/Mux.scala:30:73]
      2'b00:
        casez_tmp_1 = 8'h3;
      2'b01:
        casez_tmp_1 = 8'hC;
      2'b10:
        casez_tmp_1 = 8'h30;
      default:
        casez_tmp_1 = 8'hC0;
    endcase	// @[src/main/LSU.scala:54:35, src/main/scala/chisel3/util/Mux.scala:30:73]
  end // always_comb
  wire [3:0]  _sbufReq_wmask_T_10 =
    (io_in_bits_decode_funct3[1:0] == 2'h0 ? casez_tmp_0[3:0] : 4'h0)
    | (io_in_bits_decode_funct3[1:0] == 2'h1 ? casez_tmp_1[3:0] : 4'h0)
    | {4{io_in_bits_decode_funct3[1:0] == 2'h2}};	// @[src/main/LSU.scala:6:7, :35:32, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/utils/Utils.scala:21:92]
  wire [31:0] _sbufReq_wdata_T_17 =
    (io_in_bits_decode_funct3[1:0] == 2'h0 ? {2{{2{io_in_bits_res2[7:0]}}}} : 32'h0)
    | (io_in_bits_decode_funct3[1:0] == 2'h1 ? {2{io_in_bits_res2[15:0]}} : 32'h0)
    | (io_in_bits_decode_funct3[1:0] == 2'h2 ? io_in_bits_res2 : 32'h0);	// @[src/main/LSU.scala:35:32, :93:{26,37}, :94:{26,37}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/utils/Utils.scala:21:92]
  wire        _sbufState_T_4 = sbufState == 2'h0;	// @[src/main/LSU.scala:81:26, :99:28]
  wire        sbufWen = _sbufState_T_4 & isValidStore;	// @[src/main/LSU.scala:20:40, :99:{28,48}]
  reg  [31:0] sbuf_raddr;	// @[src/main/LSU.scala:100:45]
  reg  [1:0]  sbuf_rsize;	// @[src/main/LSU.scala:100:45]
  reg  [31:0] sbuf_rwdata;	// @[src/main/LSU.scala:100:45]
  reg  [3:0]  sbuf_rwmask;	// @[src/main/LSU.scala:100:45]
  wire        _io_mem_awvalid_T = sbufState == 2'h1;	// @[src/main/LSU.scala:81:26, src/main/utils/Utils.scala:21:92]
  wire        io_mem_bready_0 = sbufState == 2'h2;	// @[src/main/LSU.scala:81:26, src/main/utils/Utils.scala:21:92]
  wire        io_mem_wvalid_0 = sbufWen | _io_mem_awvalid_T;	// @[src/main/LSU.scala:99:48, :108:30, src/main/utils/Utils.scala:21:92]
  reg  [31:0] mtvec;	// @[src/main/LSU.scala:116:22]
  reg  [31:0] mcause;	// @[src/main/LSU.scala:117:23]
  reg  [31:0] mstatus;	// @[src/main/LSU.scala:118:24]
  reg  [31:0] mepc;	// @[src/main/LSU.scala:119:21]
  reg  [31:0] mcycle;	// @[src/main/LSU.scala:121:23]
  wire        raiseException = io_in_bits_decode_illegal | io_in_bits_decode_isEcall;	// @[src/main/LSU.scala:127:42]
  wire        _GEN_0 = io_in_bits_decode_csrWen & io_in_valid;	// @[src/main/LSU.scala:129:26]
  wire        _GEN_1 = io_in_bits_res2[11:0] == 12'h305;	// @[src/main/LSU.scala:128:24, :130:19]
  wire        _GEN_2 = io_in_bits_res2[11:0] == 12'h300;	// @[src/main/LSU.scala:128:24, :131:24]
  wire        _GEN_3 = io_in_bits_res2[11:0] == 12'h341;	// @[src/main/LSU.scala:128:24, :132:24]
  `ifndef SYNTHESIS	// @[src/main/LSU.scala:133:24]
    wire [7:0] _GEN_4 = _GEN_2 ? 8'h73 : 8'h3F;	// @[<stdin>:1505:13, :1512:13, :1517:15, src/main/LSU.scala:131:24]
    wire [7:0] _GEN_5 = _GEN_2 ? 8'h74 : 8'h3F;	// @[<stdin>:1506:13, :1512:13, :1518:15, src/main/LSU.scala:131:24]
    wire       _GEN_6 = io_in_bits_res2[11:0] == 12'h301;	// @[<stdin>:1523:25, src/main/LSU.scala:128:24]
    wire       _GEN_7 = io_in_bits_res2[11:0] == 12'h302;	// @[<stdin>:1535:25, src/main/LSU.scala:128:24]
    wire       _GEN_8 = io_in_bits_res2[11:0] == 12'h303;	// @[<stdin>:1547:26, src/main/LSU.scala:128:24]
    wire       _GEN_9 = _GEN_8 | _GEN_7;	// @[<stdin>:1524:13, :1535:25, :1536:13, :1540:15, :1547:26, :1548:13, :1552:15]
    wire       _GEN_10 = io_in_bits_res2[11:0] == 12'h304;	// @[<stdin>:1559:26, src/main/LSU.scala:128:24]
    wire [7:0] _GEN_11 =
      _GEN_1 | _GEN_10 | _GEN_8 | _GEN_7 | _GEN_6 | _GEN_2 ? 8'h20 : 8'h3F;	// @[<stdin>:1501:13, :1512:13, :1513:15, :1523:25, :1524:13, :1525:15, :1535:25, :1536:13, :1537:15, :1547:26, :1548:13, :1549:15, :1559:26, :1560:13, :1561:15, :1572:13, :1573:15, src/main/LSU.scala:130:19, :131:24]
    wire       _GEN_12 = _GEN_1 | _GEN_10;	// @[<stdin>:1548:13, :1559:26, :1560:13, :1564:15, :1572:13, :1576:15, src/main/LSU.scala:130:19]
    wire       _GEN_13 = io_in_bits_res2[11:0] == 12'h306;	// @[<stdin>:1583:26, src/main/LSU.scala:128:24]
    wire       _GEN_14 = io_in_bits_res2[11:0] == 12'h340;	// @[<stdin>:1595:26, src/main/LSU.scala:128:24]
    wire       _GEN_15 = io_in_bits_res2[11:0] == 12'h342;	// @[<stdin>:1619:26, src/main/LSU.scala:128:24]
    wire       _GEN_16 = io_in_bits_res2[11:0] == 12'h343;	// @[<stdin>:1631:26, src/main/LSU.scala:128:24]
    wire       _GEN_17 = io_in_bits_res2[11:0] == 12'h344;	// @[<stdin>:1643:26, src/main/LSU.scala:128:24]
    wire       _GEN_18 = io_in_bits_res2[11:0] == 12'hC00;	// @[<stdin>:1655:26, src/main/LSU.scala:128:24]
    wire       _GEN_19 = _GEN_18 | _GEN_17 | _GEN_16 | _GEN_15 | _GEN_3 | _GEN_14;	// @[<stdin>:1584:13, :1595:26, :1596:13, :1597:15, :1608:13, :1609:15, :1619:26, :1620:13, :1621:15, :1631:26, :1632:13, :1633:15, :1643:26, :1644:13, :1645:15, :1655:26, :1656:13, :1657:15, src/main/LSU.scala:132:24]
    wire       _GEN_20 = _GEN_18 | _GEN_17 | _GEN_16 | _GEN_15 | _GEN_3;	// @[<stdin>:1596:13, :1608:13, :1611:15, :1619:26, :1620:13, :1623:15, :1631:26, :1632:13, :1635:15, :1643:26, :1644:13, :1647:15, :1655:26, :1656:13, :1659:15, src/main/LSU.scala:132:24]
    wire       _GEN_21 = io_in_bits_res2[11:0] == 12'hF11;	// @[<stdin>:1667:26, src/main/LSU.scala:128:24]
    wire       _GEN_22 = io_in_bits_res2[11:0] == 12'hF12;	// @[<stdin>:1679:26, src/main/LSU.scala:128:24]
    wire       _GEN_23 = _GEN_22 | _GEN_21;	// @[<stdin>:1656:13, :1667:26, :1668:13, :1677:15, :1679:26, :1680:13, :1689:15]
    wire       _GEN_24 = (&(io_in_bits_res2[11:0])) | _GEN_22;	// @[<stdin>:1668:13, :1679:26, :1680:13, :1682:15, :1691:26, :1692:13, :1694:15, src/main/LSU.scala:128:24]
    always @(posedge clock) begin	// @[src/main/LSU.scala:133:24]
      if (_GEN_0 & ~_GEN_1 & ~_GEN_2 & ~_GEN_3 & ~reset) begin	// @[src/main/LSU.scala:129:26, :130:{19,38}, :131:{24,45}, :132:{24,42}, :133:24]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/LSU.scala:133:24]
          $error("Assertion failed: Bad csrAddr = %c%c%c%c%c%c%c%c%c%c\n\n    at LSU.scala:133 .otherwise { assert(false.B, p\"Bad csrAddr = $csrAddr\\n\") }\n",
                 (&(io_in_bits_res2[11:0])) | _GEN_22 | _GEN_21 | _GEN_19
                   ? 8'h20
                   : _GEN_13 ? 8'h6D : _GEN_11,
                 _GEN_24
                   ? 8'h20
                   : _GEN_21 ? 8'h6D : _GEN_19 ? 8'h20 : _GEN_13 ? 8'h63 : _GEN_11,
                 _GEN_24
                   ? 8'h20
                   : _GEN_21
                       ? 8'h76
                       : _GEN_20 ? 8'h20 : _GEN_14 ? 8'h6D : _GEN_13 ? 8'h6F : _GEN_11,
                 (&(io_in_bits_res2[11:0]))
                   ? 8'h20
                   : _GEN_22
                       ? 8'h6D
                       : _GEN_21
                           ? 8'h65
                           : _GEN_20
                               ? 8'h20
                               : _GEN_14
                                   ? 8'h73
                                   : _GEN_13
                                       ? 8'h75
                                       : _GEN_12
                                           ? 8'h20
                                           : _GEN_9
                                               ? 8'h6D
                                               : _GEN_6 ? 8'h20 : _GEN_2 ? 8'h6D : 8'h3F,
                 (&(io_in_bits_res2[11:0]))
                   ? 8'h20
                   : _GEN_22
                       ? 8'h61
                       : _GEN_21
                           ? 8'h6E
                           : _GEN_18 | _GEN_17 | _GEN_16
                               ? 8'h20
                               : _GEN_15
                                   ? 8'h6D
                                   : _GEN_3
                                       ? 8'h20
                                       : _GEN_14
                                           ? 8'h63
                                           : _GEN_13
                                               ? 8'h6E
                                               : _GEN_12
                                                   ? 8'h20
                                                   : _GEN_8
                                                       ? 8'h69
                                                       : _GEN_7
                                                           ? 8'h65
                                                           : _GEN_6 ? 8'h20 : _GEN_4,
                 (&(io_in_bits_res2[11:0]))
                   ? 8'h20
                   : _GEN_22
                       ? 8'h72
                       : _GEN_21
                           ? 8'h64
                           : _GEN_18
                               ? 8'h63
                               : _GEN_17
                                   ? 8'h20
                                   : _GEN_16
                                       ? 8'h6D
                                       : _GEN_15
                                           ? 8'h63
                                           : _GEN_3
                                               ? 8'h20
                                               : _GEN_14
                                                   ? 8'h72
                                                   : _GEN_13
                                                       ? 8'h74
                                                       : _GEN_1
                                                           ? 8'h6D
                                                           : _GEN_10
                                                               ? 8'h20
                                                               : _GEN_9
                                                                   ? 8'h64
                                                                   : _GEN_6
                                                                       ? 8'h20
                                                                       : _GEN_5,
                 (&(io_in_bits_res2[11:0]))
                   ? 8'h6C
                   : _GEN_22
                       ? 8'h63
                       : _GEN_21
                           ? 8'h6F
                           : _GEN_18
                               ? 8'h79
                               : _GEN_17
                                   ? 8'h20
                                   : _GEN_16
                                       ? 8'h74
                                       : _GEN_15
                                           ? 8'h61
                                           : _GEN_3
                                               ? 8'h6D
                                               : _GEN_14
                                                   ? 8'h61
                                                   : _GEN_13
                                                       ? 8'h65
                                                       : _GEN_1
                                                           ? 8'h74
                                                           : _GEN_10
                                                               ? 8'h20
                                                               : _GEN_9
                                                                   ? 8'h65
                                                                   : _GEN_6
                                                                       ? 8'h6D
                                                                       : _GEN_2
                                                                           ? 8'h61
                                                                           : 8'h3F,
                 (&(io_in_bits_res2[11:0]))
                   ? 8'h61
                   : _GEN_22
                       ? 8'h68
                       : _GEN_21
                           ? 8'h72
                           : _GEN_18
                               ? 8'h63
                               : _GEN_17
                                   ? 8'h6D
                                   : _GEN_16
                                       ? 8'h76
                                       : _GEN_15
                                           ? 8'h75
                                           : _GEN_3
                                               ? 8'h65
                                               : _GEN_14
                                                   ? 8'h74
                                                   : _GEN_13
                                                       ? 8'h72
                                                       : _GEN_1
                                                           ? 8'h76
                                                           : _GEN_10
                                                               ? 8'h6D
                                                               : _GEN_9
                                                                   ? 8'h6C
                                                                   : _GEN_6
                                                                       ? 8'h69
                                                                       : _GEN_5,
                 (&(io_in_bits_res2[11:0]))
                   ? 8'h73
                   : _GEN_23
                       ? 8'h69
                       : _GEN_18
                           ? 8'h6C
                           : _GEN_17
                               ? 8'h69
                               : _GEN_16
                                   ? 8'h61
                                   : _GEN_15
                                       ? 8'h73
                                       : _GEN_3
                                           ? 8'h70
                                           : _GEN_14
                                               ? 8'h63
                                               : _GEN_13 | _GEN_1
                                                   ? 8'h65
                                                   : _GEN_10
                                                       ? 8'h69
                                                       : _GEN_9
                                                           ? 8'h65
                                                           : _GEN_6
                                                               ? 8'h73
                                                               : _GEN_2 ? 8'h75 : 8'h3F,
                 (&(io_in_bits_res2[11:0]))
                   ? 8'h74
                   : _GEN_23
                       ? 8'h64
                       : _GEN_18
                           ? 8'h65
                           : _GEN_17
                               ? 8'h70
                               : _GEN_16
                                   ? 8'h6C
                                   : _GEN_15
                                       ? 8'h65
                                       : _GEN_3
                                           ? 8'h63
                                           : _GEN_14
                                               ? 8'h68
                                               : _GEN_13
                                                   ? 8'h6E
                                                   : _GEN_1
                                                       ? 8'h63
                                                       : _GEN_10
                                                           ? 8'h65
                                                           : _GEN_9
                                                               ? 8'h67
                                                               : _GEN_6 ? 8'h61 : _GEN_4);	// @[<stdin>:1501:13, :1504:13, :1505:13, :1506:13, :1507:13, :1509:13, :1512:13, :1513:15, :1516:15, :1517:15, :1518:15, :1519:15, :1521:15, :1523:25, :1524:13, :1525:15, :1528:15, :1529:15, :1530:15, :1531:15, :1532:15, :1533:15, :1534:15, :1535:25, :1536:13, :1537:15, :1540:15, :1541:15, :1542:15, :1543:15, :1544:15, :1545:15, :1546:15, :1547:26, :1548:13, :1549:15, :1552:15, :1553:15, :1554:15, :1555:15, :1556:15, :1557:15, :1558:15, :1559:26, :1560:13, :1561:15, :1564:15, :1565:15, :1566:15, :1567:15, :1568:15, :1569:15, :1570:15, :1572:13, :1573:15, :1576:15, :1577:15, :1578:15, :1579:15, :1580:15, :1581:15, :1582:15, :1583:26, :1584:13, :1585:15, :1586:15, :1587:15, :1588:15, :1589:15, :1590:15, :1591:15, :1592:15, :1593:15, :1594:15, :1595:26, :1596:13, :1597:15, :1598:15, :1599:15, :1600:15, :1601:15, :1602:15, :1603:15, :1604:15, :1605:15, :1606:15, :1608:13, :1609:15, :1610:15, :1611:15, :1612:15, :1613:15, :1614:15, :1615:15, :1616:15, :1617:15, :1618:15, :1619:26, :1620:13, :1621:15, :1622:15, :1623:15, :1624:15, :1625:15, :1626:15, :1627:15, :1628:15, :1629:15, :1630:15, :1631:26, :1632:13, :1633:15, :1634:15, :1635:15, :1636:15, :1637:15, :1638:15, :1639:15, :1640:15, :1641:15, :1642:15, :1643:26, :1644:13, :1645:15, :1646:15, :1647:15, :1648:15, :1649:15, :1650:15, :1651:15, :1652:15, :1653:15, :1654:15, :1655:26, :1656:13, :1657:15, :1658:15, :1659:15, :1660:15, :1661:15, :1662:15, :1663:15, :1664:15, :1665:15, :1666:15, :1667:26, :1668:13, :1669:15, :1670:15, :1671:15, :1672:15, :1673:15, :1674:15, :1675:15, :1676:15, :1677:15, :1678:15, :1679:26, :1680:13, :1681:15, :1682:15, :1683:15, :1684:15, :1685:15, :1686:15, :1687:15, :1688:15, :1689:15, :1690:15, :1691:26, :1692:13, :1693:15, :1694:15, :1695:15, :1696:15, :1697:15, :1698:15, :1699:15, :1700:15, :1701:15, :1702:15, src/main/LSU.scala:128:24, :130:19, :131:24, :132:24, :133:24]
        if (`STOP_COND_)	// @[src/main/LSU.scala:133:24]
          $fatal;	// @[src/main/LSU.scala:133:24]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [31:0] io_fw_res_0 =
    io_in_bits_decode_isLoad
      ? {loadByte
           ? (io_in_bits_decode_funct3[2] ? 16'h0 : {16{casez_tmp[7]}})
           : io_in_bits_decode_funct3[1:0] == 2'h1
               ? (io_in_bits_decode_funct3[2] ? 16'h0 : {16{_GEN[7]}})
               : rdataMuxS2[31:16],
         loadByte ? (io_in_bits_decode_funct3[2] ? 8'h0 : {8{casez_tmp[7]}}) : _GEN,
         casez_tmp}
      : io_in_bits_decode_isCSR
          ? (io_in_bits_res2[11:0] == 12'h305 ? mtvec : 32'h0)
            | (io_in_bits_res2[11:0] == 12'h342 ? mcause : 32'h0)
            | (io_in_bits_res2[11:0] == 12'h300 ? mstatus : 32'h0)
            | (io_in_bits_res2[11:0] == 12'h341 ? mepc : 32'h0)
            | (io_in_bits_res2[11:0] == 12'hC00 ? mcycle : 32'h0)
            | (io_in_bits_res2[11:0] == 12'hF11 ? 32'h79737978 : 32'h0)
            | (io_in_bits_res2[11:0] == 12'hF12 ? 32'h12211D6 : 32'h0)
          : io_in_bits_res;	// @[src/main/LSU.scala:35:32, :39:27, :44:42, :59:26, :60:33, :61:33, :63:{59,86}, :64:76, :65:77, :69:23, :70:23, :71:23, :75:23, :116:22, :117:23, :118:24, :119:21, :121:23, :128:24, :149:{17,46}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/utils/Utils.scala:21:92]
  always @(posedge clock) begin	// @[src/main/LSU.scala:6:7]
    if (reset) begin	// @[src/main/LSU.scala:6:7]
      state <= 2'h0;	// @[src/main/LSU.scala:25:22]
      sbufState <= 2'h0;	// @[src/main/LSU.scala:81:26]
      mtvec <= 32'h0;	// @[src/main/LSU.scala:116:22]
      mcause <= 32'h0;	// @[src/main/LSU.scala:117:23]
      mstatus <= 32'h1800;	// @[src/main/LSU.scala:118:24]
      mepc <= 32'h0;	// @[src/main/LSU.scala:119:21]
      mcycle <= 32'h0;	// @[src/main/LSU.scala:121:23]
    end
    else begin	// @[src/main/LSU.scala:6:7]
      state <=
        {1'h0, _io_mem_arvalid_T & isValidLoad & io_mem_arready}
        | (io_mem_rready_0 ? (io_mem_rvalid ? 2'h2 : 2'h1) : 2'h0);	// @[src/main/LSU.scala:19:39, :25:22, :28:46, :29:33, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/utils/Utils.scala:21:92]
      sbufState <=
        (_sbufState_T_4 & isValidStore | _io_mem_awvalid_T
           ? (io_mem_awready ? 2'h2 : 2'h1)
           : 2'h0) | (io_mem_bready_0 ? {~io_mem_bvalid, 1'h0} : 2'h0);	// @[src/main/LSU.scala:20:40, :81:26, :99:28, :103:{33,51}, :105:33, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/utils/Utils.scala:21:92]
      if (_GEN_0 & _GEN_1)	// @[src/main/LSU.scala:116:22, :129:{26,42}, :130:{19,38,46}]
        mtvec <= io_in_bits_res;	// @[src/main/LSU.scala:116:22]
      if (raiseException & io_in_valid) begin	// @[src/main/LSU.scala:127:42, :144:24]
        mcause <= {28'h0, io_in_bits_decode_isEcall ? 4'hB : 4'h2};	// @[src/main/LSU.scala:6:7, :117:23, :145:{12,18}]
        mepc <= io_in_bits_res2;	// @[src/main/LSU.scala:119:21]
      end
      else if (~_GEN_0 | _GEN_1 | _GEN_2 | ~_GEN_3) begin	// @[src/main/LSU.scala:118:24, :119:21, :129:{26,42}, :130:{19,38}, :131:{24,45}, :132:{24,42}]
      end
      else	// @[src/main/LSU.scala:119:21, :129:42, :130:38, :131:45, :132:42]
        mepc <= io_in_bits_res;	// @[src/main/LSU.scala:119:21]
      if (~_GEN_0 | _GEN_1 | ~_GEN_2) begin	// @[src/main/LSU.scala:118:24, :129:{26,42}, :130:{19,38}, :131:{24,45}]
      end
      else	// @[src/main/LSU.scala:118:24, :129:42, :130:38, :131:45]
        mstatus <= io_in_bits_res;	// @[src/main/LSU.scala:118:24]
      mcycle <= mcycle + 32'h1;	// @[src/main/LSU.scala:121:23, :122:20]
    end
    rdataMuxS2 <= io_mem_rdata;	// @[src/main/LSU.scala:39:27]
    if (sbufWen) begin	// @[src/main/LSU.scala:99:48]
      sbuf_raddr <= io_in_bits_res;	// @[src/main/LSU.scala:100:45]
      sbuf_rsize <= io_in_bits_decode_funct3[1:0];	// @[src/main/LSU.scala:35:32, :100:45]
      sbuf_rwdata <= _sbufReq_wdata_T_17;	// @[src/main/LSU.scala:100:45, src/main/scala/chisel3/util/Mux.scala:30:73]
      sbuf_rwmask <= _sbufReq_wmask_T_10;	// @[src/main/LSU.scala:100:45, src/main/scala/chisel3/util/Mux.scala:30:73]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/LSU.scala:6:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/LSU.scala:6:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/LSU.scala:6:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:8];	// @[src/main/LSU.scala:6:7]
    initial begin	// @[src/main/LSU.scala:6:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/LSU.scala:6:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/LSU.scala:6:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/LSU.scala:6:7]
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/LSU.scala:6:7]
        end	// @[src/main/LSU.scala:6:7]
        state = _RANDOM[4'h0][1:0];	// @[src/main/LSU.scala:6:7, :25:22]
        rdataMuxS2 = {_RANDOM[4'h0][31:2], _RANDOM[4'h1][1:0]};	// @[src/main/LSU.scala:6:7, :25:22, :39:27]
        sbufState = _RANDOM[4'h1][3:2];	// @[src/main/LSU.scala:6:7, :39:27, :81:26]
        sbuf_raddr = {_RANDOM[4'h1][31:4], _RANDOM[4'h2][3:0]};	// @[src/main/LSU.scala:6:7, :39:27, :100:45]
        sbuf_rsize = _RANDOM[4'h2][5:4];	// @[src/main/LSU.scala:6:7, :100:45]
        sbuf_rwdata = {_RANDOM[4'h2][31:7], _RANDOM[4'h3][6:0]};	// @[src/main/LSU.scala:6:7, :100:45]
        sbuf_rwmask = _RANDOM[4'h3][10:7];	// @[src/main/LSU.scala:6:7, :100:45]
        mtvec = {_RANDOM[4'h3][31:11], _RANDOM[4'h4][10:0]};	// @[src/main/LSU.scala:6:7, :100:45, :116:22]
        mcause = {_RANDOM[4'h4][31:11], _RANDOM[4'h5][10:0]};	// @[src/main/LSU.scala:6:7, :116:22, :117:23]
        mstatus = {_RANDOM[4'h5][31:11], _RANDOM[4'h6][10:0]};	// @[src/main/LSU.scala:6:7, :117:23, :118:24]
        mepc = {_RANDOM[4'h6][31:11], _RANDOM[4'h7][10:0]};	// @[src/main/LSU.scala:6:7, :118:24, :119:21]
        mcycle = {_RANDOM[4'h7][31:11], _RANDOM[4'h8][10:0]};	// @[src/main/LSU.scala:6:7, :119:21, :121:23]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/LSU.scala:6:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/LSU.scala:6:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = isValidStore ? sbufWen : ~isValidLoad | memFinish;	// @[src/main/LSU.scala:6:7, :19:39, :20:40, :99:48, :167:{22,49}, src/main/utils/Utils.scala:21:92]
  assign io_out_valid =
    (io_in_bits_decode_isStore ? sbufWen : ~io_in_bits_decode_isLoad | memFinish)
    & io_in_valid;	// @[src/main/LSU.scala:6:7, :99:48, :168:{22,54,93}, src/main/utils/Utils.scala:21:92]
  assign io_out_bits_res = io_fw_res_0;	// @[src/main/LSU.scala:6:7, :149:17]
  assign io_out_bits_wen = io_in_bits_wen;	// @[src/main/LSU.scala:6:7]
  assign io_out_bits_rd = io_in_bits_rd;	// @[src/main/LSU.scala:6:7]
  assign io_redirect_valid =
    (raiseException | io_in_bits_decode_isMret | io_in_bits_redirect) & io_in_valid;	// @[src/main/LSU.scala:6:7, :127:42, :155:{40,60,76}]
  assign io_redirect_dnpc =
    {raiseException
       ? mtvec[31:1]
       : io_in_bits_decode_isMret ? mepc[31:1] : io_in_bits_res2[31:1],
     1'h0};	// @[src/main/LSU.scala:6:7, :7:14, :116:22, :119:21, :127:42, :153:{17,44}, :154:26]
  assign io_mem_awvalid = io_mem_wvalid_0;	// @[src/main/LSU.scala:6:7, :108:30]
  assign io_mem_awaddr = sbufWen ? io_in_bits_res : sbuf_raddr;	// @[src/main/LSU.scala:6:7, :99:48, :100:{17,45}]
  assign io_mem_awsize =
    {1'h0, sbufWen ? io_in_bits_decode_funct3[1:0] : sbuf_rsize};	// @[src/main/LSU.scala:6:7, :35:32, :99:48, :100:{17,45}, :110:23]
  assign io_mem_wvalid = io_mem_wvalid_0;	// @[src/main/LSU.scala:6:7, :108:30]
  assign io_mem_wdata = sbufWen ? _sbufReq_wdata_T_17 : sbuf_rwdata;	// @[src/main/LSU.scala:6:7, :99:48, :100:{17,45}, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_mem_wstrb = sbufWen ? _sbufReq_wmask_T_10 : sbuf_rwmask;	// @[src/main/LSU.scala:6:7, :99:48, :100:{17,45}, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_mem_bready = io_mem_bready_0;	// @[src/main/LSU.scala:6:7, src/main/utils/Utils.scala:21:92]
  assign io_mem_arvalid = _io_mem_arvalid_T & isValidLoad;	// @[src/main/LSU.scala:6:7, :19:39, :33:49, src/main/utils/Utils.scala:21:92]
  assign io_mem_araddr = io_in_bits_res;	// @[src/main/LSU.scala:6:7]
  assign io_mem_arsize = {1'h0, io_in_bits_decode_funct3[1:0]};	// @[src/main/LSU.scala:6:7, :35:{23,32}]
  assign io_mem_rready = io_mem_rready_0;	// @[src/main/LSU.scala:6:7, src/main/utils/Utils.scala:21:92]
  assign io_fw_res = io_fw_res_0;	// @[src/main/LSU.scala:6:7, :149:17]
  assign io_fw_wen = io_in_valid & io_in_bits_wen;	// @[src/main/LSU.scala:6:7, :157:28]
  assign io_fw_rd = io_in_bits_rd;	// @[src/main/LSU.scala:6:7]
  assign io_fw_notReady = io_in_bits_decode_isLoad & ~memFinish;	// @[src/main/LSU.scala:6:7, :160:{38,41}, src/main/utils/Utils.scala:21:92]
endmodule

module WBU(	// @[src/main/WBU.scala:5:7]
  input         io_in_valid,	// @[src/main/WBU.scala:6:14]
  input  [31:0] io_in_bits_res,	// @[src/main/WBU.scala:6:14]
  input         io_in_bits_wen,	// @[src/main/WBU.scala:6:14]
  input  [3:0]  io_in_bits_rd,	// @[src/main/WBU.scala:6:14]
  output [31:0] io_wb_res,	// @[src/main/WBU.scala:6:14]
  output        io_wb_wen,	// @[src/main/WBU.scala:6:14]
  output [3:0]  io_wb_rd,	// @[src/main/WBU.scala:6:14]
  output        io_out_valid	// @[src/main/WBU.scala:6:14]
);

  assign io_wb_res = io_in_bits_res;	// @[src/main/WBU.scala:5:7]
  assign io_wb_wen = io_in_bits_wen & io_in_valid;	// @[src/main/WBU.scala:5:7, :12:31]
  assign io_wb_rd = io_in_bits_rd;	// @[src/main/WBU.scala:5:7]
  assign io_out_valid = io_in_valid;	// @[src/main/WBU.scala:5:7]
endmodule

module Queue1_IF2ID(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_pc,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_inst,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_pc,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_inst,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_flush	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [63:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg         full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        io_deq_valid_0 = io_enq_valid | full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}]
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}]
      ram <= {io_enq_bits_inst, io_enq_bits_pc};	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
    else	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <=
        ~io_flush & (do_enq == (full & io_deq_ready & io_deq_valid_0) ? full : do_enq);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :279:15, :282:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        end	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        ram = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2][0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
        full = _RANDOM[2'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19]
  assign io_deq_valid = io_deq_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}]
  assign io_deq_bits_pc = full ? ram[31:0] : io_enq_bits_pc;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19]
  assign io_deq_bits_inst = full ? ram[63:32] : io_enq_bits_inst;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19]
endmodule

// VCS coverage exclude_file
module tag_2x27(	// @[src/main/Cache.scala:31:16]
  input         R0_addr,
                R0_en,
                R0_clk,
  output [26:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [26:0] W0_data
);

  reg [26:0] Memory[0:1];	// @[src/main/Cache.scala:31:16]
  always @(posedge W0_clk) begin	// @[src/main/Cache.scala:31:16]
    if (W0_en & 1'h1)	// @[src/main/Cache.scala:31:16]
      Memory[W0_addr] <= W0_data;	// @[src/main/Cache.scala:31:16]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/Cache.scala:31:16]
    reg [31:0] _RANDOM_MEM;	// @[src/main/Cache.scala:31:16]
    initial begin	// @[src/main/Cache.scala:31:16]
      `INIT_RANDOM_PROLOG_	// @[src/main/Cache.scala:31:16]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/Cache.scala:31:16]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[src/main/Cache.scala:31:16]
          Memory[i[0]] = _RANDOM_MEM[26:0];	// @[src/main/Cache.scala:31:16]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 27'bx;	// @[src/main/Cache.scala:31:16]
endmodule

// VCS coverage exclude_file
module data_2x32(	// @[src/main/Cache.scala:33:40]
  input         R0_addr,
                R0_en,
                R0_clk,
  output [31:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:1];	// @[src/main/Cache.scala:33:40]
  always @(posedge W0_clk) begin	// @[src/main/Cache.scala:33:40]
    if (W0_en & 1'h1)	// @[src/main/Cache.scala:33:40]
      Memory[W0_addr] <= W0_data;	// @[src/main/Cache.scala:33:40]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/Cache.scala:33:40]
    reg [31:0] _RANDOM_MEM;	// @[src/main/Cache.scala:33:40]
    initial begin	// @[src/main/Cache.scala:33:40]
      `INIT_RANDOM_PROLOG_	// @[src/main/Cache.scala:33:40]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/Cache.scala:33:40]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[src/main/Cache.scala:33:40]
          Memory[i[0]] = _RANDOM_MEM;	// @[src/main/Cache.scala:33:40]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[src/main/Cache.scala:33:40]
endmodule

module Cache(	// @[src/main/Cache.scala:6:7]
  input         clock,	// @[src/main/Cache.scala:6:7]
                reset,	// @[src/main/Cache.scala:6:7]
                io_core_resp_ready,	// @[src/main/Cache.scala:7:14]
  output        io_core_resp_valid,	// @[src/main/Cache.scala:7:14]
  output [31:0] io_core_resp_bits_addr,	// @[src/main/Cache.scala:7:14]
                io_core_resp_bits_data,	// @[src/main/Cache.scala:7:14]
  output        io_core_req_ready,	// @[src/main/Cache.scala:7:14]
  input  [31:0] io_core_req_bits_addr,	// @[src/main/Cache.scala:7:14]
  input         io_mem_arready,	// @[src/main/Cache.scala:7:14]
  output        io_mem_arvalid,	// @[src/main/Cache.scala:7:14]
  output [31:0] io_mem_araddr,	// @[src/main/Cache.scala:7:14]
  output [7:0]  io_mem_arlen,	// @[src/main/Cache.scala:7:14]
  output        io_mem_rready,	// @[src/main/Cache.scala:7:14]
  input         io_mem_rvalid,	// @[src/main/Cache.scala:7:14]
  input  [31:0] io_mem_rdata,	// @[src/main/Cache.scala:7:14]
  input         io_mem_rlast,	// @[src/main/Cache.scala:7:14]
                io_fence_i,	// @[src/main/Cache.scala:7:14]
                io_flush	// @[src/main/Cache.scala:7:14]
);

  wire [31:0] _data_3_ext_R0_data;	// @[src/main/Cache.scala:33:40]
  wire [31:0] _data_2_ext_R0_data;	// @[src/main/Cache.scala:33:40]
  wire [31:0] _data_1_ext_R0_data;	// @[src/main/Cache.scala:33:40]
  wire [31:0] _data_0_ext_R0_data;	// @[src/main/Cache.scala:33:40]
  wire [26:0] _tag_ext_R0_data;	// @[src/main/Cache.scala:31:16]
  reg  [1:0]  valid;	// @[src/main/Cache.scala:30:22]
  reg         victim_valid;	// @[src/main/Cache.scala:38:29]
  reg  [27:0] victim_tag;	// @[src/main/Cache.scala:39:23]
  reg  [31:0] victim_data_0;	// @[src/main/Cache.scala:41:24]
  reg  [31:0] victim_data_1;	// @[src/main/Cache.scala:41:24]
  reg  [31:0] victim_data_2;	// @[src/main/Cache.scala:41:24]
  reg  [31:0] victim_data_3;	// @[src/main/Cache.scala:41:24]
  reg  [31:0] s1_in_bits_rreq_addr;	// @[src/main/NPC.scala:38:28]
  reg  [26:0] s1_in_bits_rtagRead;	// @[src/main/NPC.scala:38:28]
  reg         s1_in_bits_rhit;	// @[src/main/NPC.scala:38:28]
  reg         s1_in_bits_rvictim_hit;	// @[src/main/NPC.scala:38:28]
  reg         s1_in_bits_rmmio;	// @[src/main/NPC.scala:38:28]
  reg         s1_in_valid_REG;	// @[src/main/NPC.scala:39:27]
  reg  [1:0]  beatCnt_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [2:0]  state;	// @[src/main/Cache.scala:87:22]
  reg         flushReg;	// @[src/main/Cache.scala:89:25]
  wire        _s1_ok_T = state == 3'h1;	// @[src/main/Cache.scala:87:22, :90:15]
  wire        _io_core_req_ready_T = state == 3'h0;	// @[src/main/Cache.scala:87:22, :91:36]
  wire        reqValid = s1_in_valid_REG & ~io_flush;	// @[src/main/Cache.scala:94:{30,33}, src/main/NPC.scala:39:27]
  wire        s1_hit = s1_in_bits_rhit | s1_in_bits_rvictim_hit;	// @[src/main/Cache.scala:95:23, src/main/NPC.scala:38:28]
  wire        _io_mem_arvalid_T_11 = state == 3'h2;	// @[src/main/Cache.scala:87:22, src/main/utils/Utils.scala:21:92]
  wire        io_mem_rready_0 = state == 3'h3;	// @[src/main/Cache.scala:87:22, src/main/utils/Utils.scala:21:92]
  wire        _resFromMem_T = io_mem_rready_0 & io_mem_rvalid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/utils/Utils.scala:21:92]
  wire        _GEN = ~s1_in_bits_rmmio & _resFromMem_T;	// @[src/main/Cache.scala:122:87, :132:18, src/main/NPC.scala:38:28, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg  [31:0] resFromMem;	// @[src/main/Cache.scala:157:29]
  reg  [31:0] casez_tmp;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  always_comb begin	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    casez (s1_in_bits_rhit ? s1_in_bits_rreq_addr[3:2] : beatCnt_value)	// @[src/main/Cache.scala:28:48, :153:24, src/main/NPC.scala:38:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:30:73]
      2'b00:
        casez_tmp = _data_0_ext_R0_data;	// @[src/main/Cache.scala:33:40, src/main/scala/chisel3/util/Mux.scala:30:73]
      2'b01:
        casez_tmp = _data_1_ext_R0_data;	// @[src/main/Cache.scala:33:40, src/main/scala/chisel3/util/Mux.scala:30:73]
      2'b10:
        casez_tmp = _data_2_ext_R0_data;	// @[src/main/Cache.scala:33:40, src/main/scala/chisel3/util/Mux.scala:30:73]
      default:
        casez_tmp = _data_3_ext_R0_data;	// @[src/main/Cache.scala:33:40, src/main/scala/chisel3/util/Mux.scala:30:73]
    endcase	// @[src/main/Cache.scala:28:48, :153:24, src/main/NPC.scala:38:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:30:73]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  always_comb begin	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    casez (s1_in_bits_rreq_addr[3:2])	// @[src/main/Cache.scala:28:48, src/main/NPC.scala:38:28, src/main/scala/chisel3/util/Mux.scala:30:73]
      2'b00:
        casez_tmp_0 = victim_data_0;	// @[src/main/Cache.scala:41:24, src/main/scala/chisel3/util/Mux.scala:30:73]
      2'b01:
        casez_tmp_0 = victim_data_1;	// @[src/main/Cache.scala:41:24, src/main/scala/chisel3/util/Mux.scala:30:73]
      2'b10:
        casez_tmp_0 = victim_data_2;	// @[src/main/Cache.scala:41:24, src/main/scala/chisel3/util/Mux.scala:30:73]
      default:
        casez_tmp_0 = victim_data_3;	// @[src/main/Cache.scala:41:24, src/main/scala/chisel3/util/Mux.scala:30:73]
    endcase	// @[src/main/Cache.scala:28:48, src/main/NPC.scala:38:28, src/main/scala/chisel3/util/Mux.scala:30:73]
  end // always_comb
  wire        _GEN_0 = _resFromMem_T & beatCnt_value == 2'h0;	// @[src/main/Cache.scala:169:{28,36}, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_1 = _resFromMem_T & beatCnt_value == 2'h1;	// @[src/main/Cache.scala:169:{28,36}, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_2 = _resFromMem_T & beatCnt_value == 2'h2;	// @[src/main/Cache.scala:169:{28,36}, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_3 = _resFromMem_T & io_mem_rlast & ~s1_in_bits_rmmio;	// @[src/main/Cache.scala:122:87, :182:{23,32}, src/main/NPC.scala:38:28, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        s1_ok = s1_hit | _s1_ok_T;	// @[src/main/Cache.scala:90:15, :95:23, :194:22]
  wire        io_core_resp_valid_0 = s1_in_valid_REG & s1_ok & ~flushReg;	// @[src/main/Cache.scala:89:25, :194:22, :195:{37,46,49}, src/main/NPC.scala:39:27]
  wire        s1_in_ready =
    ~s1_in_valid_REG & _io_core_req_ready_T | io_core_resp_ready & s1_in_valid_REG
    & s1_ok;	// @[src/main/Cache.scala:91:36, :194:22, :196:{19,32,59,82,97}, src/main/NPC.scala:39:27]
  wire [2:0]  _state_T_5 =
    _io_core_req_ready_T & reqValid & (s1_in_bits_rmmio | ~s1_hit)
      ? {2'h1, io_mem_arready}
      : 3'h0;	// @[src/main/Cache.scala:87:22, :91:36, :94:30, :95:23, :97:31, :98:33, :99:35, src/main/NPC.scala:38:28, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [1:0]  _GEN_4 = {1'h0, s1_in_bits_rreq_addr[4]};	// @[src/main/Cache.scala:27:44, :184:27, src/main/NPC.scala:38:28]
  wire [1:0]  _victim_valid_T = valid >> _GEN_4;	// @[src/main/Cache.scala:30:22, :184:27, :186:26]
  wire [1:0]  _s0_out_bits_hit_T = valid >> io_core_req_bits_addr[4];	// @[src/main/Cache.scala:27:44, :30:22, :60:27]
  always @(posedge clock) begin	// @[src/main/Cache.scala:6:7]
    if (reset) begin	// @[src/main/Cache.scala:6:7]
      valid <= 2'h0;	// @[src/main/Cache.scala:30:22]
      victim_valid <= 1'h0;	// @[src/main/Cache.scala:38:29]
      s1_in_valid_REG <= 1'h0;	// @[src/main/NPC.scala:39:27]
      beatCnt_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      state <= 3'h0;	// @[src/main/Cache.scala:87:22]
      flushReg <= 1'h0;	// @[src/main/Cache.scala:89:25]
    end
    else begin	// @[src/main/Cache.scala:6:7]
      if (io_fence_i)	// @[src/main/Cache.scala:7:14]
        valid <= 2'h0;	// @[src/main/Cache.scala:30:22]
      else	// @[src/main/Cache.scala:7:14]
        valid <= {2{_GEN_3}} & 2'h1 << _GEN_4 | valid;	// @[src/main/Cache.scala:30:22, :182:{23,32,45}, :184:{11,27}]
      if (_GEN_3)	// @[src/main/Cache.scala:182:{23,32}]
        victim_valid <= _victim_valid_T[0];	// @[src/main/Cache.scala:38:29, :186:26]
      s1_in_valid_REG <=
        ~io_flush
        & (s1_in_ready | ~(io_core_resp_ready & io_core_resp_valid_0) & s1_in_valid_REG);	// @[src/main/Cache.scala:195:{37,46}, :196:59, src/main/NPC.scala:39:{27,31,53,92}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (_GEN)	// @[src/main/Cache.scala:132:18]
        beatCnt_value <= beatCnt_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      state <=
        {_state_T_5[2],
         {_state_T_5[1], _state_T_5[0] | _s1_ok_T & ~(io_core_resp_ready | flushReg)}
           | (_io_mem_arvalid_T_11 ? {1'h1, io_mem_arready} : 2'h0)
           | (io_mem_rready_0
                ? {~(io_mem_rvalid & (io_mem_rlast | s1_in_bits_rmmio)), 1'h1}
                : 2'h0)};	// @[src/main/Cache.scala:6:7, :87:22, :89:25, :90:15, :97:31, :100:37, :109:{31,51}, :111:{31,48,58}, src/main/NPC.scala:38:28, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/utils/Utils.scala:21:92]
      flushReg <=
        io_flush & {_s1_ok_T, _io_core_req_ready_T} == 2'h0 | ~_s1_ok_T & flushReg;	// @[src/main/Cache.scala:89:25, :90:{15,40,51}, :91:36, :92:{18,35,46}]
    end
    if (_GEN_3)	// @[src/main/Cache.scala:182:{23,32}]
      victim_tag <= {s1_in_bits_rtagRead, s1_in_bits_rreq_addr[4]};	// @[src/main/Cache.scala:27:44, :39:23, :185:38, src/main/NPC.scala:38:28]
    if (_GEN & _GEN_0)	// @[src/main/Cache.scala:41:24, :132:18, :167:49, :169:28, :178:{28,57}]
      victim_data_0 <= casez_tmp;	// @[src/main/Cache.scala:41:24, src/main/scala/chisel3/util/Mux.scala:30:73]
    if (_GEN & _GEN_1)	// @[src/main/Cache.scala:41:24, :132:18, :167:49, :169:28, :178:{28,57}]
      victim_data_1 <= casez_tmp;	// @[src/main/Cache.scala:41:24, src/main/scala/chisel3/util/Mux.scala:30:73]
    if (_GEN & _GEN_2)	// @[src/main/Cache.scala:41:24, :132:18, :167:49, :169:28, :178:{28,57}]
      victim_data_2 <= casez_tmp;	// @[src/main/Cache.scala:41:24, src/main/scala/chisel3/util/Mux.scala:30:73]
    if (_GEN & _resFromMem_T & (&beatCnt_value))	// @[src/main/Cache.scala:41:24, :132:18, :167:49, :178:{28,57}, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      victim_data_3 <= casez_tmp;	// @[src/main/Cache.scala:41:24, src/main/scala/chisel3/util/Mux.scala:30:73]
    if (s1_in_ready) begin	// @[src/main/Cache.scala:196:59]
      s1_in_bits_rreq_addr <= io_core_req_bits_addr;	// @[src/main/NPC.scala:38:28]
      s1_in_bits_rtagRead <= _tag_ext_R0_data;	// @[src/main/Cache.scala:31:16, src/main/NPC.scala:38:28]
      s1_in_bits_rhit <=
        _s0_out_bits_hit_T[0] & io_core_req_bits_addr[31:5] == _tag_ext_R0_data;	// @[src/main/Cache.scala:26:44, :31:16, :60:{27,36,72}, src/main/NPC.scala:38:28]
      s1_in_bits_rvictim_hit <= victim_valid & io_core_req_bits_addr[31:4] == victim_tag;	// @[src/main/Cache.scala:37:42, :38:29, :39:23, :63:{42,85}, src/main/NPC.scala:38:28]
      s1_in_bits_rmmio <=
        ~(io_core_req_bits_addr[31] | io_core_req_bits_addr[31:28] == 4'h3);	// @[src/main/Cache.scala:6:7, :65:23, src/main/NPC.scala:38:28, src/main/Parameters.scala:28:{36,41}, :29:{33,68}]
    end
    if (_resFromMem_T & (s1_in_bits_rmmio | beatCnt_value == s1_in_bits_rreq_addr[3:2]))	// @[src/main/Cache.scala:28:48, :157:{64,76,94}, src/main/NPC.scala:38:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      resFromMem <= io_mem_rdata;	// @[src/main/Cache.scala:157:29]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/Cache.scala:6:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/Cache.scala:6:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/Cache.scala:6:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:10];	// @[src/main/Cache.scala:6:7]
    initial begin	// @[src/main/Cache.scala:6:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/Cache.scala:6:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/Cache.scala:6:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/Cache.scala:6:7]
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/Cache.scala:6:7]
        end	// @[src/main/Cache.scala:6:7]
        valid = _RANDOM[4'h0][1:0];	// @[src/main/Cache.scala:6:7, :30:22]
        victim_valid = _RANDOM[4'h0][2];	// @[src/main/Cache.scala:6:7, :30:22, :38:29]
        victim_tag = _RANDOM[4'h0][30:3];	// @[src/main/Cache.scala:6:7, :30:22, :39:23]
        victim_data_0 = _RANDOM[4'h1];	// @[src/main/Cache.scala:6:7, :41:24]
        victim_data_1 = _RANDOM[4'h2];	// @[src/main/Cache.scala:6:7, :41:24]
        victim_data_2 = _RANDOM[4'h3];	// @[src/main/Cache.scala:6:7, :41:24]
        victim_data_3 = _RANDOM[4'h4];	// @[src/main/Cache.scala:6:7, :41:24]
        s1_in_bits_rreq_addr = _RANDOM[4'h5];	// @[src/main/Cache.scala:6:7, src/main/NPC.scala:38:28]
        s1_in_bits_rtagRead = {_RANDOM[4'h7][31:7], _RANDOM[4'h8][1:0]};	// @[src/main/Cache.scala:6:7, src/main/NPC.scala:38:28]
        s1_in_bits_rhit = _RANDOM[4'h8][2];	// @[src/main/Cache.scala:6:7, src/main/NPC.scala:38:28]
        s1_in_bits_rvictim_hit = _RANDOM[4'h9][0];	// @[src/main/Cache.scala:6:7, src/main/NPC.scala:38:28]
        s1_in_bits_rmmio = _RANDOM[4'h9][2];	// @[src/main/Cache.scala:6:7, src/main/NPC.scala:38:28]
        s1_in_valid_REG = _RANDOM[4'h9][3];	// @[src/main/Cache.scala:6:7, src/main/NPC.scala:38:28, :39:27]
        beatCnt_value = _RANDOM[4'h9][5:4];	// @[src/main/Cache.scala:6:7, src/main/NPC.scala:38:28, src/main/scala/chisel3/util/Counter.scala:61:40]
        state = _RANDOM[4'h9][9:7];	// @[src/main/Cache.scala:6:7, :87:22, src/main/NPC.scala:38:28]
        flushReg = _RANDOM[4'h9][10];	// @[src/main/Cache.scala:6:7, :89:25, src/main/NPC.scala:38:28]
        resFromMem = {_RANDOM[4'h9][31:11], _RANDOM[4'hA][10:0]};	// @[src/main/Cache.scala:6:7, :157:29, src/main/NPC.scala:38:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/Cache.scala:6:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/Cache.scala:6:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  tag_2x27 tag_ext (	// @[src/main/Cache.scala:31:16]
    .R0_addr (io_core_req_bits_addr[4]),	// @[src/main/Cache.scala:27:44]
    .R0_en   (1'h1),	// @[src/main/Cache.scala:6:7]
    .R0_clk  (clock),
    .R0_data (_tag_ext_R0_data),
    .W0_addr (s1_in_bits_rreq_addr[4]),	// @[src/main/Cache.scala:27:44, src/main/NPC.scala:38:28]
    .W0_en   (_GEN_3),	// @[src/main/Cache.scala:182:{23,32}]
    .W0_clk  (clock),
    .W0_data (s1_in_bits_rreq_addr[31:5])	// @[src/main/Cache.scala:26:44, src/main/NPC.scala:38:28]
  );	// @[src/main/Cache.scala:31:16]
  data_2x32 data_0_ext (	// @[src/main/Cache.scala:33:40]
    .R0_addr (s1_in_bits_rreq_addr[4]),	// @[src/main/Cache.scala:27:44, src/main/NPC.scala:38:28]
    .R0_en   (1'h1),	// @[src/main/Cache.scala:6:7]
    .R0_clk  (clock),
    .R0_data (_data_0_ext_R0_data),
    .W0_addr (s1_in_bits_rreq_addr[4]),	// @[src/main/Cache.scala:27:44, src/main/NPC.scala:38:28]
    .W0_en   (_GEN & _GEN_0),	// @[src/main/Cache.scala:33:40, :132:18, :167:49, :169:{28,92}]
    .W0_clk  (clock),
    .W0_data (io_mem_rdata)
  );	// @[src/main/Cache.scala:33:40]
  data_2x32 data_1_ext (	// @[src/main/Cache.scala:33:40]
    .R0_addr (s1_in_bits_rreq_addr[4]),	// @[src/main/Cache.scala:27:44, src/main/NPC.scala:38:28]
    .R0_en   (1'h1),	// @[src/main/Cache.scala:6:7]
    .R0_clk  (clock),
    .R0_data (_data_1_ext_R0_data),
    .W0_addr (s1_in_bits_rreq_addr[4]),	// @[src/main/Cache.scala:27:44, src/main/NPC.scala:38:28]
    .W0_en   (_GEN & _GEN_1),	// @[src/main/Cache.scala:33:40, :132:18, :167:49, :169:{28,92}]
    .W0_clk  (clock),
    .W0_data (io_mem_rdata)
  );	// @[src/main/Cache.scala:33:40]
  data_2x32 data_2_ext (	// @[src/main/Cache.scala:33:40]
    .R0_addr (s1_in_bits_rreq_addr[4]),	// @[src/main/Cache.scala:27:44, src/main/NPC.scala:38:28]
    .R0_en   (1'h1),	// @[src/main/Cache.scala:6:7]
    .R0_clk  (clock),
    .R0_data (_data_2_ext_R0_data),
    .W0_addr (s1_in_bits_rreq_addr[4]),	// @[src/main/Cache.scala:27:44, src/main/NPC.scala:38:28]
    .W0_en   (_GEN & _GEN_2),	// @[src/main/Cache.scala:33:40, :132:18, :167:49, :169:{28,92}]
    .W0_clk  (clock),
    .W0_data (io_mem_rdata)
  );	// @[src/main/Cache.scala:33:40]
  data_2x32 data_3_ext (	// @[src/main/Cache.scala:33:40]
    .R0_addr (s1_in_bits_rreq_addr[4]),	// @[src/main/Cache.scala:27:44, src/main/NPC.scala:38:28]
    .R0_en   (1'h1),	// @[src/main/Cache.scala:6:7]
    .R0_clk  (clock),
    .R0_data (_data_3_ext_R0_data),
    .W0_addr (s1_in_bits_rreq_addr[4]),	// @[src/main/Cache.scala:27:44, src/main/NPC.scala:38:28]
    .W0_en   (_GEN & _resFromMem_T & (&beatCnt_value)),	// @[src/main/Cache.scala:33:40, :78:28, :132:18, :167:49, :169:{28,92}, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data (io_mem_rdata)
  );	// @[src/main/Cache.scala:33:40]
  assign io_core_resp_valid = io_core_resp_valid_0;	// @[src/main/Cache.scala:6:7, :195:{37,46}]
  assign io_core_resp_bits_addr = s1_in_bits_rreq_addr;	// @[src/main/Cache.scala:6:7, src/main/NPC.scala:38:28]
  assign io_core_resp_bits_data =
    (s1_in_bits_rhit ? casez_tmp : 32'h0)
    | (s1_in_bits_rvictim_hit ? casez_tmp_0 : 32'h0)
    | (s1_in_bits_rhit | s1_in_bits_rvictim_hit ? 32'h0 : resFromMem);	// @[src/main/Cache.scala:6:7, :157:29, src/main/NPC.scala:38:28, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_core_req_ready = s1_in_ready & (_io_core_req_ready_T | io_core_resp_valid_0);	// @[src/main/Cache.scala:6:7, :91:36, :195:{37,46}, :196:59, :198:{37,64}]
  assign io_mem_arvalid =
    _io_core_req_ready_T & reqValid & (s1_in_bits_rmmio | ~s1_in_bits_rmmio & ~s1_hit)
    | _io_mem_arvalid_T_11;	// @[src/main/Cache.scala:6:7, :91:36, :94:30, :95:23, :122:{46,58,83,87,96,99,123}, src/main/NPC.scala:38:28, src/main/utils/Utils.scala:21:92]
  assign io_mem_araddr =
    s1_in_bits_rmmio ? s1_in_bits_rreq_addr : {s1_in_bits_rreq_addr[31:4], 4'h0};	// @[src/main/Cache.scala:6:7, :121:{25,35}, :124:29, src/main/NPC.scala:38:28]
  assign io_mem_arlen = {6'h0, s1_in_bits_rmmio ? 2'h0 : 2'h3};	// @[src/main/Cache.scala:6:7, :126:{23,29}, src/main/NPC.scala:38:28]
  assign io_mem_rready = io_mem_rready_0;	// @[src/main/Cache.scala:6:7, src/main/utils/Utils.scala:21:92]
endmodule

module AXI4CrossbarNto1(	// @[src/main/AXI4.scala:127:7]
  input         clock,	// @[src/main/AXI4.scala:127:7]
                reset,	// @[src/main/AXI4.scala:127:7]
                io_out_arready,	// @[src/main/AXI4.scala:128:14]
  output        io_out_arvalid,	// @[src/main/AXI4.scala:128:14]
  output [31:0] io_out_araddr,	// @[src/main/AXI4.scala:128:14]
  output [2:0]  io_out_arsize,	// @[src/main/AXI4.scala:128:14]
  output [7:0]  io_out_arlen,	// @[src/main/AXI4.scala:128:14]
  output [1:0]  io_out_arburst,	// @[src/main/AXI4.scala:128:14]
  input         io_out_rvalid,	// @[src/main/AXI4.scala:128:14]
  input  [31:0] io_out_rdata,	// @[src/main/AXI4.scala:128:14]
  input         io_out_rlast,	// @[src/main/AXI4.scala:128:14]
  output        io_in_0_arready,	// @[src/main/AXI4.scala:128:14]
  input         io_in_0_arvalid,	// @[src/main/AXI4.scala:128:14]
  input  [31:0] io_in_0_araddr,	// @[src/main/AXI4.scala:128:14]
  input  [2:0]  io_in_0_arsize,	// @[src/main/AXI4.scala:128:14]
  input         io_in_0_rready,	// @[src/main/AXI4.scala:128:14]
  output        io_in_0_rvalid,	// @[src/main/AXI4.scala:128:14]
  output [31:0] io_in_0_rdata,	// @[src/main/AXI4.scala:128:14]
  output        io_in_1_arready,	// @[src/main/AXI4.scala:128:14]
  input         io_in_1_arvalid,	// @[src/main/AXI4.scala:128:14]
  input  [31:0] io_in_1_araddr,	// @[src/main/AXI4.scala:128:14]
  input  [7:0]  io_in_1_arlen,	// @[src/main/AXI4.scala:128:14]
  input         io_in_1_rready,	// @[src/main/AXI4.scala:128:14]
  output        io_in_1_rvalid,	// @[src/main/AXI4.scala:128:14]
  output [31:0] io_in_1_rdata,	// @[src/main/AXI4.scala:128:14]
  output        io_in_1_rlast	// @[src/main/AXI4.scala:128:14]
);

  wire       io_out_arvalid_0;	// @[src/main/AXI4.scala:153:35]
  wire       hasReadValid = io_in_0_arvalid | io_in_1_arvalid;	// @[src/main/AXI4.scala:138:40]
  reg  [1:0] stateRead;	// @[src/main/AXI4.scala:141:26]
  wire       _acceptRead_T = stateRead == 2'h0;	// @[src/main/AXI4.scala:141:26, src/main/utils/Utils.scala:21:92]
  wire       acceptRead = _acceptRead_T & io_out_arvalid_0;	// @[src/main/AXI4.scala:148:47, :153:35, src/main/utils/Utils.scala:21:92]
  reg        chosenReadIdxReg_s1;	// @[src/main/AXI4.scala:149:38]
  wire       chosenReadIdxReg_s0 = acceptRead ? ~io_in_0_arvalid : chosenReadIdxReg_s1;	// @[src/main/AXI4.scala:148:47, :149:38, :150:32, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire       _io_in_arready_T = stateRead != 2'h2;	// @[src/main/AXI4.scala:141:26, :153:49]
  assign io_out_arvalid_0 = hasReadValid & _io_in_arready_T;	// @[src/main/AXI4.scala:138:40, :153:{35,49}]
  wire       _io_in_arready_T_1 = io_out_arready & _io_in_arready_T;	// @[src/main/AXI4.scala:153:49, :155:58]
  always @(posedge clock) begin	// @[src/main/AXI4.scala:127:7]
    if (reset) begin	// @[src/main/AXI4.scala:127:7]
      stateRead <= 2'h0;	// @[src/main/AXI4.scala:141:26]
      chosenReadIdxReg_s1 <= 1'h0;	// @[src/main/AXI4.scala:127:7, :149:38]
    end
    else begin	// @[src/main/AXI4.scala:127:7]
      stateRead <=
        (_acceptRead_T & hasReadValid | stateRead == 2'h1
           ? (io_out_arready ? 2'h2 : 2'h1)
           : 2'h0)
        | (stateRead == 2'h2
             ? {~((chosenReadIdxReg_s1 ? io_in_1_rready : io_in_0_rready)
                  & io_out_rvalid & io_out_rlast),
                1'h0}
             : 2'h0);	// @[src/main/AXI4.scala:127:7, :138:40, :141:26, :143:{26,44}, :145:{26,41}, :149:38, :160:18, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/utils/Utils.scala:21:92]
      if (acceptRead)	// @[src/main/AXI4.scala:148:47]
        chosenReadIdxReg_s1 <= ~io_in_0_arvalid;	// @[src/main/AXI4.scala:149:38, src/main/scala/chisel3/util/Mux.scala:50:70]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/AXI4.scala:127:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/AXI4.scala:127:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/AXI4.scala:127:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/AXI4.scala:127:7]
    initial begin	// @[src/main/AXI4.scala:127:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/AXI4.scala:127:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/AXI4.scala:127:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/AXI4.scala:127:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/AXI4.scala:127:7]
        stateRead = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/AXI4.scala:127:7, :141:26]
        chosenReadIdxReg_s1 = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/AXI4.scala:127:7, :141:26, :149:38]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/AXI4.scala:127:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/AXI4.scala:127:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_arvalid = io_out_arvalid_0;	// @[src/main/AXI4.scala:127:7, :153:35]
  assign io_out_araddr =
    chosenReadIdxReg_s0 ? io_in_1_araddr : io_in_0_araddr;	// @[src/main/AXI4.scala:127:7, :150:32, :152:18]
  assign io_out_arsize = chosenReadIdxReg_s0 ? 3'h2 : io_in_0_arsize;	// @[src/main/AXI4.scala:127:7, :128:14, :150:32, :152:18]
  assign io_out_arlen = chosenReadIdxReg_s0 ? io_in_1_arlen : 8'h0;	// @[src/main/AXI4.scala:127:7, :128:14, :150:32, :152:18, :163:29]
  assign io_out_arburst = {1'h0, chosenReadIdxReg_s0};	// @[src/main/AXI4.scala:127:7, :150:32, :152:18]
  assign io_in_0_arready = ~chosenReadIdxReg_s0 & _io_in_arready_T_1;	// @[src/main/AXI4.scala:127:7, :150:32, :154:24, :155:{39,58}]
  assign io_in_0_rvalid = ~chosenReadIdxReg_s1 & io_out_rvalid;	// @[src/main/AXI4.scala:127:7, :149:38, :158:23, :159:38]
  assign io_in_0_rdata = io_out_rdata;	// @[src/main/AXI4.scala:127:7]
  assign io_in_1_arready = chosenReadIdxReg_s0 & _io_in_arready_T_1;	// @[src/main/AXI4.scala:127:7, :150:32, :154:24, :155:{39,58}]
  assign io_in_1_rvalid = chosenReadIdxReg_s1 & io_out_rvalid;	// @[src/main/AXI4.scala:127:7, :149:38, :158:23, :159:38]
  assign io_in_1_rdata = io_out_rdata;	// @[src/main/AXI4.scala:127:7]
  assign io_in_1_rlast = io_out_rlast;	// @[src/main/AXI4.scala:127:7]
endmodule

module AXI4Crossbar1toN(	// @[src/main/AXI4.scala:190:7]
  input         clock,	// @[src/main/AXI4.scala:190:7]
                reset,	// @[src/main/AXI4.scala:190:7]
  output        io_in_arready,	// @[src/main/AXI4.scala:192:14]
  input         io_in_arvalid,	// @[src/main/AXI4.scala:192:14]
  input  [31:0] io_in_araddr,	// @[src/main/AXI4.scala:192:14]
  input  [2:0]  io_in_arsize,	// @[src/main/AXI4.scala:192:14]
  input  [7:0]  io_in_arlen,	// @[src/main/AXI4.scala:192:14]
  input  [1:0]  io_in_arburst,	// @[src/main/AXI4.scala:192:14]
  output        io_in_rvalid,	// @[src/main/AXI4.scala:192:14]
  output [31:0] io_in_rdata,	// @[src/main/AXI4.scala:192:14]
  output        io_in_rlast,	// @[src/main/AXI4.scala:192:14]
  input         io_out_0_arready,	// @[src/main/AXI4.scala:192:14]
  output        io_out_0_arvalid,	// @[src/main/AXI4.scala:192:14]
  output [31:0] io_out_0_araddr,	// @[src/main/AXI4.scala:192:14]
  output        io_out_0_rready,	// @[src/main/AXI4.scala:192:14]
  input         io_out_0_rvalid,	// @[src/main/AXI4.scala:192:14]
  input  [31:0] io_out_0_rdata,	// @[src/main/AXI4.scala:192:14]
  input         io_out_1_arready,	// @[src/main/AXI4.scala:192:14]
  output        io_out_1_arvalid,	// @[src/main/AXI4.scala:192:14]
  output [31:0] io_out_1_araddr,	// @[src/main/AXI4.scala:192:14]
  output [2:0]  io_out_1_arsize,	// @[src/main/AXI4.scala:192:14]
  output [7:0]  io_out_1_arlen,	// @[src/main/AXI4.scala:192:14]
  output [1:0]  io_out_1_arburst,	// @[src/main/AXI4.scala:192:14]
  output        io_out_1_rready,	// @[src/main/AXI4.scala:192:14]
  input         io_out_1_rvalid,	// @[src/main/AXI4.scala:192:14]
  input  [31:0] io_out_1_rdata,	// @[src/main/AXI4.scala:192:14]
  input         io_out_1_rlast	// @[src/main/AXI4.scala:192:14]
);

  wire        arSel_0 =
    io_in_arvalid
    & {io_in_araddr[31:26], io_in_araddr[25:16] ^ 10'h200} == 16'h0;	// @[src/main/AXI4.scala:200:{49,62,72,91}]
  wire        arSel_1 = io_in_arvalid & ~arSel_0;	// @[src/main/AXI4.scala:200:49, :205:{41,44}]
  reg  [1:0]  stateRead;	// @[src/main/AXI4.scala:209:26]
  reg         arSel_s1_0;	// @[src/main/AXI4.scala:213:27]
  reg         arSel_s1_1;	// @[src/main/AXI4.scala:213:27]
  reg         arSelIdx_s1;	// @[src/main/AXI4.scala:214:30]
  wire        _GEN = arSelIdx_s1 ? io_out_1_arready : io_out_0_arready;	// @[src/main/AXI4.scala:214:30, :224:45]
  wire        _GEN_0 = arSelIdx_s1 ? io_out_1_rvalid : io_out_0_rvalid;	// @[src/main/AXI4.scala:214:30, :224:45]
  wire        io_in_rlast_0 = ~arSelIdx_s1 | io_out_1_rlast;	// @[src/main/AXI4.scala:214:30, :224:45]
  wire        _io_in_arready_T = stateRead == 2'h0;	// @[src/main/AXI4.scala:190:7, :209:26, src/main/utils/Utils.scala:21:92]
  wire        _io_in_rvalid_T = stateRead == 2'h1;	// @[src/main/AXI4.scala:190:7, :209:26, src/main/utils/Utils.scala:21:92]
  wire        _io_in_arready_T_2 = stateRead == 2'h2;	// @[src/main/AXI4.scala:190:7, :209:26, src/main/utils/Utils.scala:21:92]
  reg  [31:0] in_ars1_addr;	// @[src/main/AXI4.scala:229:32]
  wire        io_in_arready_0 =
    _io_in_arready_T & io_out_1_arready | _io_in_arready_T_2 & _GEN;	// @[src/main/AXI4.scala:224:45, :237:{49,73}, :238:65, src/main/utils/Utils.scala:21:92]
  wire [1:0]  _stateRead_T_13 =
    _io_in_arready_T & io_in_arvalid ? {~arSel_1, io_out_1_arready} : 2'h0;	// @[src/main/AXI4.scala:190:7, :205:41, :219:26, :220:28, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/utils/Utils.scala:21:92]
  always @(posedge clock) begin	// @[src/main/AXI4.scala:190:7]
    if (reset)	// @[src/main/AXI4.scala:190:7]
      stateRead <= 2'h0;	// @[src/main/AXI4.scala:190:7, :209:26]
    else	// @[src/main/AXI4.scala:190:7]
      stateRead <=
        {_stateRead_T_13[1],
         _stateRead_T_13[0] | _io_in_rvalid_T & ~(_GEN_0 & io_in_rlast_0)}
        | (_io_in_arready_T_2 ? {1'h1, io_in_arready_0} : 2'h0)
        | ((&stateRead) ? {~_GEN, 1'h1} : 2'h0);	// @[src/main/AXI4.scala:190:7, :209:26, :219:26, :224:{26,45}, :225:38, :226:37, :237:73, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/utils/Utils.scala:21:92]
    if (io_in_arvalid) begin	// @[src/main/AXI4.scala:192:14]
      arSel_s1_0 <= arSel_0;	// @[src/main/AXI4.scala:200:49, :213:27]
      arSel_s1_1 <= arSel_1;	// @[src/main/AXI4.scala:205:41, :213:27]
      arSelIdx_s1 <= ~arSel_0;	// @[src/main/AXI4.scala:200:49, :214:30, src/main/scala/chisel3/util/Mux.scala:50:70]
      in_ars1_addr <= io_in_araddr;	// @[src/main/AXI4.scala:229:32]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/AXI4.scala:190:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/AXI4.scala:190:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/AXI4.scala:190:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/AXI4.scala:190:7]
    initial begin	// @[src/main/AXI4.scala:190:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/AXI4.scala:190:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/AXI4.scala:190:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/AXI4.scala:190:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/AXI4.scala:190:7]
        end	// @[src/main/AXI4.scala:190:7]
        stateRead = _RANDOM[1'h0][1:0];	// @[src/main/AXI4.scala:190:7, :209:26]
        arSel_s1_0 = _RANDOM[1'h0][2];	// @[src/main/AXI4.scala:190:7, :209:26, :213:27]
        arSel_s1_1 = _RANDOM[1'h0][3];	// @[src/main/AXI4.scala:190:7, :209:26, :213:27]
        arSelIdx_s1 = _RANDOM[1'h0][4];	// @[src/main/AXI4.scala:190:7, :209:26, :214:30]
        in_ars1_addr = {_RANDOM[1'h0][31:5], _RANDOM[1'h1][4:0]};	// @[src/main/AXI4.scala:190:7, :209:26, :229:32]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/AXI4.scala:190:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/AXI4.scala:190:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_arready = io_in_arready_0;	// @[src/main/AXI4.scala:190:7, :237:73]
  assign io_in_rvalid = _io_in_rvalid_T & _GEN_0;	// @[src/main/AXI4.scala:190:7, :224:45, :240:51, src/main/utils/Utils.scala:21:92]
  assign io_in_rdata = arSelIdx_s1 ? io_out_1_rdata : io_out_0_rdata;	// @[src/main/AXI4.scala:190:7, :214:30, :224:45]
  assign io_in_rlast = io_in_rlast_0;	// @[src/main/AXI4.scala:190:7, :224:45]
  assign io_out_0_arvalid = (&stateRead) & arSel_s1_0;	// @[src/main/AXI4.scala:190:7, :209:26, :213:27, :234:62, src/main/utils/Utils.scala:21:92]
  assign io_out_0_araddr = in_ars1_addr;	// @[src/main/AXI4.scala:190:7, :229:32]
  assign io_out_0_rready = arSel_s1_0;	// @[src/main/AXI4.scala:190:7, :213:27]
  assign io_out_1_arvalid = _io_in_arready_T & arSel_1;	// @[src/main/AXI4.scala:190:7, :205:41, :231:53, src/main/utils/Utils.scala:21:92]
  assign io_out_1_araddr = io_in_araddr;	// @[src/main/AXI4.scala:190:7]
  assign io_out_1_arsize = io_in_arsize;	// @[src/main/AXI4.scala:190:7]
  assign io_out_1_arlen = io_in_arlen;	// @[src/main/AXI4.scala:190:7]
  assign io_out_1_arburst = io_in_arburst;	// @[src/main/AXI4.scala:190:7]
  assign io_out_1_rready = arSel_s1_1;	// @[src/main/AXI4.scala:190:7, :213:27]
endmodule

module AXI4CLINT(	// @[src/main/AXI4CLINT.scala:6:7]
  input         clock,	// @[src/main/AXI4CLINT.scala:6:7]
                reset,	// @[src/main/AXI4CLINT.scala:6:7]
  output        io_arready,	// @[src/main/AXI4CLINT.scala:7:14]
  input         io_arvalid,	// @[src/main/AXI4CLINT.scala:7:14]
  input  [31:0] io_araddr,	// @[src/main/AXI4CLINT.scala:7:14]
  input         io_rready,	// @[src/main/AXI4CLINT.scala:7:14]
  output        io_rvalid,	// @[src/main/AXI4CLINT.scala:7:14]
  output [31:0] io_rdata	// @[src/main/AXI4CLINT.scala:7:14]
);

  reg [63:0] cnt;	// @[src/main/AXI4CLINT.scala:9:16]
  reg        state;	// @[src/main/AXI4CLINT.scala:27:22]
  reg        isMtimeReg;	// @[src/main/AXI4CLINT.scala:36:29]
  reg        isMtimehReg;	// @[src/main/AXI4CLINT.scala:37:30]
  always @(posedge clock) begin	// @[src/main/AXI4CLINT.scala:6:7]
    cnt <= cnt + 64'h1;	// @[src/main/AXI4CLINT.scala:9:16, :17:31]
    if (io_arvalid) begin	// @[src/main/AXI4CLINT.scala:7:14]
      isMtimeReg <= io_araddr[15:0] == 16'hBFF8;	// @[src/main/AXI4CLINT.scala:19:31, :20:26, :36:29]
      isMtimehReg <= io_araddr[15:0] == 16'hBFFC;	// @[src/main/AXI4CLINT.scala:19:31, :21:26, :37:30]
    end
    if (reset)	// @[src/main/AXI4CLINT.scala:6:7]
      state <= 1'h0;	// @[src/main/AXI4CLINT.scala:27:22]
    else	// @[src/main/AXI4CLINT.scala:6:7]
      state <= ~state & io_arvalid | state & ~io_rready;	// @[src/main/AXI4CLINT.scala:27:22, :30:29, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/utils/Utils.scala:21:92]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/AXI4CLINT.scala:6:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/AXI4CLINT.scala:6:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/AXI4CLINT.scala:6:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[src/main/AXI4CLINT.scala:6:7]
    initial begin	// @[src/main/AXI4CLINT.scala:6:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/AXI4CLINT.scala:6:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/AXI4CLINT.scala:6:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/AXI4CLINT.scala:6:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/AXI4CLINT.scala:6:7]
        end	// @[src/main/AXI4CLINT.scala:6:7]
        cnt = {_RANDOM[2'h0], _RANDOM[2'h1]};	// @[src/main/AXI4CLINT.scala:6:7, :9:16]
        state = _RANDOM[2'h2][0];	// @[src/main/AXI4CLINT.scala:6:7, :27:22]
        isMtimeReg = _RANDOM[2'h2][1];	// @[src/main/AXI4CLINT.scala:6:7, :27:22, :36:29]
        isMtimehReg = _RANDOM[2'h2][2];	// @[src/main/AXI4CLINT.scala:6:7, :27:22, :37:30]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/AXI4CLINT.scala:6:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/AXI4CLINT.scala:6:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_arready = ~state;	// @[src/main/AXI4CLINT.scala:6:7, :27:22, src/main/utils/Utils.scala:21:92]
  assign io_rvalid = state;	// @[src/main/AXI4CLINT.scala:6:7, :27:22]
  assign io_rdata = {32{isMtimeReg}} & cnt[31:0] | {32{isMtimehReg}} & cnt[63:32];	// @[src/main/AXI4CLINT.scala:6:7, :9:16, :36:29, :37:30, :38:{26,43,48,57,64,82,87}]
endmodule

module NPC(	// @[src/main/NPC.scala:51:7]
  input         clock,	// @[src/main/NPC.scala:51:7]
                reset,	// @[src/main/NPC.scala:51:7]
                io_master_awready,	// @[src/main/NPC.scala:52:14]
  output        io_master_awvalid,	// @[src/main/NPC.scala:52:14]
  output [31:0] io_master_awaddr,	// @[src/main/NPC.scala:52:14]
  output [2:0]  io_master_awsize,	// @[src/main/NPC.scala:52:14]
  output        io_master_wvalid,	// @[src/main/NPC.scala:52:14]
  output [31:0] io_master_wdata,	// @[src/main/NPC.scala:52:14]
  output [3:0]  io_master_wstrb,	// @[src/main/NPC.scala:52:14]
  output        io_master_bready,	// @[src/main/NPC.scala:52:14]
  input         io_master_bvalid,	// @[src/main/NPC.scala:52:14]
                io_master_arready,	// @[src/main/NPC.scala:52:14]
  output        io_master_arvalid,	// @[src/main/NPC.scala:52:14]
  output [31:0] io_master_araddr,	// @[src/main/NPC.scala:52:14]
  output [2:0]  io_master_arsize,	// @[src/main/NPC.scala:52:14]
  output [7:0]  io_master_arlen,	// @[src/main/NPC.scala:52:14]
  output [1:0]  io_master_arburst,	// @[src/main/NPC.scala:52:14]
  output        io_master_rready,	// @[src/main/NPC.scala:52:14]
  input         io_master_rvalid,	// @[src/main/NPC.scala:52:14]
  input  [31:0] io_master_rdata,	// @[src/main/NPC.scala:52:14]
  input         io_master_rlast	// @[src/main/NPC.scala:52:14]
);

  wire        _clint_io_arready;	// @[src/main/NPC.scala:80:21]
  wire        _clint_io_rvalid;	// @[src/main/NPC.scala:80:21]
  wire [31:0] _clint_io_rdata;	// @[src/main/NPC.scala:80:21]
  wire        _xbar2_io_in_arready;	// @[src/main/NPC.scala:79:21]
  wire        _xbar2_io_in_rvalid;	// @[src/main/NPC.scala:79:21]
  wire [31:0] _xbar2_io_in_rdata;	// @[src/main/NPC.scala:79:21]
  wire        _xbar2_io_in_rlast;	// @[src/main/NPC.scala:79:21]
  wire        _xbar2_io_out_0_arvalid;	// @[src/main/NPC.scala:79:21]
  wire [31:0] _xbar2_io_out_0_araddr;	// @[src/main/NPC.scala:79:21]
  wire        _xbar2_io_out_0_rready;	// @[src/main/NPC.scala:79:21]
  wire        _xbar_io_out_arvalid;	// @[src/main/NPC.scala:78:20]
  wire [31:0] _xbar_io_out_araddr;	// @[src/main/NPC.scala:78:20]
  wire [2:0]  _xbar_io_out_arsize;	// @[src/main/NPC.scala:78:20]
  wire [7:0]  _xbar_io_out_arlen;	// @[src/main/NPC.scala:78:20]
  wire [1:0]  _xbar_io_out_arburst;	// @[src/main/NPC.scala:78:20]
  wire        _xbar_io_in_0_arready;	// @[src/main/NPC.scala:78:20]
  wire        _xbar_io_in_0_rvalid;	// @[src/main/NPC.scala:78:20]
  wire [31:0] _xbar_io_in_0_rdata;	// @[src/main/NPC.scala:78:20]
  wire        _xbar_io_in_1_arready;	// @[src/main/NPC.scala:78:20]
  wire        _xbar_io_in_1_rvalid;	// @[src/main/NPC.scala:78:20]
  wire [31:0] _xbar_io_in_1_rdata;	// @[src/main/NPC.scala:78:20]
  wire        _xbar_io_in_1_rlast;	// @[src/main/NPC.scala:78:20]
  wire        _icache_io_core_resp_valid;	// @[src/main/NPC.scala:75:22]
  wire [31:0] _icache_io_core_resp_bits_addr;	// @[src/main/NPC.scala:75:22]
  wire [31:0] _icache_io_core_resp_bits_data;	// @[src/main/NPC.scala:75:22]
  wire        _icache_io_core_req_ready;	// @[src/main/NPC.scala:75:22]
  wire        _icache_io_mem_arvalid;	// @[src/main/NPC.scala:75:22]
  wire [31:0] _icache_io_mem_araddr;	// @[src/main/NPC.scala:75:22]
  wire [7:0]  _icache_io_mem_arlen;	// @[src/main/NPC.scala:75:22]
  wire        _icache_io_mem_rready;	// @[src/main/NPC.scala:75:22]
  wire        _deq_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _deq_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [31:0] _deq_q_io_deq_bits_pc;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [31:0] _deq_q_io_deq_bits_inst;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [31:0] _wbu_io_wb_res;	// @[src/main/NPC.scala:60:19]
  wire        _wbu_io_wb_wen;	// @[src/main/NPC.scala:60:19]
  wire [3:0]  _wbu_io_wb_rd;	// @[src/main/NPC.scala:60:19]
  wire        _wbu_io_out_valid;	// @[src/main/NPC.scala:60:19]
  wire        _lsu_io_in_ready;	// @[src/main/NPC.scala:59:19]
  wire        _lsu_io_out_valid;	// @[src/main/NPC.scala:59:19]
  wire [31:0] _lsu_io_out_bits_res;	// @[src/main/NPC.scala:59:19]
  wire        _lsu_io_out_bits_wen;	// @[src/main/NPC.scala:59:19]
  wire [3:0]  _lsu_io_out_bits_rd;	// @[src/main/NPC.scala:59:19]
  wire        _lsu_io_redirect_valid;	// @[src/main/NPC.scala:59:19]
  wire [31:0] _lsu_io_redirect_dnpc;	// @[src/main/NPC.scala:59:19]
  wire        _lsu_io_mem_arvalid;	// @[src/main/NPC.scala:59:19]
  wire [31:0] _lsu_io_mem_araddr;	// @[src/main/NPC.scala:59:19]
  wire [2:0]  _lsu_io_mem_arsize;	// @[src/main/NPC.scala:59:19]
  wire        _lsu_io_mem_rready;	// @[src/main/NPC.scala:59:19]
  wire [31:0] _lsu_io_fw_res;	// @[src/main/NPC.scala:59:19]
  wire        _lsu_io_fw_wen;	// @[src/main/NPC.scala:59:19]
  wire [3:0]  _lsu_io_fw_rd;	// @[src/main/NPC.scala:59:19]
  wire        _lsu_io_fw_notReady;	// @[src/main/NPC.scala:59:19]
  wire        _exu_io_in_ready;	// @[src/main/NPC.scala:58:19]
  wire        _exu_io_out_valid;	// @[src/main/NPC.scala:58:19]
  wire [31:0] _exu_io_out_bits_res;	// @[src/main/NPC.scala:58:19]
  wire        _exu_io_out_bits_wen;	// @[src/main/NPC.scala:58:19]
  wire [3:0]  _exu_io_out_bits_rd;	// @[src/main/NPC.scala:58:19]
  wire [31:0] _exu_io_out_bits_res2;	// @[src/main/NPC.scala:58:19]
  wire [2:0]  _exu_io_out_bits_decode_funct3;	// @[src/main/NPC.scala:58:19]
  wire        _exu_io_out_bits_decode_isLoad;	// @[src/main/NPC.scala:58:19]
  wire        _exu_io_out_bits_decode_isStore;	// @[src/main/NPC.scala:58:19]
  wire        _exu_io_out_bits_decode_isEcall;	// @[src/main/NPC.scala:58:19]
  wire        _exu_io_out_bits_decode_isMret;	// @[src/main/NPC.scala:58:19]
  wire        _exu_io_out_bits_decode_isCSR;	// @[src/main/NPC.scala:58:19]
  wire        _exu_io_out_bits_decode_illegal;	// @[src/main/NPC.scala:58:19]
  wire        _exu_io_out_bits_decode_csrWen;	// @[src/main/NPC.scala:58:19]
  wire        _exu_io_out_bits_redirect;	// @[src/main/NPC.scala:58:19]
  wire        _exu_io_fence_i;	// @[src/main/NPC.scala:58:19]
  wire [31:0] _exu_io_fw_res;	// @[src/main/NPC.scala:58:19]
  wire        _exu_io_fw_wen;	// @[src/main/NPC.scala:58:19]
  wire [3:0]  _exu_io_fw_rd;	// @[src/main/NPC.scala:58:19]
  wire        _exu_io_fw_notReady;	// @[src/main/NPC.scala:58:19]
  wire        _idu_io_in_ready;	// @[src/main/NPC.scala:57:19]
  wire        _idu_io_out_valid;	// @[src/main/NPC.scala:57:19]
  wire [31:0] _idu_io_out_bits_src1;	// @[src/main/NPC.scala:57:19]
  wire [31:0] _idu_io_out_bits_src2;	// @[src/main/NPC.scala:57:19]
  wire [31:0] _idu_io_out_bits_src3;	// @[src/main/NPC.scala:57:19]
  wire        _idu_io_out_bits_wen;	// @[src/main/NPC.scala:57:19]
  wire [3:0]  _idu_io_out_bits_rd;	// @[src/main/NPC.scala:57:19]
  wire [3:0]  _idu_io_out_bits_decode_aluop;	// @[src/main/NPC.scala:57:19]
  wire [2:0]  _idu_io_out_bits_decode_funct3;	// @[src/main/NPC.scala:57:19]
  wire        _idu_io_out_bits_decode_isLoad;	// @[src/main/NPC.scala:57:19]
  wire        _idu_io_out_bits_decode_isStore;	// @[src/main/NPC.scala:57:19]
  wire        _idu_io_out_bits_decode_isJmp;	// @[src/main/NPC.scala:57:19]
  wire        _idu_io_out_bits_decode_isBranch;	// @[src/main/NPC.scala:57:19]
  wire        _idu_io_out_bits_decode_isEcall;	// @[src/main/NPC.scala:57:19]
  wire        _idu_io_out_bits_decode_isMret;	// @[src/main/NPC.scala:57:19]
  wire        _idu_io_out_bits_decode_isCSR;	// @[src/main/NPC.scala:57:19]
  wire        _idu_io_out_bits_decode_isFencei;	// @[src/main/NPC.scala:57:19]
  wire        _idu_io_out_bits_decode_illegal;	// @[src/main/NPC.scala:57:19]
  wire        _idu_io_out_bits_decode_csrWen;	// @[src/main/NPC.scala:57:19]
  wire        _ifu_io_out_valid;	// @[src/main/NPC.scala:56:19]
  wire [31:0] _ifu_io_out_bits_pc;	// @[src/main/NPC.scala:56:19]
  wire [31:0] _ifu_io_out_bits_inst;	// @[src/main/NPC.scala:56:19]
  wire        _ifu_io_mem_resp_ready;	// @[src/main/NPC.scala:56:19]
  wire [31:0] _ifu_io_mem_req_bits_addr;	// @[src/main/NPC.scala:56:19]
  reg  [31:0] idu_io_in_bits_rpc;	// @[src/main/NPC.scala:45:28]
  reg  [31:0] idu_io_in_bits_rinst;	// @[src/main/NPC.scala:45:28]
  reg         idu_io_in_valid_REG;	// @[src/main/NPC.scala:46:27]
  reg  [31:0] exu_io_in_bits_rsrc1;	// @[src/main/NPC.scala:38:28]
  reg  [31:0] exu_io_in_bits_rsrc2;	// @[src/main/NPC.scala:38:28]
  reg  [31:0] exu_io_in_bits_rsrc3;	// @[src/main/NPC.scala:38:28]
  reg         exu_io_in_bits_rwen;	// @[src/main/NPC.scala:38:28]
  reg  [3:0]  exu_io_in_bits_rrd;	// @[src/main/NPC.scala:38:28]
  reg  [3:0]  exu_io_in_bits_rdecode_aluop;	// @[src/main/NPC.scala:38:28]
  reg  [2:0]  exu_io_in_bits_rdecode_funct3;	// @[src/main/NPC.scala:38:28]
  reg         exu_io_in_bits_rdecode_isLoad;	// @[src/main/NPC.scala:38:28]
  reg         exu_io_in_bits_rdecode_isStore;	// @[src/main/NPC.scala:38:28]
  reg         exu_io_in_bits_rdecode_isJmp;	// @[src/main/NPC.scala:38:28]
  reg         exu_io_in_bits_rdecode_isBranch;	// @[src/main/NPC.scala:38:28]
  reg         exu_io_in_bits_rdecode_isEcall;	// @[src/main/NPC.scala:38:28]
  reg         exu_io_in_bits_rdecode_isMret;	// @[src/main/NPC.scala:38:28]
  reg         exu_io_in_bits_rdecode_isCSR;	// @[src/main/NPC.scala:38:28]
  reg         exu_io_in_bits_rdecode_isFencei;	// @[src/main/NPC.scala:38:28]
  reg         exu_io_in_bits_rdecode_illegal;	// @[src/main/NPC.scala:38:28]
  reg         exu_io_in_bits_rdecode_csrWen;	// @[src/main/NPC.scala:38:28]
  reg         exu_io_in_valid_REG;	// @[src/main/NPC.scala:39:27]
  reg  [31:0] lsu_io_in_bits_rres;	// @[src/main/NPC.scala:38:28]
  reg         lsu_io_in_bits_rwen;	// @[src/main/NPC.scala:38:28]
  reg  [3:0]  lsu_io_in_bits_rrd;	// @[src/main/NPC.scala:38:28]
  reg  [31:0] lsu_io_in_bits_rres2;	// @[src/main/NPC.scala:38:28]
  reg  [2:0]  lsu_io_in_bits_rdecode_funct3;	// @[src/main/NPC.scala:38:28]
  reg         lsu_io_in_bits_rdecode_isLoad;	// @[src/main/NPC.scala:38:28]
  reg         lsu_io_in_bits_rdecode_isStore;	// @[src/main/NPC.scala:38:28]
  reg         lsu_io_in_bits_rdecode_isEcall;	// @[src/main/NPC.scala:38:28]
  reg         lsu_io_in_bits_rdecode_isMret;	// @[src/main/NPC.scala:38:28]
  reg         lsu_io_in_bits_rdecode_isCSR;	// @[src/main/NPC.scala:38:28]
  reg         lsu_io_in_bits_rdecode_illegal;	// @[src/main/NPC.scala:38:28]
  reg         lsu_io_in_bits_rdecode_csrWen;	// @[src/main/NPC.scala:38:28]
  reg         lsu_io_in_bits_rredirect;	// @[src/main/NPC.scala:38:28]
  reg         lsu_io_in_valid_REG;	// @[src/main/NPC.scala:39:27]
  reg  [31:0] wbu_io_in_bits_rres;	// @[src/main/NPC.scala:38:28]
  reg         wbu_io_in_bits_rwen;	// @[src/main/NPC.scala:38:28]
  reg  [3:0]  wbu_io_in_bits_rrd;	// @[src/main/NPC.scala:38:28]
  reg         wbu_io_in_valid_REG;	// @[src/main/NPC.scala:39:27]
  wire        _idu_io_in_valid_T = _deq_q_io_deq_valid & _idu_io_in_ready;	// @[src/main/NPC.scala:45:49, :57:19, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _exu_io_in_valid_T = _idu_io_out_valid & _exu_io_in_ready;	// @[src/main/NPC.scala:38:51, :57:19, :58:19]
  wire        _lsu_io_in_valid_T = _exu_io_out_valid & _lsu_io_in_ready;	// @[src/main/NPC.scala:38:51, :58:19, :59:19]
  always @(posedge clock) begin	// @[src/main/NPC.scala:51:7]
    if (_idu_io_in_valid_T) begin	// @[src/main/NPC.scala:45:49]
      idu_io_in_bits_rpc <= _deq_q_io_deq_bits_pc;	// @[src/main/NPC.scala:45:28, src/main/scala/chisel3/util/Decoupled.scala:362:21]
      idu_io_in_bits_rinst <= _deq_q_io_deq_bits_inst;	// @[src/main/NPC.scala:45:28, src/main/scala/chisel3/util/Decoupled.scala:362:21]
    end
    if (_exu_io_in_valid_T) begin	// @[src/main/NPC.scala:38:51]
      exu_io_in_bits_rsrc1 <= _idu_io_out_bits_src1;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rsrc2 <= _idu_io_out_bits_src2;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rsrc3 <= _idu_io_out_bits_src3;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rwen <= _idu_io_out_bits_wen;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rrd <= _idu_io_out_bits_rd;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rdecode_aluop <= _idu_io_out_bits_decode_aluop;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rdecode_funct3 <= _idu_io_out_bits_decode_funct3;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rdecode_isLoad <= _idu_io_out_bits_decode_isLoad;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rdecode_isStore <= _idu_io_out_bits_decode_isStore;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rdecode_isJmp <= _idu_io_out_bits_decode_isJmp;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rdecode_isBranch <= _idu_io_out_bits_decode_isBranch;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rdecode_isEcall <= _idu_io_out_bits_decode_isEcall;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rdecode_isMret <= _idu_io_out_bits_decode_isMret;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rdecode_isCSR <= _idu_io_out_bits_decode_isCSR;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rdecode_isFencei <= _idu_io_out_bits_decode_isFencei;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rdecode_illegal <= _idu_io_out_bits_decode_illegal;	// @[src/main/NPC.scala:38:28, :57:19]
      exu_io_in_bits_rdecode_csrWen <= _idu_io_out_bits_decode_csrWen;	// @[src/main/NPC.scala:38:28, :57:19]
    end
    if (_lsu_io_in_valid_T) begin	// @[src/main/NPC.scala:38:51]
      lsu_io_in_bits_rres <= _exu_io_out_bits_res;	// @[src/main/NPC.scala:38:28, :58:19]
      lsu_io_in_bits_rwen <= _exu_io_out_bits_wen;	// @[src/main/NPC.scala:38:28, :58:19]
      lsu_io_in_bits_rrd <= _exu_io_out_bits_rd;	// @[src/main/NPC.scala:38:28, :58:19]
      lsu_io_in_bits_rres2 <= _exu_io_out_bits_res2;	// @[src/main/NPC.scala:38:28, :58:19]
      lsu_io_in_bits_rdecode_funct3 <= _exu_io_out_bits_decode_funct3;	// @[src/main/NPC.scala:38:28, :58:19]
      lsu_io_in_bits_rdecode_isLoad <= _exu_io_out_bits_decode_isLoad;	// @[src/main/NPC.scala:38:28, :58:19]
      lsu_io_in_bits_rdecode_isStore <= _exu_io_out_bits_decode_isStore;	// @[src/main/NPC.scala:38:28, :58:19]
      lsu_io_in_bits_rdecode_isEcall <= _exu_io_out_bits_decode_isEcall;	// @[src/main/NPC.scala:38:28, :58:19]
      lsu_io_in_bits_rdecode_isMret <= _exu_io_out_bits_decode_isMret;	// @[src/main/NPC.scala:38:28, :58:19]
      lsu_io_in_bits_rdecode_isCSR <= _exu_io_out_bits_decode_isCSR;	// @[src/main/NPC.scala:38:28, :58:19]
      lsu_io_in_bits_rdecode_illegal <= _exu_io_out_bits_decode_illegal;	// @[src/main/NPC.scala:38:28, :58:19]
      lsu_io_in_bits_rdecode_csrWen <= _exu_io_out_bits_decode_csrWen;	// @[src/main/NPC.scala:38:28, :58:19]
      lsu_io_in_bits_rredirect <= _exu_io_out_bits_redirect;	// @[src/main/NPC.scala:38:28, :58:19]
    end
    if (_lsu_io_out_valid) begin	// @[src/main/NPC.scala:59:19]
      wbu_io_in_bits_rres <= _lsu_io_out_bits_res;	// @[src/main/NPC.scala:38:28, :59:19]
      wbu_io_in_bits_rwen <= _lsu_io_out_bits_wen;	// @[src/main/NPC.scala:38:28, :59:19]
      wbu_io_in_bits_rrd <= _lsu_io_out_bits_rd;	// @[src/main/NPC.scala:38:28, :59:19]
    end
    if (reset) begin	// @[src/main/NPC.scala:51:7]
      idu_io_in_valid_REG <= 1'h0;	// @[src/main/NPC.scala:46:27]
      exu_io_in_valid_REG <= 1'h0;	// @[src/main/NPC.scala:39:27]
      lsu_io_in_valid_REG <= 1'h0;	// @[src/main/NPC.scala:39:27]
      wbu_io_in_valid_REG <= 1'h0;	// @[src/main/NPC.scala:39:27]
    end
    else begin	// @[src/main/NPC.scala:51:7]
      idu_io_in_valid_REG <=
        ~_lsu_io_redirect_valid
        & (_idu_io_in_valid_T | ~(_exu_io_in_ready & _idu_io_out_valid)
           & idu_io_in_valid_REG);	// @[src/main/NPC.scala:45:49, :46:{27,31,53,91}, :57:19, :58:19, :59:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      exu_io_in_valid_REG <=
        ~_lsu_io_redirect_valid
        & (_exu_io_in_valid_T | ~(_lsu_io_in_ready & _exu_io_out_valid)
           & exu_io_in_valid_REG);	// @[src/main/NPC.scala:38:51, :39:{27,31,53,92}, :46:31, :58:19, :59:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      lsu_io_in_valid_REG <=
        ~_lsu_io_redirect_valid
        & (_lsu_io_in_valid_T | ~_lsu_io_out_valid & lsu_io_in_valid_REG);	// @[src/main/NPC.scala:38:51, :39:{27,31,53,92}, :46:31, :59:19]
      wbu_io_in_valid_REG <= _lsu_io_out_valid | ~_wbu_io_out_valid & wbu_io_in_valid_REG;	// @[src/main/NPC.scala:39:{27,53,92}, :59:19, :60:19]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/NPC.scala:51:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/NPC.scala:51:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/NPC.scala:51:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:22];	// @[src/main/NPC.scala:51:7]
    initial begin	// @[src/main/NPC.scala:51:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/NPC.scala:51:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/NPC.scala:51:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/NPC.scala:51:7]
        for (logic [4:0] i = 5'h0; i < 5'h17; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/NPC.scala:51:7]
        end	// @[src/main/NPC.scala:51:7]
        idu_io_in_bits_rpc = _RANDOM[5'h0];	// @[src/main/NPC.scala:45:28, :51:7]
        idu_io_in_bits_rinst = _RANDOM[5'h1];	// @[src/main/NPC.scala:45:28, :51:7]
        idu_io_in_valid_REG = _RANDOM[5'h2][0];	// @[src/main/NPC.scala:46:27, :51:7]
        exu_io_in_bits_rsrc1 = {_RANDOM[5'h2][31:1], _RANDOM[5'h3][0]};	// @[src/main/NPC.scala:38:28, :46:27, :51:7]
        exu_io_in_bits_rsrc2 = {_RANDOM[5'h3][31:1], _RANDOM[5'h4][0]};	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rsrc3 = {_RANDOM[5'h4][31:1], _RANDOM[5'h5][0]};	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rwen = _RANDOM[5'h5][1];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rrd = _RANDOM[5'h5][5:2];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rdecode_aluop = _RANDOM[5'h5][9:6];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rdecode_funct3 = _RANDOM[5'h5][12:10];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rdecode_isLoad = _RANDOM[5'h5][13];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rdecode_isStore = _RANDOM[5'h5][14];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rdecode_isJmp = _RANDOM[5'h5][15];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rdecode_isBranch = _RANDOM[5'h5][16];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rdecode_isEcall = _RANDOM[5'h5][18];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rdecode_isMret = _RANDOM[5'h5][19];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rdecode_isCSR = _RANDOM[5'h5][20];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rdecode_isFencei = _RANDOM[5'h5][21];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rdecode_illegal = _RANDOM[5'h5][22];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_bits_rdecode_csrWen = _RANDOM[5'h5][24];	// @[src/main/NPC.scala:38:28, :51:7]
        exu_io_in_valid_REG = _RANDOM[5'h9][29];	// @[src/main/NPC.scala:39:27, :51:7]
        lsu_io_in_bits_rres = {_RANDOM[5'h9][31:30], _RANDOM[5'hA][29:0]};	// @[src/main/NPC.scala:38:28, :39:27, :51:7]
        lsu_io_in_bits_rwen = _RANDOM[5'hA][30];	// @[src/main/NPC.scala:38:28, :51:7]
        lsu_io_in_bits_rrd = {_RANDOM[5'hA][31], _RANDOM[5'hB][2:0]};	// @[src/main/NPC.scala:38:28, :51:7]
        lsu_io_in_bits_rres2 = {_RANDOM[5'hB][31:3], _RANDOM[5'hC][2:0]};	// @[src/main/NPC.scala:38:28, :51:7]
        lsu_io_in_bits_rdecode_funct3 = _RANDOM[5'hC][9:7];	// @[src/main/NPC.scala:38:28, :51:7]
        lsu_io_in_bits_rdecode_isLoad = _RANDOM[5'hC][10];	// @[src/main/NPC.scala:38:28, :51:7]
        lsu_io_in_bits_rdecode_isStore = _RANDOM[5'hC][11];	// @[src/main/NPC.scala:38:28, :51:7]
        lsu_io_in_bits_rdecode_isEcall = _RANDOM[5'hC][15];	// @[src/main/NPC.scala:38:28, :51:7]
        lsu_io_in_bits_rdecode_isMret = _RANDOM[5'hC][16];	// @[src/main/NPC.scala:38:28, :51:7]
        lsu_io_in_bits_rdecode_isCSR = _RANDOM[5'hC][17];	// @[src/main/NPC.scala:38:28, :51:7]
        lsu_io_in_bits_rdecode_illegal = _RANDOM[5'hC][19];	// @[src/main/NPC.scala:38:28, :51:7]
        lsu_io_in_bits_rdecode_csrWen = _RANDOM[5'hC][21];	// @[src/main/NPC.scala:38:28, :51:7]
        lsu_io_in_bits_rredirect = _RANDOM[5'hC][22];	// @[src/main/NPC.scala:38:28, :51:7]
        lsu_io_in_valid_REG = _RANDOM[5'h10][27];	// @[src/main/NPC.scala:39:27, :51:7]
        wbu_io_in_bits_rres = {_RANDOM[5'h10][31:28], _RANDOM[5'h11][27:0]};	// @[src/main/NPC.scala:38:28, :39:27, :51:7]
        wbu_io_in_bits_rwen = _RANDOM[5'h11][28];	// @[src/main/NPC.scala:38:28, :51:7]
        wbu_io_in_bits_rrd = {_RANDOM[5'h11][31:29], _RANDOM[5'h12][0]};	// @[src/main/NPC.scala:38:28, :51:7]
        wbu_io_in_valid_REG = _RANDOM[5'h16][5];	// @[src/main/NPC.scala:39:27, :51:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/NPC.scala:51:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/NPC.scala:51:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IFU ifu (	// @[src/main/NPC.scala:56:19]
    .clock                 (clock),
    .reset                 (reset),
    .io_out_ready          (_deq_q_io_enq_ready),	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .io_out_valid          (_ifu_io_out_valid),
    .io_out_bits_pc        (_ifu_io_out_bits_pc),
    .io_out_bits_inst      (_ifu_io_out_bits_inst),
    .io_mem_resp_ready     (_ifu_io_mem_resp_ready),
    .io_mem_resp_valid     (_icache_io_core_resp_valid),	// @[src/main/NPC.scala:75:22]
    .io_mem_resp_bits_addr (_icache_io_core_resp_bits_addr),	// @[src/main/NPC.scala:75:22]
    .io_mem_resp_bits_data (_icache_io_core_resp_bits_data),	// @[src/main/NPC.scala:75:22]
    .io_mem_req_ready      (_icache_io_core_req_ready),	// @[src/main/NPC.scala:75:22]
    .io_mem_req_bits_addr  (_ifu_io_mem_req_bits_addr),
    .io_redirect_valid     (_lsu_io_redirect_valid),	// @[src/main/NPC.scala:59:19]
    .io_redirect_dnpc      (_lsu_io_redirect_dnpc)	// @[src/main/NPC.scala:59:19]
  );	// @[src/main/NPC.scala:56:19]
  IDU idu (	// @[src/main/NPC.scala:57:19]
    .clock                       (clock),
    .reset                       (reset),
    .io_in_ready                 (_idu_io_in_ready),
    .io_in_valid                 (idu_io_in_valid_REG),	// @[src/main/NPC.scala:46:27]
    .io_in_bits_pc               (idu_io_in_bits_rpc),	// @[src/main/NPC.scala:45:28]
    .io_in_bits_inst             (idu_io_in_bits_rinst),	// @[src/main/NPC.scala:45:28]
    .io_out_ready                (_exu_io_in_ready),	// @[src/main/NPC.scala:58:19]
    .io_out_valid                (_idu_io_out_valid),
    .io_out_bits_src1            (_idu_io_out_bits_src1),
    .io_out_bits_src2            (_idu_io_out_bits_src2),
    .io_out_bits_src3            (_idu_io_out_bits_src3),
    .io_out_bits_wen             (_idu_io_out_bits_wen),
    .io_out_bits_rd              (_idu_io_out_bits_rd),
    .io_out_bits_decode_aluop    (_idu_io_out_bits_decode_aluop),
    .io_out_bits_decode_funct3   (_idu_io_out_bits_decode_funct3),
    .io_out_bits_decode_isLoad   (_idu_io_out_bits_decode_isLoad),
    .io_out_bits_decode_isStore  (_idu_io_out_bits_decode_isStore),
    .io_out_bits_decode_isJmp    (_idu_io_out_bits_decode_isJmp),
    .io_out_bits_decode_isBranch (_idu_io_out_bits_decode_isBranch),
    .io_out_bits_decode_isEcall  (_idu_io_out_bits_decode_isEcall),
    .io_out_bits_decode_isMret   (_idu_io_out_bits_decode_isMret),
    .io_out_bits_decode_isCSR    (_idu_io_out_bits_decode_isCSR),
    .io_out_bits_decode_isFencei (_idu_io_out_bits_decode_isFencei),
    .io_out_bits_decode_illegal  (_idu_io_out_bits_decode_illegal),
    .io_out_bits_decode_csrWen   (_idu_io_out_bits_decode_csrWen),
    .io_wb_res                   (_wbu_io_wb_res),	// @[src/main/NPC.scala:60:19]
    .io_wb_wen                   (_wbu_io_wb_wen),	// @[src/main/NPC.scala:60:19]
    .io_wb_rd                    (_wbu_io_wb_rd),	// @[src/main/NPC.scala:60:19]
    .io_flush                    (_lsu_io_redirect_valid),	// @[src/main/NPC.scala:59:19]
    .io_exFw_res                 (_exu_io_fw_res),	// @[src/main/NPC.scala:58:19]
    .io_exFw_wen                 (_exu_io_fw_wen),	// @[src/main/NPC.scala:58:19]
    .io_exFw_rd                  (_exu_io_fw_rd),	// @[src/main/NPC.scala:58:19]
    .io_exFw_notReady            (_exu_io_fw_notReady),	// @[src/main/NPC.scala:58:19]
    .io_lsFw_res                 (_lsu_io_fw_res),	// @[src/main/NPC.scala:59:19]
    .io_lsFw_wen                 (_lsu_io_fw_wen),	// @[src/main/NPC.scala:59:19]
    .io_lsFw_rd                  (_lsu_io_fw_rd),	// @[src/main/NPC.scala:59:19]
    .io_lsFw_notReady            (_lsu_io_fw_notReady)	// @[src/main/NPC.scala:59:19]
  );	// @[src/main/NPC.scala:57:19]
  EXU exu (	// @[src/main/NPC.scala:58:19]
    .io_in_ready                (_exu_io_in_ready),
    .io_in_valid                (exu_io_in_valid_REG),	// @[src/main/NPC.scala:39:27]
    .io_in_bits_src1            (exu_io_in_bits_rsrc1),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_src2            (exu_io_in_bits_rsrc2),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_src3            (exu_io_in_bits_rsrc3),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_wen             (exu_io_in_bits_rwen),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_rd              (exu_io_in_bits_rrd),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_aluop    (exu_io_in_bits_rdecode_aluop),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_funct3   (exu_io_in_bits_rdecode_funct3),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_isLoad   (exu_io_in_bits_rdecode_isLoad),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_isStore  (exu_io_in_bits_rdecode_isStore),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_isJmp    (exu_io_in_bits_rdecode_isJmp),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_isBranch (exu_io_in_bits_rdecode_isBranch),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_isEcall  (exu_io_in_bits_rdecode_isEcall),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_isMret   (exu_io_in_bits_rdecode_isMret),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_isCSR    (exu_io_in_bits_rdecode_isCSR),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_isFencei (exu_io_in_bits_rdecode_isFencei),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_illegal  (exu_io_in_bits_rdecode_illegal),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_csrWen   (exu_io_in_bits_rdecode_csrWen),	// @[src/main/NPC.scala:38:28]
    .io_out_ready               (_lsu_io_in_ready),	// @[src/main/NPC.scala:59:19]
    .io_out_valid               (_exu_io_out_valid),
    .io_out_bits_res            (_exu_io_out_bits_res),
    .io_out_bits_wen            (_exu_io_out_bits_wen),
    .io_out_bits_rd             (_exu_io_out_bits_rd),
    .io_out_bits_res2           (_exu_io_out_bits_res2),
    .io_out_bits_decode_funct3  (_exu_io_out_bits_decode_funct3),
    .io_out_bits_decode_isLoad  (_exu_io_out_bits_decode_isLoad),
    .io_out_bits_decode_isStore (_exu_io_out_bits_decode_isStore),
    .io_out_bits_decode_isEcall (_exu_io_out_bits_decode_isEcall),
    .io_out_bits_decode_isMret  (_exu_io_out_bits_decode_isMret),
    .io_out_bits_decode_isCSR   (_exu_io_out_bits_decode_isCSR),
    .io_out_bits_decode_illegal (_exu_io_out_bits_decode_illegal),
    .io_out_bits_decode_csrWen  (_exu_io_out_bits_decode_csrWen),
    .io_out_bits_redirect       (_exu_io_out_bits_redirect),
    .io_fence_i                 (_exu_io_fence_i),
    .io_fw_res                  (_exu_io_fw_res),
    .io_fw_wen                  (_exu_io_fw_wen),
    .io_fw_rd                   (_exu_io_fw_rd),
    .io_fw_notReady             (_exu_io_fw_notReady)
  );	// @[src/main/NPC.scala:58:19]
  LSU lsu (	// @[src/main/NPC.scala:59:19]
    .clock                     (clock),
    .reset                     (reset),
    .io_in_ready               (_lsu_io_in_ready),
    .io_in_valid               (lsu_io_in_valid_REG),	// @[src/main/NPC.scala:39:27]
    .io_in_bits_res            (lsu_io_in_bits_rres),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_wen            (lsu_io_in_bits_rwen),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_rd             (lsu_io_in_bits_rrd),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_res2           (lsu_io_in_bits_rres2),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_funct3  (lsu_io_in_bits_rdecode_funct3),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_isLoad  (lsu_io_in_bits_rdecode_isLoad),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_isStore (lsu_io_in_bits_rdecode_isStore),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_isEcall (lsu_io_in_bits_rdecode_isEcall),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_isMret  (lsu_io_in_bits_rdecode_isMret),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_isCSR   (lsu_io_in_bits_rdecode_isCSR),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_illegal (lsu_io_in_bits_rdecode_illegal),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_decode_csrWen  (lsu_io_in_bits_rdecode_csrWen),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_redirect       (lsu_io_in_bits_rredirect),	// @[src/main/NPC.scala:38:28]
    .io_out_valid              (_lsu_io_out_valid),
    .io_out_bits_res           (_lsu_io_out_bits_res),
    .io_out_bits_wen           (_lsu_io_out_bits_wen),
    .io_out_bits_rd            (_lsu_io_out_bits_rd),
    .io_redirect_valid         (_lsu_io_redirect_valid),
    .io_redirect_dnpc          (_lsu_io_redirect_dnpc),
    .io_mem_awready           (io_master_awready),
    .io_mem_awvalid           (io_master_awvalid),
    .io_mem_awaddr       (io_master_awaddr),
    .io_mem_awsize       (io_master_awsize),
    .io_mem_wvalid            (io_master_wvalid),
    .io_mem_wdata        (io_master_wdata),
    .io_mem_wstrb        (io_master_wstrb),
    .io_mem_bready            (io_master_bready),
    .io_mem_bvalid            (io_master_bvalid),
    .io_mem_arready           (_xbar_io_in_0_arready),	// @[src/main/NPC.scala:78:20]
    .io_mem_arvalid           (_lsu_io_mem_arvalid),
    .io_mem_araddr       (_lsu_io_mem_araddr),
    .io_mem_arsize       (_lsu_io_mem_arsize),
    .io_mem_rready            (_lsu_io_mem_rready),
    .io_mem_rvalid            (_xbar_io_in_0_rvalid),	// @[src/main/NPC.scala:78:20]
    .io_mem_rdata        (_xbar_io_in_0_rdata),	// @[src/main/NPC.scala:78:20]
    .io_fw_res                 (_lsu_io_fw_res),
    .io_fw_wen                 (_lsu_io_fw_wen),
    .io_fw_rd                  (_lsu_io_fw_rd),
    .io_fw_notReady            (_lsu_io_fw_notReady)
  );	// @[src/main/NPC.scala:59:19]
  WBU wbu (	// @[src/main/NPC.scala:60:19]
    .io_in_valid    (wbu_io_in_valid_REG),	// @[src/main/NPC.scala:39:27]
    .io_in_bits_res (wbu_io_in_bits_rres),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_wen (wbu_io_in_bits_rwen),	// @[src/main/NPC.scala:38:28]
    .io_in_bits_rd  (wbu_io_in_bits_rrd),	// @[src/main/NPC.scala:38:28]
    .io_wb_res      (_wbu_io_wb_res),
    .io_wb_wen      (_wbu_io_wb_wen),
    .io_wb_rd       (_wbu_io_wb_rd),
    .io_out_valid   (_wbu_io_out_valid)
  );	// @[src/main/NPC.scala:60:19]
  Queue1_IF2ID deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_deq_q_io_enq_ready),
    .io_enq_valid     (_ifu_io_out_valid),	// @[src/main/NPC.scala:56:19]
    .io_enq_bits_pc   (_ifu_io_out_bits_pc),	// @[src/main/NPC.scala:56:19]
    .io_enq_bits_inst (_ifu_io_out_bits_inst),	// @[src/main/NPC.scala:56:19]
    .io_deq_ready     (_idu_io_in_ready),	// @[src/main/NPC.scala:57:19]
    .io_deq_valid     (_deq_q_io_deq_valid),
    .io_deq_bits_pc   (_deq_q_io_deq_bits_pc),
    .io_deq_bits_inst (_deq_q_io_deq_bits_inst),
    .io_flush         (_lsu_io_redirect_valid)	// @[src/main/NPC.scala:59:19]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Cache icache (	// @[src/main/NPC.scala:75:22]
    .clock                  (clock),
    .reset                  (reset),
    .io_core_resp_ready     (_ifu_io_mem_resp_ready),	// @[src/main/NPC.scala:56:19]
    .io_core_resp_valid     (_icache_io_core_resp_valid),
    .io_core_resp_bits_addr (_icache_io_core_resp_bits_addr),
    .io_core_resp_bits_data (_icache_io_core_resp_bits_data),
    .io_core_req_ready      (_icache_io_core_req_ready),
    .io_core_req_bits_addr  (_ifu_io_mem_req_bits_addr),	// @[src/main/NPC.scala:56:19]
    .io_mem_arready        (_xbar_io_in_1_arready),	// @[src/main/NPC.scala:78:20]
    .io_mem_arvalid        (_icache_io_mem_arvalid),
    .io_mem_araddr    (_icache_io_mem_araddr),
    .io_mem_arlen     (_icache_io_mem_arlen),
    .io_mem_rready         (_icache_io_mem_rready),
    .io_mem_rvalid         (_xbar_io_in_1_rvalid),	// @[src/main/NPC.scala:78:20]
    .io_mem_rdata     (_xbar_io_in_1_rdata),	// @[src/main/NPC.scala:78:20]
    .io_mem_rlast     (_xbar_io_in_1_rlast),	// @[src/main/NPC.scala:78:20]
    .io_fence_i             (_exu_io_fence_i),	// @[src/main/NPC.scala:58:19]
    .io_flush               (_lsu_io_redirect_valid)	// @[src/main/NPC.scala:59:19]
  );	// @[src/main/NPC.scala:75:22]
  AXI4CrossbarNto1 xbar (	// @[src/main/NPC.scala:78:20]
    .clock                (clock),
    .reset                (reset),
    .io_out_arready      (_xbar2_io_in_arready),	// @[src/main/NPC.scala:79:21]
    .io_out_arvalid      (_xbar_io_out_arvalid),
    .io_out_araddr  (_xbar_io_out_araddr),
    .io_out_arsize  (_xbar_io_out_arsize),
    .io_out_arlen   (_xbar_io_out_arlen),
    .io_out_arburst (_xbar_io_out_arburst),
    .io_out_rvalid       (_xbar2_io_in_rvalid),	// @[src/main/NPC.scala:79:21]
    .io_out_rdata   (_xbar2_io_in_rdata),	// @[src/main/NPC.scala:79:21]
    .io_out_rlast   (_xbar2_io_in_rlast),	// @[src/main/NPC.scala:79:21]
    .io_in_0_arready     (_xbar_io_in_0_arready),
    .io_in_0_arvalid     (_lsu_io_mem_arvalid),	// @[src/main/NPC.scala:59:19]
    .io_in_0_araddr (_lsu_io_mem_araddr),	// @[src/main/NPC.scala:59:19]
    .io_in_0_arsize (_lsu_io_mem_arsize),	// @[src/main/NPC.scala:59:19]
    .io_in_0_rready      (_lsu_io_mem_rready),	// @[src/main/NPC.scala:59:19]
    .io_in_0_rvalid      (_xbar_io_in_0_rvalid),
    .io_in_0_rdata  (_xbar_io_in_0_rdata),
    .io_in_1_arready     (_xbar_io_in_1_arready),
    .io_in_1_arvalid     (_icache_io_mem_arvalid),	// @[src/main/NPC.scala:75:22]
    .io_in_1_araddr (_icache_io_mem_araddr),	// @[src/main/NPC.scala:75:22]
    .io_in_1_arlen  (_icache_io_mem_arlen),	// @[src/main/NPC.scala:75:22]
    .io_in_1_rready      (_icache_io_mem_rready),	// @[src/main/NPC.scala:75:22]
    .io_in_1_rvalid      (_xbar_io_in_1_rvalid),
    .io_in_1_rdata  (_xbar_io_in_1_rdata),
    .io_in_1_rlast  (_xbar_io_in_1_rlast)
  );	// @[src/main/NPC.scala:78:20]
  AXI4Crossbar1toN xbar2 (	// @[src/main/NPC.scala:79:21]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_arready         (_xbar2_io_in_arready),
    .io_in_arvalid         (_xbar_io_out_arvalid),	// @[src/main/NPC.scala:78:20]
    .io_in_araddr     (_xbar_io_out_araddr),	// @[src/main/NPC.scala:78:20]
    .io_in_arsize     (_xbar_io_out_arsize),	// @[src/main/NPC.scala:78:20]
    .io_in_arlen      (_xbar_io_out_arlen),	// @[src/main/NPC.scala:78:20]
    .io_in_arburst    (_xbar_io_out_arburst),	// @[src/main/NPC.scala:78:20]
    .io_in_rvalid          (_xbar2_io_in_rvalid),
    .io_in_rdata      (_xbar2_io_in_rdata),
    .io_in_rlast      (_xbar2_io_in_rlast),
    .io_out_0_arready      (_clint_io_arready),	// @[src/main/NPC.scala:80:21]
    .io_out_0_arvalid      (_xbar2_io_out_0_arvalid),
    .io_out_0_araddr  (_xbar2_io_out_0_araddr),
    .io_out_0_rready       (_xbar2_io_out_0_rready),
    .io_out_0_rvalid       (_clint_io_rvalid),	// @[src/main/NPC.scala:80:21]
    .io_out_0_rdata   (_clint_io_rdata),	// @[src/main/NPC.scala:80:21]
    .io_out_1_arready      (io_master_arready),
    .io_out_1_arvalid      (io_master_arvalid),
    .io_out_1_araddr  (io_master_araddr),
    .io_out_1_arsize  (io_master_arsize),
    .io_out_1_arlen   (io_master_arlen),
    .io_out_1_arburst (io_master_arburst),
    .io_out_1_rready       (io_master_rready),
    .io_out_1_rvalid       (io_master_rvalid),
    .io_out_1_rdata   (io_master_rdata),
    .io_out_1_rlast   (io_master_rlast)
  );	// @[src/main/NPC.scala:79:21]
  AXI4CLINT clint (	// @[src/main/NPC.scala:80:21]
    .clock           (clock),
    .reset           (reset),
    .io_arready     (_clint_io_arready),
    .io_arvalid     (_xbar2_io_out_0_arvalid),	// @[src/main/NPC.scala:79:21]
    .io_araddr (_xbar2_io_out_0_araddr),	// @[src/main/NPC.scala:79:21]
    .io_rready      (_xbar2_io_out_0_rready),	// @[src/main/NPC.scala:79:21]
    .io_rvalid      (_clint_io_rvalid),
    .io_rdata  (_clint_io_rdata)
  );	// @[src/main/NPC.scala:80:21]
endmodule

module Top(	// @[src/main/NPC.scala:101:7]
  input         clock,	// @[src/main/NPC.scala:101:7]
                reset,	// @[src/main/NPC.scala:101:7]
                io_master_awready,	// @[src/main/NPC.scala:102:14]
  output        io_master_awvalid,	// @[src/main/NPC.scala:102:14]
  output [31:0] io_master_awaddr,	// @[src/main/NPC.scala:102:14]
  output [2:0]  io_master_awsize,	// @[src/main/NPC.scala:102:14]
  output [3:0]  io_master_awid,	// @[src/main/NPC.scala:102:14]
  output [7:0]  io_master_awlen,	// @[src/main/NPC.scala:102:14]
  output [1:0]  io_master_awburst,	// @[src/main/NPC.scala:102:14]
  input         io_master_wready,	// @[src/main/NPC.scala:102:14]
  output        io_master_wvalid,	// @[src/main/NPC.scala:102:14]
  output [31:0] io_master_wdata,	// @[src/main/NPC.scala:102:14]
  output [3:0]  io_master_wstrb,	// @[src/main/NPC.scala:102:14]
  output        io_master_wlast,	// @[src/main/NPC.scala:102:14]
                io_master_bready,	// @[src/main/NPC.scala:102:14]
  input         io_master_bvalid,	// @[src/main/NPC.scala:102:14]
  input  [1:0]  io_master_bresp,	// @[src/main/NPC.scala:102:14]
  input  [3:0]  io_master_bid,	// @[src/main/NPC.scala:102:14]
  input         io_master_arready,	// @[src/main/NPC.scala:102:14]
  output        io_master_arvalid,	// @[src/main/NPC.scala:102:14]
  output [31:0] io_master_araddr,	// @[src/main/NPC.scala:102:14]
  output [2:0]  io_master_arsize,	// @[src/main/NPC.scala:102:14]
  output [3:0]  io_master_arid,	// @[src/main/NPC.scala:102:14]
  output [7:0]  io_master_arlen,	// @[src/main/NPC.scala:102:14]
  output [1:0]  io_master_arburst,	// @[src/main/NPC.scala:102:14]
  output        io_master_rready,	// @[src/main/NPC.scala:102:14]
  input         io_master_rvalid,	// @[src/main/NPC.scala:102:14]
  input  [1:0]  io_master_rresp,	// @[src/main/NPC.scala:102:14]
  input  [31:0] io_master_rdata,	// @[src/main/NPC.scala:102:14]
  input         io_master_rlast,	// @[src/main/NPC.scala:102:14]
  input  [3:0]  io_master_rid,	// @[src/main/NPC.scala:102:14]
  input         io_interrupt,	// @[src/main/NPC.scala:102:14]
  output        io_slave_awready,	// @[src/main/NPC.scala:102:14]
  input         io_slave_awvalid,	// @[src/main/NPC.scala:102:14]
  input  [31:0] io_slave_awaddr,	// @[src/main/NPC.scala:102:14]
  input  [2:0]  io_slave_awsize,	// @[src/main/NPC.scala:102:14]
  input  [3:0]  io_slave_awid,	// @[src/main/NPC.scala:102:14]
  input  [7:0]  io_slave_awlen,	// @[src/main/NPC.scala:102:14]
  input  [1:0]  io_slave_awburst,	// @[src/main/NPC.scala:102:14]
  output        io_slave_wready,	// @[src/main/NPC.scala:102:14]
  input         io_slave_wvalid,	// @[src/main/NPC.scala:102:14]
  input  [31:0] io_slave_wdata,	// @[src/main/NPC.scala:102:14]
  input  [3:0]  io_slave_wstrb,	// @[src/main/NPC.scala:102:14]
  input         io_slave_wlast,	// @[src/main/NPC.scala:102:14]
                io_slave_bready,	// @[src/main/NPC.scala:102:14]
  output        io_slave_bvalid,	// @[src/main/NPC.scala:102:14]
  output [1:0]  io_slave_bresp,	// @[src/main/NPC.scala:102:14]
  output [3:0]  io_slave_bid,	// @[src/main/NPC.scala:102:14]
  output        io_slave_arready,	// @[src/main/NPC.scala:102:14]
  input         io_slave_arvalid,	// @[src/main/NPC.scala:102:14]
  input  [31:0] io_slave_araddr,	// @[src/main/NPC.scala:102:14]
  input  [2:0]  io_slave_arsize,	// @[src/main/NPC.scala:102:14]
  input  [3:0]  io_slave_arid,	// @[src/main/NPC.scala:102:14]
  input  [7:0]  io_slave_arlen,	// @[src/main/NPC.scala:102:14]
  input  [1:0]  io_slave_arburst,	// @[src/main/NPC.scala:102:14]
  input         io_slave_rready,	// @[src/main/NPC.scala:102:14]
  output        io_slave_rvalid,	// @[src/main/NPC.scala:102:14]
  output [1:0]  io_slave_rresp,	// @[src/main/NPC.scala:102:14]
  output [31:0] io_slave_rdata,	// @[src/main/NPC.scala:102:14]
  output        io_slave_rlast,	// @[src/main/NPC.scala:102:14]
  output [3:0]  io_slave_rid	// @[src/main/NPC.scala:102:14]
);

  wire _npc_io_master_bready;	// @[src/main/NPC.scala:108:19]
  wire _npc_io_master_rready;	// @[src/main/NPC.scala:108:19]
  `ifndef SYNTHESIS	// @[src/main/NPC.scala:117:11]
    always @(posedge clock) begin	// @[src/main/NPC.scala:117:11]
      if (~reset & _npc_io_master_rready & io_master_rvalid
          & (|io_master_rresp)) begin	// @[src/main/NPC.scala:108:19, :117:{11,35,64}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/NPC.scala:117:11]
          $error("Assertion failed\n    at NPC.scala:117 assert(!(npc.io.master.r.fire && npc.io.master.r.bits.resp =/= AXI4Parameters.RESP_OKAY))\n");	// @[src/main/NPC.scala:117:11]
        if (`STOP_COND_)	// @[src/main/NPC.scala:117:11]
          $fatal;	// @[src/main/NPC.scala:117:11]
      end
      if (~reset & _npc_io_master_bready & io_master_bvalid
          & (|io_master_bresp)) begin	// @[src/main/NPC.scala:108:19, :117:11, :118:{11,35,64}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[src/main/NPC.scala:118:11]
          $error("Assertion failed\n    at NPC.scala:118 assert(!(npc.io.master.b.fire && npc.io.master.b.bits.resp =/= AXI4Parameters.RESP_OKAY))\n");	// @[src/main/NPC.scala:118:11]
        if (`STOP_COND_)	// @[src/main/NPC.scala:118:11]
          $fatal;	// @[src/main/NPC.scala:118:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  NPC npc (	// @[src/main/NPC.scala:108:19]
    .clock                   (clock),
    .reset                   (reset),
    .io_master_awready      (io_master_awready),
    .io_master_awvalid      (io_master_awvalid),
    .io_master_awaddr  (io_master_awaddr),
    .io_master_awsize  (io_master_awsize),
    .io_master_wvalid       (io_master_wvalid),
    .io_master_wdata   (io_master_wdata),
    .io_master_wstrb   (io_master_wstrb),
    .io_master_bready       (_npc_io_master_bready),
    .io_master_bvalid       (io_master_bvalid),
    .io_master_arready      (io_master_arready),
    .io_master_arvalid      (io_master_arvalid),
    .io_master_araddr  (io_master_araddr),
    .io_master_arsize  (io_master_arsize),
    .io_master_arlen   (io_master_arlen),
    .io_master_arburst (io_master_arburst),
    .io_master_rready       (_npc_io_master_rready),
    .io_master_rvalid       (io_master_rvalid),
    .io_master_rdata   (io_master_rdata),
    .io_master_rlast   (io_master_rlast)
  );	// @[src/main/NPC.scala:108:19]
  assign io_master_awid = 4'h0;	// @[src/main/NPC.scala:101:7]
  assign io_master_awlen = 8'h0;	// @[src/main/NPC.scala:101:7]
  assign io_master_awburst = 2'h0;	// @[src/main/NPC.scala:101:7]
  assign io_master_wlast = 1'h1;	// @[src/main/NPC.scala:101:7]
  assign io_master_bready = _npc_io_master_bready;	// @[src/main/NPC.scala:101:7, :108:19]
  assign io_master_arid = 4'h0;	// @[src/main/NPC.scala:101:7]
  assign io_master_rready = _npc_io_master_rready;	// @[src/main/NPC.scala:101:7, :108:19]
  assign io_slave_awready = 1'h0;	// @[src/main/NPC.scala:101:7]
  assign io_slave_wready = 1'h0;	// @[src/main/NPC.scala:101:7]
  assign io_slave_bvalid = 1'h0;	// @[src/main/NPC.scala:101:7]
  assign io_slave_bresp = 2'h0;	// @[src/main/NPC.scala:101:7]
  assign io_slave_bid = 4'h0;	// @[src/main/NPC.scala:101:7]
  assign io_slave_arready = 1'h0;	// @[src/main/NPC.scala:101:7]
  assign io_slave_rvalid = 1'h0;	// @[src/main/NPC.scala:101:7]
  assign io_slave_rresp = 2'h0;	// @[src/main/NPC.scala:101:7]
  assign io_slave_rdata = 32'h0;	// @[src/main/NPC.scala:101:7]
  assign io_slave_rlast = 1'h0;	// @[src/main/NPC.scala:101:7]
  assign io_slave_rid = 4'h0;	// @[src/main/NPC.scala:101:7]
endmodule

