Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Feb 17 11:01:54 2023
| Host         : NicoleYu running 64-bit major release  (build 9200)
| Command      : report_methodology -file main3_final_methodology_drc_routed.rpt -pb main3_final_methodology_drc_routed.pb -rpx main3_final_methodology_drc_routed.rpx
| Design       : main3_final
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 75
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 16         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 28         |
| TIMING-18 | Warning          | Missing input or output delay | 3          |
| TIMING-20 | Warning          | Non-clocked latch             | 28         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin NX_STATE_reg__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin four_digits_unit/digit_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin four_digits_unit/digit_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin state_transferBCD.counter_min_reg[0]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin state_transferBCD.counter_min_reg[1]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin state_transferBCD.counter_min_reg[2]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin state_transferBCD.counter_min_reg[3]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin state_transferBCD.counter_min_reg[4]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin state_transferBCD.counter_min_reg[5]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin state_transferBCD.counter_sec_reg[0]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin state_transferBCD.counter_sec_reg[1]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin state_transferBCD.counter_sec_reg[2]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin state_transferBCD.counter_sec_reg[3]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin state_transferBCD.counter_sec_reg[4]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin state_transferBCD.counter_sec_reg[5]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin state_transferBCD.pause_reg__0/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell NX_STATE_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) NX_STATE_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell NX_STATE_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) NX_STATE_reg_C/CLR, NX_STATE_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_min_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_min_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_min_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_min_reg[0]_C/CLR
state_transferBCD.counter_min_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_min_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_min_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_min_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_min_reg[1]_C/CLR
state_transferBCD.counter_min_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_min_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_min_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_min_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_min_reg[2]_C/CLR
state_transferBCD.counter_min_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_min_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_min_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_min_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_min_reg[3]_C/CLR
state_transferBCD.counter_min_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_min_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_min_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_min_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_min_reg[4]_C/CLR
state_transferBCD.counter_min_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_min_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_min_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_min_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_min_reg[5]_C/CLR
state_transferBCD.counter_min_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_sec_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_sec_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_sec_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_sec_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_sec_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_sec_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_sec_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_sec_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_sec_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_sec_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_sec_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_sec_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_sec_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_sec_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_sec_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_sec_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_sec_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_sec_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_sec_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_sec_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_sec_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_sec_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.counter_sec_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.counter_sec_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.pause_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.pause_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell state_transferBCD.pause_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) state_transferBCD.pause_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btnD relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btnU relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch NX_STATE_reg_LDC cannot be properly analyzed as its control pin NX_STATE_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch state_transferBCD.counter_min_reg[0]_LDC cannot be properly analyzed as its control pin state_transferBCD.counter_min_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch state_transferBCD.counter_min_reg[1]_LDC cannot be properly analyzed as its control pin state_transferBCD.counter_min_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch state_transferBCD.counter_min_reg[2]_LDC cannot be properly analyzed as its control pin state_transferBCD.counter_min_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch state_transferBCD.counter_min_reg[3]_LDC cannot be properly analyzed as its control pin state_transferBCD.counter_min_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch state_transferBCD.counter_min_reg[4]_LDC cannot be properly analyzed as its control pin state_transferBCD.counter_min_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch state_transferBCD.counter_min_reg[5]_LDC cannot be properly analyzed as its control pin state_transferBCD.counter_min_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch state_transferBCD.counter_sec_reg[0]_LDC cannot be properly analyzed as its control pin state_transferBCD.counter_sec_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch state_transferBCD.counter_sec_reg[1]_LDC cannot be properly analyzed as its control pin state_transferBCD.counter_sec_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch state_transferBCD.counter_sec_reg[2]_LDC cannot be properly analyzed as its control pin state_transferBCD.counter_sec_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch state_transferBCD.counter_sec_reg[3]_LDC cannot be properly analyzed as its control pin state_transferBCD.counter_sec_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch state_transferBCD.counter_sec_reg[4]_LDC cannot be properly analyzed as its control pin state_transferBCD.counter_sec_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch state_transferBCD.counter_sec_reg[5]_LDC cannot be properly analyzed as its control pin state_transferBCD.counter_sec_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch state_transferBCD.pause_reg_LDC cannot be properly analyzed as its control pin state_transferBCD.pause_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch sw_reg[0] cannot be properly analyzed as its control pin sw_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch sw_reg[10] cannot be properly analyzed as its control pin sw_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch sw_reg[11] cannot be properly analyzed as its control pin sw_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch sw_reg[12] cannot be properly analyzed as its control pin sw_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch sw_reg[13] cannot be properly analyzed as its control pin sw_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch sw_reg[14] cannot be properly analyzed as its control pin sw_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch sw_reg[1] cannot be properly analyzed as its control pin sw_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch sw_reg[2] cannot be properly analyzed as its control pin sw_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch sw_reg[3] cannot be properly analyzed as its control pin sw_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch sw_reg[4] cannot be properly analyzed as its control pin sw_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch sw_reg[5] cannot be properly analyzed as its control pin sw_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch sw_reg[6] cannot be properly analyzed as its control pin sw_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch sw_reg[8] cannot be properly analyzed as its control pin sw_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch sw_reg[9] cannot be properly analyzed as its control pin sw_reg[9]/G is not reached by a timing clock
Related violations: <none>


