

================================================================
== Vitis HLS Report for 'timer'
================================================================
* Date:           Tue May 30 22:59:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        timer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.33>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Downloads/timer/timer-vitishls-files/timer.cpp:7]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [Downloads/timer/timer-vitishls-files/timer.cpp:7]   --->   Operation 3 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %n"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_r"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%start_r_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %start_r" [Downloads/timer/timer-vitishls-files/timer.cpp:7]   --->   Operation 10 'read' 'start_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %n" [Downloads/timer/timer-vitishls-files/timer.cpp:7]   --->   Operation 11 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_load = load i1 %state" [Downloads/timer/timer-vitishls-files/timer.cpp:22]   --->   Operation 12 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%timer_variable_load = load i64 %timer_variable" [Downloads/timer/timer-vitishls-files/timer.cpp:37]   --->   Operation 13 'load' 'timer_variable_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1496 = zext i16 %n_read"   --->   Operation 14 'zext' 'zext_ln1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.07ns)   --->   "%ret_V = add i17 %zext_ln1496, i17 131071"   --->   Operation 15 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1019 = sext i17 %ret_V"   --->   Operation 16 'sext' 'sext_ln1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.77ns)   --->   "%end_local = icmp_eq  i64 %timer_variable_load, i64 %sext_ln1019"   --->   Operation 17 'icmp' 'end_local' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (3.52ns)   --->   "%next_timer_variable = add i64 %timer_variable_load, i64 1" [Downloads/timer/timer-vitishls-files/timer.cpp:42]   --->   Operation 18 'add' 'next_timer_variable' <Predicate = (!end_local & state_load)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node next_state_1)   --->   "%next_state = xor i1 %end_local, i1 1" [Downloads/timer/timer-vitishls-files/timer.cpp:37]   --->   Operation 19 'xor' 'next_state' <Predicate = (state_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node next_timer_variable_2)   --->   "%next_timer_variable_1 = select i1 %end_local, i64 0, i64 %next_timer_variable" [Downloads/timer/timer-vitishls-files/timer.cpp:37]   --->   Operation 20 'select' 'next_timer_variable_1' <Predicate = (state_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.99ns) (out node of the LUT)   --->   "%next_state_1 = select i1 %state_load, i1 %next_state, i1 %start_r_read" [Downloads/timer/timer-vitishls-files/timer.cpp:22]   --->   Operation 21 'select' 'next_state_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.48ns) (out node of the LUT)   --->   "%next_timer_variable_2 = select i1 %state_load, i64 %next_timer_variable_1, i64 0" [Downloads/timer/timer-vitishls-files/timer.cpp:22]   --->   Operation 22 'select' 'next_timer_variable_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns)   --->   "%end_local_1 = and i1 %end_local, i1 %state_load" [Downloads/timer/timer-vitishls-files/timer.cpp:22]   --->   Operation 23 'and' 'end_local_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln51 = store i1 %next_state_1, i1 %state" [Downloads/timer/timer-vitishls-files/timer.cpp:51]   --->   Operation 24 'store' 'store_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln52 = store i64 %next_timer_variable_2, i64 %timer_variable" [Downloads/timer/timer-vitishls-files/timer.cpp:52]   --->   Operation 25 'store' 'store_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %end_r, i1 %end_local_1" [Downloads/timer/timer-vitishls-files/timer.cpp:53]   --->   Operation 26 'write' 'write_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [Downloads/timer/timer-vitishls-files/timer.cpp:56]   --->   Operation 27 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.33ns
The critical path consists of the following:
	wire read operation ('n_read', Downloads/timer/timer-vitishls-files/timer.cpp:7) on port 'n' (Downloads/timer/timer-vitishls-files/timer.cpp:7) [15]  (0 ns)
	'add' operation ('ret.V') [19]  (2.08 ns)
	'icmp' operation ('end_local') [21]  (2.78 ns)
	'select' operation ('next_timer_variable', Downloads/timer/timer-vitishls-files/timer.cpp:37) [24]  (0 ns)
	'select' operation ('next_timer_variable', Downloads/timer/timer-vitishls-files/timer.cpp:22) [26]  (1.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
