===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.0428 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.4988 ( 10.9%)    3.4988 ( 12.5%)  FIR Parser
    8.0550 ( 25.2%)    5.8955 ( 21.0%)  'firrtl.circuit' Pipeline
    1.2678 (  4.0%)    0.6349 (  2.3%)    'firrtl.module' Pipeline
    1.0983 (  3.4%)    0.5518 (  2.0%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1659 (  0.5%)    0.0864 (  0.3%)      LowerCHIRRTLPass
    0.1545 (  0.5%)    0.1545 (  0.6%)    InferWidths
    0.4985 (  1.6%)    0.4985 (  1.8%)    InferResets
    0.0539 (  0.2%)    0.0539 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1198 (  0.4%)    0.1198 (  0.4%)    WireDFT
    0.0506 (  0.2%)    0.0506 (  0.2%)    PrefixModules
    0.3773 (  1.2%)    0.3773 (  1.3%)    LowerFIRRTLTypes
    2.2886 (  7.2%)    1.1450 (  4.1%)    'firrtl.module' Pipeline
    0.5511 (  1.7%)    0.2876 (  1.0%)      ExpandWhens
    0.0201 (  0.1%)    0.0117 (  0.0%)      RemoveResets
    1.5051 (  4.7%)    0.7667 (  2.7%)      Canonicalizer
    0.2060 (  0.6%)    0.1051 (  0.4%)      InferReadWrite
    0.3166 (  1.0%)    0.3166 (  1.1%)    Inliner
    1.7048 (  5.3%)    1.7048 (  6.1%)    IMConstProp
    0.0478 (  0.1%)    0.0478 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.7662 (  2.4%)    0.3832 (  1.4%)    'firrtl.module' Pipeline
    0.7641 (  2.4%)    0.3820 (  1.4%)      Canonicalizer
    0.2747 (  0.9%)    0.2747 (  1.0%)    RemoveUnusedPorts
    0.0483 (  0.2%)    0.0483 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2301 (  0.7%)    0.2301 (  0.8%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.4195 (  4.4%)    1.4195 (  5.1%)  LowerFIRRTLToHW
    0.0471 (  0.1%)    0.0471 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.2793 (  0.9%)    0.2793 (  1.0%)  HWMemSimImpl
    3.5231 ( 11.0%)    1.7630 (  6.3%)  'hw.module' Pipeline
    0.7967 (  2.5%)    0.4022 (  1.4%)    CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    2.0710 (  6.5%)    1.0402 (  3.7%)    Canonicalizer
    0.2321 (  0.7%)    0.1175 (  0.4%)    HWCleanup
    0.0146 (  0.0%)    0.0086 (  0.0%)    HWLegalizeModules
    0.3993 (  1.2%)    0.2045 (  0.7%)    PrettifyVerilog
   15.1809 ( 47.5%)   15.1809 ( 54.1%)  ExportVerilog
    0.0031 (  0.0%)    0.0031 (  0.0%)  Rest
   31.9624 (100.0%)   28.0428 (100.0%)  Total

{
  totalTime: 28.08,
  maxMemory: 791842816
}
