library IEEE;
use IEEE.STD_LOGIC_1164.all;


entity SeqDetFSMtb is

end SeqDetFSMtb;

architecture Stimulus of SeqDetFSMtb is
	signal s_clk, s_xin, s_xout, s_reset : std_logic;
	begin
		uut : entity work.SeqDetFSM(MealyArch)
				port map (clk => s_clk,
							  xin => s_xin,
							  xout => s_xout,
							  reset => s_reset);
							  
		--process clock--
		
		stim_clk : process
		begin 
			s_clk <= '0';
			wait 400 ns;
			s_clk <= '1';
			wait 400 ns;
		end process;
		
		
		--process stim -- 
		stim : process
		begin 
			s_reset = '1';
			s_xin <= '0';
			wait 300 ns;
			s_reset <= '0';
			s_xin <='1';
			wait 300 ns;
			s_xin <= '0';
			wait 500 ns ;
			s_xin <= '0';
			wait 400 ns;
			s_xin <= '1';
			wait 300 ns;
			
		end stim;
end Stimulus;