# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Assignment2.srcs/sources_1/new/fsm_ifc.sv" \
"../../../../Assignment2.srcs/sources_1/new/mealy_101_DUT.sv" \
"../../../../Assignment2.srcs/sources_1/new/mealy_101_TB.sv" \
"../../../../Assignment2.srcs/sources_1/new/mealy_monitor.sv" \
"../../../../Assignment2.srcs/sources_1/new/top_mealy_101.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
