[07/19 16:34:11      0s] 
[07/19 16:34:11      0s] Cadence Innovus(TM) Implementation System.
[07/19 16:34:11      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/19 16:34:11      0s] 
[07/19 16:34:11      0s] Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
[07/19 16:34:11      0s] Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
[07/19 16:34:11      0s] Date:		Mon Jul 19 16:34:11 2021
[07/19 16:34:11      0s] Host:		caddy13 (x86_64 w/Linux 3.10.0-1160.31.1.el7.x86_64) (8cores*16cpus*Common KVM processor 16384KB)
[07/19 16:34:11      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[07/19 16:34:11      0s] 
[07/19 16:34:11      0s] License:
[07/19 16:34:11      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[07/19 16:34:11      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/19 16:34:51     36s] @(#)CDS: Innovus v20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/19 16:34:51     36s] @(#)CDS: NanoRoute 20.13-s083_1 NR201221-0721/20_13-UB (database version 18.20.538) {superthreading v2.13}
[07/19 16:34:51     36s] @(#)CDS: AAE 20.13-s024 (64bit) 01/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/19 16:34:51     36s] @(#)CDS: CTE 20.13-s042_1 () Jan 14 2021 08:49:42 ( )
[07/19 16:34:51     36s] @(#)CDS: SYNTECH 20.13-s015_1 () Jan  6 2021 07:44:41 ( )
[07/19 16:34:51     36s] @(#)CDS: CPE v20.13-s092
[07/19 16:34:51     36s] @(#)CDS: IQuantus/TQuantus 20.1.1-s453 (64bit) Fri Nov 20 21:16:44 PST 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/19 16:34:51     36s] @(#)CDS: OA 22.60-p048 Wed Nov 11 13:31:42 2020
[07/19 16:34:51     36s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/19 16:34:51     36s] @(#)CDS: RCDB 11.15.0
[07/19 16:34:51     36s] @(#)CDS: STYLUS 20.10-p024_1 (12/01/2020 07:22 PST)
[07/19 16:34:51     36s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25721_caddy13_nhpoole_SWtdLU.

[07/19 16:34:51     36s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[07/19 16:34:54     39s] 
[07/19 16:34:54     39s] **INFO:  MMMC transition support version v31-84 
[07/19 16:34:54     39s] 
[07/19 16:34:54     39s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/19 16:34:54     39s] <CMD> suppressMessage ENCEXT-2799
[07/19 16:34:54     39s] Sourcing file "START.tcl" ...
[07/19 16:34:55     39s] <CMD> is_common_ui_mode
[07/19 16:34:55     39s] <CMD> restoreDesign /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat sar_adc_controller
[07/19 16:34:55     39s] #% Begin load design ... (date=07/19 16:34:55, mem=565.8M)
[07/19 16:34:55     40s] Set Default Input Pin Transition as 0.1 ps.
[07/19 16:34:55     40s] Loading design 'sar_adc_controller' saved by 'Innovus' '20.13-s083_1' on 'Mon Jul 19 16:33:58 2021'.
[07/19 16:34:56     40s] % Begin Load MMMC data ... (date=07/19 16:34:56, mem=570.0M)
[07/19 16:34:56     40s] % End Load MMMC data ... (date=07/19 16:34:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=570.7M, current mem=570.7M)
[07/19 16:34:56     40s] 
[07/19 16:34:56     40s] Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...
[07/19 16:34:56     40s] 
[07/19 16:34:56     40s] Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
[07/19 16:34:56     40s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[07/19 16:34:56     40s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 18.
[07/19 16:34:56     40s] Set DBUPerIGU to M1 pitch 460.
[07/19 16:34:56     41s] **WARN: (IMPLF-201):	Pin 'HI' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 16:34:56     41s] Type 'man IMPLF-201' for more detail.
[07/19 16:34:56     41s] **WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 16:34:56     41s] Type 'man IMPLF-201' for more detail.
[07/19 16:34:56     41s] 
[07/19 16:34:56     41s] viaInitial starts at Mon Jul 19 16:34:56 2021
viaInitial ends at Mon Jul 19 16:34:56 2021

##  Check design process and node:  
##  Both design process and tech node are not set.

[07/19 16:34:56     41s] Loading view definition file from /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
[07/19 16:34:56     41s] Reading libs_typical timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib' ...
[07/19 16:34:57     42s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:34:57     42s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:34:57     42s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:34:57     42s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:34:57     42s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:34:57     42s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:34:57     42s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:34:57     42s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:34:57     42s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:34:57     42s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:34:57     42s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:34:57     42s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:34:57     42s] Read 427 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
[07/19 16:34:57     42s] Reading libs_bc timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib' ...
[07/19 16:34:58     43s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:34:58     43s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:34:58     43s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:34:58     43s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:34:58     43s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:34:58     43s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:34:58     43s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:34:58     43s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:34:58     43s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[07/19 16:34:58     43s] Read 427 cells in library 'sky130_fd_sc_hd__ff_100C_1v95' 
[07/19 16:34:58     43s] Starting consistency checks on late and early library sets of delay corner 'delay_default'
[07/19 16:34:58     43s] late library set: libs_typical
[07/19 16:34:58     43s] early library set: libs_bc
[07/19 16:34:58     43s] Completed consistency checks. Status: Successful
[07/19 16:34:58     43s] Ending "PreSetAnalysisView" (total cpu=0:00:02.1, real=0:00:02.0, peak res=655.9M, current mem=594.2M)
[07/19 16:34:58     43s] *** End library_loading (cpu=0.03min, real=0.03min, mem=18.9M, fe_cpu=0.72min, fe_real=0.78min, fe_mem=680.6M) ***
[07/19 16:34:58     43s] % Begin Load netlist data ... (date=07/19 16:34:58, mem=594.2M)
[07/19 16:34:58     43s] *** Begin netlist parsing (mem=680.6M) ***
[07/19 16:34:58     43s] Created 427 new cells from 2 timing libraries.
[07/19 16:34:58     43s] Reading netlist ...
[07/19 16:34:58     43s] Backslashed names will retain backslash and a trailing blank character.
[07/19 16:34:58     43s] Reading verilogBinary netlist '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/vbin/sar_adc_controller.v.bin'
[07/19 16:34:58     43s] Reading binary database version 2 in 1-threaded mode
[07/19 16:34:58     43s] 
[07/19 16:34:58     43s] *** Memory Usage v#2 (Current mem = 689.566M, initial mem = 267.605M) ***
[07/19 16:34:58     43s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=689.6M) ***
[07/19 16:34:58     43s] % End Load netlist data ... (date=07/19 16:34:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=602.8M, current mem=602.8M)
[07/19 16:34:58     43s] Set top cell to sar_adc_controller.
[07/19 16:34:58     43s] Starting consistency checks on late and early library sets of delay corner 'delay_default'
[07/19 16:34:58     43s] late library set: libs_typical
[07/19 16:34:58     43s] early library set: libs_bc
[07/19 16:34:58     43s] Completed consistency checks. Status: Successful
[07/19 16:34:58     43s] Starting consistency checks on late and early library sets of delay corner 'delay_default'
[07/19 16:34:58     43s] late library set: libs_typical
[07/19 16:34:58     43s] early library set: libs_bc
[07/19 16:34:58     43s] Completed consistency checks. Status: Successful
[07/19 16:34:58     43s] Hooked 854 DB cells to tlib cells.
[07/19 16:34:58     43s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=616.0M, current mem=616.0M)
[07/19 16:34:58     43s] Starting recursive module instantiation check.
[07/19 16:34:58     43s] No recursion found.
[07/19 16:34:58     43s] Building hierarchical netlist for Cell sar_adc_controller ...
[07/19 16:34:58     43s] *** Netlist is unique.
[07/19 16:34:58     43s] Setting Std. cell height to 2720 DBU (smallest netlist inst).
[07/19 16:34:58     43s] ** info: there are 865 modules.
[07/19 16:34:58     43s] ** info: there are 85 stdCell insts.
[07/19 16:34:59     43s] 
[07/19 16:34:59     43s] *** Memory Usage v#2 (Current mem = 725.039M, initial mem = 267.605M) ***
[07/19 16:34:59     43s] *info: set bottom ioPad orient R0
[07/19 16:34:59     43s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/19 16:34:59     43s] Type 'man IMPFP-3961' for more detail.
[07/19 16:34:59     43s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[07/19 16:34:59     43s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[07/19 16:34:59     43s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[07/19 16:34:59     43s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[07/19 16:34:59     43s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[07/19 16:34:59     43s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[07/19 16:34:59     43s] Set Default Net Delay as 1000 ps.
[07/19 16:34:59     43s] Set Default Net Load as 0.5 pF. 
[07/19 16:34:59     43s] Set Default Input Pin Transition as 0.1 ps.
[07/19 16:34:59     43s] Loading preference file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[07/19 16:34:59     43s] ##  Process: 130           (User Set)               
[07/19 16:34:59     43s] ##     Node: (not set)                           
[07/19 16:34:59     43s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/19 16:34:59     43s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[07/19 16:34:59     43s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/19 16:34:59     43s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/19 16:34:59     43s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/19 16:34:59     43s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/19 16:34:59     43s] setAnalysisMode -usefulSkew already set.
[07/19 16:34:59     43s] **WARN: (IMPOPT-3602):	The specified path group name Reg2Reg is not defined.
[07/19 16:34:59     43s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:34:59     43s] Effort level <high> specified for Reg2Reg path_group
[07/19 16:34:59     43s] **WARN: (IMPOPT-3602):	The specified path group name Reg2Out is not defined.
[07/19 16:34:59     43s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:34:59     43s] Effort level <low> specified for Reg2Out path_group
[07/19 16:34:59     43s] **WARN: (IMPOPT-3602):	The specified path group name Reg2ClkGate is not defined.
[07/19 16:34:59     43s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:34:59     43s] Effort level <low> specified for Reg2ClkGate path_group
[07/19 16:34:59     43s] **WARN: (IMPOPT-3602):	The specified path group name In2Reg is not defined.
[07/19 16:34:59     43s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:34:59     43s] Effort level <low> specified for In2Reg path_group
[07/19 16:34:59     43s] **WARN: (IMPOPT-3602):	The specified path group name In2Out is not defined.
[07/19 16:34:59     43s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:34:59     43s] Effort level <low> specified for In2Out path_group
[07/19 16:34:59     43s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/19 16:34:59     43s] Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
[07/19 16:34:59     43s] Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
[07/19 16:34:59     43s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[07/19 16:34:59     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:34:59     43s] Change floorplan default-technical-site to 'unithd'.
[07/19 16:34:59     44s] Extraction setup Delayed 
[07/19 16:34:59     44s] *Info: initialize multi-corner CTS.
[07/19 16:34:59     44s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=837.1M, current mem=639.2M)
[07/19 16:35:00     44s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 16:35:00     44s] 
[07/19 16:35:00     44s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/19 16:35:00     44s] Summary for sequential cells identification: 
[07/19 16:35:00     44s]   Identified SBFF number: 45
[07/19 16:35:00     44s]   Identified MBFF number: 0
[07/19 16:35:00     44s]   Identified SB Latch number: 0
[07/19 16:35:00     44s]   Identified MB Latch number: 0
[07/19 16:35:00     44s]   Not identified SBFF number: 0
[07/19 16:35:00     44s]   Not identified MBFF number: 0
[07/19 16:35:00     44s]   Not identified SB Latch number: 0
[07/19 16:35:00     44s]   Not identified MB Latch number: 0
[07/19 16:35:00     44s]   Number of sequential cells which are not FFs: 23
[07/19 16:35:00     44s] Total number of combinational cells: 328
[07/19 16:35:00     44s] Total number of sequential cells: 68
[07/19 16:35:00     44s] Total number of tristate cells: 13
[07/19 16:35:00     44s] Total number of level shifter cells: 7
[07/19 16:35:00     44s] Total number of power gating cells: 0
[07/19 16:35:00     44s] Total number of isolation cells: 11
[07/19 16:35:00     44s] Total number of power switch cells: 0
[07/19 16:35:00     44s] Total number of pulse generator cells: 0
[07/19 16:35:00     44s] Total number of always on buffers: 0
[07/19 16:35:00     44s] Total number of retention cells: 0
[07/19 16:35:00     44s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[07/19 16:35:00     44s] Total number of usable buffers: 15
[07/19 16:35:00     44s] List of unusable buffers:
[07/19 16:35:00     44s] Total number of unusable buffers: 0
[07/19 16:35:00     44s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[07/19 16:35:00     44s] Total number of usable inverters: 16
[07/19 16:35:00     44s] List of unusable inverters:
[07/19 16:35:00     44s] Total number of unusable inverters: 0
[07/19 16:35:00     44s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[07/19 16:35:00     44s] Total number of identified usable delay cells: 15
[07/19 16:35:00     44s] List of identified unusable delay cells:
[07/19 16:35:00     44s] Total number of identified unusable delay cells: 0
[07/19 16:35:00     44s] 
[07/19 16:35:00     44s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/19 16:35:00     44s] 
[07/19 16:35:00     44s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:35:00     44s] 
[07/19 16:35:00     44s] TimeStamp Deleting Cell Server End ...
[07/19 16:35:00     44s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=855.6M, current mem=850.2M)
[07/19 16:35:00     44s] 
[07/19 16:35:00     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/19 16:35:00     44s] Summary for sequential cells identification: 
[07/19 16:35:00     44s]   Identified SBFF number: 45
[07/19 16:35:00     44s]   Identified MBFF number: 0
[07/19 16:35:00     44s]   Identified SB Latch number: 0
[07/19 16:35:00     44s]   Identified MB Latch number: 0
[07/19 16:35:00     44s]   Not identified SBFF number: 0
[07/19 16:35:00     44s]   Not identified MBFF number: 0
[07/19 16:35:00     44s]   Not identified SB Latch number: 0
[07/19 16:35:00     44s]   Not identified MB Latch number: 0
[07/19 16:35:00     44s]   Number of sequential cells which are not FFs: 23
[07/19 16:35:00     44s]  Visiting view : analysis_default
[07/19 16:35:00     44s]    : PowerDomain = none : Weighted F : unweighted  = 39.70 (1.000) with rcCorner = 0
[07/19 16:35:00     44s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:35:00     44s]  Visiting view : analysis_default
[07/19 16:35:00     44s]    : PowerDomain = none : Weighted F : unweighted  = 39.70 (1.000) with rcCorner = 0
[07/19 16:35:00     44s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:35:00     44s] 
[07/19 16:35:00     44s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/19 16:35:00     44s] Reading floorplan file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.fp.gz (mem = 936.7M).
[07/19 16:35:00     44s] % Begin Load floorplan data ... (date=07/19 16:35:00, mem=850.7M)
[07/19 16:35:01     44s] *info: reset 100 existing net BottomPreferredLayer and AvoidDetour
[07/19 16:35:01     44s] Deleting old partition specification.
[07/19 16:35:02     44s] Set FPlanBox to (0 0 80500 100640)
[07/19 16:35:02     44s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/19 16:35:02     44s] Type 'man IMPFP-3961' for more detail.
[07/19 16:35:02     44s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[07/19 16:35:02     44s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[07/19 16:35:02     44s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[07/19 16:35:02     44s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[07/19 16:35:02     44s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[07/19 16:35:02     44s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[07/19 16:35:02     44s]  ... processed partition successfully.
[07/19 16:35:02     44s] Reading binary special route file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.fp.spr.gz (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:33:52 2021, version: 1)
[07/19 16:35:02     44s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=853.4M, current mem=853.4M)
[07/19 16:35:02     44s] Extracting standard cell pins and blockage ...... 
[07/19 16:35:02     44s] Pin and blockage extraction finished
[07/19 16:35:02     44s] % End Load floorplan data ... (date=07/19 16:35:02, total cpu=0:00:00.1, real=0:00:02.0, peak res=853.4M, current mem=852.9M)
[07/19 16:35:02     44s] Reading congestion map file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.congmap.gz ...
[07/19 16:35:02     44s] % Begin Load SymbolTable ... (date=07/19 16:35:02, mem=853.1M)
[07/19 16:35:04     44s] Suppress "**WARN ..." messages.
[07/19 16:35:04     44s] routingBox: (0 0) (80500 100640)
[07/19 16:35:04     44s] coreBox:    (28980 28560) (51520 72080)
[07/19 16:35:04     44s] Un-suppress "**WARN ..." messages.
[07/19 16:35:04     44s] % End Load SymbolTable ... (date=07/19 16:35:04, total cpu=0:00:00.0, real=0:00:02.0, peak res=853.4M, current mem=853.4M)
[07/19 16:35:04     44s] Loading place ...
[07/19 16:35:04     44s] % Begin Load placement data ... (date=07/19 16:35:04, mem=853.4M)
[07/19 16:35:04     44s] Reading placement file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.place.gz.
[07/19 16:35:04     44s] ** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:33:52 2021, version# 2) ...
[07/19 16:35:04     44s] Read Views for adaptive view pruning ...
[07/19 16:35:04     44s] Read 0 views from Binary DB for adaptive view pruning
[07/19 16:35:04     44s] *** Checked 4 GNC rules.
[07/19 16:35:04     44s] *** applyConnectGlobalNets disabled.
[07/19 16:35:04     44s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=939.7M) ***
[07/19 16:35:04     44s] Total net length = 1.556e+03 (7.523e+02 8.032e+02) (ext = 8.013e+02)
[07/19 16:35:04     44s] % End Load placement data ... (date=07/19 16:35:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=854.1M, current mem=854.1M)
[07/19 16:35:05     44s] Reading PG file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Mon Jul 19 16:33:52 2021)
[07/19 16:35:05     44s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=936.7M) ***
[07/19 16:35:05     44s] % Begin Load routing data ... (date=07/19 16:35:05, mem=854.2M)
[07/19 16:35:05     44s] Reading routing file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.gz.
[07/19 16:35:06     44s] Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:33:52 2021 Format: 20.1) ...
[07/19 16:35:06     44s] *** Total 99 nets are successfully restored.
[07/19 16:35:06     44s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=940.7M) ***
[07/19 16:35:06     44s] % End Load routing data ... (date=07/19 16:35:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=859.6M, current mem=858.7M)
[07/19 16:35:06     44s] Loading Drc markers ...
[07/19 16:35:07     44s] ... 34 markers are loaded ...
[07/19 16:35:07     44s] ... 0 geometry drc markers are loaded ...
[07/19 16:35:07     44s] ... 0 antenna drc markers are loaded ...
[07/19 16:35:07     44s] TAT_INFO: restoreCongMap REAL = 2 : CPU = 0 : MEM = 0.
[07/19 16:35:07     44s] Reading property file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.prop
[07/19 16:35:07     44s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=945.7M) ***
[07/19 16:35:08     44s] Set Default Input Pin Transition as 0.1 ps.
[07/19 16:35:08     45s] eee: readRCCornerMetaData, file read unsuccessful: /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/extraction/extractionMetaData.gz
[07/19 16:35:08     45s] Extraction setup Started 
[07/19 16:35:08     45s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/19 16:35:08     45s] Reading Capacitance Table File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
[07/19 16:35:08     45s] Process name: (null).
[07/19 16:35:08     45s] Allocated an empty WireEdgeEnlargement table in typical [6].
[07/19 16:35:08     45s] Allocated an empty WireEdgeEnlargement table in typical [6].
[07/19 16:35:08     45s] Importing multi-corner RC tables ... 
[07/19 16:35:08     45s] Summary of Active RC-Corners : 
[07/19 16:35:08     45s]  
[07/19 16:35:08     45s]  Analysis View: analysis_default
[07/19 16:35:08     45s]     RC-Corner Name        : typical
[07/19 16:35:08     45s]     RC-Corner Index       : 0
[07/19 16:35:08     45s]     RC-Corner Temperature : 25 Celsius
[07/19 16:35:08     45s]     RC-Corner Cap Table   : '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
[07/19 16:35:08     45s]     RC-Corner PreRoute Res Factor         : 1
[07/19 16:35:08     45s]     RC-Corner PreRoute Cap Factor         : 1
[07/19 16:35:08     45s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/19 16:35:08     45s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/19 16:35:08     45s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/19 16:35:08     45s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/19 16:35:08     45s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/19 16:35:08     45s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/19 16:35:08     45s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/19 16:35:08     45s] LayerId::1 widthSet size::4
[07/19 16:35:08     45s] LayerId::2 widthSet size::4
[07/19 16:35:08     45s] LayerId::3 widthSet size::5
[07/19 16:35:08     45s] LayerId::4 widthSet size::4
[07/19 16:35:08     45s] LayerId::5 widthSet size::5
[07/19 16:35:08     45s] LayerId::6 widthSet size::2
[07/19 16:35:08     45s] eee: readRCGridDensityData file read unsuccessful:extractionRCGridDensityData.gz
[07/19 16:35:08     45s] Restore PreRoute RC Grid data failed.LayerId::1 widthSet size::4
[07/19 16:35:08     45s] LayerId::2 widthSet size::4
[07/19 16:35:08     45s] LayerId::3 widthSet size::5
[07/19 16:35:08     45s] LayerId::4 widthSet size::4
[07/19 16:35:08     45s] LayerId::5 widthSet size::5
[07/19 16:35:08     45s] LayerId::6 widthSet size::2
[07/19 16:35:08     45s] Updating RC grid for preRoute extraction ...
[07/19 16:35:08     45s] Initializing multi-corner capacitance tables ... 
[07/19 16:35:08     45s] Initializing multi-corner resistance tables ...
[07/19 16:35:08     45s] Loading rc congestion map /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.congmap.gz ...
[07/19 16:35:10     45s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:35:10     45s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.822900 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[07/19 16:35:10     45s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:35:10     45s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.822900 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[07/19 16:35:10     45s] Start generating vias ..
[07/19 16:35:10     45s] #create default rule from bind_ndr_rule rule=0x2b6c1784c320 0x2b6c2eb06fc0
[07/19 16:35:10     45s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[07/19 16:35:10     45s] #Skip building auto via since it is not turned on.
[07/19 16:35:10     45s] Extracting standard cell pins and blockage ...... 
[07/19 16:35:10     45s] Pin and blockage extraction finished
[07/19 16:35:10     45s] Via generation completed.
[07/19 16:35:10     45s] % Begin Load power constraints ... (date=07/19 16:35:10, mem=865.7M)
[07/19 16:35:10     45s] % End Load power constraints ... (date=07/19 16:35:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=872.2M, current mem=872.2M)
[07/19 16:35:10     45s] % Begin load AAE data ... (date=07/19 16:35:10, mem=906.7M)
[07/19 16:35:10     46s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[07/19 16:35:10     46s] AAE DB initialization (MEM=1011.21 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/19 16:35:10     46s] % End load AAE data ... (date=07/19 16:35:10, total cpu=0:00:00.6, real=0:00:00.0, peak res=912.6M, current mem=912.6M)
[07/19 16:35:10     46s] 
[07/19 16:35:10     46s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:35:10     46s] 
[07/19 16:35:10     46s] TimeStamp Deleting Cell Server End ...
[07/19 16:35:10     46s] 
[07/19 16:35:10     46s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/19 16:35:11     46s] Summary for sequential cells identification: 
[07/19 16:35:11     46s]   Identified SBFF number: 45
[07/19 16:35:11     46s]   Identified MBFF number: 0
[07/19 16:35:11     46s]   Identified SB Latch number: 0
[07/19 16:35:11     46s]   Identified MB Latch number: 0
[07/19 16:35:11     46s]   Not identified SBFF number: 0
[07/19 16:35:11     46s]   Not identified MBFF number: 0
[07/19 16:35:11     46s]   Not identified SB Latch number: 0
[07/19 16:35:11     46s]   Not identified MB Latch number: 0
[07/19 16:35:11     46s]   Number of sequential cells which are not FFs: 23
[07/19 16:35:11     46s] Total number of combinational cells: 328
[07/19 16:35:11     46s] Total number of sequential cells: 68
[07/19 16:35:11     46s] Total number of tristate cells: 13
[07/19 16:35:11     46s] Total number of level shifter cells: 7
[07/19 16:35:11     46s] Total number of power gating cells: 0
[07/19 16:35:11     46s] Total number of isolation cells: 11
[07/19 16:35:11     46s] Total number of power switch cells: 0
[07/19 16:35:11     46s] Total number of pulse generator cells: 0
[07/19 16:35:11     46s] Total number of always on buffers: 0
[07/19 16:35:11     46s] Total number of retention cells: 0
[07/19 16:35:11     46s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[07/19 16:35:11     46s] Total number of usable buffers: 15
[07/19 16:35:11     46s] List of unusable buffers:
[07/19 16:35:11     46s] Total number of unusable buffers: 0
[07/19 16:35:11     46s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[07/19 16:35:11     46s] Total number of usable inverters: 16
[07/19 16:35:11     46s] List of unusable inverters:
[07/19 16:35:11     46s] Total number of unusable inverters: 0
[07/19 16:35:11     46s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[07/19 16:35:11     46s] Total number of identified usable delay cells: 15
[07/19 16:35:11     46s] List of identified unusable delay cells:
[07/19 16:35:11     46s] Total number of identified unusable delay cells: 0
[07/19 16:35:11     46s] 
[07/19 16:35:11     46s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/19 16:35:11     46s] 
[07/19 16:35:11     46s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:35:11     46s] 
[07/19 16:35:11     46s] TimeStamp Deleting Cell Server End ...
[07/19 16:35:11     46s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
[07/19 16:35:11     46s] timing_enable_default_delay_arc
[07/19 16:35:11     46s] #% End load design ... (date=07/19 16:35:11, total cpu=0:00:06.6, real=0:00:16.0, peak res=937.2M, current mem=912.8M)
[07/19 16:35:11     46s] 
[07/19 16:35:11     46s] *** Summary of all messages that are not suppressed in this session:
[07/19 16:35:11     46s] Severity  ID               Count  Summary                                  
[07/19 16:35:11     46s] WARNING   IMPLF-201            2  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/19 16:35:11     46s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/19 16:35:11     46s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[07/19 16:35:11     46s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[07/19 16:35:11     46s] WARNING   IMPOPT-3602          5  The specified path group name %s is not ...
[07/19 16:35:11     46s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/19 16:35:11     46s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[07/19 16:35:11     46s] WARNING   TECHLIB-302         24  No function defined for cell '%s'. The c...
[07/19 16:35:11     46s] *** Message Summary: 37 warning(s), 0 error(s)
[07/19 16:35:11     46s] 
[07/19 16:35:11     46s] <CMD> setDistributeHost -local
[07/19 16:35:11     46s] The timeout for a remote job to respond is 3600 seconds.
[07/19 16:35:11     46s] Submit command for task runs will be: local
[07/19 16:35:11     46s] <CMD> setMultiCpuUsage -localCpu 16
[07/19 16:35:11     46s] <FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[07/19 16:35:11     46s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[07/19 16:35:11     46s] ### Start verbose source output (echo mode) for 'scripts/setup-ccopt.tcl' ...
[07/19 16:35:11     46s] # set_ccopt_property clone_clock_gates true
<CMD> set_ccopt_property clone_clock_gates true
[07/19 16:35:11     46s] # set_ccopt_property clone_clock_logic true
<CMD> set_ccopt_property clone_clock_logic true
[07/19 16:35:11     46s] # set_ccopt_property ccopt_merge_clock_gates true
<CMD> set_ccopt_property ccopt_merge_clock_gates true
[07/19 16:35:11     46s] # set_ccopt_property ccopt_merge_clock_logic true
<CMD> set_ccopt_property ccopt_merge_clock_logic true
[07/19 16:35:11     46s] # set_ccopt_property cts_merge_clock_gates true
<CMD> set_ccopt_property cts_merge_clock_gates true
[07/19 16:35:11     46s] # set_ccopt_property cts_merge_clock_logic true
<CMD> set_ccopt_property cts_merge_clock_logic true
[07/19 16:35:11     46s] # puts "Info: Useful skew = $::env(useful_skew)"
# puts "Info: Useful skew ccopt effort = $::env(useful_skew_ccopt_effort)"
# if { $::env(useful_skew) } {
  setOptMode -usefulSkew      true
  setOptMode -usefulSkewCCOpt $::env(useful_skew_ccopt_effort)
} else {
  setOptMode -usefulSkew      false
}
<CMD> setOptMode -usefulSkew true
[07/19 16:35:11     46s] setAnalysisMode -usefulSkew already set.
[07/19 16:35:11     46s] <CMD> setOptMode -usefulSkewCCOpt standard
[07/19 16:35:11     46s] ### End verbose source output for 'scripts/setup-ccopt.tcl'.
[07/19 16:35:11     46s] ### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
[07/19 16:35:11     46s] # source -verbose innovus-foundation-flow/INNOVUS/run_cts.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_cts.tcl' ...
[07/19 16:35:11     46s] # if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
<CMD> setDistributeHost -local
[07/19 16:35:11     46s] The timeout for a remote job to respond is 3600 seconds.
[07/19 16:35:11     46s] Submit command for task runs will be: local
[07/19 16:35:11     46s] # setMultiCpuUsage -localCpu 16
<CMD> setMultiCpuUsage -localCpu 16
[07/19 16:35:11     46s] # if {$vars(restore_design)} { # <BEGIN TAG> cts,restore_design

# <begin tag cts,restore_design,skip>
#
# restoreDesign checkpoints/place.enc.dat sar_adc_controller
#
# <end tag cts,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[07/19 16:35:11     46s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[07/19 16:35:11     46s] # set vars(step) cts
# set vars(cts,start_time) [clock seconds]
# um::push_snapshot_stack
<CMD> um::push_snapshot_stack
[07/19 16:35:11     46s] # setDesignMode -process 130 -powerEffort high
<CMD> setDesignMode -process 130 -powerEffort high
[07/19 16:35:11     46s] ##  Process: 130           (User Set)               
[07/19 16:35:11     46s] ##     Node: (not set)                           
[07/19 16:35:11     46s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/19 16:35:11     46s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[07/19 16:35:11     46s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/19 16:35:11     46s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/19 16:35:11     46s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/19 16:35:11     46s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/19 16:35:11     46s] # setAnalysisMode -cppr both
<CMD> setAnalysisMode -cppr both
[07/19 16:35:11     46s] # setNanoRouteMode -drouteUseMultiCutViaEffort high -routeWithLithoDriven true
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort high -routeWithLithoDriven true
[07/19 16:35:11     46s] # Puts "<FF> RUNNING CLOCK TREE SYNTHESIS ..."
<FF> RUNNING CLOCK TREE SYNTHESIS ...
[07/19 16:35:11     46s] # Puts "<FF> UPDATING TIMING ..."
<FF> UPDATING TIMING ...
[07/19 16:35:11     46s] # if {[lsearch [all_constraint_modes] constraints_default] != -1} {
   set vars(constraints_default,post_cts_sdc_list) [concat ./inputs/design.sdc ]
}
<CMD> all_constraint_modes
[07/19 16:35:11     46s] # set restore [get_global timing_defer_mmmc_object_updates]
<CMD> get_global timing_defer_mmmc_object_updates
[07/19 16:35:11     46s] # set_global timing_defer_mmmc_object_updates true
<CMD> set_global timing_defer_mmmc_object_updates true
[07/19 16:35:11     46s] # foreach mode [all_constraint_modes] {
   if {[info exists vars($mode,post_cts_sdc_list)]} {
      update_constraint_mode -name $mode \
         -sdc_files $vars($mode,post_cts_sdc_list)
   } else {
      foreach view [all_analysis_views] {
         set m [regsub _$view $mode ""]
         if {[info exists vars($m,post_cts_sdc_list)]} {
            update_constraint_mode -name $mode \
               -sdc_files $vars($m,post_cts_sdc_list)
         }
      }
   }
}
<CMD> all_constraint_modes
[07/19 16:35:11     46s] <CMD> update_constraint_mode -name $mode  -sdc_files $vars($mode,post_cts_sdc_list)
[07/19 16:35:11     46s] The software is currently configured with the timing global 'timing_defer_mmmc_object_updates' set to 'true'. In this mode, you are required to issue the 'set_analysis_view' command with the '-update_timing' option after you are done with constraint updates to enable the new configuration.
[07/19 16:35:11     46s] # set_analysis_view -update_timing
<CMD> set_analysis_view -update_timing
[07/19 16:35:12     46s] Ending "Binding Checks" (total cpu=0:00:00.0, real=0:00:00.0, peak res=913.0M, current mem=696.2M)
[07/19 16:35:12     47s] Reading timing constraints file './inputs/design.sdc' ...
[07/19 16:35:12     47s] Current (total cpu=0:00:47.1, real=0:01:01, peak res=937.2M, current mem=895.8M)
[07/19 16:35:12     47s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./inputs/design.sdc, Line 8).
[07/19 16:35:12     47s] 
[07/19 16:35:12     47s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./inputs/design.sdc, Line 29).
[07/19 16:35:12     47s] 
[07/19 16:35:12     47s] INFO (CTE): Reading of timing constraints file ./inputs/design.sdc completed, with 2 WARNING
[07/19 16:35:12     47s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=909.9M, current mem=909.9M)
[07/19 16:35:12     47s] Current (total cpu=0:00:47.2, real=0:01:01, peak res=937.2M, current mem=909.9M)
[07/19 16:35:12     47s] Reading latency file '/tmp/innovus_temp_25721_caddy13_nhpoole_SWtdLU/.mmmciwikgs/views/analysis_default/latency.sdc' ...
[07/19 16:35:12     47s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[07/19 16:35:12     47s] Current (total cpu=0:00:47.3, real=0:01:01, peak res=937.2M, current mem=909.9M)
[07/19 16:35:12     47s] Total CPU(s) requested: 16
[07/19 16:35:12     47s] Total CPU(s) enabled with current License(s): 8
[07/19 16:35:12     47s] Current free CPU(s): 8
[07/19 16:35:12     47s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[07/19 16:35:12     47s] Total CPU(s) now enabled: 16
[07/19 16:35:12     47s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=978.9M, current mem=978.9M)
[07/19 16:35:12     47s] Current (total cpu=0:00:47.6, real=0:01:01, peak res=978.9M, current mem=978.9M)
[07/19 16:35:12     47s] # set_global timing_defer_mmmc_object_updates $restore
<CMD> set_global timing_defer_mmmc_object_updates $restore
[07/19 16:35:12     47s] # source innovus-foundation-flow/timingderate.sdc
<FF> DERATING DELAY CORNERS ...
[07/19 16:35:12     47s] # puts "<FF> Plugin -> pre_cts_tcl"
# create_ccopt_clock_tree_spec
<CMD> create_ccopt_clock_tree_spec
[07/19 16:35:12     47s] Creating clock tree spec for modes (timing configs): constraints_default
[07/19 16:35:12     47s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/19 16:35:12     47s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 16:35:12     47s] 
[07/19 16:35:12     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 16:35:12     47s] Summary for sequential cells identification: 
[07/19 16:35:12     47s]   Identified SBFF number: 45
[07/19 16:35:12     47s]   Identified MBFF number: 0
[07/19 16:35:12     47s]   Identified SB Latch number: 0
[07/19 16:35:12     47s]   Identified MB Latch number: 0
[07/19 16:35:12     47s]   Not identified SBFF number: 0
[07/19 16:35:12     47s]   Not identified MBFF number: 0
[07/19 16:35:12     47s]   Not identified SB Latch number: 0
[07/19 16:35:12     47s]   Not identified MB Latch number: 0
[07/19 16:35:12     47s]   Number of sequential cells which are not FFs: 23
[07/19 16:35:12     47s]  Visiting view : analysis_default
[07/19 16:35:12     47s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/19 16:35:12     47s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:35:12     47s]  Visiting view : analysis_default
[07/19 16:35:12     47s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/19 16:35:12     47s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:35:12     47s] TLC MultiMap info (StdDelay):
[07/19 16:35:12     47s]   : delay_default + libs_typical + 1 + no RcCorner := 31.1ps
[07/19 16:35:12     47s]   : delay_default + libs_typical + 1 + typical := 44ps
[07/19 16:35:12     47s]  Setting StdDelay to: 44ps
[07/19 16:35:12     47s] 
[07/19 16:35:12     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 16:35:12     47s] Reset timing graph...
[07/19 16:35:12     47s] Ignoring AAE DB Resetting ...
[07/19 16:35:12     47s] Reset timing graph done.
[07/19 16:35:12     47s] Ignoring AAE DB Resetting ...
[07/19 16:35:13     47s] Analyzing clock structure...
[07/19 16:35:13     47s] Analyzing clock structure done.
[07/19 16:35:13     47s] Reset timing graph...
[07/19 16:35:13     47s] Ignoring AAE DB Resetting ...
[07/19 16:35:13     47s] Reset timing graph done.
[07/19 16:35:13     48s] Extracting original clock gating for ideal_clock...
[07/19 16:35:13     48s]   clock_tree ideal_clock contains 20 sinks and 1 clock gates.
[07/19 16:35:13     48s]   Extraction for ideal_clock complete.
[07/19 16:35:13     48s] Extracting original clock gating for ideal_clock done.
[07/19 16:35:13     48s] The skew group ideal_clock/constraints_default was created. It contains 20 sinks and 1 sources.
[07/19 16:35:13     48s] Checking clock tree convergence...
[07/19 16:35:13     48s] Checking clock tree convergence done.
[07/19 16:35:13     48s] # ccopt_design -outDir reports -prefix cts
<CMD> ccopt_design -outDir reports -prefix cts
[07/19 16:35:13     48s] #% Begin ccopt_design (date=07/19 16:35:13, mem=888.4M)
[07/19 16:35:13     48s] Turning off fast DC mode.
[07/19 16:35:13     48s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:48.0/0:00:59.7 (0.8), mem = 1004.6M
[07/19 16:35:13     48s] Runtime...
[07/19 16:35:13     48s] **INFO: User's settings:
[07/19 16:35:13     48s] setNanoRouteMode -drouteUseMultiCutViaEffort   high
[07/19 16:35:13     48s] setNanoRouteMode -extractThirdPartyCompatible  false
[07/19 16:35:13     48s] setNanoRouteMode -grouteExpTdStdDelay          44
[07/19 16:35:13     48s] setNanoRouteMode -routeTopRoutingLayer         6
[07/19 16:35:13     48s] setNanoRouteMode -routeWithLithoDriven         true
[07/19 16:35:13     48s] setDesignMode -powerEffort                     high
[07/19 16:35:13     48s] setDesignMode -process                         130
[07/19 16:35:13     48s] setDesignMode -topRoutingLayer                 met5
[07/19 16:35:13     48s] setExtractRCMode -coupling_c_th                0.4
[07/19 16:35:13     48s] setExtractRCMode -engine                       preRoute
[07/19 16:35:13     48s] setExtractRCMode -relative_c_th                1
[07/19 16:35:13     48s] setExtractRCMode -total_c_th                   0
[07/19 16:35:13     48s] setDelayCalMode -enable_high_fanout            true
[07/19 16:35:13     48s] setDelayCalMode -eng_copyNetPropToNewNet       true
[07/19 16:35:13     48s] setDelayCalMode -engine                        aae
[07/19 16:35:13     48s] setDelayCalMode -ignoreNetLoad                 false
[07/19 16:35:13     48s] setDelayCalMode -socv_accuracy_mode            low
[07/19 16:35:13     48s] setOptMode -activeHoldViews                    { analysis_default }
[07/19 16:35:13     48s] setOptMode -activeSetupViews                   { analysis_default }
[07/19 16:35:13     48s] setOptMode -autoSetupViews                     { analysis_default}
[07/19 16:35:13     48s] setOptMode -autoTDGRSetupViews                 { analysis_default}
[07/19 16:35:13     48s] setOptMode -drcMargin                          0
[07/19 16:35:13     48s] setOptMode -fixDrc                             true
[07/19 16:35:13     48s] setOptMode -fixFanoutLoad                      true
[07/19 16:35:13     48s] setOptMode -optimizeFF                         true
[07/19 16:35:13     48s] setOptMode -powerEffort                        high
[07/19 16:35:13     48s] setOptMode -preserveAllSequential              true
[07/19 16:35:13     48s] setOptMode -setupTargetSlack                   0
[07/19 16:35:13     48s] setOptMode -timeDesignCompressReports          false
[07/19 16:35:13     48s] setOptMode -usefulSkew                         true
[07/19 16:35:13     48s] setOptMode -usefulSkewCCOpt                    standard
[07/19 16:35:13     48s] setOptMode -usefulSkewPreCTS                   true
[07/19 16:35:13     48s] setPlaceMode -MXPBoundaryLevel                 7
[07/19 16:35:13     48s] setPlaceMode -MXPConstraintFile                {}
[07/19 16:35:13     48s] setPlaceMode -MXPControlSetting                0
[07/19 16:35:13     48s] setPlaceMode -MXPLogicHierAware                0
[07/19 16:35:13     48s] setPlaceMode -MXPPreplaceSetting               5
[07/19 16:35:13     48s] setPlaceMode -MXPRefineSetting                 17
[07/19 16:35:13     48s] setPlaceMode -place_global_clock_gate_aware    true
[07/19 16:35:13     48s] setPlaceMode -place_global_cong_effort         medium
[07/19 16:35:13     48s] setPlaceMode -place_global_place_io_pins       false
[07/19 16:35:13     48s] setPlaceMode -timingDriven                     true
[07/19 16:35:13     48s] setRouteMode -earlyGlobalMaxRouteLayer         6
[07/19 16:35:13     48s] 
[07/19 16:35:13     48s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[07/19 16:35:13     48s] (ccopt_design): Checking analysis view for power/activity...
[07/19 16:35:13     48s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[07/19 16:35:13     48s] Set place::cacheFPlanSiteMark to 1
[07/19 16:35:13     48s] Using CCOpt effort standard.
[07/19 16:35:13     48s] CCOpt::Phase::Initialization...
[07/19 16:35:13     48s] Check Prerequisites...
[07/19 16:35:13     48s] Leaving CCOpt scope - CheckPlace...
[07/19 16:35:13     48s] OPERPROF: Starting checkPlace at level 1, MEM:1005.6M
[07/19 16:35:13     48s] z: 1, totalTracks: 1
[07/19 16:35:13     48s] z: 3, totalTracks: 1
[07/19 16:35:13     48s] z: 5, totalTracks: 1
[07/19 16:35:13     48s] #spOpts: N=130 
[07/19 16:35:13     48s] # Building sar_adc_controller llgBox search-tree.
[07/19 16:35:13     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1008.6M
[07/19 16:35:13     48s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1008.6M
[07/19 16:35:13     48s] Core basic site is unithd
[07/19 16:35:13     48s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1008.6M
[07/19 16:35:13     48s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.014, MEM:1041.6M
[07/19 16:35:13     48s] Use non-trimmed site array because memory saving is not enough.
[07/19 16:35:13     48s] SiteArray: non-trimmed site array dimensions = 16 x 49
[07/19 16:35:13     48s] SiteArray: use 16,384 bytes
[07/19 16:35:13     48s] SiteArray: current memory after site array memory allocation 1041.7M
[07/19 16:35:13     48s] SiteArray: FP blocked sites are writable
[07/19 16:35:13     48s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.016, MEM:1041.7M
[07/19 16:35:13     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.017, MEM:1041.7M
[07/19 16:35:13     48s] Begin checking placement ... (start mem=1005.6M, init mem=1041.7M)
[07/19 16:35:13     48s] 
[07/19 16:35:13     48s] Running CheckPlace using 16 threads!...
[07/19 16:35:13     48s] 
[07/19 16:35:13     48s] ...checkPlace MT is done!
[07/19 16:35:13     48s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1042.7M
[07/19 16:35:13     48s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1042.7M
[07/19 16:35:13     48s] *info: Placed = 128            (Fixed = 43)
[07/19 16:35:13     48s] *info: Unplaced = 0           
[07/19 16:35:13     48s] Placement Density:78.81%(731/927)
[07/19 16:35:13     48s] Placement Density (including fixed std cells):79.97%(785/981)
[07/19 16:35:13     48s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1042.7M
[07/19 16:35:13     48s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1042.7M
[07/19 16:35:13     48s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1042.7M)
[07/19 16:35:13     48s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.126, MEM:1042.7M
[07/19 16:35:13     48s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.1)
[07/19 16:35:13     48s] Innovus will update I/O latencies
[07/19 16:35:13     48s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[07/19 16:35:13     48s] 
[07/19 16:35:13     48s] 
[07/19 16:35:13     48s] 
[07/19 16:35:13     48s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.1)
[07/19 16:35:13     48s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:13     48s] UM:*                                                                   Check Prerequisites
[07/19 16:35:13     48s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 16:35:13     48s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:13     48s] UM:*                                                                   CCOpt::Phase::Initialization
[07/19 16:35:13     48s] Executing ccopt post-processing.
[07/19 16:35:13     48s] Synthesizing clock trees with CCOpt...
[07/19 16:35:13     48s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/19 16:35:13     48s] CCOpt::Phase::PreparingToBalance...
[07/19 16:35:13     48s] Leaving CCOpt scope - Initializing power interface...
[07/19 16:35:13     48s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:13     48s] Leaving CCOpt scope - Initializing activity data...
[07/19 16:35:13     48s] 
[07/19 16:35:13     48s] Power Net Detected:
[07/19 16:35:13     48s]         Voltage	    Name
[07/19 16:35:13     48s]              0V	    VSSE
[07/19 16:35:13     48s]              0V	    VSSPST
[07/19 16:35:13     48s]              0V	    VPW
[07/19 16:35:13     48s]              0V	    VSS
[07/19 16:35:13     48s]              0V	    VDDPE
[07/19 16:35:13     48s]              0V	    VDDCE
[07/19 16:35:13     48s]              0V	    POC
[07/19 16:35:13     48s]              0V	    VDDPST
[07/19 16:35:13     48s]              0V	    VNW
[07/19 16:35:13     48s]            1.8V	    VDD
[07/19 16:35:13     48s] #################################################################################
[07/19 16:35:13     48s] # Design Stage: PreRoute
[07/19 16:35:13     48s] # Design Name: sar_adc_controller
[07/19 16:35:13     48s] # Design Mode: 130nm
[07/19 16:35:13     48s] # Analysis Mode: MMMC OCV 
[07/19 16:35:13     48s] # Parasitics Mode: No SPEF/RCDB 
[07/19 16:35:13     48s] # Signoff Settings: SI Off 
[07/19 16:35:13     48s] #################################################################################
[07/19 16:35:13     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 1151.3M, InitMEM = 1150.3M)
[07/19 16:35:13     48s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1158.3M) ***
[07/19 16:35:13     49s]              0V	    VSSE
[07/19 16:35:13     49s]              0V	    VSSPST
[07/19 16:35:13     49s]              0V	    VPW
[07/19 16:35:13     49s]              0V	    VSS
[07/19 16:35:13     49s]              0V	    VDDPE
[07/19 16:35:13     49s]              0V	    VDDCE
[07/19 16:35:13     49s]              0V	    POC
[07/19 16:35:13     49s]              0V	    VDDPST
[07/19 16:35:13     49s]              0V	    VNW
[07/19 16:35:13     49s]            1.8V	    VDD
[07/19 16:35:13     49s] ideal_clock(50MHz) Processing average sequential pin duty cycle 
[07/19 16:35:14     49s] Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:01.0 real=0:00:00.8)
[07/19 16:35:14     49s] 
[07/19 16:35:14     49s] Positive (advancing) pin insertion delays
[07/19 16:35:14     49s] =========================================
[07/19 16:35:14     49s] 
[07/19 16:35:14     49s] Found 0 advancing pin insertion delay (0.000% of 20 clock tree sinks)
[07/19 16:35:14     49s] 
[07/19 16:35:14     49s] Negative (delaying) pin insertion delays
[07/19 16:35:14     49s] ========================================
[07/19 16:35:14     49s] 
[07/19 16:35:14     49s] Found 0 delaying pin insertion delay (0.000% of 20 clock tree sinks)
[07/19 16:35:14     49s] Notify start of optimization...
[07/19 16:35:14     49s] Notify start of optimization done.
[07/19 16:35:14     49s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[07/19 16:35:14     49s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1756.3M
[07/19 16:35:14     49s] All LLGs are deleted
[07/19 16:35:14     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1756.3M
[07/19 16:35:14     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1756.3M
[07/19 16:35:14     49s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1748.3M
[07/19 16:35:14     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.4 mem=1748.3M
[07/19 16:35:14     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.4 mem=1748.3M
[07/19 16:35:14     49s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Import and model ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Create place DB ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Import place data ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Read instances and placement ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Read nets ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Create route DB ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       == Non-default Options ==
[07/19 16:35:14     49s] (I)       Maximum routing layer                              : 6
[07/19 16:35:14     49s] (I)       Number of threads                                  : 16
[07/19 16:35:14     49s] (I)       Method to set GCell size                           : row
[07/19 16:35:14     49s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:35:14     49s] (I)       Started Import route data (16T) ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Use row-based GCell size
[07/19 16:35:14     49s] (I)       Use row-based GCell align
[07/19 16:35:14     49s] (I)       GCell unit size   : 2720
[07/19 16:35:14     49s] (I)       GCell multiplier  : 1
[07/19 16:35:14     49s] (I)       GCell row height  : 2720
[07/19 16:35:14     49s] (I)       Actual row height : 2720
[07/19 16:35:14     49s] (I)       GCell align ref   : 28980 28560
[07/19 16:35:14     49s] [NR-eGR] Track table information for default rule: 
[07/19 16:35:14     49s] [NR-eGR] li1 has no routable track
[07/19 16:35:14     49s] [NR-eGR] met1 has single uniform track structure
[07/19 16:35:14     49s] [NR-eGR] met2 has single uniform track structure
[07/19 16:35:14     49s] [NR-eGR] met3 has single uniform track structure
[07/19 16:35:14     49s] [NR-eGR] met4 has single uniform track structure
[07/19 16:35:14     49s] [NR-eGR] met5 has single uniform track structure
[07/19 16:35:14     49s] (I)       ===========================================================================
[07/19 16:35:14     49s] (I)       == Report All Rule Vias ==
[07/19 16:35:14     49s] (I)       ===========================================================================
[07/19 16:35:14     49s] (I)        Via Rule : (Default)
[07/19 16:35:14     49s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:35:14     49s] (I)       ---------------------------------------------------------------------------
[07/19 16:35:14     49s] (I)        1    1 : L1M1_PR                     4 : L1M1_PR_MR               
[07/19 16:35:14     49s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:35:14     49s] (I)        3   12 : M2M3_PR_R                  14 : M2M3_PR_MR               
[07/19 16:35:14     49s] (I)        4   16 : M3M4_PR                    19 : M3M4_PR_MR               
[07/19 16:35:14     49s] (I)        5   21 : M4M5_PR                    24 : M4M5_PR_MR               
[07/19 16:35:14     49s] (I)       ===========================================================================
[07/19 16:35:14     49s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Read routing blockages ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Read instance blockages ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Read PG blockages ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] [NR-eGR] Read 181 PG shapes
[07/19 16:35:14     49s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Read boundary cut boxes ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:35:14     49s] [NR-eGR] #Instance Blockages : 546
[07/19 16:35:14     49s] [NR-eGR] #PG Blockages       : 181
[07/19 16:35:14     49s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:35:14     49s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:35:14     49s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Read blackboxes ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:35:14     49s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Read prerouted ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/19 16:35:14     49s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Read unlegalized nets ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Read nets ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] [NR-eGR] Read numTotalNets=89  numIgnoredNets=0
[07/19 16:35:14     49s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Set up via pillars ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       early_global_route_priority property id does not exist.
[07/19 16:35:14     49s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Model blockages into capacity
[07/19 16:35:14     49s] (I)       Read Num Blocks=727  Num Prerouted Wires=0  Num CS=0
[07/19 16:35:14     49s] (I)       Started Initialize 3D capacity ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Layer 1 (H) : #blockages 580 : #preroutes 0
[07/19 16:35:14     49s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 0
[07/19 16:35:14     49s] (I)       Layer 3 (H) : #blockages 34 : #preroutes 0
[07/19 16:35:14     49s] (I)       Layer 4 (V) : #blockages 47 : #preroutes 0
[07/19 16:35:14     49s] (I)       Layer 5 (H) : #blockages 32 : #preroutes 0
[07/19 16:35:14     49s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       -- layer congestion ratio --
[07/19 16:35:14     49s] (I)       Layer 1 : 0.100000
[07/19 16:35:14     49s] (I)       Layer 2 : 0.700000
[07/19 16:35:14     49s] (I)       Layer 3 : 0.700000
[07/19 16:35:14     49s] (I)       Layer 4 : 0.700000
[07/19 16:35:14     49s] (I)       Layer 5 : 0.700000
[07/19 16:35:14     49s] (I)       Layer 6 : 0.700000
[07/19 16:35:14     49s] (I)       ----------------------------
[07/19 16:35:14     49s] (I)       Number of ignored nets                =      0
[07/19 16:35:14     49s] (I)       Number of connected nets              =      0
[07/19 16:35:14     49s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/19 16:35:14     49s] (I)       Number of clock nets                  =      2.  Ignored: No
[07/19 16:35:14     49s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:35:14     49s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:35:14     49s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:35:14     49s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:35:14     49s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:35:14     49s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:35:14     49s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:35:14     49s] (I)       Finished Import route data (16T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Read aux data ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Others data preparation ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 16:35:14     49s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Started Create route kernel ( Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Ndr track 0 does not exist
[07/19 16:35:14     49s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:35:14     49s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:35:14     49s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:35:14     49s] (I)       Site width          :   460  (dbu)
[07/19 16:35:14     49s] (I)       Row height          :  2720  (dbu)
[07/19 16:35:14     49s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:35:14     49s] (I)       GCell width         :  2720  (dbu)
[07/19 16:35:14     49s] (I)       GCell height        :  2720  (dbu)
[07/19 16:35:14     49s] (I)       Grid                :    29    37     6
[07/19 16:35:14     49s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:35:14     49s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:35:14     49s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:35:14     49s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:35:14     49s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:35:14     49s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:35:14     49s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:35:14     49s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:35:14     49s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:35:14     49s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:35:14     49s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:35:14     49s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:35:14     49s] (I)       --------------------------------------------------------
[07/19 16:35:14     49s] 
[07/19 16:35:14     49s] [NR-eGR] ============ Routing rule table ============
[07/19 16:35:14     49s] [NR-eGR] Rule id: 0  Nets: 89 
[07/19 16:35:14     49s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:35:14     49s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:35:14     49s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:14     49s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:14     49s] [NR-eGR] ========================================
[07/19 16:35:14     49s] [NR-eGR] 
[07/19 16:35:14     49s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:35:14     49s] (I)       blocked tracks on layer2 : = 486 / 8584 (5.66%)
[07/19 16:35:14     49s] (I)       blocked tracks on layer3 : = 200 / 6475 (3.09%)
[07/19 16:35:14     49s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:35:14     49s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:35:14     49s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:35:14     49s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1748.29 MB )
[07/19 16:35:14     49s] (I)       Reset routing kernel
[07/19 16:35:14     49s] (I)       Started Global Routing ( Curr Mem: 1750.30 MB )
[07/19 16:35:14     49s] (I)       Started Free existing wires ( Curr Mem: 1750.30 MB )
[07/19 16:35:14     49s] (I)       Started Initialization ( Curr Mem: 1750.30 MB )
[07/19 16:35:14     49s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1750.30 MB )
[07/19 16:35:14     49s] (I)       totalPins=259  totalGlobalPin=241 (93.05%)
[07/19 16:35:14     49s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1750.30 MB )
[07/19 16:35:14     49s] (I)       Started Net group 1 ( Curr Mem: 1750.30 MB )
[07/19 16:35:14     49s] (I)       Started Generate topology (16T) ( Curr Mem: 1750.30 MB )
[07/19 16:35:14     49s] (I)       Finished Generate topology (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       total 2D Cap : 21387 = (12968 H, 8419 V)
[07/19 16:35:14     49s] [NR-eGR] Layer group 1: route 89 net(s) in layer range [2, 6]
[07/19 16:35:14     49s] (I)       
[07/19 16:35:14     49s] (I)       ============  Phase 1a Route ============
[07/19 16:35:14     49s] (I)       Started Phase 1a ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Started Pattern routing (16T) ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Pattern routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Usage: 616 = (298 H, 318 V) = (2.30% H, 3.78% V) = (8.106e+02um H, 8.650e+02um V)
[07/19 16:35:14     49s] (I)       Started Add via demand to 2D ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       
[07/19 16:35:14     49s] (I)       ============  Phase 1b Route ============
[07/19 16:35:14     49s] (I)       Started Phase 1b ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Usage: 616 = (298 H, 318 V) = (2.30% H, 3.78% V) = (8.106e+02um H, 8.650e+02um V)
[07/19 16:35:14     49s] (I)       Overflow of layer group 1: 0.19% H + 0.00% V. EstWL: 1.675520e+03um
[07/19 16:35:14     49s] (I)       Congestion metric : 0.19%H 0.00%V, 0.19%HV
[07/19 16:35:14     49s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/19 16:35:14     49s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       
[07/19 16:35:14     49s] (I)       ============  Phase 1c Route ============
[07/19 16:35:14     49s] (I)       Started Phase 1c ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Usage: 616 = (298 H, 318 V) = (2.30% H, 3.78% V) = (8.106e+02um H, 8.650e+02um V)
[07/19 16:35:14     49s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       
[07/19 16:35:14     49s] (I)       ============  Phase 1d Route ============
[07/19 16:35:14     49s] (I)       Started Phase 1d ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Usage: 616 = (298 H, 318 V) = (2.30% H, 3.78% V) = (8.106e+02um H, 8.650e+02um V)
[07/19 16:35:14     49s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       
[07/19 16:35:14     49s] (I)       ============  Phase 1e Route ============
[07/19 16:35:14     49s] (I)       Started Phase 1e ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Started Route legalization ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Usage: 616 = (298 H, 318 V) = (2.30% H, 3.78% V) = (8.106e+02um H, 8.650e+02um V)
[07/19 16:35:14     49s] [NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.00% V. EstWL: 1.675520e+03um
[07/19 16:35:14     49s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       
[07/19 16:35:14     49s] (I)       ============  Phase 1l Route ============
[07/19 16:35:14     49s] (I)       Started Phase 1l ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Started Layer assignment (16T) ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Layer assignment (16T) ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.05 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Started Clean cong LA ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/19 16:35:14     49s] (I)       Layer  2:       7814       388         2           0        8288    ( 0.00%) 
[07/19 16:35:14     49s] (I)       Layer  3:       6238       307         0           0        6173    ( 0.00%) 
[07/19 16:35:14     49s] (I)       Layer  4:       4529        50         0           0        4619    ( 0.00%) 
[07/19 16:35:14     49s] (I)       Layer  5:       1940        18         0        1419        2696    (34.48%) 
[07/19 16:35:14     49s] (I)       Layer  6:        176         0         0         636         133    (82.70%) 
[07/19 16:35:14     49s] (I)       Total:         20697       763         2        2055       21909    ( 8.58%) 
[07/19 16:35:14     49s] (I)       
[07/19 16:35:14     49s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:35:14     49s] [NR-eGR]                        OverCon            
[07/19 16:35:14     49s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:35:14     49s] [NR-eGR]       Layer                (2)    OverCon 
[07/19 16:35:14     49s] [NR-eGR] ----------------------------------------------
[07/19 16:35:14     49s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:14     49s] [NR-eGR]    met1  (2)         1( 0.10%)   ( 0.10%) 
[07/19 16:35:14     49s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:14     49s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:14     49s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:14     49s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:14     49s] [NR-eGR] ----------------------------------------------
[07/19 16:35:14     49s] [NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[07/19 16:35:14     49s] [NR-eGR] 
[07/19 16:35:14     49s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.06 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Started Export 3D cong map ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       total 2D Cap : 21439 = (12998 H, 8441 V)
[07/19 16:35:14     49s] (I)       Started Export 2D cong map ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/19 16:35:14     49s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 16:35:14     49s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       ============= Track Assignment ============
[07/19 16:35:14     49s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Started Track Assignment (16T) ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/19 16:35:14     49s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Run Multi-thread track assignment
[07/19 16:35:14     49s] (I)       Finished Track Assignment (16T) ( CPU: 0.05 sec, Real: 0.02 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Started Export ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] [NR-eGR] Started Export DB wires ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:14     49s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 245
[07/19 16:35:14     49s] [NR-eGR]   met1  (2H) length: 8.197200e+02um, number of vias: 331
[07/19 16:35:14     49s] [NR-eGR]   met2  (3V) length: 8.352300e+02um, number of vias: 34
[07/19 16:35:14     49s] [NR-eGR]   met3  (4H) length: 6.854000e+01um, number of vias: 6
[07/19 16:35:14     49s] [NR-eGR]   met4  (5V) length: 4.825000e+01um, number of vias: 0
[07/19 16:35:14     49s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:35:14     49s] [NR-eGR] Total length: 1.771740e+03um, number of vias: 616
[07/19 16:35:14     49s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:14     49s] [NR-eGR] Total eGR-routed clock nets wire length: 2.045500e+02um 
[07/19 16:35:14     49s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:14     49s] (I)       Started Update net boxes ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Started Update timing ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Started Postprocess design ( Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.11 sec, Curr Mem: 1782.36 MB )
[07/19 16:35:14     49s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.1)
[07/19 16:35:14     49s] Rebuilding timing graph...
[07/19 16:35:14     49s] Topological Sorting (REAL = 0:00:00.0, MEM = 1892.1M, InitMEM = 1891.1M)
[07/19 16:35:14     49s] Rebuilding timing graph done.
[07/19 16:35:14     49s] Legalization setup...
[07/19 16:35:14     49s] Using cell based legalization.
[07/19 16:35:14     49s] Initializing placement interface...
[07/19 16:35:14     49s]   Use check_library -place or consult logv if problems occur.
[07/19 16:35:14     49s]   Leaving CCOpt scope - Initializing placement interface...
[07/19 16:35:14     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1895.1M
[07/19 16:35:14     49s] z: 1, totalTracks: 1
[07/19 16:35:14     49s] z: 3, totalTracks: 1
[07/19 16:35:14     49s] z: 5, totalTracks: 1
[07/19 16:35:14     49s] #spOpts: N=130 
[07/19 16:35:14     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1895.1M
[07/19 16:35:14     49s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1895.1M
[07/19 16:35:14     49s] Core basic site is unithd
[07/19 16:35:14     49s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1895.1M
[07/19 16:35:14     49s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.016, MEM:1893.1M
[07/19 16:35:14     49s] SiteArray: non-trimmed site array dimensions = 16 x 49
[07/19 16:35:14     49s] SiteArray: use 16,384 bytes
[07/19 16:35:14     49s] SiteArray: current memory after site array memory allocation 1893.1M
[07/19 16:35:14     49s] SiteArray: FP blocked sites are writable
[07/19 16:35:14     49s] Estimated cell power/ground rail width = 0.552 um
[07/19 16:35:14     49s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:35:14     49s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1893.1M
[07/19 16:35:14     50s] Process 78 wires and vias for routing blockage analysis
[07/19 16:35:14     50s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.012, MEM:1893.1M
[07/19 16:35:14     50s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.055, MEM:1893.1M
[07/19 16:35:14     50s] OPERPROF:     Starting CMU at level 3, MEM:1893.1M
[07/19 16:35:14     50s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.010, MEM:1894.1M
[07/19 16:35:14     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.066, MEM:1894.1M
[07/19 16:35:14     50s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1894.1MB).
[07/19 16:35:14     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.073, MEM:1894.1M
[07/19 16:35:14     50s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:14     50s] Initializing placement interface done.
[07/19 16:35:14     50s] Leaving CCOpt scope - Cleaning up placement interface...
[07/19 16:35:14     50s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1894.1M
[07/19 16:35:14     50s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1894.1M
[07/19 16:35:14     50s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:14     50s] Leaving CCOpt scope - Initializing placement interface...
[07/19 16:35:14     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:1894.1M
[07/19 16:35:14     50s] z: 1, totalTracks: 1
[07/19 16:35:14     50s] z: 3, totalTracks: 1
[07/19 16:35:14     50s] z: 5, totalTracks: 1
[07/19 16:35:14     50s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:14     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1894.1M
[07/19 16:35:14     50s] OPERPROF:     Starting CMU at level 3, MEM:1894.1M
[07/19 16:35:14     50s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.010, MEM:1894.1M
[07/19 16:35:14     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1894.1M
[07/19 16:35:14     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1894.1MB).
[07/19 16:35:14     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:1894.1M
[07/19 16:35:14     50s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:14     50s] (I)       Load db... (mem=1894.1M)
[07/19 16:35:14     50s] (I)       Read data from FE... (mem=1894.1M)
[07/19 16:35:14     50s] (I)       Started Read instances and placement ( Curr Mem: 1894.07 MB )
[07/19 16:35:14     50s] (I)       Number of ignored instance 0
[07/19 16:35:14     50s] (I)       Number of inbound cells 0
[07/19 16:35:14     50s] (I)       Number of opened ILM blockages 0
[07/19 16:35:14     50s] (I)       numMoveCells=85, numMacros=0  numPads=14  numMultiRowHeightInsts=0
[07/19 16:35:14     50s] (I)       cell height: 2720, count: 85
[07/19 16:35:14     50s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[07/19 16:35:14     50s] (I)       Read rows... (mem=1894.1M)
[07/19 16:35:14     50s] (I)       Done Read rows (cpu=0.000s, mem=1894.1M)
[07/19 16:35:14     50s] (I)       Done Read data from FE (cpu=0.000s, mem=1894.1M)
[07/19 16:35:14     50s] (I)       Done Load db (cpu=0.000s, mem=1894.1M)
[07/19 16:35:14     50s] (I)       Constructing placeable region... (mem=1894.1M)
[07/19 16:35:14     50s] (I)       Constructing bin map
[07/19 16:35:14     50s] (I)       Initialize bin information with width=27200 height=27200
[07/19 16:35:14     50s] (I)       Done constructing bin map
[07/19 16:35:14     50s] (I)       Removing 0 blocked bin with high fixed inst density
[07/19 16:35:14     50s] (I)       Compute region effective width... (mem=1894.1M)
[07/19 16:35:14     50s] (I)       Done Compute region effective width (cpu=0.010s, mem=1894.1M)
[07/19 16:35:14     50s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1894.1M)
[07/19 16:35:14     50s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.1)
[07/19 16:35:14     50s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:14     50s] UM:*                                                                   Legalization setup
[07/19 16:35:14     50s] Validating CTS configuration...
[07/19 16:35:14     50s] Checking module port directions...
[07/19 16:35:14     50s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:14     50s] Non-default CCOpt properties:
[07/19 16:35:14     50s] clone_clock_gates is set for at least one object
[07/19 16:35:14     50s] clone_clock_logic is set for at least one object
[07/19 16:35:14     50s] cloning_copy_activity: 1 (default: false)
[07/19 16:35:14     50s] cts_merge_clock_gates is set for at least one object
[07/19 16:35:14     50s] cts_merge_clock_logic is set for at least one object
[07/19 16:35:14     50s] route_type is set for at least one object
[07/19 16:35:14     50s] source_driver is set for at least one object
[07/19 16:35:14     50s] Route type trimming info:
[07/19 16:35:14     50s]   No route type modifications were made.
[07/19 16:35:14     50s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree ideal_clock. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[07/19 16:35:14     50s] Accumulated time to calculate placeable region: 0.01
[07/19 16:35:14     50s] (I)       Initializing Steiner engine. 
[07/19 16:35:14     50s] LayerId::1 widthSet size::4
[07/19 16:35:14     50s] LayerId::2 widthSet size::4
[07/19 16:35:14     50s] LayerId::3 widthSet size::5
[07/19 16:35:14     50s] LayerId::4 widthSet size::4
[07/19 16:35:14     50s] LayerId::5 widthSet size::5
[07/19 16:35:14     50s] LayerId::6 widthSet size::2
[07/19 16:35:14     50s] Updating RC grid for preRoute extraction ...
[07/19 16:35:14     50s] Initializing multi-corner capacitance tables ... 
[07/19 16:35:14     50s] Initializing multi-corner resistance tables ...
[07/19 16:35:14     50s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:35:14     50s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.065918 ; aWlH: 0.000000 ; Pmax: 0.822900 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[07/19 16:35:14     50s] Start AAE Lib Loading. (MEM=1900.18)
[07/19 16:35:14     50s] End AAE Lib Loading. (MEM=1919.26 CPU=0:00:00.0 Real=0:00:00.0)
[07/19 16:35:14     50s] End AAE Lib Interpolated Model. (MEM=1919.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:14     50s] Library trimming inverters in power domain auto-default and half-corner delay_default:both.late removed 1 of 5 cells
[07/19 16:35:14     50s] Original list had 5 cells:
[07/19 16:35:14     50s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinvlp_4 
[07/19 16:35:14     50s] New trimmed list has 4 cells:
[07/19 16:35:14     50s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2 
[07/19 16:35:14     50s] Accumulated time to calculate placeable region: 0.01
[07/19 16:35:14     50s] Accumulated time to calculate placeable region: 0.01
[07/19 16:35:15     51s] Clock tree balancer configuration for clock_tree ideal_clock:
[07/19 16:35:15     51s] Non-default CCOpt properties:
[07/19 16:35:15     51s]   clone_clock_gates: true (default: false)
[07/19 16:35:15     51s]   clone_clock_logic: true (default: false)
[07/19 16:35:15     51s]   cts_merge_clock_gates: true (default: false)
[07/19 16:35:15     51s]   cts_merge_clock_logic: true (default: false)
[07/19 16:35:15     51s]   route_type (leaf): default_route_type_leaf (default: default)
[07/19 16:35:15     51s]   route_type (trunk): default_route_type_nonleaf (default: default)
[07/19 16:35:15     51s]   route_type (top): default_route_type_nonleaf (default: default)
[07/19 16:35:15     51s]   source_driver: sky130_fd_sc_hd__inv_2/A sky130_fd_sc_hd__inv_2/Y (default: )
[07/19 16:35:15     51s] For power domain auto-default:
[07/19 16:35:15     51s]   Buffers:     
[07/19 16:35:15     51s]   Inverters:   {sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2}
[07/19 16:35:15     51s]   Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[07/19 16:35:15     51s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 980.941um^2
[07/19 16:35:15     51s] Top Routing info:
[07/19 16:35:15     51s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[07/19 16:35:15     51s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/19 16:35:15     51s] Trunk Routing info:
[07/19 16:35:15     51s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[07/19 16:35:15     51s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/19 16:35:15     51s] Leaf Routing info:
[07/19 16:35:15     51s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[07/19 16:35:15     51s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/19 16:35:15     51s] For timing_corner delay_default:both, late and power domain auto-default:
[07/19 16:35:15     51s]   Slew time target (leaf):    0.134ns
[07/19 16:35:15     51s]   Slew time target (trunk):   0.134ns
[07/19 16:35:15     51s]   Slew time target (top):     0.134ns (Note: no nets are considered top nets in this clock tree)
[07/19 16:35:15     51s]   Buffer unit delay: 0.148ns
[07/19 16:35:15     51s]   Buffer max distance: 547.648um
[07/19 16:35:15     51s] Fastest wire driving cells and distances:
[07/19 16:35:15     51s]   Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=547.648um, saturatedSlew=0.120ns, speed=3673.025um per ns, cellArea=54.832um^2 per 1000um}
[07/19 16:35:15     51s]   Clock gate (with test): {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=137.304um, saturatedSlew=0.121ns, speed=596.196um per ns, cellArea=164.027um^2 per 1000um}
[07/19 16:35:15     51s]   Clock gate   (no test): {lib_cell:sky130_fd_sc_hd__dlclkp_4, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=127.432um, saturatedSlew=0.121ns, speed=542.726um per ns, cellArea=166.916um^2 per 1000um}
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Logic Sizing Table:
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] ----------------------------------------------------------
[07/19 16:35:15     51s] Cell    Instance count    Source    Eligible library cells
[07/19 16:35:15     51s] ----------------------------------------------------------
[07/19 16:35:15     51s]   (empty table)
[07/19 16:35:15     51s] ----------------------------------------------------------
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Clock tree balancer configuration for skew_group ideal_clock/constraints_default:
[07/19 16:35:15     51s]   Sources:                     pin clk
[07/19 16:35:15     51s]   Total number of sinks:       20
[07/19 16:35:15     51s]   Delay constrained sinks:     20
[07/19 16:35:15     51s]   Non-leaf sinks:              0
[07/19 16:35:15     51s]   Ignore pins:                 0
[07/19 16:35:15     51s]  Timing corner delay_default:both.late:
[07/19 16:35:15     51s]   Skew target:                 0.148ns
[07/19 16:35:15     51s] Primary reporting skew groups are:
[07/19 16:35:15     51s] skew_group ideal_clock/constraints_default with 20 clock sinks
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Clock DAG stats initial state:
[07/19 16:35:15     51s]   cell counts      : b=0, i=0, icg=1, nicg=0, l=0, total=1
[07/19 16:35:15     51s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=18.768um^2, nicg=0.000um^2, l=0.000um^2, total=18.768um^2
[07/19 16:35:15     51s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=35.940um, total=35.940um
[07/19 16:35:15     51s] Clock DAG library cell distribution initial state {count}:
[07/19 16:35:15     51s]    ICGs: sky130_fd_sc_hd__sdlclkp_1: 1 
[07/19 16:35:15     51s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:15     51s] UM:*                                                                   InitialState
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Distribution of half-perimeter wire length by ICG depth:
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] ---------------------------------------------------------------------------
[07/19 16:35:15     51s] Min ICG    Max ICG    Count    HPWL
[07/19 16:35:15     51s] Depth      Depth               (um)
[07/19 16:35:15     51s] ---------------------------------------------------------------------------
[07/19 16:35:15     51s]    0          0         1      [min=36, max=36, avg=36, sd=0, total=36]
[07/19 16:35:15     51s]    0          1         1      [min=107, max=107, avg=107, sd=0, total=107]
[07/19 16:35:15     51s] ---------------------------------------------------------------------------
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[07/19 16:35:15     51s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Layer information for route type default_route_type_leaf:
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] --------------------------------------------------------------------
[07/19 16:35:15     51s] Layer    Preferred    Route    Res.          Cap.          RC
[07/19 16:35:15     51s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/19 16:35:15     51s] --------------------------------------------------------------------
[07/19 16:35:15     51s] li1      N            V          0.962         0.197         0.189
[07/19 16:35:15     51s] met1     N            H          1.250         0.214         0.268
[07/19 16:35:15     51s] met2     Y            V          0.412         0.269         0.111
[07/19 16:35:15     51s] met3     Y            H          0.172         0.261         0.045
[07/19 16:35:15     51s] met4     N            V          0.136         0.262         0.036
[07/19 16:35:15     51s] met5     N            H          0.003         0.150         0.000
[07/19 16:35:15     51s] --------------------------------------------------------------------
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[07/19 16:35:15     51s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Layer information for route type default_route_type_nonleaf:
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] --------------------------------------------------------------------
[07/19 16:35:15     51s] Layer    Preferred    Route    Res.          Cap.          RC
[07/19 16:35:15     51s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/19 16:35:15     51s] --------------------------------------------------------------------
[07/19 16:35:15     51s] li1      N            V          0.962         0.266         0.256
[07/19 16:35:15     51s] met1     N            H          1.250         0.302         0.377
[07/19 16:35:15     51s] met2     Y            V          0.412         0.414         0.171
[07/19 16:35:15     51s] met3     Y            H          0.172         0.360         0.062
[07/19 16:35:15     51s] met4     N            V          0.136         0.421         0.057
[07/19 16:35:15     51s] met5     N            H          0.003         0.212         0.001
[07/19 16:35:15     51s] --------------------------------------------------------------------
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[07/19 16:35:15     51s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Layer information for route type default_route_type_nonleaf:
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] --------------------------------------------------------------------
[07/19 16:35:15     51s] Layer    Preferred    Route    Res.          Cap.          RC
[07/19 16:35:15     51s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/19 16:35:15     51s] --------------------------------------------------------------------
[07/19 16:35:15     51s] li1      N            V          0.962         0.197         0.189
[07/19 16:35:15     51s] met1     N            H          1.250         0.214         0.268
[07/19 16:35:15     51s] met2     Y            V          0.412         0.269         0.111
[07/19 16:35:15     51s] met3     Y            H          0.172         0.261         0.045
[07/19 16:35:15     51s] met4     N            V          0.136         0.262         0.036
[07/19 16:35:15     51s] met5     N            H          0.003         0.150         0.000
[07/19 16:35:15     51s] --------------------------------------------------------------------
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Via selection for estimated routes (rule default):
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] -----------------------------------------------------------------
[07/19 16:35:15     51s] Layer        Via Cell     Res.     Cap.     RC       Top of Stack
[07/19 16:35:15     51s] Range                     (Ohm)    (fF)     (fs)     Only
[07/19 16:35:15     51s] -----------------------------------------------------------------
[07/19 16:35:15     51s] li1-met1     L1M1_PR      4.500    0.030    0.133    false
[07/19 16:35:15     51s] met1-met2    M1M2_PR_M    3.410    0.066    0.225    false
[07/19 16:35:15     51s] met2-met3    M2M3_PR_R    3.410    0.068    0.233    false
[07/19 16:35:15     51s] met3-met4    M3M4_PR      0.380    0.038    0.014    false
[07/19 16:35:15     51s] met4-met5    M4M5_PR      0.006    0.150    0.001    false
[07/19 16:35:15     51s] -----------------------------------------------------------------
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
[07/19 16:35:15     51s] No ideal or dont_touch nets found in the clock tree
[07/19 16:35:15     51s] No dont_touch hnets found in the clock tree
[07/19 16:35:15     51s] Checking for illegal sizes of clock logic instances...
[07/19 16:35:15     51s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:15     51s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:15     51s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Filtering reasons for cell type: buffer
[07/19 16:35:15     51s] =======================================
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] ---------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:15     51s] Clock trees    Power domain    Reason                         Library cells
[07/19 16:35:15     51s] ---------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:15     51s] all            auto-default    Unbalanced rise/fall delays    { sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16
[07/19 16:35:15     51s]                                                                 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6
[07/19 16:35:15     51s]                                                                 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16
[07/19 16:35:15     51s]                                                                 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[07/19 16:35:15     51s]                                                                 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_1
[07/19 16:35:15     51s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_16 sky130_fd_sc_hd__lpflow_clkbufkapwr_2
[07/19 16:35:15     51s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_4 sky130_fd_sc_hd__lpflow_clkbufkapwr_8
[07/19 16:35:15     51s]                                                                 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__probec_p_8 }
[07/19 16:35:15     51s] ---------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Filtering reasons for cell type: inverter
[07/19 16:35:15     51s] =========================================
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:15     51s] Clock trees    Power domain    Reason                         Library cells
[07/19 16:35:15     51s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:15     51s] all            auto-default    Unbalanced rise/fall delays    { sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_1
[07/19 16:35:15     51s]                                                                 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12
[07/19 16:35:15     51s]                                                                 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4
[07/19 16:35:15     51s]                                                                 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1
[07/19 16:35:15     51s]                                                                 sky130_fd_sc_hd__lpflow_clkinvkapwr_16 }
[07/19 16:35:15     51s] all            auto-default    Library trimming               { sky130_fd_sc_hd__clkinvlp_4 }
[07/19 16:35:15     51s] all            auto-default    Wrong power context            { sky130_fd_sc_hd__lpflow_clkinvkapwr_2 sky130_fd_sc_hd__lpflow_clkinvkapwr_4
[07/19 16:35:15     51s]                                                                 sky130_fd_sc_hd__lpflow_clkinvkapwr_8 }
[07/19 16:35:15     51s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] 
[07/19 16:35:15     51s] Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.2)
[07/19 16:35:16     51s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:16     51s] UM:*                                                                   Validating CTS configuration
[07/19 16:35:16     51s] CCOpt configuration status: all checks passed.
[07/19 16:35:16     51s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[07/19 16:35:16     51s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[07/19 16:35:16     51s]   No exclusion drivers are needed.
[07/19 16:35:16     51s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[07/19 16:35:16     51s] Antenna diode management...
[07/19 16:35:16     51s]   Found 0 antenna diodes in the clock trees.
[07/19 16:35:16     51s]   
[07/19 16:35:16     51s] Antenna diode management done.
[07/19 16:35:16     51s] Adding driver cells for primary IOs...
[07/19 16:35:16     51s]   
[07/19 16:35:16     51s]   ----------------------------------------------------------------------------------------------
[07/19 16:35:16     51s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[07/19 16:35:16     51s]   ----------------------------------------------------------------------------------------------
[07/19 16:35:16     51s]     (empty table)
[07/19 16:35:16     51s]   ----------------------------------------------------------------------------------------------
[07/19 16:35:16     51s]   
[07/19 16:35:16     51s]   
[07/19 16:35:16     51s] Adding driver cells for primary IOs done.
[07/19 16:35:16     51s] Adding driver cell for primary IO roots...
[07/19 16:35:16     51s] Adding driver cell for primary IO roots done.
[07/19 16:35:16     51s] Maximizing clock DAG abstraction...
[07/19 16:35:16     51s] Maximizing clock DAG abstraction done.
[07/19 16:35:16     51s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.9 real=0:00:02.5)
[07/19 16:35:16     51s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:16     51s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[07/19 16:35:16     51s] Synthesizing clock trees...
[07/19 16:35:16     51s]   Preparing To Balance...
[07/19 16:35:16     51s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/19 16:35:16     51s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1976.5M
[07/19 16:35:16     51s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1973.5M
[07/19 16:35:16     51s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:16     51s]   Leaving CCOpt scope - Initializing placement interface...
[07/19 16:35:16     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:1945.0M
[07/19 16:35:16     51s] z: 1, totalTracks: 1
[07/19 16:35:16     51s] z: 3, totalTracks: 1
[07/19 16:35:16     51s] z: 5, totalTracks: 1
[07/19 16:35:16     51s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:16     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1945.0M
[07/19 16:35:16     51s] OPERPROF:     Starting CMU at level 3, MEM:1945.0M
[07/19 16:35:16     51s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.014, MEM:1944.9M
[07/19 16:35:16     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.027, MEM:1944.9M
[07/19 16:35:16     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1944.9MB).
[07/19 16:35:16     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.031, MEM:1944.9M
[07/19 16:35:16     51s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:16     51s] End AAE Lib Interpolated Model. (MEM=1944.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:16     51s]   Library trimming clock gates in power domain auto-default and half-corner delay_default:both.late removed 0 of 3 cells
[07/19 16:35:16     51s]   Original list had 3 cells:
[07/19 16:35:16     51s]   sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[07/19 16:35:16     51s]   Library trimming was not able to trim any cells:
[07/19 16:35:16     51s]   sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[07/19 16:35:16     51s]   Merging duplicate siblings in DAG...
[07/19 16:35:16     51s]     Clock DAG stats before merging:
[07/19 16:35:16     51s]       cell counts      : b=0, i=0, icg=1, nicg=0, l=0, total=1
[07/19 16:35:16     51s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=18.768um^2, nicg=0.000um^2, l=0.000um^2, total=18.768um^2
[07/19 16:35:16     51s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=35.940um, total=35.940um
[07/19 16:35:16     51s]     Clock DAG library cell distribution before merging {count}:
[07/19 16:35:16     51s]        ICGs: sky130_fd_sc_hd__sdlclkp_1: 1 
[07/19 16:35:16     51s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:16     51s] UM:*                                                                   before merging
[07/19 16:35:16     51s]     Resynthesising clock tree into netlist...
[07/19 16:35:16     51s]       Reset timing graph...
[07/19 16:35:16     51s] Ignoring AAE DB Resetting ...
[07/19 16:35:16     51s]       Reset timing graph done.
[07/19 16:35:16     51s]     Resynthesising clock tree into netlist done.
[07/19 16:35:16     51s]     
[07/19 16:35:16     51s]     Clock gate merging summary:
[07/19 16:35:16     51s]     
[07/19 16:35:16     51s]     ----------------------------------------------------------
[07/19 16:35:16     51s]     Description                          Number of occurrences
[07/19 16:35:16     51s]     ----------------------------------------------------------
[07/19 16:35:16     51s]     Total clock gates                              1
[07/19 16:35:16     51s]     Globally unique enables                        1
[07/19 16:35:16     51s]     Potentially mergeable clock gates              0
[07/19 16:35:16     51s]     Actually merged clock gates                    0
[07/19 16:35:16     51s]     ----------------------------------------------------------
[07/19 16:35:16     51s]     
[07/19 16:35:16     51s]     --------------------------------------------
[07/19 16:35:16     51s]     Cannot merge reason    Number of occurrences
[07/19 16:35:16     51s]     --------------------------------------------
[07/19 16:35:16     51s]     GloballyUnique                   1
[07/19 16:35:16     51s]     --------------------------------------------
[07/19 16:35:16     51s]     
[07/19 16:35:16     51s]     Disconnecting clock tree from netlist...
[07/19 16:35:16     51s]     Disconnecting clock tree from netlist done.
[07/19 16:35:16     51s]   Merging duplicate siblings in DAG done.
[07/19 16:35:16     51s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:16     51s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:16     51s] UM:*                                                                   Preparing To Balance
[07/19 16:35:16     51s]   CCOpt::Phase::Construction...
[07/19 16:35:16     51s]   Stage::Clustering...
[07/19 16:35:16     51s]   Clustering...
[07/19 16:35:16     51s]     Initialize for clustering...
[07/19 16:35:16     51s]     Clock DAG stats before clustering:
[07/19 16:35:16     51s]       cell counts      : b=0, i=0, icg=1, nicg=0, l=0, total=1
[07/19 16:35:16     51s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=22.522um^2
[07/19 16:35:16     51s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=35.940um, total=35.940um
[07/19 16:35:16     51s]     Clock DAG library cell distribution before clustering {count}:
[07/19 16:35:16     51s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:16     51s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:16     51s] UM:*                                                                   before clustering
[07/19 16:35:16     51s]     Computing max distances from locked parents...
[07/19 16:35:16     51s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[07/19 16:35:16     51s]     Computing max distances from locked parents done.
[07/19 16:35:16     51s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:16     51s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:16     51s] UM:*                                                                   Initialize for clustering
[07/19 16:35:16     51s]     Bottom-up phase...
[07/19 16:35:16     51s]     Clustering clock_tree ideal_clock...
[07/19 16:35:16     51s] End AAE Lib Interpolated Model. (MEM=1963.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:16     51s]         Accumulated time to calculate placeable region: 0.01
[07/19 16:35:16     51s]         Clock tree timing engine global stage delay update for delay_default:both.late...
[07/19 16:35:16     51s]         Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:16     51s]         Accumulated time to calculate placeable region: 0.01
[07/19 16:35:16     51s]     Clustering clock_tree ideal_clock done.
[07/19 16:35:16     51s]     Clock DAG stats after bottom-up phase:
[07/19 16:35:16     51s]       cell counts      : b=0, i=4, icg=1, nicg=0, l=0, total=5
[07/19 16:35:16     51s]       cell areas       : b=0.000um^2, i=85.082um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=107.603um^2
[07/19 16:35:16     51s]       hp wire lengths  : top=0.000um, trunk=26.060um, leaf=82.350um, total=108.410um
[07/19 16:35:16     51s]     Clock DAG library cell distribution after bottom-up phase {count}:
[07/19 16:35:16     51s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[07/19 16:35:16     51s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:16     51s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:16     51s] UM:*                                                                   after bottom-up phase
[07/19 16:35:16     51s]     Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.2)
[07/19 16:35:16     52s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:16     52s] UM:*                                                                   Bottom-up phase
[07/19 16:35:16     52s]     Legalizing clock trees...
[07/19 16:35:16     52s]     Resynthesising clock tree into netlist...
[07/19 16:35:16     52s]       Reset timing graph...
[07/19 16:35:16     52s] Ignoring AAE DB Resetting ...
[07/19 16:35:16     52s]       Reset timing graph done.
[07/19 16:35:16     52s]     Resynthesising clock tree into netlist done.
[07/19 16:35:16     52s]     Commiting net attributes....
[07/19 16:35:16     52s]     Commiting net attributes. done.
[07/19 16:35:16     52s]     Leaving CCOpt scope - ClockRefiner...
[07/19 16:35:16     52s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2016.0M
[07/19 16:35:16     52s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.009, MEM:1884.0M
[07/19 16:35:16     52s]     Assigned high priority to 25 instances.
[07/19 16:35:16     52s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[07/19 16:35:16     52s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[07/19 16:35:16     52s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1884.0M
[07/19 16:35:16     52s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1884.0M
[07/19 16:35:16     52s] z: 1, totalTracks: 1
[07/19 16:35:16     52s] z: 3, totalTracks: 1
[07/19 16:35:16     52s] z: 5, totalTracks: 1
[07/19 16:35:16     52s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:16     52s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1884.0M
[07/19 16:35:16     52s] OPERPROF:       Starting CMU at level 4, MEM:1884.0M
[07/19 16:35:16     52s] OPERPROF:       Finished CMU at level 4, CPU:0.040, REAL:0.015, MEM:1916.0M
[07/19 16:35:16     52s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.027, MEM:1916.0M
[07/19 16:35:16     52s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1916.0MB).
[07/19 16:35:16     52s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.032, MEM:1916.0M
[07/19 16:35:16     52s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.032, MEM:1916.0M
[07/19 16:35:16     52s] TDRefine: refinePlace mode is spiral
[07/19 16:35:16     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25721.1
[07/19 16:35:16     52s] OPERPROF: Starting RefinePlace at level 1, MEM:1916.0M
[07/19 16:35:16     52s] *** Starting refinePlace (0:00:52.1 mem=1916.0M) ***
[07/19 16:35:16     52s] Total net bbox length = 1.593e+03 (7.753e+02 8.175e+02) (ext = 6.970e+02)
[07/19 16:35:16     52s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:35:16     52s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1916.0M
[07/19 16:35:16     52s] Starting refinePlace ...
[07/19 16:35:16     52s] One DDP V2 for no tweak run.
[07/19 16:35:16     52s] ** Cut row section cpu time 0:00:00.0.
[07/19 16:35:16     52s]    Spread Effort: high, standalone mode, useDDP on.
[07/19 16:35:16     52s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1919.1MB) @(0:00:52.1 - 0:00:52.1).
[07/19 16:35:16     52s] Move report: preRPlace moves 46 insts, mean move: 5.07 um, max move: 28.20 um 
[07/19 16:35:16     52s] 	Max move on inst (U86): (40.48, 69.36) --> (46.92, 47.60)
[07/19 16:35:16     52s] 	Length: 3 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__clkinv_1
[07/19 16:35:16     52s] wireLenOptFixPriorityInst 20 inst fixed
[07/19 16:35:16     52s] 
[07/19 16:35:16     52s] Running Spiral MT with 16 threads  fetchWidth=8 
[07/19 16:35:16     52s] Move report: legalization moves 37 insts, mean move: 4.04 um, max move: 12.30 um spiral
[07/19 16:35:16     52s] 	Max move on inst (U103): (42.32, 61.20) --> (38.18, 69.36)
[07/19 16:35:16     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1919.1MB) @(0:00:52.1 - 0:00:52.1).
[07/19 16:35:16     52s] Move report: Detail placement moves 54 insts, mean move: 5.72 um, max move: 28.20 um 
[07/19 16:35:16     52s] 	Max move on inst (U86): (40.48, 69.36) --> (46.92, 47.60)
[07/19 16:35:16     52s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1919.1MB
[07/19 16:35:16     52s] Statistics of distance of Instance movement in refine placement:
[07/19 16:35:16     52s]   maximum (X+Y) =        28.20 um
[07/19 16:35:16     52s]   inst (U86) with max move: (40.48, 69.36) -> (46.92, 47.6)
[07/19 16:35:16     52s]   mean    (X+Y) =         5.72 um
[07/19 16:35:16     52s] Summary Report:
[07/19 16:35:16     52s] Instances move: 54 (out of 89 movable)
[07/19 16:35:16     52s] Instances flipped: 0
[07/19 16:35:16     52s] Mean displacement: 5.72 um
[07/19 16:35:16     52s] Max displacement: 28.20 um (Instance: U86) (40.48, 69.36) -> (46.92, 47.6)
[07/19 16:35:16     52s] 	Length: 3 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__clkinv_1
[07/19 16:35:16     52s] Total instances moved : 54
[07/19 16:35:16     52s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.041, MEM:1919.1M
[07/19 16:35:16     52s] Total net bbox length = 1.868e+03 (9.032e+02 9.651e+02) (ext = 7.179e+02)
[07/19 16:35:16     52s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1919.1MB
[07/19 16:35:16     52s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1919.1MB) @(0:00:52.1 - 0:00:52.1).
[07/19 16:35:16     52s] *** Finished refinePlace (0:00:52.1 mem=1919.1M) ***
[07/19 16:35:16     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25721.1
[07/19 16:35:16     52s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.048, MEM:1919.1M
[07/19 16:35:16     52s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1919.1M
[07/19 16:35:16     52s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1916.1M
[07/19 16:35:16     52s]     ClockRefiner summary
[07/19 16:35:16     52s]     All clock instances: Moved 14, flipped 7 and cell swapped 0 (out of a total of 25).
[07/19 16:35:16     52s]     The largest move was 10.6 um for CTS_ccl_a_inv_00003.
[07/19 16:35:16     52s]     Non-sink clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 5).
[07/19 16:35:16     52s]     The largest move was 10.6 um for CTS_ccl_a_inv_00003.
[07/19 16:35:16     52s]     Clock sinks: Moved 12, flipped 7 and cell swapped 0 (out of a total of 20).
[07/19 16:35:16     52s]     The largest move was 10.5 um for dac_mask_reg_6_.
[07/19 16:35:16     52s]     Revert refine place priority changes on 0 instances.
[07/19 16:35:16     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:1916.1M
[07/19 16:35:16     52s] z: 1, totalTracks: 1
[07/19 16:35:16     52s] z: 3, totalTracks: 1
[07/19 16:35:16     52s] z: 5, totalTracks: 1
[07/19 16:35:16     52s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:16     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1916.1M
[07/19 16:35:16     52s] OPERPROF:     Starting CMU at level 3, MEM:1916.1M
[07/19 16:35:16     52s] OPERPROF:     Finished CMU at level 3, CPU:0.030, REAL:0.013, MEM:1916.1M
[07/19 16:35:16     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.025, MEM:1916.1M
[07/19 16:35:16     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1916.1MB).
[07/19 16:35:16     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.029, MEM:1916.1M
[07/19 16:35:16     52s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.1)
[07/19 16:35:16     52s]     Disconnecting clock tree from netlist...
[07/19 16:35:16     52s]     Disconnecting clock tree from netlist done.
[07/19 16:35:16     52s]     Leaving CCOpt scope - Cleaning up placement interface...
[07/19 16:35:16     52s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1916.1M
[07/19 16:35:16     52s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1916.1M
[07/19 16:35:16     52s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:16     52s]     Leaving CCOpt scope - Initializing placement interface...
[07/19 16:35:16     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:1916.1M
[07/19 16:35:16     52s] z: 1, totalTracks: 1
[07/19 16:35:16     52s] z: 3, totalTracks: 1
[07/19 16:35:16     52s] z: 5, totalTracks: 1
[07/19 16:35:16     52s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:16     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1916.1M
[07/19 16:35:16     52s] OPERPROF:     Starting CMU at level 3, MEM:1916.1M
[07/19 16:35:16     52s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.012, MEM:1916.1M
[07/19 16:35:16     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.024, MEM:1916.1M
[07/19 16:35:16     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1916.1MB).
[07/19 16:35:16     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.029, MEM:1916.1M
[07/19 16:35:16     52s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:16     52s]     Clock tree timing engine global stage delay update for delay_default:both.late...
[07/19 16:35:16     52s] End AAE Lib Interpolated Model. (MEM=1916.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:16     52s]     Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:16     52s]     
[07/19 16:35:16     52s]     Clock tree legalization - Histogram:
[07/19 16:35:16     52s]     ====================================
[07/19 16:35:16     52s]     
[07/19 16:35:16     52s]     ---------------------------------
[07/19 16:35:16     52s]     Movement (um)     Number of cells
[07/19 16:35:16     52s]     ---------------------------------
[07/19 16:35:16     52s]     [5.44,5.954)             1
[07/19 16:35:16     52s]     [5.954,6.468)            0
[07/19 16:35:16     52s]     [6.468,6.982)            0
[07/19 16:35:16     52s]     [6.982,7.496)            0
[07/19 16:35:16     52s]     [7.496,8.01)             0
[07/19 16:35:16     52s]     [8.01,8.524)             0
[07/19 16:35:16     52s]     [8.524,9.038)            0
[07/19 16:35:16     52s]     [9.038,9.552)            0
[07/19 16:35:16     52s]     [9.552,10.066)           0
[07/19 16:35:16     52s]     [10.066,10.58)           1
[07/19 16:35:16     52s]     ---------------------------------
[07/19 16:35:16     52s]     
[07/19 16:35:16     52s]     
[07/19 16:35:16     52s]     Clock tree legalization - Top 10 Movements:
[07/19 16:35:16     52s]     ===========================================
[07/19 16:35:16     52s]     
[07/19 16:35:16     52s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:16     52s]     Movement (um)    Desired            Achieved           Node
[07/19 16:35:16     52s]                      location           location           
[07/19 16:35:16     52s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:16     52s]         10.58        (42.780,53.040)    (32.200,53.040)    CTS_ccl_a_inv_00003 (a lib_cell sky130_fd_sc_hd__clkinv_4) at (32.200,53.040), in power domain auto-default
[07/19 16:35:16     52s]          5.44        (39.560,53.040)    (39.560,47.600)    CTS_ccl_a_inv_00006 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (39.560,47.600), in power domain auto-default
[07/19 16:35:16     52s]          0           (33.950,54.805)    (33.950,54.805)    CTS_ccl_a_inv_00003 (a lib_cell sky130_fd_sc_hd__clkinv_4) at (32.200,53.040), in power domain auto-default
[07/19 16:35:16     52s]          0           (42.898,49.365)    (42.898,49.365)    CTS_ccl_a_inv_00006 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (39.560,47.600), in power domain auto-default
[07/19 16:35:16     52s]          0           (40.880,54.805)    (40.880,54.805)    cell clk_gate_dac_select_bits_reg/latch (a lib_cell sky130_fd_sc_hd__sdlclkp_4) at (39.560,53.040), in power domain auto-default
[07/19 16:35:16     52s]          0           (42.900,60.228)    (42.900,60.228)    CTS_ccl_a_inv_00009 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (37.260,58.480), in power domain auto-default
[07/19 16:35:16     52s]          0           (34.840,67.612)    (34.840,67.612)    CTS_ccl_a_inv_00013 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (29.440,66.640), in power domain auto-default
[07/19 16:35:16     52s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:16     52s]     
[07/19 16:35:16     52s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.2)
[07/19 16:35:16     52s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:16     52s] UM:*                                                                   Legalizing clock trees
[07/19 16:35:16     52s]     Clock DAG stats after 'Clustering':
[07/19 16:35:16     52s]       cell counts      : b=0, i=4, icg=1, nicg=0, l=0, total=5
[07/19 16:35:16     52s]       cell areas       : b=0.000um^2, i=85.082um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=107.603um^2
[07/19 16:35:16     52s]       cell capacitance : b=0.000pF, i=0.113pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.118pF
[07/19 16:35:16     52s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:16     52s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.030pF, total=0.047pF
[07/19 16:35:16     52s]       wire lengths     : top=0.000um, trunk=98.185um, leaf=151.399um, total=249.584um
[07/19 16:35:16     52s]       hp wire lengths  : top=0.000um, trunk=41.960um, leaf=99.440um, total=141.400um
[07/19 16:35:16     52s]     Clock DAG net violations after 'Clustering':
[07/19 16:35:16     52s]       Remaining Transition : {count=1, worst=[0.097ns]} avg=0.097ns sd=0.000ns sum=0.097ns
[07/19 16:35:16     52s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[07/19 16:35:16     52s]       Trunk : target=0.134ns count=4 avg=0.089ns sd=0.096ns min=0.024ns max=0.230ns {3 <= 0.080ns, 0 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns} {0 <= 0.141ns, 0 <= 0.147ns, 0 <= 0.161ns, 0 <= 0.201ns, 1 > 0.201ns}
[07/19 16:35:16     52s]       Leaf  : target=0.134ns count=2 avg=0.091ns sd=0.009ns min=0.085ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:16     52s]     Clock DAG library cell distribution after 'Clustering' {count}:
[07/19 16:35:16     52s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[07/19 16:35:16     52s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:16     52s]     Primary reporting skew groups after 'Clustering':
[07/19 16:35:16     52s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.270, max=0.344, avg=0.300, sd=0.037], skew [0.074 vs 0.148], 100% {0.270, 0.344} (wid=0.003 ws=0.001) (gid=0.341 gs=0.074)
[07/19 16:35:16     52s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:16     52s]           max path sink: dac_select_bits_reg_4_/CLK
[07/19 16:35:16     52s]     Skew group summary after 'Clustering':
[07/19 16:35:16     52s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.270, max=0.344, avg=0.300, sd=0.037], skew [0.074 vs 0.148], 100% {0.270, 0.344} (wid=0.003 ws=0.001) (gid=0.341 gs=0.074)
[07/19 16:35:16     52s]     Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:16     52s]   Clustering done. (took cpu=0:00:00.9 real=0:00:00.7)
[07/19 16:35:17     52s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:17     52s] UM:*                                                                   Clustering
[07/19 16:35:17     52s]   
[07/19 16:35:17     52s]   Post-Clustering Statistics Report
[07/19 16:35:17     52s]   =================================
[07/19 16:35:17     52s]   
[07/19 16:35:17     52s]   Fanout Statistics:
[07/19 16:35:17     52s]   
[07/19 16:35:17     52s]   ---------------------------------------------------------------------------------
[07/19 16:35:17     52s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[07/19 16:35:17     52s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[07/19 16:35:17     52s]   ---------------------------------------------------------------------------------
[07/19 16:35:17     52s]   Trunk         5       1.200      1          2        0.447      {4 <= 1, 1 <= 2}
[07/19 16:35:17     52s]   Leaf          2      10.000      8         12        2.828      {1 <= 8, 1 <= 12}
[07/19 16:35:17     52s]   ---------------------------------------------------------------------------------
[07/19 16:35:17     52s]   
[07/19 16:35:17     52s]   Clustering Failure Statistics:
[07/19 16:35:17     52s]   
[07/19 16:35:17     52s]   --------------------------------
[07/19 16:35:17     52s]   Net Type    Clusters    Clusters
[07/19 16:35:17     52s]               Tried       Failed
[07/19 16:35:17     52s]   --------------------------------
[07/19 16:35:17     52s]   Trunk          3           0
[07/19 16:35:17     52s]   Leaf           1           0
[07/19 16:35:17     52s]   --------------------------------
[07/19 16:35:17     52s]   
[07/19 16:35:17     52s]   Clustering Partition Statistics:
[07/19 16:35:17     52s]   
[07/19 16:35:17     52s]   ------------------------------------------------------------------------------------
[07/19 16:35:17     52s]   Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[07/19 16:35:17     52s]               Fraction    Fraction    Count        Size      Size    Size    Size
[07/19 16:35:17     52s]   ------------------------------------------------------------------------------------
[07/19 16:35:17     52s]   Trunk        0.333       0.667          3         1.333      1       2       0.577
[07/19 16:35:17     52s]   Leaf         1.000       0.000          1        12.000     12      12       0.000
[07/19 16:35:17     52s]   ------------------------------------------------------------------------------------
[07/19 16:35:17     52s]   
[07/19 16:35:17     52s]   
[07/19 16:35:17     52s]   Looking for fanout violations...
[07/19 16:35:17     52s]   Looking for fanout violations done.
[07/19 16:35:17     52s]   CongRepair After Initial Clustering...
[07/19 16:35:17     52s]   Reset timing graph...
[07/19 16:35:17     52s] Ignoring AAE DB Resetting ...
[07/19 16:35:17     52s]   Reset timing graph done.
[07/19 16:35:17     52s]   Leaving CCOpt scope - Early Global Route...
[07/19 16:35:17     52s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1992.4M
[07/19 16:35:17     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1992.4M
[07/19 16:35:17     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1992.4M
[07/19 16:35:17     52s] All LLGs are deleted
[07/19 16:35:17     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1992.4M
[07/19 16:35:17     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1992.4M
[07/19 16:35:17     52s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.005, MEM:1916.4M
[07/19 16:35:17     52s]   Clock implementation routing...
[07/19 16:35:17     52s] Net route status summary:
[07/19 16:35:17     52s]   Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:17     52s]   Non-clock:    98 (unrouted=13, trialRouted=85, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:17     52s]     Routing using eGR only...
[07/19 16:35:17     52s]       Early Global Route - eGR only step...
[07/19 16:35:17     52s] (ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
[07/19 16:35:17     52s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:35:17     52s] (ccopt eGR): Start to route 6 all nets
[07/19 16:35:17     52s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:35:17     52s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Import and model ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Create place DB ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Import place data ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Read instances and placement ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Read nets ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Create route DB ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       == Non-default Options ==
[07/19 16:35:17     52s] (I)       Clean congestion better                            : true
[07/19 16:35:17     52s] (I)       Estimate vias on DPT layer                         : true
[07/19 16:35:17     52s] (I)       Clean congestion layer assignment rounds           : 3
[07/19 16:35:17     52s] (I)       Layer constraints as soft constraints              : true
[07/19 16:35:17     52s] (I)       Soft top layer                                     : true
[07/19 16:35:17     52s] (I)       Skip prospective layer relax nets                  : true
[07/19 16:35:17     52s] (I)       Better NDR handling                                : true
[07/19 16:35:17     52s] (I)       Improved NDR modeling in LA                        : true
[07/19 16:35:17     52s] (I)       Routing cost fix for NDR handling                  : true
[07/19 16:35:17     52s] (I)       Update initial WL after Phase 1a                   : true
[07/19 16:35:17     52s] (I)       Block tracks for preroutes                         : true
[07/19 16:35:17     52s] (I)       Assign IRoute by net group key                     : true
[07/19 16:35:17     52s] (I)       Block unroutable channels                          : true
[07/19 16:35:17     52s] (I)       Block unroutable channel fix                       : true
[07/19 16:35:17     52s] (I)       Block unroutable channels 3D                       : true
[07/19 16:35:17     52s] (I)       Bound layer relaxed segment wl                     : true
[07/19 16:35:17     52s] (I)       Bound layer relaxed segment wl fix                 : true
[07/19 16:35:17     52s] (I)       Blocked pin reach length threshold                 : 2
[07/19 16:35:17     52s] (I)       Check blockage within NDR space in TA              : true
[07/19 16:35:17     52s] (I)       Skip must join for term with via pillar            : true
[07/19 16:35:17     52s] (I)       Model find APA for IO pin                          : true
[07/19 16:35:17     52s] (I)       On pin location for off pin term                   : true
[07/19 16:35:17     52s] (I)       Handle EOL spacing                                 : true
[07/19 16:35:17     52s] (I)       Merge PG vias by gap                               : true
[07/19 16:35:17     52s] (I)       Maximum routing layer                              : 6
[07/19 16:35:17     52s] (I)       Route selected nets only                           : true
[07/19 16:35:17     52s] (I)       Refine MST                                         : true
[07/19 16:35:17     52s] (I)       Honor PRL                                          : true
[07/19 16:35:17     52s] (I)       Strong congestion aware                            : true
[07/19 16:35:17     52s] (I)       Improved initial location for IRoutes              : true
[07/19 16:35:17     52s] (I)       Multi panel TA                                     : true
[07/19 16:35:17     52s] (I)       Penalize wire overlap                              : true
[07/19 16:35:17     52s] (I)       Expand small instance blockage                     : true
[07/19 16:35:17     52s] (I)       Reduce via in TA                                   : true
[07/19 16:35:17     52s] (I)       SS-aware routing                                   : true
[07/19 16:35:17     52s] (I)       Improve tree edge sharing                          : true
[07/19 16:35:17     52s] (I)       Improve 2D via estimation                          : true
[07/19 16:35:17     52s] (I)       Refine Steiner tree                                : true
[07/19 16:35:17     52s] (I)       Build spine tree                                   : true
[07/19 16:35:17     52s] (I)       Model pass through capacity                        : true
[07/19 16:35:17     52s] (I)       Extend blockages by a half GCell                   : true
[07/19 16:35:17     52s] (I)       Consider pin shapes                                : true
[07/19 16:35:17     52s] (I)       Consider pin shapes for all nodes                  : true
[07/19 16:35:17     52s] (I)       Consider NR APA                                    : true
[07/19 16:35:17     52s] (I)       Consider IO pin shape                              : true
[07/19 16:35:17     52s] (I)       Fix pin connection bug                             : true
[07/19 16:35:17     52s] (I)       Consider layer RC for local wires                  : true
[07/19 16:35:17     52s] (I)       LA-aware pin escape length                         : 2
[07/19 16:35:17     52s] (I)       Connect multiple ports                             : true
[07/19 16:35:17     52s] (I)       Split for must join                                : true
[07/19 16:35:17     52s] (I)       Number of threads                                  : 16
[07/19 16:35:17     52s] (I)       Routing effort level                               : 10000
[07/19 16:35:17     52s] (I)       Special modeling for N7                            : 0
[07/19 16:35:17     52s] (I)       Special modeling for N6                            : 0
[07/19 16:35:17     52s] (I)       Special modeling for N3 v9                         : 0
[07/19 16:35:17     52s] (I)       Special modeling for N5 v6                         : 0
[07/19 16:35:17     52s] (I)       Special modeling for N5PPv2                        : 0
[07/19 16:35:17     52s] (I)       Special settings for S3                            : 0
[07/19 16:35:17     52s] (I)       Special settings for S4                            : 0
[07/19 16:35:17     52s] (I)       Special settings for S5 v2                         : 0
[07/19 16:35:17     52s] (I)       Special settings for S7                            : 0
[07/19 16:35:17     52s] (I)       Special settings for S8 v6                         : 0
[07/19 16:35:17     52s] (I)       Prefer layer length threshold                      : 8
[07/19 16:35:17     52s] (I)       Overflow penalty cost                              : 10
[07/19 16:35:17     52s] (I)       A-star cost                                        : 0.300000
[07/19 16:35:17     52s] (I)       Misalignment cost                                  : 10.000000
[07/19 16:35:17     52s] (I)       Threshold for short IRoute                         : 6
[07/19 16:35:17     52s] (I)       Via cost during post routing                       : 1.000000
[07/19 16:35:17     52s] (I)       Layer congestion ratios                            : { { 1.0 } }
[07/19 16:35:17     52s] (I)       Source-to-sink ratio                               : 0.300000
[07/19 16:35:17     52s] (I)       Scenic ratio bound                                 : 3.000000
[07/19 16:35:17     52s] (I)       Segment layer relax scenic ratio                   : 1.250000
[07/19 16:35:17     52s] (I)       Source-sink aware LA ratio                         : 0.500000
[07/19 16:35:17     52s] (I)       PG-aware similar topology routing                  : true
[07/19 16:35:17     52s] (I)       Maze routing via cost fix                          : true
[07/19 16:35:17     52s] (I)       Apply PRL on PG terms                              : true
[07/19 16:35:17     52s] (I)       Apply PRL on obs objects                           : true
[07/19 16:35:17     52s] (I)       Handle range-type spacing rules                    : true
[07/19 16:35:17     52s] (I)       PG gap threshold multiplier                        : 10.000000
[07/19 16:35:17     52s] (I)       Parallel spacing query fix                         : true
[07/19 16:35:17     52s] (I)       Force source to root IR                            : true
[07/19 16:35:17     52s] (I)       Layer Weights                                      : L2:4 L3:2.5
[07/19 16:35:17     52s] (I)       Do not relax to DPT layer                          : true
[07/19 16:35:17     52s] (I)       No DPT in post routing                             : true
[07/19 16:35:17     52s] (I)       Modeling PG via merging fix                        : true
[07/19 16:35:17     52s] (I)       Shield aware TA                                    : true
[07/19 16:35:17     52s] (I)       Strong shield aware TA                             : true
[07/19 16:35:17     52s] (I)       Overflow calculation fix in LA                     : true
[07/19 16:35:17     52s] (I)       Post routing fix                                   : true
[07/19 16:35:17     52s] (I)       Strong post routing                                : true
[07/19 16:35:17     52s] (I)       NDR via pillar fix                                 : true
[07/19 16:35:17     52s] (I)       Violation on path threshold                        : 1
[07/19 16:35:17     52s] (I)       Pass through capacity modeling                     : true
[07/19 16:35:17     52s] (I)       Select the non-relaxed segments in post routing stage : true
[07/19 16:35:17     52s] (I)       Select term pin box for io pin                     : true
[07/19 16:35:17     52s] (I)       Penalize NDR sharing                               : true
[07/19 16:35:17     52s] (I)       Keep fixed segments                                : true
[07/19 16:35:17     52s] (I)       Reorder net groups by key                          : true
[07/19 16:35:17     52s] (I)       Increase net scenic ratio                          : true
[07/19 16:35:17     52s] (I)       Method to set GCell size                           : row
[07/19 16:35:17     52s] (I)       Connect multiple ports and must join fix           : true
[07/19 16:35:17     52s] (I)       Avoid high resistance layers                       : true
[07/19 16:35:17     52s] (I)       Fix unreachable term connection                    : true
[07/19 16:35:17     52s] (I)       Model find APA for IO pin fix                      : true
[07/19 16:35:17     52s] (I)       Avoid connecting non-metal layers                  : true
[07/19 16:35:17     52s] (I)       Use track pitch for NDR                            : true
[07/19 16:35:17     52s] (I)       Top layer relaxation fix                           : true
[07/19 16:35:17     52s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:35:17     52s] (I)       Started Import route data (16T) ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Use row-based GCell size
[07/19 16:35:17     52s] (I)       Use row-based GCell align
[07/19 16:35:17     52s] (I)       GCell unit size   : 2720
[07/19 16:35:17     52s] (I)       GCell multiplier  : 1
[07/19 16:35:17     52s] (I)       GCell row height  : 2720
[07/19 16:35:17     52s] (I)       Actual row height : 2720
[07/19 16:35:17     52s] (I)       GCell align ref   : 28980 28560
[07/19 16:35:17     52s] [NR-eGR] Track table information for default rule: 
[07/19 16:35:17     52s] [NR-eGR] li1 has no routable track
[07/19 16:35:17     52s] [NR-eGR] met1 has single uniform track structure
[07/19 16:35:17     52s] [NR-eGR] met2 has single uniform track structure
[07/19 16:35:17     52s] [NR-eGR] met3 has single uniform track structure
[07/19 16:35:17     52s] [NR-eGR] met4 has single uniform track structure
[07/19 16:35:17     52s] [NR-eGR] met5 has single uniform track structure
[07/19 16:35:17     52s] (I)       ===========================================================================
[07/19 16:35:17     52s] (I)       == Report All Rule Vias ==
[07/19 16:35:17     52s] (I)       ===========================================================================
[07/19 16:35:17     52s] (I)        Via Rule : (Default)
[07/19 16:35:17     52s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:35:17     52s] (I)       ---------------------------------------------------------------------------
[07/19 16:35:17     52s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[07/19 16:35:17     52s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:35:17     52s] (I)        3   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[07/19 16:35:17     52s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[07/19 16:35:17     52s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[07/19 16:35:17     52s] (I)       ===========================================================================
[07/19 16:35:17     52s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Read routing blockages ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Read instance blockages ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Read PG blockages ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] [NR-eGR] Read 285 PG shapes
[07/19 16:35:17     52s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Read boundary cut boxes ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:35:17     52s] [NR-eGR] #Instance Blockages : 755
[07/19 16:35:17     52s] [NR-eGR] #PG Blockages       : 285
[07/19 16:35:17     52s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:35:17     52s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:35:17     52s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Read blackboxes ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:35:17     52s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Read prerouted ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/19 16:35:17     52s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Read unlegalized nets ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Started Read nets ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] [NR-eGR] Read numTotalNets=93  numIgnoredNets=87
[07/19 16:35:17     52s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] [NR-eGR] Connected 0 must-join pins/ports
[07/19 16:35:17     52s] (I)       Started Set up via pillars ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       early_global_route_priority property id does not exist.
[07/19 16:35:17     52s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Model blockages into capacity
[07/19 16:35:17     52s] (I)       Read Num Blocks=1108  Num Prerouted Wires=0  Num CS=0
[07/19 16:35:17     52s] (I)       Started Initialize 3D capacity ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Layer 1 (H) : #blockages 839 : #preroutes 0
[07/19 16:35:17     52s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 0
[07/19 16:35:17     52s] (I)       Layer 3 (H) : #blockages 49 : #preroutes 0
[07/19 16:35:17     52s] (I)       Layer 4 (V) : #blockages 102 : #preroutes 0
[07/19 16:35:17     52s] (I)       Layer 5 (H) : #blockages 84 : #preroutes 0
[07/19 16:35:17     52s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       -- layer congestion ratio --
[07/19 16:35:17     52s] (I)       Layer 1 : 0.100000
[07/19 16:35:17     52s] (I)       Layer 2 : 0.700000
[07/19 16:35:17     52s] (I)       Layer 3 : 0.700000
[07/19 16:35:17     52s] (I)       Layer 4 : 1.000000
[07/19 16:35:17     52s] (I)       Layer 5 : 1.000000
[07/19 16:35:17     52s] (I)       Layer 6 : 1.000000
[07/19 16:35:17     52s] (I)       ----------------------------
[07/19 16:35:17     52s] (I)       Started Move terms for access (16T) ( Curr Mem: 1916.41 MB )
[07/19 16:35:17     52s] (I)       Moved 6 terms for better access 
[07/19 16:35:17     52s] (I)       Finished Move terms for access (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Number of ignored nets                =      0
[07/19 16:35:17     52s] (I)       Number of connected nets              =      0
[07/19 16:35:17     52s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Number of clock nets                  =      6.  Ignored: No
[07/19 16:35:17     52s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:35:17     52s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Finished Import route data (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Started Read aux data ( Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Started Others data preparation ( Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[07/19 16:35:17     52s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Started Create route kernel ( Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Ndr track 0 does not exist
[07/19 16:35:17     52s] (I)       Ndr track 0 does not exist
[07/19 16:35:17     52s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:35:17     52s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:35:17     52s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:35:17     52s] (I)       Site width          :   460  (dbu)
[07/19 16:35:17     52s] (I)       Row height          :  2720  (dbu)
[07/19 16:35:17     52s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:35:17     52s] (I)       GCell width         :  2720  (dbu)
[07/19 16:35:17     52s] (I)       GCell height        :  2720  (dbu)
[07/19 16:35:17     52s] (I)       Grid                :    29    37     6
[07/19 16:35:17     52s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:35:17     52s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:35:17     52s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:35:17     52s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:35:17     52s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:35:17     52s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:35:17     52s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:35:17     52s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:35:17     52s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:35:17     52s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:35:17     52s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:35:17     52s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:35:17     52s] (I)       --------------------------------------------------------
[07/19 16:35:17     52s] 
[07/19 16:35:17     52s] [NR-eGR] ============ Routing rule table ============
[07/19 16:35:17     52s] [NR-eGR] Rule id: 0  Nets: 6 
[07/19 16:35:17     52s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[07/19 16:35:17     52s] (I)       Pitch:  L1=680  L2=680  L3=920  L4=1200  L5=1200  L6=6400
[07/19 16:35:17     52s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[07/19 16:35:17     52s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:17     52s] [NR-eGR] Rule id: 1  Nets: 0 
[07/19 16:35:17     52s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:35:17     52s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:35:17     52s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:17     52s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:17     52s] [NR-eGR] ========================================
[07/19 16:35:17     52s] [NR-eGR] 
[07/19 16:35:17     52s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:35:17     52s] (I)       blocked tracks on layer2 : = 484 / 8584 (5.64%)
[07/19 16:35:17     52s] (I)       blocked tracks on layer3 : = 216 / 6475 (3.34%)
[07/19 16:35:17     52s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:35:17     52s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:35:17     52s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:35:17     52s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Reset routing kernel
[07/19 16:35:17     52s] (I)       Started Global Routing ( Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Started Free existing wires ( Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Started Initialization ( Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       totalPins=31  totalGlobalPin=31 (100.00%)
[07/19 16:35:17     52s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Started Net group 1 ( Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Started Generate topology (16T) ( Curr Mem: 1912.43 MB )
[07/19 16:35:17     52s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.43 MB )
[07/19 16:35:17     52s] (I)       total 2D Cap : 10954 = (4681 H, 6273 V)
[07/19 16:35:17     52s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1a Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1a ( Curr Mem: 1914.43 MB )
[07/19 16:35:17     52s] (I)       Started Pattern routing (16T) ( Curr Mem: 1914.43 MB )
[07/19 16:35:17     52s] (I)       Finished Pattern routing (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/19 16:35:17     52s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 87 = (36 H, 51 V) = (0.77% H, 0.81% V) = (9.792e+01um H, 1.387e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1b Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1b ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Monotonic routing (16T) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Monotonic routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 87 = (36 H, 51 V) = (0.77% H, 0.81% V) = (9.792e+01um H, 1.387e+02um V)
[07/19 16:35:17     52s] (I)       Overflow of layer group 1: 0.10% H + 1.77% V. EstWL: 2.366400e+02um
[07/19 16:35:17     52s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1c Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1c ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Two level routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Level2 Grid: 6 x 8
[07/19 16:35:17     52s] (I)       Started Two Level Routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 87 = (36 H, 51 V) = (0.77% H, 0.81% V) = (9.792e+01um H, 1.387e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1d Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1d ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Detoured routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 94 = (41 H, 53 V) = (0.88% H, 0.84% V) = (1.115e+02um H, 1.442e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1e Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1e ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Route legalization ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 94 = (41 H, 53 V) = (0.88% H, 0.84% V) = (1.115e+02um H, 1.442e+02um V)
[07/19 16:35:17     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.86% V. EstWL: 2.556800e+02um
[07/19 16:35:17     52s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1f Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1f ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Congestion clean ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 97 = (45 H, 52 V) = (0.96% H, 0.83% V) = (1.224e+02um H, 1.414e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1g Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1g ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Post Routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 62 = (27 H, 35 V) = (0.58% H, 0.56% V) = (7.344e+01um H, 9.520e+01um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       numNets=6  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=29
[07/19 16:35:17     52s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1h Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1h ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Post Routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 62 = (27 H, 35 V) = (0.58% H, 0.56% V) = (7.344e+01um H, 9.520e+01um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Layer assignment (16T) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Layer assignment (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Net group 2 ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Generate topology (16T) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       total 2D Cap : 13165 = (4866 H, 8299 V)
[07/19 16:35:17     52s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1a Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1a ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Pattern routing (16T) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/19 16:35:17     52s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 120 = (51 H, 69 V) = (1.05% H, 0.83% V) = (1.387e+02um H, 1.877e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1b Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1b ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Monotonic routing (16T) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Monotonic routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 120 = (51 H, 69 V) = (1.05% H, 0.83% V) = (1.387e+02um H, 1.877e+02um V)
[07/19 16:35:17     52s] (I)       Overflow of layer group 2: 0.00% H + 0.27% V. EstWL: 3.264000e+02um
[07/19 16:35:17     52s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1c Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1c ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Two level routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Level2 Grid: 6 x 8
[07/19 16:35:17     52s] (I)       Started Two Level Routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 120 = (51 H, 69 V) = (1.05% H, 0.83% V) = (1.387e+02um H, 1.877e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1d Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1d ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Detoured routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 123 = (53 H, 70 V) = (1.09% H, 0.84% V) = (1.442e+02um H, 1.904e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1e Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1e ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Route legalization ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 123 = (53 H, 70 V) = (1.09% H, 0.84% V) = (1.442e+02um H, 1.904e+02um V)
[07/19 16:35:17     52s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.345600e+02um
[07/19 16:35:17     52s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1f Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1f ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 123 = (53 H, 70 V) = (1.09% H, 0.84% V) = (1.442e+02um H, 1.904e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1g Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1g ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Post Routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 113 = (47 H, 66 V) = (0.97% H, 0.80% V) = (1.278e+02um H, 1.795e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=26
[07/19 16:35:17     52s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1h Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1h ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Post Routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 113 = (47 H, 66 V) = (0.97% H, 0.80% V) = (1.278e+02um H, 1.795e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Layer assignment (16T) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Layer assignment (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Net group 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Net group 3 ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Generate topology (16T) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       total 2D Cap : 21269 = (12970 H, 8299 V)
[07/19 16:35:17     52s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 6]
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1a Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1a ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Pattern routing (16T) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[07/19 16:35:17     52s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 173 = (73 H, 100 V) = (0.56% H, 1.20% V) = (1.986e+02um H, 2.720e+02um V)
[07/19 16:35:17     52s] (I)       Started Add via demand to 2D ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1b Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1b ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Monotonic routing (16T) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Monotonic routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 173 = (73 H, 100 V) = (0.56% H, 1.20% V) = (1.986e+02um H, 2.720e+02um V)
[07/19 16:35:17     52s] (I)       Overflow of layer group 3: 0.00% H + 0.23% V. EstWL: 4.705600e+02um
[07/19 16:35:17     52s] (I)       Congestion metric : 0.00%H 0.23%V, 0.23%HV
[07/19 16:35:17     52s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/19 16:35:17     52s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1c Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1c ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Two level routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Level2 Grid: 6 x 8
[07/19 16:35:17     52s] (I)       Started Two Level Routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 173 = (73 H, 100 V) = (0.56% H, 1.20% V) = (1.986e+02um H, 2.720e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1d Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1d ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Detoured routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 174 = (74 H, 100 V) = (0.57% H, 1.20% V) = (2.013e+02um H, 2.720e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1e Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1e ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Route legalization ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 174 = (74 H, 100 V) = (0.57% H, 1.20% V) = (2.013e+02um H, 2.720e+02um V)
[07/19 16:35:17     52s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.10% V. EstWL: 4.732800e+02um
[07/19 16:35:17     52s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1f Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1f ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Congestion clean ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 174 = (74 H, 100 V) = (0.57% H, 1.20% V) = (2.013e+02um H, 2.720e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1g Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1g ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Post Routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 173 = (75 H, 98 V) = (0.58% H, 1.18% V) = (2.040e+02um H, 2.666e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1h Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1h ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Post Routing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 173 = (75 H, 98 V) = (0.58% H, 1.18% V) = (2.040e+02um H, 2.666e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Layer assignment (16T) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Layer assignment (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Net group 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:35:17     52s] [NR-eGR]                        OverCon            
[07/19 16:35:17     52s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:35:17     52s] [NR-eGR]       Layer                (2)    OverCon 
[07/19 16:35:17     52s] [NR-eGR] ----------------------------------------------
[07/19 16:35:17     52s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:17     52s] [NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:17     52s] [NR-eGR]    met2  (3)         1( 0.10%)   ( 0.10%) 
[07/19 16:35:17     52s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:17     52s] [NR-eGR]    met4  (5)         7( 1.02%)   ( 1.02%) 
[07/19 16:35:17     52s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:17     52s] [NR-eGR] ----------------------------------------------
[07/19 16:35:17     52s] [NR-eGR] Total                8( 0.20%)   ( 0.20%) 
[07/19 16:35:17     52s] [NR-eGR] 
[07/19 16:35:17     52s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Export 3D cong map ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       total 2D Cap : 21324 = (13003 H, 8321 V)
[07/19 16:35:17     52s] (I)       Started Export 2D cong map ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.28% V
[07/19 16:35:17     52s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.28% V
[07/19 16:35:17     52s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       ============= Track Assignment ============
[07/19 16:35:17     52s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Track Assignment ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/19 16:35:17     52s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Run single-thread track assignment
[07/19 16:35:17     52s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Export ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] [NR-eGR] Started Export DB wires ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:17     52s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 246
[07/19 16:35:17     52s] [NR-eGR]   met1  (2H) length: 7.877500e+02um, number of vias: 321
[07/19 16:35:17     52s] [NR-eGR]   met2  (3V) length: 8.322850e+02um, number of vias: 46
[07/19 16:35:17     52s] [NR-eGR]   met3  (4H) length: 1.177600e+02um, number of vias: 8
[07/19 16:35:17     52s] [NR-eGR]   met4  (5V) length: 4.206000e+01um, number of vias: 0
[07/19 16:35:17     52s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:35:17     52s] [NR-eGR] Total length: 1.779855e+03um, number of vias: 621
[07/19 16:35:17     52s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:17     52s] [NR-eGR] Total eGR-routed clock nets wire length: 2.608650e+02um 
[07/19 16:35:17     52s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:17     52s] [NR-eGR] Report for selected net(s) only.
[07/19 16:35:17     52s] [NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 27
[07/19 16:35:17     52s] [NR-eGR]   met1  (2H) length: 5.819000e+01um, number of vias: 35
[07/19 16:35:17     52s] [NR-eGR]   met2  (3V) length: 1.182350e+02um, number of vias: 18
[07/19 16:35:17     52s] [NR-eGR]   met3  (4H) length: 6.440000e+01um, number of vias: 4
[07/19 16:35:17     52s] [NR-eGR]   met4  (5V) length: 2.004000e+01um, number of vias: 0
[07/19 16:35:17     52s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:35:17     52s] [NR-eGR] Total length: 2.608650e+02um, number of vias: 84
[07/19 16:35:17     52s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:17     52s] [NR-eGR] Total routed clock nets wire length: 2.608650e+02um, number of vias: 84
[07/19 16:35:17     52s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:17     52s] (I)       Started Update net boxes ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Update timing ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Started Postprocess design ( Curr Mem: 1918.47 MB )
[07/19 16:35:17     52s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.11 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:35:17     52s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/19 16:35:17     52s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:35:17     52s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 16:35:17     52s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:17     52s] UM:*                                                                   Early Global Route - eGR only step
[07/19 16:35:17     52s]     Routing using eGR only done.
[07/19 16:35:17     52s] Net route status summary:
[07/19 16:35:17     52s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:17     52s]   Non-clock:    98 (unrouted=13, trialRouted=85, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:17     52s] 
[07/19 16:35:17     52s] CCOPT: Done with clock implementation routing.
[07/19 16:35:17     52s] 
[07/19 16:35:17     52s]   Clock implementation routing done.
[07/19 16:35:17     52s]   Fixed 6 wires.
[07/19 16:35:17     52s]   CCOpt: Starting congestion repair using flow wrapper...
[07/19 16:35:17     52s]     Congestion Repair...
[07/19 16:35:17     52s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:00:52.8/0:01:03.8 (0.8), mem = 1916.5M
[07/19 16:35:17     52s] Info: Disable timing driven in postCTS congRepair.
[07/19 16:35:17     52s] 
[07/19 16:35:17     52s] Starting congRepair ...
[07/19 16:35:17     52s] User Input Parameters:
[07/19 16:35:17     52s] - Congestion Driven    : On
[07/19 16:35:17     52s] - Timing Driven        : Off
[07/19 16:35:17     52s] - Area-Violation Based : On
[07/19 16:35:17     52s] - Start Rollback Level : -5
[07/19 16:35:17     52s] - Legalized            : On
[07/19 16:35:17     52s] - Window Based         : Off
[07/19 16:35:17     52s] - eDen incr mode       : Off
[07/19 16:35:17     52s] - Small incr mode      : Off
[07/19 16:35:17     52s] 
[07/19 16:35:17     52s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1916.5M
[07/19 16:35:17     52s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1916.5M
[07/19 16:35:17     52s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1916.5M
[07/19 16:35:17     52s] Starting Early Global Route congestion estimation: mem = 1916.5M
[07/19 16:35:17     52s] (I)       Started Import and model ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Create place DB ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Import place data ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Read instances and placement ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Read nets ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Create route DB ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       == Non-default Options ==
[07/19 16:35:17     52s] (I)       Maximum routing layer                              : 6
[07/19 16:35:17     52s] (I)       Number of threads                                  : 16
[07/19 16:35:17     52s] (I)       Use non-blocking free Dbs wires                    : false
[07/19 16:35:17     52s] (I)       Method to set GCell size                           : row
[07/19 16:35:17     52s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:35:17     52s] (I)       Started Import route data (16T) ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Use row-based GCell size
[07/19 16:35:17     52s] (I)       Use row-based GCell align
[07/19 16:35:17     52s] (I)       GCell unit size   : 2720
[07/19 16:35:17     52s] (I)       GCell multiplier  : 1
[07/19 16:35:17     52s] (I)       GCell row height  : 2720
[07/19 16:35:17     52s] (I)       Actual row height : 2720
[07/19 16:35:17     52s] (I)       GCell align ref   : 28980 28560
[07/19 16:35:17     52s] [NR-eGR] Track table information for default rule: 
[07/19 16:35:17     52s] [NR-eGR] li1 has no routable track
[07/19 16:35:17     52s] [NR-eGR] met1 has single uniform track structure
[07/19 16:35:17     52s] [NR-eGR] met2 has single uniform track structure
[07/19 16:35:17     52s] [NR-eGR] met3 has single uniform track structure
[07/19 16:35:17     52s] [NR-eGR] met4 has single uniform track structure
[07/19 16:35:17     52s] [NR-eGR] met5 has single uniform track structure
[07/19 16:35:17     52s] (I)       ===========================================================================
[07/19 16:35:17     52s] (I)       == Report All Rule Vias ==
[07/19 16:35:17     52s] (I)       ===========================================================================
[07/19 16:35:17     52s] (I)        Via Rule : (Default)
[07/19 16:35:17     52s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:35:17     52s] (I)       ---------------------------------------------------------------------------
[07/19 16:35:17     52s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[07/19 16:35:17     52s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:35:17     52s] (I)        3   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[07/19 16:35:17     52s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[07/19 16:35:17     52s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[07/19 16:35:17     52s] (I)       ===========================================================================
[07/19 16:35:17     52s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Read routing blockages ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Read instance blockages ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Read PG blockages ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] [NR-eGR] Read 181 PG shapes
[07/19 16:35:17     52s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Read boundary cut boxes ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:35:17     52s] [NR-eGR] #Instance Blockages : 569
[07/19 16:35:17     52s] [NR-eGR] #PG Blockages       : 181
[07/19 16:35:17     52s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:35:17     52s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:35:17     52s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Read blackboxes ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:35:17     52s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Read prerouted ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 98
[07/19 16:35:17     52s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Read unlegalized nets ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Read nets ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] [NR-eGR] Read numTotalNets=93  numIgnoredNets=6
[07/19 16:35:17     52s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Set up via pillars ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       early_global_route_priority property id does not exist.
[07/19 16:35:17     52s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Model blockages into capacity
[07/19 16:35:17     52s] (I)       Read Num Blocks=750  Num Prerouted Wires=98  Num CS=0
[07/19 16:35:17     52s] (I)       Started Initialize 3D capacity ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Layer 1 (H) : #blockages 603 : #preroutes 50
[07/19 16:35:17     52s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 34
[07/19 16:35:17     52s] (I)       Layer 3 (H) : #blockages 34 : #preroutes 12
[07/19 16:35:17     52s] (I)       Layer 4 (V) : #blockages 47 : #preroutes 2
[07/19 16:35:17     52s] (I)       Layer 5 (H) : #blockages 32 : #preroutes 0
[07/19 16:35:17     52s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       -- layer congestion ratio --
[07/19 16:35:17     52s] (I)       Layer 1 : 0.100000
[07/19 16:35:17     52s] (I)       Layer 2 : 0.700000
[07/19 16:35:17     52s] (I)       Layer 3 : 0.700000
[07/19 16:35:17     52s] (I)       Layer 4 : 0.700000
[07/19 16:35:17     52s] (I)       Layer 5 : 0.700000
[07/19 16:35:17     52s] (I)       Layer 6 : 0.700000
[07/19 16:35:17     52s] (I)       ----------------------------
[07/19 16:35:17     52s] (I)       Number of ignored nets                =      6
[07/19 16:35:17     52s] (I)       Number of connected nets              =      0
[07/19 16:35:17     52s] (I)       Number of fixed nets                  =      6.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Number of clock nets                  =      6.  Ignored: No
[07/19 16:35:17     52s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:35:17     52s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:35:17     52s] (I)       Finished Import route data (16T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Read aux data ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Others data preparation ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Create route kernel ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Ndr track 0 does not exist
[07/19 16:35:17     52s] (I)       Ndr track 0 does not exist
[07/19 16:35:17     52s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:35:17     52s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:35:17     52s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:35:17     52s] (I)       Site width          :   460  (dbu)
[07/19 16:35:17     52s] (I)       Row height          :  2720  (dbu)
[07/19 16:35:17     52s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:35:17     52s] (I)       GCell width         :  2720  (dbu)
[07/19 16:35:17     52s] (I)       GCell height        :  2720  (dbu)
[07/19 16:35:17     52s] (I)       Grid                :    29    37     6
[07/19 16:35:17     52s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:35:17     52s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:35:17     52s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:35:17     52s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:35:17     52s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:35:17     52s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:35:17     52s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:35:17     52s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:35:17     52s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:35:17     52s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:35:17     52s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:35:17     52s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:35:17     52s] (I)       --------------------------------------------------------
[07/19 16:35:17     52s] 
[07/19 16:35:17     52s] [NR-eGR] ============ Routing rule table ============
[07/19 16:35:17     52s] [NR-eGR] Rule id: 0  Nets: 0 
[07/19 16:35:17     52s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[07/19 16:35:17     52s] (I)       Pitch:  L1=680  L2=680  L3=920  L4=1200  L5=1200  L6=6400
[07/19 16:35:17     52s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[07/19 16:35:17     52s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:17     52s] [NR-eGR] Rule id: 1  Nets: 87 
[07/19 16:35:17     52s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:35:17     52s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:35:17     52s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:17     52s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:17     52s] [NR-eGR] ========================================
[07/19 16:35:17     52s] [NR-eGR] 
[07/19 16:35:17     52s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:35:17     52s] (I)       blocked tracks on layer2 : = 484 / 8584 (5.64%)
[07/19 16:35:17     52s] (I)       blocked tracks on layer3 : = 200 / 6475 (3.09%)
[07/19 16:35:17     52s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:35:17     52s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:35:17     52s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:35:17     52s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Reset routing kernel
[07/19 16:35:17     52s] (I)       Started Global Routing ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Initialization ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       totalPins=236  totalGlobalPin=225 (95.34%)
[07/19 16:35:17     52s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Net group 1 ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Generate topology (16T) ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       total 2D Cap : 21388 = (12969 H, 8419 V)
[07/19 16:35:17     52s] [NR-eGR] Layer group 1: route 87 net(s) in layer range [2, 6]
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1a Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1a ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Pattern routing (16T) ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 639 = (305 H, 334 V) = (2.35% H, 3.97% V) = (8.296e+02um H, 9.085e+02um V)
[07/19 16:35:17     52s] (I)       Started Add via demand to 2D ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1b Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1b ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 639 = (305 H, 334 V) = (2.35% H, 3.97% V) = (8.296e+02um H, 9.085e+02um V)
[07/19 16:35:17     52s] (I)       Overflow of layer group 1: 0.23% H + 0.00% V. EstWL: 1.738080e+03um
[07/19 16:35:17     52s] (I)       Congestion metric : 0.23%H 0.00%V, 0.23%HV
[07/19 16:35:17     52s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/19 16:35:17     52s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1c Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1c ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 639 = (305 H, 334 V) = (2.35% H, 3.97% V) = (8.296e+02um H, 9.085e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1d Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1d ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 639 = (305 H, 334 V) = (2.35% H, 3.97% V) = (8.296e+02um H, 9.085e+02um V)
[07/19 16:35:17     52s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1e Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1e ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Route legalization ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Usage: 639 = (305 H, 334 V) = (2.35% H, 3.97% V) = (8.296e+02um H, 9.085e+02um V)
[07/19 16:35:17     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.23% H + 0.00% V. EstWL: 1.738080e+03um
[07/19 16:35:17     52s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] (I)       ============  Phase 1l Route ============
[07/19 16:35:17     52s] (I)       Started Phase 1l ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Layer assignment (16T) ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Layer assignment (16T) ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Clean cong LA ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/19 16:35:17     52s] (I)       Layer  2:       7816       437         1           0        8288    ( 0.00%) 
[07/19 16:35:17     52s] (I)       Layer  3:       6238       441         0           0        6173    ( 0.00%) 
[07/19 16:35:17     52s] (I)       Layer  4:       4529       148         2           0        4619    ( 0.00%) 
[07/19 16:35:17     52s] (I)       Layer  5:       1940        62         6        1419        2696    (34.48%) 
[07/19 16:35:17     52s] (I)       Layer  6:        176         0         0         636         133    (82.70%) 
[07/19 16:35:17     52s] (I)       Total:         20699      1088         9        2055       21909    ( 8.58%) 
[07/19 16:35:17     52s] (I)       
[07/19 16:35:17     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:35:17     52s] [NR-eGR]                        OverCon            
[07/19 16:35:17     52s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:35:17     52s] [NR-eGR]       Layer                (2)    OverCon 
[07/19 16:35:17     52s] [NR-eGR] ----------------------------------------------
[07/19 16:35:17     52s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:17     52s] [NR-eGR]    met1  (2)         1( 0.10%)   ( 0.10%) 
[07/19 16:35:17     52s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:17     52s] [NR-eGR]    met3  (4)         1( 0.10%)   ( 0.10%) 
[07/19 16:35:17     52s] [NR-eGR]    met4  (5)         6( 0.88%)   ( 0.88%) 
[07/19 16:35:17     52s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:17     52s] [NR-eGR] ----------------------------------------------
[07/19 16:35:17     52s] [NR-eGR] Total                8( 0.20%)   ( 0.20%) 
[07/19 16:35:17     52s] [NR-eGR] 
[07/19 16:35:17     52s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.05 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Started Export 3D cong map ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       total 2D Cap : 21443 = (13002 H, 8441 V)
[07/19 16:35:17     52s] (I)       Started Export 2D cong map ( Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/19 16:35:17     52s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 16:35:17     52s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.47 MB )
[07/19 16:35:17     52s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1916.5M
[07/19 16:35:17     52s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.100, REAL:0.068, MEM:1916.5M
[07/19 16:35:17     52s] OPERPROF: Starting HotSpotCal at level 1, MEM:1916.5M
[07/19 16:35:17     52s] [hotspot] +------------+---------------+---------------+
[07/19 16:35:17     52s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 16:35:17     52s] [hotspot] +------------+---------------+---------------+
[07/19 16:35:17     52s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 16:35:17     52s] [hotspot] +------------+---------------+---------------+
[07/19 16:35:17     52s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 16:35:17     52s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 16:35:17     52s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.016, MEM:1914.4M
[07/19 16:35:17     52s] Skipped repairing congestion.
[07/19 16:35:17     52s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1914.4M
[07/19 16:35:17     52s] Starting Early Global Route wiring: mem = 1914.4M
[07/19 16:35:17     52s] (I)       Started Free existing wires ( Curr Mem: 1914.41 MB )
[07/19 16:35:17     52s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[07/19 16:35:17     52s] (I)       ============= Track Assignment ============
[07/19 16:35:17     52s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1914.41 MB )
[07/19 16:35:17     52s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[07/19 16:35:17     52s] (I)       Started Track Assignment (16T) ( Curr Mem: 1914.41 MB )
[07/19 16:35:17     52s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/19 16:35:17     52s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.41 MB )
[07/19 16:35:17     52s] (I)       Run Multi-thread track assignment
[07/19 16:35:17     52s] (I)       Finished Track Assignment (16T) ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 1914.46 MB )
[07/19 16:35:17     52s] (I)       Started Export ( Curr Mem: 1914.46 MB )
[07/19 16:35:17     52s] [NR-eGR] Started Export DB wires ( Curr Mem: 1914.46 MB )
[07/19 16:35:17     52s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 1914.46 MB )
[07/19 16:35:17     53s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1914.46 MB )
[07/19 16:35:17     53s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 1914.46 MB )
[07/19 16:35:17     53s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1914.46 MB )
[07/19 16:35:17     53s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1914.46 MB )
[07/19 16:35:17     53s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:17     53s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 250
[07/19 16:35:17     53s] [NR-eGR]   met1  (2H) length: 8.742300e+02um, number of vias: 349
[07/19 16:35:17     53s] [NR-eGR]   met2  (3V) length: 9.409150e+02um, number of vias: 53
[07/19 16:35:17     53s] [NR-eGR]   met3  (4H) length: 1.389200e+02um, number of vias: 24
[07/19 16:35:17     53s] [NR-eGR]   met4  (5V) length: 1.321500e+02um, number of vias: 0
[07/19 16:35:17     53s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:35:17     53s] [NR-eGR] Total length: 2.086215e+03um, number of vias: 676
[07/19 16:35:17     53s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:17     53s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[07/19 16:35:17     53s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:17     53s] (I)       Started Update net boxes ( Curr Mem: 1914.46 MB )
[07/19 16:35:17     53s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.46 MB )
[07/19 16:35:17     53s] (I)       Started Update timing ( Curr Mem: 1914.46 MB )
[07/19 16:35:17     53s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.46 MB )
[07/19 16:35:17     53s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1914.46 MB )
[07/19 16:35:17     53s] (I)       Started Postprocess design ( Curr Mem: 1914.46 MB )
[07/19 16:35:17     53s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1914.46 MB )
[07/19 16:35:17     53s] Early Global Route wiring runtime: 0.04 seconds, mem = 1914.5M
[07/19 16:35:17     53s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.038, MEM:1914.5M
[07/19 16:35:17     53s] Tdgp not successfully inited but do clear! skip clearing
[07/19 16:35:17     53s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[07/19 16:35:17     53s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.2/0:00:00.1 (1.4), totSession cpu/real = 0:00:53.0/0:01:04.0 (0.8), mem = 1914.5M
[07/19 16:35:17     53s] 
[07/19 16:35:17     53s] =============================================================================================
[07/19 16:35:17     53s]  Step TAT Report for IncrReplace #1                                             20.13-s083_1
[07/19 16:35:17     53s] =============================================================================================
[07/19 16:35:17     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:35:17     53s] ---------------------------------------------------------------------------------------------
[07/19 16:35:17     53s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    1.4
[07/19 16:35:17     53s] ---------------------------------------------------------------------------------------------
[07/19 16:35:17     53s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    1.4
[07/19 16:35:17     53s] ---------------------------------------------------------------------------------------------
[07/19 16:35:17     53s] 
[07/19 16:35:17     53s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 16:35:17     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:17     53s] UM:*                                                                   Congestion Repair
[07/19 16:35:17     53s]   CCOpt: Starting congestion repair using flow wrapper done.
[07/19 16:35:17     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:1914.5M
[07/19 16:35:17     53s] z: 1, totalTracks: 1
[07/19 16:35:17     53s] z: 3, totalTracks: 1
[07/19 16:35:17     53s] z: 5, totalTracks: 1
[07/19 16:35:17     53s] #spOpts: N=130 
[07/19 16:35:17     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1914.5M
[07/19 16:35:17     53s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1914.5M
[07/19 16:35:17     53s] Core basic site is unithd
[07/19 16:35:17     53s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1914.5M
[07/19 16:35:17     53s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.015, MEM:1914.4M
[07/19 16:35:17     53s] Fast DP-INIT is on for default
[07/19 16:35:17     53s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:35:17     53s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.028, MEM:1914.4M
[07/19 16:35:17     53s] OPERPROF:     Starting CMU at level 3, MEM:1914.4M
[07/19 16:35:17     53s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.011, MEM:1914.4M
[07/19 16:35:17     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.041, MEM:1914.4M
[07/19 16:35:17     53s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1914.4MB).
[07/19 16:35:17     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.046, MEM:1914.4M
[07/19 16:35:17     53s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.7 real=0:00:00.6)
[07/19 16:35:17     53s]   Leaving CCOpt scope - extractRC...
[07/19 16:35:17     53s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/19 16:35:17     53s] Extraction called for design 'sar_adc_controller' of instances=132 and nets=104 using extraction engine 'preRoute' .
[07/19 16:35:17     53s] PreRoute RC Extraction called for design sar_adc_controller.
[07/19 16:35:17     53s] RC Extraction called in multi-corner(1) mode.
[07/19 16:35:17     53s] RCMode: PreRoute
[07/19 16:35:17     53s]       RC Corner Indexes            0   
[07/19 16:35:17     53s] Capacitance Scaling Factor   : 1.00000 
[07/19 16:35:17     53s] Resistance Scaling Factor    : 1.00000 
[07/19 16:35:17     53s] Clock Cap. Scaling Factor    : 1.00000 
[07/19 16:35:17     53s] Clock Res. Scaling Factor    : 1.00000 
[07/19 16:35:17     53s] Shrink Factor                : 1.00000
[07/19 16:35:17     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 16:35:17     53s] Using capacitance table file ...
[07/19 16:35:17     53s] LayerId::1 widthSet size::4
[07/19 16:35:17     53s] LayerId::2 widthSet size::4
[07/19 16:35:17     53s] LayerId::3 widthSet size::5
[07/19 16:35:17     53s] LayerId::4 widthSet size::4
[07/19 16:35:17     53s] LayerId::5 widthSet size::5
[07/19 16:35:17     53s] LayerId::6 widthSet size::2
[07/19 16:35:17     53s] Updating RC grid for preRoute extraction ...
[07/19 16:35:17     53s] Initializing multi-corner capacitance tables ... 
[07/19 16:35:17     53s] Initializing multi-corner resistance tables ...
[07/19 16:35:17     53s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:35:17     53s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.102243 ; aWlH: 0.000000 ; Pmax: 0.828200 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[07/19 16:35:17     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1914.465M)
[07/19 16:35:17     53s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/19 16:35:17     53s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:17     53s]   Not writing Steiner routes to the DB after clustering cong repair call.
[07/19 16:35:17     53s]   Clock tree timing engine global stage delay update for delay_default:both.late...
[07/19 16:35:17     53s] End AAE Lib Interpolated Model. (MEM=1914.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:17     53s]   Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:17     53s]   Clock DAG stats after clustering cong repair call:
[07/19 16:35:17     53s]     cell counts      : b=0, i=4, icg=1, nicg=0, l=0, total=5
[07/19 16:35:17     53s]     cell areas       : b=0.000um^2, i=85.082um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=107.603um^2
[07/19 16:35:17     53s]     cell capacitance : b=0.000pF, i=0.113pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.118pF
[07/19 16:35:17     53s]     sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:17     53s]     wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.031pF, total=0.048pF
[07/19 16:35:17     53s]     wire lengths     : top=0.000um, trunk=98.185um, leaf=151.399um, total=249.584um
[07/19 16:35:17     53s]     hp wire lengths  : top=0.000um, trunk=41.960um, leaf=99.440um, total=141.400um
[07/19 16:35:17     53s]   Clock DAG net violations after clustering cong repair call:
[07/19 16:35:17     53s]     Remaining Transition : {count=1, worst=[0.098ns]} avg=0.098ns sd=0.000ns sum=0.098ns
[07/19 16:35:17     53s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[07/19 16:35:17     53s]     Trunk : target=0.134ns count=4 avg=0.089ns sd=0.097ns min=0.024ns max=0.232ns {3 <= 0.080ns, 0 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns} {0 <= 0.141ns, 0 <= 0.147ns, 0 <= 0.161ns, 0 <= 0.201ns, 1 > 0.201ns}
[07/19 16:35:17     53s]     Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:17     53s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[07/19 16:35:17     53s]      Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[07/19 16:35:17     53s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:17     53s]   Primary reporting skew groups after clustering cong repair call:
[07/19 16:35:17     53s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.270, max=0.344, avg=0.300, sd=0.037], skew [0.074 vs 0.148], 100% {0.270, 0.344} (wid=0.003 ws=0.001) (gid=0.341 gs=0.075)
[07/19 16:35:17     53s]         min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:17     53s]         max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:17     53s]   Skew group summary after clustering cong repair call:
[07/19 16:35:17     53s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.270, max=0.344, avg=0.300, sd=0.037], skew [0.074 vs 0.148], 100% {0.270, 0.344} (wid=0.003 ws=0.001) (gid=0.341 gs=0.075)
[07/19 16:35:17     53s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.8 real=0:00:00.7)
[07/19 16:35:17     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:17     53s] UM:*                                                                   CongRepair After Initial Clustering
[07/19 16:35:17     53s]   Stage::Clustering done. (took cpu=0:00:01.8 real=0:00:01.5)
[07/19 16:35:17     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:17     53s] UM:*                                                                   Stage::Clustering
[07/19 16:35:17     53s]   Stage::DRV Fixing...
[07/19 16:35:17     53s]   Fixing clock tree slew time and max cap violations...
[07/19 16:35:17     53s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/19 16:35:17     53s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[07/19 16:35:17     53s]       cell counts      : b=0, i=4, icg=1, nicg=0, l=0, total=5
[07/19 16:35:17     53s]       cell areas       : b=0.000um^2, i=63.811um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=86.333um^2
[07/19 16:35:17     53s]       cell capacitance : b=0.000pF, i=0.084pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.088pF
[07/19 16:35:17     53s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:17     53s]       wire capacitance : top=0.000pF, trunk=0.019pF, leaf=0.031pF, total=0.050pF
[07/19 16:35:17     53s]       wire lengths     : top=0.000um, trunk=104.220um, leaf=151.399um, total=255.619um
[07/19 16:35:17     53s]       hp wire lengths  : top=0.000um, trunk=41.960um, leaf=99.440um, total=141.400um
[07/19 16:35:17     53s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[07/19 16:35:17     53s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[07/19 16:35:17     53s]       Trunk : target=0.134ns count=4 avg=0.063ns sd=0.037ns min=0.024ns max=0.099ns {2 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:17     53s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:17     53s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[07/19 16:35:17     53s]        Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 2 
[07/19 16:35:17     53s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:17     53s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[07/19 16:35:17     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.290, max=0.365], skew [0.074 vs 0.148]
[07/19 16:35:17     53s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:17     53s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:17     53s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[07/19 16:35:17     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.290, max=0.365], skew [0.074 vs 0.148]
[07/19 16:35:17     53s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:17     53s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:17     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:17     53s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[07/19 16:35:17     53s]   Fixing clock tree slew time and max cap violations - detailed pass...
[07/19 16:35:17     53s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/19 16:35:17     53s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 16:35:17     53s]       cell counts      : b=0, i=4, icg=1, nicg=0, l=0, total=5
[07/19 16:35:17     53s]       cell areas       : b=0.000um^2, i=63.811um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=86.333um^2
[07/19 16:35:17     53s]       cell capacitance : b=0.000pF, i=0.084pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.088pF
[07/19 16:35:17     53s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:17     53s]       wire capacitance : top=0.000pF, trunk=0.019pF, leaf=0.031pF, total=0.050pF
[07/19 16:35:17     53s]       wire lengths     : top=0.000um, trunk=104.220um, leaf=151.399um, total=255.619um
[07/19 16:35:17     53s]       hp wire lengths  : top=0.000um, trunk=41.960um, leaf=99.440um, total=141.400um
[07/19 16:35:17     53s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[07/19 16:35:17     53s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 16:35:17     53s]       Trunk : target=0.134ns count=4 avg=0.063ns sd=0.037ns min=0.024ns max=0.099ns {2 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:17     53s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:17     53s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[07/19 16:35:17     53s]        Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 2 
[07/19 16:35:17     53s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:17     53s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 16:35:17     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.290, max=0.365, avg=0.320, sd=0.037], skew [0.074 vs 0.148], 100% {0.290, 0.365} (wid=0.003 ws=0.001) (gid=0.362 gs=0.075)
[07/19 16:35:17     53s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:17     53s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:17     53s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 16:35:17     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.290, max=0.365, avg=0.320, sd=0.037], skew [0.074 vs 0.148], 100% {0.290, 0.365} (wid=0.003 ws=0.001) (gid=0.362 gs=0.075)
[07/19 16:35:17     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:17     53s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:17     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:17     53s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[07/19 16:35:18     53s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:18     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     53s] UM:*                                                                   Stage::DRV Fixing
[07/19 16:35:18     53s]   Stage::Insertion Delay Reduction...
[07/19 16:35:18     53s]   Removing unnecessary root buffering...
[07/19 16:35:18     53s]     Accumulated time to calculate placeable region: 0.01
[07/19 16:35:18     53s]     Clock DAG stats after 'Removing unnecessary root buffering':
[07/19 16:35:18     53s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:18     53s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:18     53s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:18     53s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:18     53s]       wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.031pF, total=0.049pF
[07/19 16:35:18     53s]       wire lengths     : top=0.000um, trunk=106.930um, leaf=151.399um, total=258.329um
[07/19 16:35:18     53s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:18     53s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[07/19 16:35:18     53s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[07/19 16:35:18     53s]       Trunk : target=0.134ns count=2 avg=0.091ns sd=0.037ns min=0.064ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     53s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     53s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[07/19 16:35:18     53s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:18     53s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:18     53s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[07/19 16:35:18     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
[07/19 16:35:18     53s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:18     53s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:18     53s]     Skew group summary after 'Removing unnecessary root buffering':
[07/19 16:35:18     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
[07/19 16:35:18     53s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:18     53s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:18     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     53s] UM:*                                                                   Removing unnecessary root buffering
[07/19 16:35:18     53s]   Removing unconstrained drivers...
[07/19 16:35:18     53s]     Clock DAG stats after 'Removing unconstrained drivers':
[07/19 16:35:18     53s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:18     53s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:18     53s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:18     53s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:18     53s]       wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.031pF, total=0.049pF
[07/19 16:35:18     53s]       wire lengths     : top=0.000um, trunk=106.930um, leaf=151.399um, total=258.329um
[07/19 16:35:18     53s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:18     53s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[07/19 16:35:18     53s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[07/19 16:35:18     53s]       Trunk : target=0.134ns count=2 avg=0.091ns sd=0.037ns min=0.064ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     53s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     53s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[07/19 16:35:18     53s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:18     53s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:18     53s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[07/19 16:35:18     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
[07/19 16:35:18     53s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:18     53s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:18     53s]     Skew group summary after 'Removing unconstrained drivers':
[07/19 16:35:18     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
[07/19 16:35:18     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:18     53s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:18     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     53s] UM:*                                                                   Removing unconstrained drivers
[07/19 16:35:18     53s]   Reducing insertion delay 1...
[07/19 16:35:18     53s]     Clock DAG stats after 'Reducing insertion delay 1':
[07/19 16:35:18     53s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:18     53s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:18     53s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:18     53s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:18     53s]       wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.031pF, total=0.049pF
[07/19 16:35:18     53s]       wire lengths     : top=0.000um, trunk=106.930um, leaf=151.399um, total=258.329um
[07/19 16:35:18     53s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:18     53s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[07/19 16:35:18     53s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[07/19 16:35:18     53s]       Trunk : target=0.134ns count=2 avg=0.091ns sd=0.037ns min=0.064ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     53s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     53s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[07/19 16:35:18     53s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:18     53s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:18     53s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[07/19 16:35:18     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
[07/19 16:35:18     53s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:18     53s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:18     53s]     Skew group summary after 'Reducing insertion delay 1':
[07/19 16:35:18     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
[07/19 16:35:18     53s]     Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:18     53s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:18     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     53s] UM:*                                                                   Reducing insertion delay 1
[07/19 16:35:18     53s]   Removing longest path buffering...
[07/19 16:35:18     53s]     Clock DAG stats after 'Removing longest path buffering':
[07/19 16:35:18     53s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:18     53s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:18     53s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:18     53s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:18     53s]       wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.031pF, total=0.049pF
[07/19 16:35:18     53s]       wire lengths     : top=0.000um, trunk=106.930um, leaf=151.399um, total=258.329um
[07/19 16:35:18     53s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:18     53s]     Clock DAG net violations after 'Removing longest path buffering': none
[07/19 16:35:18     53s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[07/19 16:35:18     53s]       Trunk : target=0.134ns count=2 avg=0.091ns sd=0.037ns min=0.064ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     53s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     53s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[07/19 16:35:18     53s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:18     53s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:18     53s]     Primary reporting skew groups after 'Removing longest path buffering':
[07/19 16:35:18     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
[07/19 16:35:18     53s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:18     53s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:18     53s]     Skew group summary after 'Removing longest path buffering':
[07/19 16:35:18     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
[07/19 16:35:18     53s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:18     53s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:18     53s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     53s] UM:*                                                                   Removing longest path buffering
[07/19 16:35:18     53s]   Reducing insertion delay 2...
[07/19 16:35:18     53s]     Path optimization required 42 stage delay updates 
[07/19 16:35:18     53s]     Clock DAG stats after 'Reducing insertion delay 2':
[07/19 16:35:18     53s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:18     53s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:18     53s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:18     53s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:18     53s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:18     53s]       wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:18     53s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:18     53s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[07/19 16:35:18     53s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[07/19 16:35:18     53s]       Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     53s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     53s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[07/19 16:35:18     53s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:18     53s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:18     53s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[07/19 16:35:18     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
[07/19 16:35:18     53s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:18     53s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:18     53s]     Skew group summary after 'Reducing insertion delay 2':
[07/19 16:35:18     53s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
[07/19 16:35:18     53s]     Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:18     54s]   Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:18     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     54s] UM:*                                                                   Reducing insertion delay 2
[07/19 16:35:18     54s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/19 16:35:18     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     54s] UM:*                                                                   Stage::Insertion Delay Reduction
[07/19 16:35:18     54s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.6 real=0:00:02.2)
[07/19 16:35:18     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     54s] UM:*                                                                   CCOpt::Phase::Construction
[07/19 16:35:18     54s]   CCOpt::Phase::Implementation...
[07/19 16:35:18     54s]   Stage::Reducing Power...
[07/19 16:35:18     54s]   Improving clock tree routing...
[07/19 16:35:18     54s]     Iteration 1...
[07/19 16:35:18     54s]     Iteration 1 done.
[07/19 16:35:18     54s]     Clock DAG stats after 'Improving clock tree routing':
[07/19 16:35:18     54s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:18     54s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:18     54s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:18     54s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:18     54s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:18     54s]       wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:18     54s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:18     54s]     Clock DAG net violations after 'Improving clock tree routing': none
[07/19 16:35:18     54s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[07/19 16:35:18     54s]       Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     54s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     54s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[07/19 16:35:18     54s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:18     54s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:18     54s]     Primary reporting skew groups after 'Improving clock tree routing':
[07/19 16:35:18     54s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:18     54s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:18     54s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:18     54s]     Skew group summary after 'Improving clock tree routing':
[07/19 16:35:18     54s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:18     54s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:18     54s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:18     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     54s] UM:*                                                                   Improving clock tree routing
[07/19 16:35:18     54s]   Reducing clock tree power 1...
[07/19 16:35:18     54s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/19 16:35:18     54s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:18     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     54s] UM:*                                                                   Legalizing clock trees
[07/19 16:35:18     54s]     100% 
[07/19 16:35:18     54s]     Clock DAG stats after 'Reducing clock tree power 1':
[07/19 16:35:18     54s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:18     54s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:18     54s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:18     54s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:18     54s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:18     54s]       wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:18     54s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:18     54s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[07/19 16:35:18     54s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[07/19 16:35:18     54s]       Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     54s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     54s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[07/19 16:35:18     54s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:18     54s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:18     54s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[07/19 16:35:18     54s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:18     54s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:18     54s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:18     54s]     Skew group summary after 'Reducing clock tree power 1':
[07/19 16:35:18     54s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:18     54s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:18     54s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:18     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     54s] UM:*                                                                   Reducing clock tree power 1
[07/19 16:35:18     54s]   Reducing clock tree power 2...
[07/19 16:35:18     54s]     Path optimization required 0 stage delay updates 
[07/19 16:35:18     54s]     Clock DAG stats after 'Reducing clock tree power 2':
[07/19 16:35:18     54s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:18     54s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:18     54s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:18     54s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:18     54s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:18     54s]       wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:18     54s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:18     54s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[07/19 16:35:18     54s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[07/19 16:35:18     54s]       Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     54s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:18     54s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[07/19 16:35:18     54s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:18     54s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:18     54s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[07/19 16:35:18     54s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
[07/19 16:35:18     54s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:18     54s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:18     54s]     Skew group summary after 'Reducing clock tree power 2':
[07/19 16:35:18     54s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
[07/19 16:35:18     54s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:18     54s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:18     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     54s] UM:*                                                                   Reducing clock tree power 2
[07/19 16:35:18     54s]   Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.2)
[07/19 16:35:18     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     54s] UM:*                                                                   Stage::Reducing Power
[07/19 16:35:18     54s]   Stage::Balancing...
[07/19 16:35:18     54s]   Approximately balancing fragments step...
[07/19 16:35:18     54s]     Resolve constraints - Approximately balancing fragments...
[07/19 16:35:18     54s]     Resolving skew group constraints...
[07/19 16:35:18     54s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[07/19 16:35:18     54s]     Resolving skew group constraints done.
[07/19 16:35:18     54s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:18     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:18     54s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[07/19 16:35:18     54s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[07/19 16:35:18     54s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[07/19 16:35:18     54s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:19     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     54s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[07/19 16:35:19     54s]     Approximately balancing fragments...
[07/19 16:35:19     54s]       Moving gates to improve sub-tree skew...
[07/19 16:35:19     54s]         Tried: 5 Succeeded: 0
[07/19 16:35:19     54s]         Topology Tried: 0 Succeeded: 0
[07/19 16:35:19     54s]         0 Succeeded with SS ratio
[07/19 16:35:19     54s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[07/19 16:35:19     54s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[07/19 16:35:19     54s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[07/19 16:35:19     54s]           cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:19     54s]           cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:19     54s]           cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:19     54s]           sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:19     54s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:19     54s]           wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:19     54s]           hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:19     54s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[07/19 16:35:19     54s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[07/19 16:35:19     54s]           Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]           Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[07/19 16:35:19     54s]            Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:19     54s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:19     54s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:19     54s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:19     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     54s] UM:*                                                                   Moving gates to improve sub-tree skew
[07/19 16:35:19     54s]       Approximately balancing fragments bottom up...
[07/19 16:35:19     54s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[07/19 16:35:19     54s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[07/19 16:35:19     54s]           cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:19     54s]           cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:19     54s]           cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:19     54s]           sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:19     54s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:19     54s]           wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:19     54s]           hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:19     54s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[07/19 16:35:19     54s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[07/19 16:35:19     54s]           Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]           Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[07/19 16:35:19     54s]            Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:19     54s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:19     54s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:19     54s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:19     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     54s] UM:*                                                                   Approximately balancing fragments bottom up
[07/19 16:35:19     54s]       Approximately balancing fragments, wire and cell delays...
[07/19 16:35:19     54s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[07/19 16:35:19     54s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/19 16:35:19     54s]           cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:19     54s]           cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:19     54s]           cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:19     54s]           sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:19     54s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:19     54s]           wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:19     54s]           hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:19     54s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[07/19 16:35:19     54s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/19 16:35:19     54s]           Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]           Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[07/19 16:35:19     54s]            Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:19     54s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:19     54s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[07/19 16:35:19     54s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:19     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     54s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[07/19 16:35:19     54s]     Approximately balancing fragments done.
[07/19 16:35:19     54s]     Clock DAG stats after 'Approximately balancing fragments step':
[07/19 16:35:19     54s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:19     54s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:19     54s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:19     54s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:19     54s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:19     54s]       wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:19     54s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:19     54s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[07/19 16:35:19     54s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[07/19 16:35:19     54s]       Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[07/19 16:35:19     54s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:19     54s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:19     54s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:19     54s]   Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/19 16:35:19     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     54s] UM:*                                                                   Approximately balancing fragments step
[07/19 16:35:19     54s]   Clock DAG stats after Approximately balancing fragments:
[07/19 16:35:19     54s]     cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:19     54s]     cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:19     54s]     cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:19     54s]     sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:19     54s]     wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:19     54s]     wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:19     54s]     hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:19     54s]   Clock DAG net violations after Approximately balancing fragments: none
[07/19 16:35:19     54s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[07/19 16:35:19     54s]     Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]     Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[07/19 16:35:19     54s]      Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:19     54s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:19     54s]   Primary reporting skew groups after Approximately balancing fragments:
[07/19 16:35:19     54s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:19     54s]         min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:19     54s]         max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:19     54s]   Skew group summary after Approximately balancing fragments:
[07/19 16:35:19     54s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:19     54s]   Improving fragments clock skew...
[07/19 16:35:19     54s]     Clock DAG stats after 'Improving fragments clock skew':
[07/19 16:35:19     54s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:19     54s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:19     54s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:19     54s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:19     54s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:19     54s]       wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:19     54s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:19     54s]     Clock DAG net violations after 'Improving fragments clock skew': none
[07/19 16:35:19     54s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[07/19 16:35:19     54s]       Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[07/19 16:35:19     54s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:19     54s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:19     54s]     Primary reporting skew groups after 'Improving fragments clock skew':
[07/19 16:35:19     54s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:19     54s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:19     54s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:19     54s]     Skew group summary after 'Improving fragments clock skew':
[07/19 16:35:19     54s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:19     54s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:19     54s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:19     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     54s] UM:*                                                                   Improving fragments clock skew
[07/19 16:35:19     54s]   Approximately balancing step...
[07/19 16:35:19     54s]     Resolve constraints - Approximately balancing...
[07/19 16:35:19     54s]     Resolving skew group constraints...
[07/19 16:35:19     54s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[07/19 16:35:19     54s]     Resolving skew group constraints done.
[07/19 16:35:19     54s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:19     54s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     54s] UM:*                                                                   Resolve constraints - Approximately balancing
[07/19 16:35:19     54s]     Approximately balancing...
[07/19 16:35:19     54s]       Approximately balancing, wire and cell delays...
[07/19 16:35:19     54s]       Approximately balancing, wire and cell delays, iteration 1...
[07/19 16:35:19     54s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[07/19 16:35:19     54s]           cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:19     54s]           cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:19     54s]           cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:19     54s]           sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:19     54s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:19     54s]           wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:19     54s]           hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:19     54s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[07/19 16:35:19     54s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[07/19 16:35:19     54s]           Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]           Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     54s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[07/19 16:35:19     54s]            Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:19     54s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:19     54s]       Approximately balancing, wire and cell delays, iteration 1 done.
[07/19 16:35:19     54s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:19     55s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     55s] UM:*                                                                   Approximately balancing, wire and cell delays
[07/19 16:35:19     55s]     Approximately balancing done.
[07/19 16:35:19     55s]     Clock DAG stats after 'Approximately balancing step':
[07/19 16:35:19     55s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:19     55s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:19     55s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:19     55s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:19     55s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:19     55s]       wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:19     55s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:19     55s]     Clock DAG net violations after 'Approximately balancing step': none
[07/19 16:35:19     55s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[07/19 16:35:19     55s]       Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     55s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     55s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[07/19 16:35:19     55s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:19     55s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:19     55s]     Primary reporting skew groups after 'Approximately balancing step':
[07/19 16:35:19     55s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:19     55s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:19     55s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:19     55s]     Skew group summary after 'Approximately balancing step':
[07/19 16:35:19     55s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:19     55s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:19     55s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:19     55s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     55s] UM:*                                                                   Approximately balancing step
[07/19 16:35:19     55s]   Fixing clock tree overload...
[07/19 16:35:19     55s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/19 16:35:19     55s]     Clock DAG stats after 'Fixing clock tree overload':
[07/19 16:35:19     55s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:19     55s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:19     55s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:19     55s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:19     55s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:19     55s]       wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:19     55s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:19     55s]     Clock DAG net violations after 'Fixing clock tree overload': none
[07/19 16:35:19     55s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[07/19 16:35:19     55s]       Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     55s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     55s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[07/19 16:35:19     55s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:19     55s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:19     55s]     Primary reporting skew groups after 'Fixing clock tree overload':
[07/19 16:35:19     55s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:19     55s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:19     55s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:19     55s]     Skew group summary after 'Fixing clock tree overload':
[07/19 16:35:19     55s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:19     55s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:19     55s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:19     55s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     55s] UM:*                                                                   Fixing clock tree overload
[07/19 16:35:19     55s]   Approximately balancing paths...
[07/19 16:35:19     55s]     Added 0 buffers.
[07/19 16:35:19     55s]     Clock DAG stats after 'Approximately balancing paths':
[07/19 16:35:19     55s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:19     55s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:19     55s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:19     55s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:19     55s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:19     55s]       wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:19     55s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:19     55s]     Clock DAG net violations after 'Approximately balancing paths': none
[07/19 16:35:19     55s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[07/19 16:35:19     55s]       Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     55s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     55s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[07/19 16:35:19     55s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:19     55s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:19     55s]     Primary reporting skew groups after 'Approximately balancing paths':
[07/19 16:35:19     55s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
[07/19 16:35:19     55s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:19     55s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:19     55s]     Skew group summary after 'Approximately balancing paths':
[07/19 16:35:19     55s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
[07/19 16:35:19     55s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:19     55s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:19     55s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     55s] UM:*                                                                   Approximately balancing paths
[07/19 16:35:19     55s]   Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
[07/19 16:35:19     55s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     55s] UM:*                                                                   Stage::Balancing
[07/19 16:35:19     55s]   Stage::Polishing...
[07/19 16:35:19     55s]   Merging balancing drivers for power...
[07/19 16:35:19     55s]     Tried: 5 Succeeded: 0
[07/19 16:35:19     55s]     Clock tree timing engine global stage delay update for delay_default:both.late...
[07/19 16:35:19     55s]     Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 16:35:19     55s]     Clock DAG stats after 'Merging balancing drivers for power':
[07/19 16:35:19     55s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:19     55s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:19     55s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:19     55s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:19     55s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:19     55s]       wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:19     55s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:19     55s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[07/19 16:35:19     55s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[07/19 16:35:19     55s]       Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     55s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     55s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[07/19 16:35:19     55s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:19     55s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:19     55s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[07/19 16:35:19     55s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:19     55s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:19     55s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:19     55s]     Skew group summary after 'Merging balancing drivers for power':
[07/19 16:35:19     55s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
[07/19 16:35:19     55s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:19     55s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:19     55s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     55s] UM:*                                                                   Merging balancing drivers for power
[07/19 16:35:19     55s]   Improving clock skew...
[07/19 16:35:19     55s]     Clock DAG stats after 'Improving clock skew':
[07/19 16:35:19     55s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:19     55s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:19     55s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:19     55s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:19     55s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
[07/19 16:35:19     55s]       wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
[07/19 16:35:19     55s]       hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
[07/19 16:35:19     55s]     Clock DAG net violations after 'Improving clock skew': none
[07/19 16:35:19     55s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[07/19 16:35:19     55s]       Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     55s]       Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:19     55s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[07/19 16:35:19     55s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:19     55s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:19     55s]     Primary reporting skew groups after 'Improving clock skew':
[07/19 16:35:19     55s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
[07/19 16:35:19     55s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:19     55s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:19     55s]     Skew group summary after 'Improving clock skew':
[07/19 16:35:19     55s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
[07/19 16:35:19     55s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:19     55s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:19     55s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     55s] UM:*                                                                   Improving clock skew
[07/19 16:35:19     55s]   Moving gates to reduce wire capacitance...
[07/19 16:35:19     55s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[07/19 16:35:19     55s]     Iteration 1...
[07/19 16:35:19     55s]       Artificially removing short and long paths...
[07/19 16:35:19     55s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:19     55s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:19     55s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[07/19 16:35:19     55s]         Legalizing clock trees...
[07/19 16:35:19     55s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:19     55s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:19     55s] UM:*                                                                   Legalizing clock trees
[07/19 16:35:19     55s]         Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:19     55s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.1)
[07/19 16:35:19     55s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[07/19 16:35:19     55s]         Moving gates: ...20% ...40% ...60% ...Legalizing clock trees...
[07/19 16:35:19     55s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     55s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:20     55s] UM:*                                                                   Legalizing clock trees
[07/19 16:35:20     55s]         80% ...100% 
[07/19 16:35:20     55s]         Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     55s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:20     55s]     Iteration 1 done.
[07/19 16:35:20     55s]     Iteration 2...
[07/19 16:35:20     55s]       Artificially removing short and long paths...
[07/19 16:35:20     55s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     55s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     55s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[07/19 16:35:20     55s]         Legalizing clock trees...
[07/19 16:35:20     55s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:20     56s] UM:*                                                                   Legalizing clock trees
[07/19 16:35:20     56s]         Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.1)
[07/19 16:35:20     56s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[07/19 16:35:20     56s]         Moving gates: ...20% ...40% ...60% ...Legalizing clock trees...
[07/19 16:35:20     56s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:20     56s] UM:*                                                                   Legalizing clock trees
[07/19 16:35:20     56s]         80% ...100% 
[07/19 16:35:20     56s]         Legalizer API calls during this step: 38 succeeded with high effort: 38 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.1)
[07/19 16:35:20     56s]     Iteration 2 done.
[07/19 16:35:20     56s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[07/19 16:35:20     56s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[07/19 16:35:20     56s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:20     56s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:20     56s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:20     56s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:20     56s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.030pF, total=0.044pF
[07/19 16:35:20     56s]       wire lengths     : top=0.000um, trunk=90.390um, leaf=146.919um, total=237.309um
[07/19 16:35:20     56s]       hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
[07/19 16:35:20     56s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[07/19 16:35:20     56s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[07/19 16:35:20     56s]       Trunk : target=0.134ns count=2 avg=0.085ns sd=0.039ns min=0.057ns max=0.112ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:20     56s]       Leaf  : target=0.134ns count=2 avg=0.091ns sd=0.010ns min=0.084ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:20     56s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[07/19 16:35:20     56s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:20     56s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:20     56s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[07/19 16:35:20     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
[07/19 16:35:20     56s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:20     56s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:20     56s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[07/19 16:35:20     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
[07/19 16:35:20     56s]     Legalizer API calls during this step: 100 succeeded with high effort: 100 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.8 real=0:00:00.5)
[07/19 16:35:20     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:20     56s] UM:*                                                                   Moving gates to reduce wire capacitance
[07/19 16:35:20     56s]   Reducing clock tree power 3...
[07/19 16:35:20     56s]     Artificially removing short and long paths...
[07/19 16:35:20     56s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]     Initial gate capacitance is (rise=0.058pF fall=0.053pF).
[07/19 16:35:20     56s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/19 16:35:20     56s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:20     56s] UM:*                                                                   Legalizing clock trees
[07/19 16:35:20     56s]     100% 
[07/19 16:35:20     56s]     Clock DAG stats after 'Reducing clock tree power 3':
[07/19 16:35:20     56s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:20     56s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:20     56s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:20     56s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:20     56s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.030pF, total=0.044pF
[07/19 16:35:20     56s]       wire lengths     : top=0.000um, trunk=90.390um, leaf=146.919um, total=237.309um
[07/19 16:35:20     56s]       hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
[07/19 16:35:20     56s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[07/19 16:35:20     56s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[07/19 16:35:20     56s]       Trunk : target=0.134ns count=2 avg=0.085ns sd=0.039ns min=0.057ns max=0.112ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:20     56s]       Leaf  : target=0.134ns count=2 avg=0.091ns sd=0.010ns min=0.084ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:20     56s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[07/19 16:35:20     56s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:20     56s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:20     56s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[07/19 16:35:20     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
[07/19 16:35:20     56s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:20     56s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:20     56s]     Skew group summary after 'Reducing clock tree power 3':
[07/19 16:35:20     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
[07/19 16:35:20     56s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:20     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:20     56s] UM:*                                                                   Reducing clock tree power 3
[07/19 16:35:20     56s]   Improving insertion delay...
[07/19 16:35:20     56s]     Clock DAG stats after 'Improving insertion delay':
[07/19 16:35:20     56s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:20     56s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:20     56s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:20     56s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:20     56s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.030pF, total=0.044pF
[07/19 16:35:20     56s]       wire lengths     : top=0.000um, trunk=90.390um, leaf=146.919um, total=237.309um
[07/19 16:35:20     56s]       hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
[07/19 16:35:20     56s]     Clock DAG net violations after 'Improving insertion delay': none
[07/19 16:35:20     56s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[07/19 16:35:20     56s]       Trunk : target=0.134ns count=2 avg=0.085ns sd=0.039ns min=0.057ns max=0.112ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:20     56s]       Leaf  : target=0.134ns count=2 avg=0.091ns sd=0.010ns min=0.084ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:20     56s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[07/19 16:35:20     56s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:20     56s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:20     56s]     Primary reporting skew groups after 'Improving insertion delay':
[07/19 16:35:20     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
[07/19 16:35:20     56s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:20     56s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:20     56s]     Skew group summary after 'Improving insertion delay':
[07/19 16:35:20     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
[07/19 16:35:20     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:20     56s] UM:*                                                                   Improving insertion delay
[07/19 16:35:20     56s]   Wire Opt OverFix...
[07/19 16:35:20     56s]     Wire Reduction extra effort...
[07/19 16:35:20     56s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[07/19 16:35:20     56s]       Artificially removing short and long paths...
[07/19 16:35:20     56s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]       Global shorten wires A0...
[07/19 16:35:20     56s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]       Move For Wirelength - core...
[07/19 16:35:20     56s]         Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=8, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=2, accepted=0
[07/19 16:35:20     56s]         Max accepted move=0.000um, total accepted move=0.000um
[07/19 16:35:20     56s]         Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]       Global shorten wires A1...
[07/19 16:35:20     56s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]       Move For Wirelength - core...
[07/19 16:35:20     56s]         Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=3, computed=0, moveTooSmall=6, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/19 16:35:20     56s]         Max accepted move=0.000um, total accepted move=0.000um
[07/19 16:35:20     56s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]       Global shorten wires B...
[07/19 16:35:20     56s]         Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]       Move For Wirelength - branch...
[07/19 16:35:20     56s]         Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[07/19 16:35:20     56s]         Max accepted move=0.000um, total accepted move=0.000um
[07/19 16:35:20     56s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[07/19 16:35:20     56s]       Clock DAG stats after 'Wire Reduction extra effort':
[07/19 16:35:20     56s]         cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:20     56s]         cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:20     56s]         cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:20     56s]         sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:20     56s]         wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.030pF, total=0.044pF
[07/19 16:35:20     56s]         wire lengths     : top=0.000um, trunk=90.390um, leaf=146.919um, total=237.309um
[07/19 16:35:20     56s]         hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
[07/19 16:35:20     56s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[07/19 16:35:20     56s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[07/19 16:35:20     56s]         Trunk : target=0.134ns count=2 avg=0.085ns sd=0.039ns min=0.057ns max=0.112ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:20     56s]         Leaf  : target=0.134ns count=2 avg=0.091ns sd=0.010ns min=0.084ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:20     56s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[07/19 16:35:20     56s]          Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:20     56s]          ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:20     56s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[07/19 16:35:20     56s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
[07/19 16:35:20     56s]             min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:20     56s]             max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:20     56s]       Skew group summary after 'Wire Reduction extra effort':
[07/19 16:35:20     56s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
[07/19 16:35:20     56s]       Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:20     56s] UM:*                                                                   Wire Reduction extra effort
[07/19 16:35:20     56s]     Optimizing orientation...
[07/19 16:35:20     56s]     FlipOpt...
[07/19 16:35:20     56s]     Disconnecting clock tree from netlist...
[07/19 16:35:20     56s]     Disconnecting clock tree from netlist done.
[07/19 16:35:20     56s]     Performing Single Threaded FlipOpt
[07/19 16:35:20     56s]     Optimizing orientation on clock cells...
[07/19 16:35:20     56s]       Orientation Wirelength Optimization: Attempted = 5 , Succeeded = 0 , Constraints Broken = 3 , CannotMove = 2 , Illegal = 0 , Other = 0
[07/19 16:35:20     56s]     Optimizing orientation on clock cells done.
[07/19 16:35:20     56s]     Resynthesising clock tree into netlist...
[07/19 16:35:20     56s]       Reset timing graph...
[07/19 16:35:20     56s] Ignoring AAE DB Resetting ...
[07/19 16:35:20     56s]       Reset timing graph done.
[07/19 16:35:20     56s]     Resynthesising clock tree into netlist done.
[07/19 16:35:20     56s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:20     56s] UM:*                                                                   FlipOpt
[07/19 16:35:20     56s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:20     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:20     56s] UM:*                                                                   Optimizing orientation
[07/19 16:35:20     56s] End AAE Lib Interpolated Model. (MEM=2117.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:20     56s]     Clock DAG stats after 'Wire Opt OverFix':
[07/19 16:35:20     56s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:20     56s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:20     56s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:20     56s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:20     56s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.030pF, total=0.044pF
[07/19 16:35:20     56s]       wire lengths     : top=0.000um, trunk=90.390um, leaf=146.919um, total=237.309um
[07/19 16:35:20     56s]       hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
[07/19 16:35:20     56s]     Clock DAG net violations after 'Wire Opt OverFix': none
[07/19 16:35:20     56s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[07/19 16:35:20     56s]       Trunk : target=0.134ns count=2 avg=0.085ns sd=0.039ns min=0.057ns max=0.112ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:20     56s]       Leaf  : target=0.134ns count=2 avg=0.091ns sd=0.010ns min=0.084ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:20     56s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[07/19 16:35:20     56s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:20     56s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:20     56s]     Primary reporting skew groups after 'Wire Opt OverFix':
[07/19 16:35:20     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
[07/19 16:35:20     56s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:20     56s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:20     56s]     Skew group summary after 'Wire Opt OverFix':
[07/19 16:35:20     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
[07/19 16:35:20     56s]     Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:20     56s]   Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 16:35:20     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:20     56s] UM:*                                                                   Wire Opt OverFix
[07/19 16:35:20     56s]   Total capacitance is (rise=0.103pF fall=0.097pF), of which (rise=0.044pF fall=0.044pF) is wire, and (rise=0.058pF fall=0.053pF) is gate.
[07/19 16:35:20     56s]   Stage::Polishing done. (took cpu=0:00:01.5 real=0:00:01.2)
[07/19 16:35:20     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:20     56s] UM:*                                                                   Stage::Polishing
[07/19 16:35:20     56s]   Stage::Updating netlist...
[07/19 16:35:20     56s]   Reset timing graph...
[07/19 16:35:20     56s] Ignoring AAE DB Resetting ...
[07/19 16:35:20     56s]   Reset timing graph done.
[07/19 16:35:20     56s]   Setting non-default rules before calling refine place.
[07/19 16:35:20     56s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/19 16:35:20     56s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2117.5M
[07/19 16:35:20     56s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1924.5M
[07/19 16:35:20     56s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:20     56s]   Leaving CCOpt scope - ClockRefiner...
[07/19 16:35:20     56s]   Assigned high priority to 2 instances.
[07/19 16:35:20     56s]   Performing Clock Only Refine Place.
[07/19 16:35:20     56s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[07/19 16:35:20     56s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1924.5M
[07/19 16:35:20     56s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1924.5M
[07/19 16:35:20     56s] z: 1, totalTracks: 1
[07/19 16:35:20     56s] z: 3, totalTracks: 1
[07/19 16:35:20     56s] z: 5, totalTracks: 1
[07/19 16:35:20     56s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:20     56s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1924.5M
[07/19 16:35:20     56s] Info: 3 insts are soft-fixed.
[07/19 16:35:20     56s] OPERPROF:       Starting CMU at level 4, MEM:1924.5M
[07/19 16:35:20     56s] OPERPROF:       Finished CMU at level 4, CPU:0.040, REAL:0.016, MEM:1924.4M
[07/19 16:35:20     56s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.029, MEM:1924.4M
[07/19 16:35:20     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1924.4MB).
[07/19 16:35:20     56s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.033, MEM:1924.4M
[07/19 16:35:20     56s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.034, MEM:1924.4M
[07/19 16:35:20     56s] TDRefine: refinePlace mode is spiral
[07/19 16:35:20     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25721.2
[07/19 16:35:20     56s] OPERPROF: Starting RefinePlace at level 1, MEM:1924.4M
[07/19 16:35:20     56s] *** Starting refinePlace (0:00:56.9 mem=1924.4M) ***
[07/19 16:35:20     56s] Total net bbox length = 1.840e+03 (8.811e+02 9.593e+02) (ext = 7.330e+02)
[07/19 16:35:20     56s] Info: 3 insts are soft-fixed.
[07/19 16:35:20     56s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:35:20     56s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:35:20     56s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1924.4M
[07/19 16:35:20     56s] Starting refinePlace ...
[07/19 16:35:20     56s] One DDP V2 for no tweak run.
[07/19 16:35:20     56s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:35:20     56s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1924.4MB
[07/19 16:35:20     56s] Statistics of distance of Instance movement in refine placement:
[07/19 16:35:20     56s]   maximum (X+Y) =         0.00 um
[07/19 16:35:20     56s]   mean    (X+Y) =         0.00 um
[07/19 16:35:20     56s] Summary Report:
[07/19 16:35:20     56s] Instances move: 0 (out of 87 movable)
[07/19 16:35:20     56s] Instances flipped: 0
[07/19 16:35:20     56s] Mean displacement: 0.00 um
[07/19 16:35:20     56s] Max displacement: 0.00 um 
[07/19 16:35:20     56s] Total instances moved : 0
[07/19 16:35:20     56s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1924.4M
[07/19 16:35:20     56s] Total net bbox length = 1.840e+03 (8.811e+02 9.593e+02) (ext = 7.330e+02)
[07/19 16:35:20     56s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1924.4MB
[07/19 16:35:20     56s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1924.4MB) @(0:00:56.9 - 0:00:56.9).
[07/19 16:35:20     56s] *** Finished refinePlace (0:00:56.9 mem=1924.4M) ***
[07/19 16:35:20     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25721.2
[07/19 16:35:20     56s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.008, MEM:1924.4M
[07/19 16:35:20     56s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1924.4M
[07/19 16:35:20     56s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1924.4M
[07/19 16:35:20     56s]   ClockRefiner summary
[07/19 16:35:20     56s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 23).
[07/19 16:35:20     56s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3).
[07/19 16:35:20     56s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 20).
[07/19 16:35:20     56s]   Revert refine place priority changes on 0 instances.
[07/19 16:35:20     56s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 16:35:20     56s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:21     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:21     56s] UM:*                                                                   Stage::Updating netlist
[07/19 16:35:21     56s]   CCOpt::Phase::Implementation done. (took cpu=0:00:02.8 real=0:00:02.5)
[07/19 16:35:21     57s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:21     57s] UM:*                                                                   CCOpt::Phase::Implementation
[07/19 16:35:21     57s]   CCOpt::Phase::eGRPC...
[07/19 16:35:21     57s]   eGR Post Conditioning loop iteration 0...
[07/19 16:35:21     57s]     Clock implementation routing...
[07/19 16:35:21     57s]       Leaving CCOpt scope - Routing Tools...
[07/19 16:35:21     57s] Net route status summary:
[07/19 16:35:21     57s]   Clock:         4 (unrouted=4, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:21     57s]   Non-clock:    98 (unrouted=13, trialRouted=85, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:21     57s]       Routing using eGR only...
[07/19 16:35:21     57s]         Early Global Route - eGR only step...
[07/19 16:35:21     57s] (ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
[07/19 16:35:21     57s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/19 16:35:21     57s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:35:21     57s] (ccopt eGR): Start to route 4 all nets
[07/19 16:35:21     57s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:35:21     57s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Import and model ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Create place DB ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Import place data ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Read instances and placement ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Read nets ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Create route DB ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       == Non-default Options ==
[07/19 16:35:21     57s] (I)       Clean congestion better                            : true
[07/19 16:35:21     57s] (I)       Estimate vias on DPT layer                         : true
[07/19 16:35:21     57s] (I)       Clean congestion layer assignment rounds           : 3
[07/19 16:35:21     57s] (I)       Layer constraints as soft constraints              : true
[07/19 16:35:21     57s] (I)       Soft top layer                                     : true
[07/19 16:35:21     57s] (I)       Skip prospective layer relax nets                  : true
[07/19 16:35:21     57s] (I)       Better NDR handling                                : true
[07/19 16:35:21     57s] (I)       Improved NDR modeling in LA                        : true
[07/19 16:35:21     57s] (I)       Routing cost fix for NDR handling                  : true
[07/19 16:35:21     57s] (I)       Update initial WL after Phase 1a                   : true
[07/19 16:35:21     57s] (I)       Block tracks for preroutes                         : true
[07/19 16:35:21     57s] (I)       Assign IRoute by net group key                     : true
[07/19 16:35:21     57s] (I)       Block unroutable channels                          : true
[07/19 16:35:21     57s] (I)       Block unroutable channel fix                       : true
[07/19 16:35:21     57s] (I)       Block unroutable channels 3D                       : true
[07/19 16:35:21     57s] (I)       Bound layer relaxed segment wl                     : true
[07/19 16:35:21     57s] (I)       Bound layer relaxed segment wl fix                 : true
[07/19 16:35:21     57s] (I)       Blocked pin reach length threshold                 : 2
[07/19 16:35:21     57s] (I)       Check blockage within NDR space in TA              : true
[07/19 16:35:21     57s] (I)       Skip must join for term with via pillar            : true
[07/19 16:35:21     57s] (I)       Model find APA for IO pin                          : true
[07/19 16:35:21     57s] (I)       On pin location for off pin term                   : true
[07/19 16:35:21     57s] (I)       Handle EOL spacing                                 : true
[07/19 16:35:21     57s] (I)       Merge PG vias by gap                               : true
[07/19 16:35:21     57s] (I)       Maximum routing layer                              : 6
[07/19 16:35:21     57s] (I)       Route selected nets only                           : true
[07/19 16:35:21     57s] (I)       Refine MST                                         : true
[07/19 16:35:21     57s] (I)       Honor PRL                                          : true
[07/19 16:35:21     57s] (I)       Strong congestion aware                            : true
[07/19 16:35:21     57s] (I)       Improved initial location for IRoutes              : true
[07/19 16:35:21     57s] (I)       Multi panel TA                                     : true
[07/19 16:35:21     57s] (I)       Penalize wire overlap                              : true
[07/19 16:35:21     57s] (I)       Expand small instance blockage                     : true
[07/19 16:35:21     57s] (I)       Reduce via in TA                                   : true
[07/19 16:35:21     57s] (I)       SS-aware routing                                   : true
[07/19 16:35:21     57s] (I)       Improve tree edge sharing                          : true
[07/19 16:35:21     57s] (I)       Improve 2D via estimation                          : true
[07/19 16:35:21     57s] (I)       Refine Steiner tree                                : true
[07/19 16:35:21     57s] (I)       Build spine tree                                   : true
[07/19 16:35:21     57s] (I)       Model pass through capacity                        : true
[07/19 16:35:21     57s] (I)       Extend blockages by a half GCell                   : true
[07/19 16:35:21     57s] (I)       Consider pin shapes                                : true
[07/19 16:35:21     57s] (I)       Consider pin shapes for all nodes                  : true
[07/19 16:35:21     57s] (I)       Consider NR APA                                    : true
[07/19 16:35:21     57s] (I)       Consider IO pin shape                              : true
[07/19 16:35:21     57s] (I)       Fix pin connection bug                             : true
[07/19 16:35:21     57s] (I)       Consider layer RC for local wires                  : true
[07/19 16:35:21     57s] (I)       LA-aware pin escape length                         : 2
[07/19 16:35:21     57s] (I)       Connect multiple ports                             : true
[07/19 16:35:21     57s] (I)       Split for must join                                : true
[07/19 16:35:21     57s] (I)       Number of threads                                  : 16
[07/19 16:35:21     57s] (I)       Routing effort level                               : 10000
[07/19 16:35:21     57s] (I)       Special modeling for N7                            : 0
[07/19 16:35:21     57s] (I)       Special modeling for N6                            : 0
[07/19 16:35:21     57s] (I)       Special modeling for N3 v9                         : 0
[07/19 16:35:21     57s] (I)       Special modeling for N5 v6                         : 0
[07/19 16:35:21     57s] (I)       Special modeling for N5PPv2                        : 0
[07/19 16:35:21     57s] (I)       Special settings for S3                            : 0
[07/19 16:35:21     57s] (I)       Special settings for S4                            : 0
[07/19 16:35:21     57s] (I)       Special settings for S5 v2                         : 0
[07/19 16:35:21     57s] (I)       Special settings for S7                            : 0
[07/19 16:35:21     57s] (I)       Special settings for S8 v6                         : 0
[07/19 16:35:21     57s] (I)       Prefer layer length threshold                      : 8
[07/19 16:35:21     57s] (I)       Overflow penalty cost                              : 10
[07/19 16:35:21     57s] (I)       A-star cost                                        : 0.300000
[07/19 16:35:21     57s] (I)       Misalignment cost                                  : 10.000000
[07/19 16:35:21     57s] (I)       Threshold for short IRoute                         : 6
[07/19 16:35:21     57s] (I)       Via cost during post routing                       : 1.000000
[07/19 16:35:21     57s] (I)       Layer congestion ratios                            : { { 1.0 } }
[07/19 16:35:21     57s] (I)       Source-to-sink ratio                               : 0.300000
[07/19 16:35:21     57s] (I)       Scenic ratio bound                                 : 3.000000
[07/19 16:35:21     57s] (I)       Segment layer relax scenic ratio                   : 1.250000
[07/19 16:35:21     57s] (I)       Source-sink aware LA ratio                         : 0.500000
[07/19 16:35:21     57s] (I)       PG-aware similar topology routing                  : true
[07/19 16:35:21     57s] (I)       Maze routing via cost fix                          : true
[07/19 16:35:21     57s] (I)       Apply PRL on PG terms                              : true
[07/19 16:35:21     57s] (I)       Apply PRL on obs objects                           : true
[07/19 16:35:21     57s] (I)       Handle range-type spacing rules                    : true
[07/19 16:35:21     57s] (I)       PG gap threshold multiplier                        : 10.000000
[07/19 16:35:21     57s] (I)       Parallel spacing query fix                         : true
[07/19 16:35:21     57s] (I)       Force source to root IR                            : true
[07/19 16:35:21     57s] (I)       Layer Weights                                      : L2:4 L3:2.5
[07/19 16:35:21     57s] (I)       Do not relax to DPT layer                          : true
[07/19 16:35:21     57s] (I)       No DPT in post routing                             : true
[07/19 16:35:21     57s] (I)       Modeling PG via merging fix                        : true
[07/19 16:35:21     57s] (I)       Shield aware TA                                    : true
[07/19 16:35:21     57s] (I)       Strong shield aware TA                             : true
[07/19 16:35:21     57s] (I)       Overflow calculation fix in LA                     : true
[07/19 16:35:21     57s] (I)       Post routing fix                                   : true
[07/19 16:35:21     57s] (I)       Strong post routing                                : true
[07/19 16:35:21     57s] (I)       NDR via pillar fix                                 : true
[07/19 16:35:21     57s] (I)       Violation on path threshold                        : 1
[07/19 16:35:21     57s] (I)       Pass through capacity modeling                     : true
[07/19 16:35:21     57s] (I)       Select the non-relaxed segments in post routing stage : true
[07/19 16:35:21     57s] (I)       Select term pin box for io pin                     : true
[07/19 16:35:21     57s] (I)       Penalize NDR sharing                               : true
[07/19 16:35:21     57s] (I)       Keep fixed segments                                : true
[07/19 16:35:21     57s] (I)       Reorder net groups by key                          : true
[07/19 16:35:21     57s] (I)       Increase net scenic ratio                          : true
[07/19 16:35:21     57s] (I)       Method to set GCell size                           : row
[07/19 16:35:21     57s] (I)       Connect multiple ports and must join fix           : true
[07/19 16:35:21     57s] (I)       Avoid high resistance layers                       : true
[07/19 16:35:21     57s] (I)       Fix unreachable term connection                    : true
[07/19 16:35:21     57s] (I)       Model find APA for IO pin fix                      : true
[07/19 16:35:21     57s] (I)       Avoid connecting non-metal layers                  : true
[07/19 16:35:21     57s] (I)       Use track pitch for NDR                            : true
[07/19 16:35:21     57s] (I)       Top layer relaxation fix                           : true
[07/19 16:35:21     57s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:35:21     57s] (I)       Started Import route data (16T) ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Use row-based GCell size
[07/19 16:35:21     57s] (I)       Use row-based GCell align
[07/19 16:35:21     57s] (I)       GCell unit size   : 2720
[07/19 16:35:21     57s] (I)       GCell multiplier  : 1
[07/19 16:35:21     57s] (I)       GCell row height  : 2720
[07/19 16:35:21     57s] (I)       Actual row height : 2720
[07/19 16:35:21     57s] (I)       GCell align ref   : 28980 28560
[07/19 16:35:21     57s] [NR-eGR] Track table information for default rule: 
[07/19 16:35:21     57s] [NR-eGR] li1 has no routable track
[07/19 16:35:21     57s] [NR-eGR] met1 has single uniform track structure
[07/19 16:35:21     57s] [NR-eGR] met2 has single uniform track structure
[07/19 16:35:21     57s] [NR-eGR] met3 has single uniform track structure
[07/19 16:35:21     57s] [NR-eGR] met4 has single uniform track structure
[07/19 16:35:21     57s] [NR-eGR] met5 has single uniform track structure
[07/19 16:35:21     57s] (I)       ===========================================================================
[07/19 16:35:21     57s] (I)       == Report All Rule Vias ==
[07/19 16:35:21     57s] (I)       ===========================================================================
[07/19 16:35:21     57s] (I)        Via Rule : (Default)
[07/19 16:35:21     57s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:35:21     57s] (I)       ---------------------------------------------------------------------------
[07/19 16:35:21     57s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[07/19 16:35:21     57s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:35:21     57s] (I)        3   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[07/19 16:35:21     57s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[07/19 16:35:21     57s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[07/19 16:35:21     57s] (I)       ===========================================================================
[07/19 16:35:21     57s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Read routing blockages ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Read instance blockages ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Read PG blockages ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] [NR-eGR] Read 285 PG shapes
[07/19 16:35:21     57s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Read boundary cut boxes ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:35:21     57s] [NR-eGR] #Instance Blockages : 725
[07/19 16:35:21     57s] [NR-eGR] #PG Blockages       : 285
[07/19 16:35:21     57s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:35:21     57s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:35:21     57s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Read blackboxes ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:35:21     57s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Read prerouted ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/19 16:35:21     57s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Read unlegalized nets ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Started Read nets ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] [NR-eGR] Read numTotalNets=91  numIgnoredNets=87
[07/19 16:35:21     57s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] [NR-eGR] Connected 0 must-join pins/ports
[07/19 16:35:21     57s] (I)       Started Set up via pillars ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       early_global_route_priority property id does not exist.
[07/19 16:35:21     57s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Model blockages into capacity
[07/19 16:35:21     57s] (I)       Read Num Blocks=1078  Num Prerouted Wires=0  Num CS=0
[07/19 16:35:21     57s] (I)       Started Initialize 3D capacity ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Layer 1 (H) : #blockages 809 : #preroutes 0
[07/19 16:35:21     57s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 0
[07/19 16:35:21     57s] (I)       Layer 3 (H) : #blockages 49 : #preroutes 0
[07/19 16:35:21     57s] (I)       Layer 4 (V) : #blockages 102 : #preroutes 0
[07/19 16:35:21     57s] (I)       Layer 5 (H) : #blockages 84 : #preroutes 0
[07/19 16:35:21     57s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       -- layer congestion ratio --
[07/19 16:35:21     57s] (I)       Layer 1 : 0.100000
[07/19 16:35:21     57s] (I)       Layer 2 : 0.700000
[07/19 16:35:21     57s] (I)       Layer 3 : 0.700000
[07/19 16:35:21     57s] (I)       Layer 4 : 1.000000
[07/19 16:35:21     57s] (I)       Layer 5 : 1.000000
[07/19 16:35:21     57s] (I)       Layer 6 : 1.000000
[07/19 16:35:21     57s] (I)       ----------------------------
[07/19 16:35:21     57s] (I)       Started Move terms for access (16T) ( Curr Mem: 1924.41 MB )
[07/19 16:35:21     57s] (I)       Moved 1 terms for better access 
[07/19 16:35:21     57s] (I)       Finished Move terms for access (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Number of ignored nets                =      0
[07/19 16:35:21     57s] (I)       Number of connected nets              =      0
[07/19 16:35:21     57s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/19 16:35:21     57s] (I)       Number of clock nets                  =      4.  Ignored: No
[07/19 16:35:21     57s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:35:21     57s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:35:21     57s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:35:21     57s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:35:21     57s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:35:21     57s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:35:21     57s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:35:21     57s] (I)       Finished Import route data (16T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Started Read aux data ( Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Started Others data preparation ( Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[07/19 16:35:21     57s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Started Create route kernel ( Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Ndr track 0 does not exist
[07/19 16:35:21     57s] (I)       Ndr track 0 does not exist
[07/19 16:35:21     57s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:35:21     57s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:35:21     57s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:35:21     57s] (I)       Site width          :   460  (dbu)
[07/19 16:35:21     57s] (I)       Row height          :  2720  (dbu)
[07/19 16:35:21     57s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:35:21     57s] (I)       GCell width         :  2720  (dbu)
[07/19 16:35:21     57s] (I)       GCell height        :  2720  (dbu)
[07/19 16:35:21     57s] (I)       Grid                :    29    37     6
[07/19 16:35:21     57s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:35:21     57s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:35:21     57s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:35:21     57s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:35:21     57s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:35:21     57s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:35:21     57s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:35:21     57s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:35:21     57s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:35:21     57s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:35:21     57s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:35:21     57s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:35:21     57s] (I)       --------------------------------------------------------
[07/19 16:35:21     57s] 
[07/19 16:35:21     57s] [NR-eGR] ============ Routing rule table ============
[07/19 16:35:21     57s] [NR-eGR] Rule id: 0  Nets: 4 
[07/19 16:35:21     57s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[07/19 16:35:21     57s] (I)       Pitch:  L1=680  L2=680  L3=920  L4=1200  L5=1200  L6=6400
[07/19 16:35:21     57s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[07/19 16:35:21     57s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:21     57s] [NR-eGR] Rule id: 1  Nets: 0 
[07/19 16:35:21     57s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:35:21     57s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:35:21     57s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:21     57s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:21     57s] [NR-eGR] ========================================
[07/19 16:35:21     57s] [NR-eGR] 
[07/19 16:35:21     57s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:35:21     57s] (I)       blocked tracks on layer2 : = 474 / 8584 (5.52%)
[07/19 16:35:21     57s] (I)       blocked tracks on layer3 : = 216 / 6475 (3.34%)
[07/19 16:35:21     57s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:35:21     57s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:35:21     57s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:35:21     57s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Reset routing kernel
[07/19 16:35:21     57s] (I)       Started Global Routing ( Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Started Free existing wires ( Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Started Initialization ( Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       totalPins=27  totalGlobalPin=27 (100.00%)
[07/19 16:35:21     57s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Started Net group 1 ( Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Started Generate topology (16T) ( Curr Mem: 1916.42 MB )
[07/19 16:35:21     57s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1918.43 MB )
[07/19 16:35:21     57s] (I)       total 2D Cap : 10954 = (4681 H, 6273 V)
[07/19 16:35:21     57s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1a Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1a ( Curr Mem: 1918.43 MB )
[07/19 16:35:21     57s] (I)       Started Pattern routing (16T) ( Curr Mem: 1918.43 MB )
[07/19 16:35:21     57s] (I)       Finished Pattern routing (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/19 16:35:21     57s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 86 = (38 H, 48 V) = (0.81% H, 0.77% V) = (1.034e+02um H, 1.306e+02um V)
[07/19 16:35:21     57s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1b Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1b ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Monotonic routing (16T) ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Monotonic routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 86 = (37 H, 49 V) = (0.79% H, 0.78% V) = (1.006e+02um H, 1.333e+02um V)
[07/19 16:35:21     57s] (I)       Overflow of layer group 1: 0.00% H + 0.86% V. EstWL: 2.339200e+02um
[07/19 16:35:21     57s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1c Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1c ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Two level routing ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Level2 Grid: 6 x 8
[07/19 16:35:21     57s] (I)       Started Two Level Routing ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 86 = (37 H, 49 V) = (0.79% H, 0.78% V) = (1.006e+02um H, 1.333e+02um V)
[07/19 16:35:21     57s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1d Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1d ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Detoured routing ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 89 = (41 H, 48 V) = (0.88% H, 0.77% V) = (1.115e+02um H, 1.306e+02um V)
[07/19 16:35:21     57s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1e Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1e ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Route legalization ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 89 = (41 H, 48 V) = (0.88% H, 0.77% V) = (1.115e+02um H, 1.306e+02um V)
[07/19 16:35:21     57s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.86% V. EstWL: 2.420800e+02um
[07/19 16:35:21     57s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1f Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1f ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Congestion clean ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 91 = (43 H, 48 V) = (0.92% H, 0.77% V) = (1.170e+02um H, 1.306e+02um V)
[07/19 16:35:21     57s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1g Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1g ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Post Routing ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 75 = (33 H, 42 V) = (0.70% H, 0.67% V) = (8.976e+01um H, 1.142e+02um V)
[07/19 16:35:21     57s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       numNets=4  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=32
[07/19 16:35:21     57s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1h Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1h ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Post Routing ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 75 = (33 H, 42 V) = (0.70% H, 0.67% V) = (8.976e+01um H, 1.142e+02um V)
[07/19 16:35:21     57s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Layer assignment (16T) ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Layer assignment (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Net group 2 ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Generate topology (16T) ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       total 2D Cap : 13165 = (4866 H, 8299 V)
[07/19 16:35:21     57s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1a Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1a ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Pattern routing (16T) ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Pattern routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 129 = (58 H, 71 V) = (1.19% H, 0.86% V) = (1.578e+02um H, 1.931e+02um V)
[07/19 16:35:21     57s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1b Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1b ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 129 = (58 H, 71 V) = (1.19% H, 0.86% V) = (1.578e+02um H, 1.931e+02um V)
[07/19 16:35:21     57s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.508800e+02um
[07/19 16:35:21     57s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1c Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1c ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 129 = (58 H, 71 V) = (1.19% H, 0.86% V) = (1.578e+02um H, 1.931e+02um V)
[07/19 16:35:21     57s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1d Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1d ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 129 = (58 H, 71 V) = (1.19% H, 0.86% V) = (1.578e+02um H, 1.931e+02um V)
[07/19 16:35:21     57s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1e Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1e ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Route legalization ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 129 = (58 H, 71 V) = (1.19% H, 0.86% V) = (1.578e+02um H, 1.931e+02um V)
[07/19 16:35:21     57s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.508800e+02um
[07/19 16:35:21     57s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1f Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1f ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 129 = (58 H, 71 V) = (1.19% H, 0.86% V) = (1.578e+02um H, 1.931e+02um V)
[07/19 16:35:21     57s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1g Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1g ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Post Routing ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 129 = (58 H, 71 V) = (1.19% H, 0.86% V) = (1.578e+02um H, 1.931e+02um V)
[07/19 16:35:21     57s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=54
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] (I)       ============  Phase 1h Route ============
[07/19 16:35:21     57s] (I)       Started Phase 1h ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Post Routing ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Usage: 129 = (57 H, 72 V) = (1.17% H, 0.87% V) = (1.550e+02um H, 1.958e+02um V)
[07/19 16:35:21     57s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Layer assignment (16T) ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Layer assignment (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Net group 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       
[07/19 16:35:21     57s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:35:21     57s] [NR-eGR]                        OverCon            
[07/19 16:35:21     57s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:35:21     57s] [NR-eGR]       Layer                (1)    OverCon 
[07/19 16:35:21     57s] [NR-eGR] ----------------------------------------------
[07/19 16:35:21     57s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:21     57s] [NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:21     57s] [NR-eGR]    met2  (3)         3( 0.29%)   ( 0.29%) 
[07/19 16:35:21     57s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:21     57s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:21     57s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:21     57s] [NR-eGR] ----------------------------------------------
[07/19 16:35:21     57s] [NR-eGR] Total                3( 0.08%)   ( 0.08%) 
[07/19 16:35:21     57s] [NR-eGR] 
[07/19 16:35:21     57s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Export 3D cong map ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       total 2D Cap : 21332 = (13011 H, 8321 V)
[07/19 16:35:21     57s] (I)       Started Export 2D cong map ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/19 16:35:21     57s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 16:35:21     57s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       ============= Track Assignment ============
[07/19 16:35:21     57s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Track Assignment ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/19 16:35:21     57s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Run single-thread track assignment
[07/19 16:35:21     57s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Export ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] [NR-eGR] Started Export DB wires ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:21     57s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 244
[07/19 16:35:21     57s] [NR-eGR]   met1  (2H) length: 8.675600e+02um, number of vias: 342
[07/19 16:35:21     57s] [NR-eGR]   met2  (3V) length: 9.107750e+02um, number of vias: 50
[07/19 16:35:21     57s] [NR-eGR]   met3  (4H) length: 1.324800e+02um, number of vias: 24
[07/19 16:35:21     57s] [NR-eGR]   met4  (5V) length: 1.202900e+02um, number of vias: 0
[07/19 16:35:21     57s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:35:21     57s] [NR-eGR] Total length: 2.031105e+03um, number of vias: 660
[07/19 16:35:21     57s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:21     57s] [NR-eGR] Total eGR-routed clock nets wire length: 2.567350e+02um 
[07/19 16:35:21     57s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:21     57s] [NR-eGR] Report for selected net(s) only.
[07/19 16:35:21     57s] [NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 25
[07/19 16:35:21     57s] [NR-eGR]   met1  (2H) length: 6.578000e+01um, number of vias: 36
[07/19 16:35:21     57s] [NR-eGR]   met2  (3V) length: 1.248150e+02um, number of vias: 15
[07/19 16:35:21     57s] [NR-eGR]   met3  (4H) length: 5.796000e+01um, number of vias: 4
[07/19 16:35:21     57s] [NR-eGR]   met4  (5V) length: 8.180000e+00um, number of vias: 0
[07/19 16:35:21     57s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:35:21     57s] [NR-eGR] Total length: 2.567350e+02um, number of vias: 80
[07/19 16:35:21     57s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:21     57s] [NR-eGR] Total routed clock nets wire length: 2.567350e+02um, number of vias: 80
[07/19 16:35:21     57s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:21     57s] (I)       Started Update net boxes ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Update timing ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Started Postprocess design ( Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.08 sec, Curr Mem: 1926.47 MB )
[07/19 16:35:21     57s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:35:21     57s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/19 16:35:21     57s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:35:21     57s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 16:35:21     57s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:21     57s] UM:*                                                                   Early Global Route - eGR only step
[07/19 16:35:21     57s]       Routing using eGR only done.
[07/19 16:35:21     57s] Net route status summary:
[07/19 16:35:21     57s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:21     57s]   Non-clock:    98 (unrouted=13, trialRouted=85, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:21     57s] 
[07/19 16:35:21     57s] CCOPT: Done with clock implementation routing.
[07/19 16:35:21     57s] 
[07/19 16:35:21     57s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.2)
[07/19 16:35:21     57s]     Clock implementation routing done.
[07/19 16:35:21     57s]     Leaving CCOpt scope - extractRC...
[07/19 16:35:21     57s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/19 16:35:21     57s] Extraction called for design 'sar_adc_controller' of instances=130 and nets=102 using extraction engine 'preRoute' .
[07/19 16:35:21     57s] PreRoute RC Extraction called for design sar_adc_controller.
[07/19 16:35:21     57s] RC Extraction called in multi-corner(1) mode.
[07/19 16:35:21     57s] RCMode: PreRoute
[07/19 16:35:21     57s]       RC Corner Indexes            0   
[07/19 16:35:21     57s] Capacitance Scaling Factor   : 1.00000 
[07/19 16:35:21     57s] Resistance Scaling Factor    : 1.00000 
[07/19 16:35:21     57s] Clock Cap. Scaling Factor    : 1.00000 
[07/19 16:35:21     57s] Clock Res. Scaling Factor    : 1.00000 
[07/19 16:35:21     57s] Shrink Factor                : 1.00000
[07/19 16:35:21     57s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 16:35:21     57s] Using capacitance table file ...
[07/19 16:35:21     57s] LayerId::1 widthSet size::4
[07/19 16:35:21     57s] LayerId::2 widthSet size::4
[07/19 16:35:21     57s] LayerId::3 widthSet size::5
[07/19 16:35:21     57s] LayerId::4 widthSet size::4
[07/19 16:35:21     57s] LayerId::5 widthSet size::5
[07/19 16:35:21     57s] LayerId::6 widthSet size::2
[07/19 16:35:21     57s] Updating RC grid for preRoute extraction ...
[07/19 16:35:21     57s] Initializing multi-corner capacitance tables ... 
[07/19 16:35:21     57s] Initializing multi-corner resistance tables ...
[07/19 16:35:21     57s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:35:21     57s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.105181 ; aWlH: 0.000000 ; Pmax: 0.828700 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[07/19 16:35:21     57s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1926.469M)
[07/19 16:35:21     57s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/19 16:35:21     57s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:21     57s]     Leaving CCOpt scope - Initializing placement interface...
[07/19 16:35:21     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1926.5M
[07/19 16:35:21     57s] z: 1, totalTracks: 1
[07/19 16:35:21     57s] z: 3, totalTracks: 1
[07/19 16:35:21     57s] z: 5, totalTracks: 1
[07/19 16:35:21     57s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:21     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1926.5M
[07/19 16:35:21     57s] OPERPROF:     Starting CMU at level 3, MEM:1926.5M
[07/19 16:35:21     57s] OPERPROF:     Finished CMU at level 3, CPU:0.030, REAL:0.015, MEM:1924.4M
[07/19 16:35:21     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.027, MEM:1924.4M
[07/19 16:35:21     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1924.4MB).
[07/19 16:35:21     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.032, MEM:1924.4M
[07/19 16:35:21     57s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:21     57s]     Calling post conditioning for eGRPC...
[07/19 16:35:21     57s]       eGRPC...
[07/19 16:35:21     57s]         eGRPC active optimizations:
[07/19 16:35:21     57s]          - Move Down
[07/19 16:35:21     57s]          - Downsizing before DRV sizing
[07/19 16:35:21     57s]          - DRV fixing with sizing
[07/19 16:35:21     57s]          - Move to fanout
[07/19 16:35:21     57s]          - Cloning
[07/19 16:35:21     57s]         
[07/19 16:35:21     57s]         Currently running CTS, using active skew data
[07/19 16:35:21     57s]         Reset bufferability constraints...
[07/19 16:35:21     57s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[07/19 16:35:21     57s]         Clock tree timing engine global stage delay update for delay_default:both.late...
[07/19 16:35:21     57s] End AAE Lib Interpolated Model. (MEM=1924.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:21     57s]         Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:21     57s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:21     57s]         Clock DAG stats eGRPC initial state:
[07/19 16:35:21     57s]           cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:21     57s]           cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:21     57s]           cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:21     57s]           sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:21     57s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.032pF, total=0.048pF
[07/19 16:35:21     57s]           wire lengths     : top=0.000um, trunk=92.315um, leaf=164.420um, total=256.735um
[07/19 16:35:21     57s]           hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
[07/19 16:35:21     57s]         Clock DAG net violations eGRPC initial state: none
[07/19 16:35:21     57s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[07/19 16:35:21     57s]           Trunk : target=0.134ns count=2 avg=0.088ns sd=0.041ns min=0.059ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:21     57s]           Leaf  : target=0.134ns count=2 avg=0.093ns sd=0.011ns min=0.086ns max=0.101ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:21     57s]         Clock DAG library cell distribution eGRPC initial state {count}:
[07/19 16:35:21     57s]            Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:21     57s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:21     57s]         Primary reporting skew groups eGRPC initial state:
[07/19 16:35:21     57s]           skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
[07/19 16:35:21     57s]               min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:21     57s]               max path sink: dac_select_bits_reg_7_/CLK
[07/19 16:35:21     57s]         Skew group summary eGRPC initial state:
[07/19 16:35:21     57s]           skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
[07/19 16:35:21     57s]         eGRPC Moving buffers...
[07/19 16:35:21     57s]           Violation analysis...
[07/19 16:35:21     57s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:21     57s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:21     57s] UM:*                                                                   Violation analysis
[07/19 16:35:21     57s]           Clock DAG stats after 'eGRPC Moving buffers':
[07/19 16:35:21     57s]             cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:21     57s]             cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:21     57s]             cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:21     57s]             sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:21     57s]             wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.032pF, total=0.048pF
[07/19 16:35:21     57s]             wire lengths     : top=0.000um, trunk=92.315um, leaf=164.420um, total=256.735um
[07/19 16:35:21     57s]             hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
[07/19 16:35:21     57s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[07/19 16:35:21     57s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[07/19 16:35:21     57s]             Trunk : target=0.134ns count=2 avg=0.088ns sd=0.041ns min=0.059ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:21     57s]             Leaf  : target=0.134ns count=2 avg=0.093ns sd=0.011ns min=0.086ns max=0.101ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:21     57s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[07/19 16:35:21     57s]              Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:21     57s]              ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:21     57s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[07/19 16:35:21     57s]             skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
[07/19 16:35:21     57s]                 min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:21     57s]                 max path sink: dac_select_bits_reg_7_/CLK
[07/19 16:35:21     57s]           Skew group summary after 'eGRPC Moving buffers':
[07/19 16:35:21     57s]             skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
[07/19 16:35:21     57s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:21     57s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:21     57s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:21     57s] UM:*                                                                   eGRPC Moving buffers
[07/19 16:35:21     57s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[07/19 16:35:21     57s]           Artificially removing long paths...
[07/19 16:35:21     57s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:21     57s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:21     57s]           Modifying slew-target multiplier from 1 to 0.9
[07/19 16:35:21     57s]           Downsizing prefiltering...
[07/19 16:35:21     57s]           Downsizing prefiltering done.
[07/19 16:35:21     57s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[07/19 16:35:21     57s]           DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 1
[07/19 16:35:21     57s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[07/19 16:35:21     57s]           Reverting slew-target multiplier from 0.9 to 1
[07/19 16:35:21     57s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 16:35:21     57s]             cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:21     57s]             cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:21     57s]             cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:21     57s]             sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:21     57s]             wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.032pF, total=0.048pF
[07/19 16:35:21     57s]             wire lengths     : top=0.000um, trunk=92.315um, leaf=164.420um, total=256.735um
[07/19 16:35:21     57s]             hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
[07/19 16:35:21     57s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[07/19 16:35:21     57s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 16:35:21     57s]             Trunk : target=0.134ns count=2 avg=0.088ns sd=0.041ns min=0.059ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:21     57s]             Leaf  : target=0.134ns count=2 avg=0.093ns sd=0.011ns min=0.086ns max=0.101ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:21     57s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[07/19 16:35:21     57s]              Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:21     57s]              ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:21     57s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 16:35:21     57s]             skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
[07/19 16:35:21     57s]                 min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:21     57s]                 max path sink: dac_select_bits_reg_7_/CLK
[07/19 16:35:21     57s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 16:35:21     57s]             skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
[07/19 16:35:21     57s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:21     57s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:21     57s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:21     57s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[07/19 16:35:21     57s]         eGRPC Fixing DRVs...
[07/19 16:35:21     57s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/19 16:35:21     57s]           CCOpt-eGRPC: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/19 16:35:21     57s]           
[07/19 16:35:21     57s]           PRO Statistics: Fix DRVs (cell sizing):
[07/19 16:35:21     57s]           =======================================
[07/19 16:35:21     57s]           
[07/19 16:35:21     57s]           Cell changes by Net Type:
[07/19 16:35:21     57s]           
[07/19 16:35:21     57s]           -------------------------------------------------------------------------------------------------
[07/19 16:35:21     57s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/19 16:35:21     57s]           -------------------------------------------------------------------------------------------------
[07/19 16:35:21     57s]           top                0            0           0            0                    0                0
[07/19 16:35:21     57s]           trunk              0            0           0            0                    0                0
[07/19 16:35:21     57s]           leaf               0            0           0            0                    0                0
[07/19 16:35:21     57s]           -------------------------------------------------------------------------------------------------
[07/19 16:35:21     57s]           Total              0            0           0            0                    0                0
[07/19 16:35:21     57s]           -------------------------------------------------------------------------------------------------
[07/19 16:35:21     57s]           
[07/19 16:35:21     57s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/19 16:35:21     57s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/19 16:35:21     57s]           
[07/19 16:35:21     57s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[07/19 16:35:21     57s]             cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:21     57s]             cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:21     57s]             cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:21     57s]             sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:21     57s]             wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.032pF, total=0.048pF
[07/19 16:35:21     57s]             wire lengths     : top=0.000um, trunk=92.315um, leaf=164.420um, total=256.735um
[07/19 16:35:21     57s]             hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
[07/19 16:35:21     57s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[07/19 16:35:21     57s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[07/19 16:35:21     57s]             Trunk : target=0.134ns count=2 avg=0.088ns sd=0.041ns min=0.059ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:21     57s]             Leaf  : target=0.134ns count=2 avg=0.093ns sd=0.011ns min=0.086ns max=0.101ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:21     57s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[07/19 16:35:21     57s]              Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:21     57s]              ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:21     57s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[07/19 16:35:21     57s]             skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
[07/19 16:35:21     57s]                 min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:21     57s]                 max path sink: dac_select_bits_reg_7_/CLK
[07/19 16:35:21     57s]           Skew group summary after 'eGRPC Fixing DRVs':
[07/19 16:35:21     57s]             skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
[07/19 16:35:21     57s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:21     57s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:21     57s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:21     57s] UM:*                                                                   eGRPC Fixing DRVs
[07/19 16:35:21     57s]         
[07/19 16:35:21     57s]         Slew Diagnostics: After DRV fixing
[07/19 16:35:21     57s]         ==================================
[07/19 16:35:21     57s]         
[07/19 16:35:21     57s]         Global Causes:
[07/19 16:35:21     57s]         
[07/19 16:35:21     57s]         -------------------------------------
[07/19 16:35:21     57s]         Cause
[07/19 16:35:21     57s]         -------------------------------------
[07/19 16:35:21     57s]         DRV fixing with buffering is disabled
[07/19 16:35:21     57s]         -------------------------------------
[07/19 16:35:21     57s]         
[07/19 16:35:21     57s]         Top 5 overslews:
[07/19 16:35:21     57s]         
[07/19 16:35:21     57s]         ---------------------------------
[07/19 16:35:21     57s]         Overslew    Causes    Driving Pin
[07/19 16:35:21     57s]         ---------------------------------
[07/19 16:35:21     57s]           (empty table)
[07/19 16:35:21     57s]         ---------------------------------
[07/19 16:35:21     57s]         
[07/19 16:35:21     57s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/19 16:35:21     57s]         
[07/19 16:35:21     57s]         -------------------
[07/19 16:35:21     57s]         Cause    Occurences
[07/19 16:35:21     57s]         -------------------
[07/19 16:35:21     57s]           (empty table)
[07/19 16:35:21     57s]         -------------------
[07/19 16:35:21     57s]         
[07/19 16:35:21     57s]         Violation diagnostics counts from the 0 nodes that have violations:
[07/19 16:35:21     57s]         
[07/19 16:35:21     57s]         -------------------
[07/19 16:35:21     57s]         Cause    Occurences
[07/19 16:35:21     57s]         -------------------
[07/19 16:35:21     57s]           (empty table)
[07/19 16:35:21     57s]         -------------------
[07/19 16:35:21     57s]         
[07/19 16:35:21     57s]         Reconnecting optimized routes...
[07/19 16:35:21     57s]         Reset timing graph...
[07/19 16:35:21     57s] Ignoring AAE DB Resetting ...
[07/19 16:35:21     57s]         Reset timing graph done.
[07/19 16:35:21     57s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:21     57s]         Violation analysis...
[07/19 16:35:21     57s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:21     57s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:21     57s] UM:*                                                                   Violation analysis
[07/19 16:35:21     57s]         Clock instances to consider for cloning: 0
[07/19 16:35:21     57s]         Reset timing graph...
[07/19 16:35:21     57s] Ignoring AAE DB Resetting ...
[07/19 16:35:21     57s]         Reset timing graph done.
[07/19 16:35:21     57s]         Set dirty flag on 0 instances, 0 nets
[07/19 16:35:21     57s]         Clock DAG stats before routing clock trees:
[07/19 16:35:21     57s]           cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:21     57s]           cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:21     57s]           cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:21     57s]           sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:21     57s]           wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.032pF, total=0.048pF
[07/19 16:35:21     57s]           wire lengths     : top=0.000um, trunk=92.315um, leaf=164.420um, total=256.735um
[07/19 16:35:21     57s]           hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
[07/19 16:35:21     57s]         Clock DAG net violations before routing clock trees: none
[07/19 16:35:21     57s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[07/19 16:35:21     57s]           Trunk : target=0.134ns count=2 avg=0.088ns sd=0.041ns min=0.059ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:21     57s]           Leaf  : target=0.134ns count=2 avg=0.093ns sd=0.011ns min=0.086ns max=0.101ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:21     57s]         Clock DAG library cell distribution before routing clock trees {count}:
[07/19 16:35:21     57s]            Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:21     57s]            ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:21     57s]         Primary reporting skew groups before routing clock trees:
[07/19 16:35:21     57s]           skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
[07/19 16:35:21     57s]               min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:21     57s]               max path sink: dac_select_bits_reg_7_/CLK
[07/19 16:35:21     57s]         Skew group summary before routing clock trees:
[07/19 16:35:21     57s]           skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
[07/19 16:35:21     57s]       eGRPC done.
[07/19 16:35:21     57s]     Calling post conditioning for eGRPC done.
[07/19 16:35:21     57s]   eGR Post Conditioning loop iteration 0 done.
[07/19 16:35:21     57s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[07/19 16:35:21     57s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/19 16:35:21     57s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1920.7M
[07/19 16:35:21     57s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1835.7M
[07/19 16:35:21     57s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:21     57s]   Leaving CCOpt scope - ClockRefiner...
[07/19 16:35:21     57s]   Assigned high priority to 0 instances.
[07/19 16:35:21     57s]   Performing Single Pass Refine Place.
[07/19 16:35:21     57s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[07/19 16:35:21     57s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1835.7M
[07/19 16:35:21     57s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1835.7M
[07/19 16:35:21     57s] z: 1, totalTracks: 1
[07/19 16:35:21     57s] z: 3, totalTracks: 1
[07/19 16:35:21     57s] z: 5, totalTracks: 1
[07/19 16:35:21     57s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:21     57s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1835.7M
[07/19 16:35:21     57s] Info: 3 insts are soft-fixed.
[07/19 16:35:21     57s] OPERPROF:       Starting CMU at level 4, MEM:1835.7M
[07/19 16:35:21     57s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.014, MEM:1831.7M
[07/19 16:35:21     57s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.026, MEM:1831.7M
[07/19 16:35:21     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1831.7MB).
[07/19 16:35:21     57s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.030, MEM:1831.7M
[07/19 16:35:21     57s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.031, MEM:1831.7M
[07/19 16:35:21     57s] TDRefine: refinePlace mode is spiral
[07/19 16:35:21     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25721.3
[07/19 16:35:21     57s] OPERPROF: Starting RefinePlace at level 1, MEM:1831.7M
[07/19 16:35:21     57s] *** Starting refinePlace (0:00:58.0 mem=1831.7M) ***
[07/19 16:35:21     57s] Total net bbox length = 1.840e+03 (8.811e+02 9.593e+02) (ext = 7.330e+02)
[07/19 16:35:21     57s] Info: 3 insts are soft-fixed.
[07/19 16:35:21     57s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:35:21     57s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:35:21     57s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1831.7M
[07/19 16:35:21     57s] Starting refinePlace ...
[07/19 16:35:21     57s] One DDP V2 for no tweak run.
[07/19 16:35:21     57s] ** Cut row section cpu time 0:00:00.0.
[07/19 16:35:21     57s]    Spread Effort: high, standalone mode, useDDP on.
[07/19 16:35:21     58s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1831.7MB) @(0:00:58.0 - 0:00:58.0).
[07/19 16:35:21     58s] Move report: preRPlace moves 15 insts, mean move: 3.13 um, max move: 7.82 um 
[07/19 16:35:21     58s] 	Max move on inst (state_r_reg_1_): (42.32, 66.64) --> (34.50, 66.64)
[07/19 16:35:21     58s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dfxtp_1
[07/19 16:35:21     58s] wireLenOptFixPriorityInst 20 inst fixed
[07/19 16:35:21     58s] 
[07/19 16:35:21     58s] Running Spiral MT with 16 threads  fetchWidth=8 
[07/19 16:35:21     58s] Move report: legalization moves 8 insts, mean move: 7.46 um, max move: 27.78 um spiral
[07/19 16:35:21     58s] 	Max move on inst (dac_select_bits_reg_7_): (43.24, 31.28) --> (34.50, 50.32)
[07/19 16:35:21     58s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1834.7MB) @(0:00:58.0 - 0:00:58.0).
[07/19 16:35:21     58s] Move report: Detail placement moves 17 insts, mean move: 5.64 um, max move: 25.06 um 
[07/19 16:35:21     58s] 	Max move on inst (dac_select_bits_reg_7_): (43.24, 34.00) --> (34.50, 50.32)
[07/19 16:35:21     58s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1834.7MB
[07/19 16:35:21     58s] Statistics of distance of Instance movement in refine placement:
[07/19 16:35:21     58s]   maximum (X+Y) =        25.06 um
[07/19 16:35:21     58s]   inst (dac_select_bits_reg_7_) with max move: (43.24, 34) -> (34.5, 50.32)
[07/19 16:35:21     58s]   mean    (X+Y) =         5.64 um
[07/19 16:35:21     58s] Summary Report:
[07/19 16:35:21     58s] Instances move: 17 (out of 87 movable)
[07/19 16:35:21     58s] Instances flipped: 0
[07/19 16:35:21     58s] Mean displacement: 5.64 um
[07/19 16:35:21     58s] Max displacement: 25.06 um (Instance: dac_select_bits_reg_7_) (43.24, 34) -> (34.5, 50.32)
[07/19 16:35:21     58s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dfxtp_1
[07/19 16:35:21     58s] Total instances moved : 17
[07/19 16:35:21     58s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.037, MEM:1834.7M
[07/19 16:35:21     58s] Total net bbox length = 1.897e+03 (8.991e+02 9.981e+02) (ext = 7.284e+02)
[07/19 16:35:21     58s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1834.7MB
[07/19 16:35:21     58s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1834.7MB) @(0:00:58.0 - 0:00:58.0).
[07/19 16:35:21     58s] *** Finished refinePlace (0:00:58.0 mem=1834.7M) ***
[07/19 16:35:21     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25721.3
[07/19 16:35:21     58s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.044, MEM:1834.7M
[07/19 16:35:21     58s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1834.7M
[07/19 16:35:21     58s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1831.7M
[07/19 16:35:21     58s]   ClockRefiner summary
[07/19 16:35:21     58s]   All clock instances: Moved 5, flipped 2 and cell swapped 0 (out of a total of 23).
[07/19 16:35:21     58s]   The largest move was 25.1 um for dac_select_bits_reg_7_.
[07/19 16:35:21     58s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3).
[07/19 16:35:21     58s]   Clock sinks: Moved 5, flipped 2 and cell swapped 0 (out of a total of 20).
[07/19 16:35:21     58s]   The largest move was 25.1 um for dac_select_bits_reg_7_.
[07/19 16:35:21     58s]   Revert refine place priority changes on 0 instances.
[07/19 16:35:21     58s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:21     58s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.0 real=0:00:00.8)
[07/19 16:35:21     58s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:21     58s] UM:*                                                                   CCOpt::Phase::eGRPC
[07/19 16:35:21     58s]   CCOpt::Phase::Routing...
[07/19 16:35:21     58s]   Clock implementation routing...
[07/19 16:35:21     58s]     Leaving CCOpt scope - Routing Tools...
[07/19 16:35:21     58s] Net route status summary:
[07/19 16:35:21     58s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:21     58s]   Non-clock:    98 (unrouted=13, trialRouted=85, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:21     58s]     Routing using eGR in eGR->NR Step...
[07/19 16:35:21     58s]       Early Global Route - eGR->Nr High Frequency step...
[07/19 16:35:21     58s] (ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
[07/19 16:35:22     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/19 16:35:22     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:35:22     58s] (ccopt eGR): Start to route 4 all nets
[07/19 16:35:22     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:35:22     58s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Import and model ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Create place DB ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Import place data ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Read instances and placement ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Read nets ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Create route DB ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       == Non-default Options ==
[07/19 16:35:22     58s] (I)       Clean congestion better                            : true
[07/19 16:35:22     58s] (I)       Estimate vias on DPT layer                         : true
[07/19 16:35:22     58s] (I)       Clean congestion layer assignment rounds           : 3
[07/19 16:35:22     58s] (I)       Layer constraints as soft constraints              : true
[07/19 16:35:22     58s] (I)       Soft top layer                                     : true
[07/19 16:35:22     58s] (I)       Skip prospective layer relax nets                  : true
[07/19 16:35:22     58s] (I)       Better NDR handling                                : true
[07/19 16:35:22     58s] (I)       Improved NDR modeling in LA                        : true
[07/19 16:35:22     58s] (I)       Routing cost fix for NDR handling                  : true
[07/19 16:35:22     58s] (I)       Update initial WL after Phase 1a                   : true
[07/19 16:35:22     58s] (I)       Block tracks for preroutes                         : true
[07/19 16:35:22     58s] (I)       Assign IRoute by net group key                     : true
[07/19 16:35:22     58s] (I)       Block unroutable channels                          : true
[07/19 16:35:22     58s] (I)       Block unroutable channel fix                       : true
[07/19 16:35:22     58s] (I)       Block unroutable channels 3D                       : true
[07/19 16:35:22     58s] (I)       Bound layer relaxed segment wl                     : true
[07/19 16:35:22     58s] (I)       Bound layer relaxed segment wl fix                 : true
[07/19 16:35:22     58s] (I)       Blocked pin reach length threshold                 : 2
[07/19 16:35:22     58s] (I)       Check blockage within NDR space in TA              : true
[07/19 16:35:22     58s] (I)       Skip must join for term with via pillar            : true
[07/19 16:35:22     58s] (I)       Model find APA for IO pin                          : true
[07/19 16:35:22     58s] (I)       On pin location for off pin term                   : true
[07/19 16:35:22     58s] (I)       Handle EOL spacing                                 : true
[07/19 16:35:22     58s] (I)       Merge PG vias by gap                               : true
[07/19 16:35:22     58s] (I)       Maximum routing layer                              : 6
[07/19 16:35:22     58s] (I)       Route selected nets only                           : true
[07/19 16:35:22     58s] (I)       Refine MST                                         : true
[07/19 16:35:22     58s] (I)       Honor PRL                                          : true
[07/19 16:35:22     58s] (I)       Strong congestion aware                            : true
[07/19 16:35:22     58s] (I)       Improved initial location for IRoutes              : true
[07/19 16:35:22     58s] (I)       Multi panel TA                                     : true
[07/19 16:35:22     58s] (I)       Penalize wire overlap                              : true
[07/19 16:35:22     58s] (I)       Expand small instance blockage                     : true
[07/19 16:35:22     58s] (I)       Reduce via in TA                                   : true
[07/19 16:35:22     58s] (I)       SS-aware routing                                   : true
[07/19 16:35:22     58s] (I)       Improve tree edge sharing                          : true
[07/19 16:35:22     58s] (I)       Improve 2D via estimation                          : true
[07/19 16:35:22     58s] (I)       Refine Steiner tree                                : true
[07/19 16:35:22     58s] (I)       Build spine tree                                   : true
[07/19 16:35:22     58s] (I)       Model pass through capacity                        : true
[07/19 16:35:22     58s] (I)       Extend blockages by a half GCell                   : true
[07/19 16:35:22     58s] (I)       Consider pin shapes                                : true
[07/19 16:35:22     58s] (I)       Consider pin shapes for all nodes                  : true
[07/19 16:35:22     58s] (I)       Consider NR APA                                    : true
[07/19 16:35:22     58s] (I)       Consider IO pin shape                              : true
[07/19 16:35:22     58s] (I)       Fix pin connection bug                             : true
[07/19 16:35:22     58s] (I)       Consider layer RC for local wires                  : true
[07/19 16:35:22     58s] (I)       LA-aware pin escape length                         : 2
[07/19 16:35:22     58s] (I)       Connect multiple ports                             : true
[07/19 16:35:22     58s] (I)       Split for must join                                : true
[07/19 16:35:22     58s] (I)       Number of threads                                  : 16
[07/19 16:35:22     58s] (I)       Routing effort level                               : 10000
[07/19 16:35:22     58s] (I)       Special modeling for N7                            : 0
[07/19 16:35:22     58s] (I)       Special modeling for N6                            : 0
[07/19 16:35:22     58s] (I)       Special modeling for N3 v9                         : 0
[07/19 16:35:22     58s] (I)       Special modeling for N5 v6                         : 0
[07/19 16:35:22     58s] (I)       Special modeling for N5PPv2                        : 0
[07/19 16:35:22     58s] (I)       Special settings for S3                            : 0
[07/19 16:35:22     58s] (I)       Special settings for S4                            : 0
[07/19 16:35:22     58s] (I)       Special settings for S5 v2                         : 0
[07/19 16:35:22     58s] (I)       Special settings for S7                            : 0
[07/19 16:35:22     58s] (I)       Special settings for S8 v6                         : 0
[07/19 16:35:22     58s] (I)       Prefer layer length threshold                      : 8
[07/19 16:35:22     58s] (I)       Overflow penalty cost                              : 10
[07/19 16:35:22     58s] (I)       A-star cost                                        : 0.300000
[07/19 16:35:22     58s] (I)       Misalignment cost                                  : 10.000000
[07/19 16:35:22     58s] (I)       Threshold for short IRoute                         : 6
[07/19 16:35:22     58s] (I)       Via cost during post routing                       : 1.000000
[07/19 16:35:22     58s] (I)       Layer congestion ratios                            : { { 1.0 } }
[07/19 16:35:22     58s] (I)       Source-to-sink ratio                               : 0.300000
[07/19 16:35:22     58s] (I)       Scenic ratio bound                                 : 3.000000
[07/19 16:35:22     58s] (I)       Segment layer relax scenic ratio                   : 1.250000
[07/19 16:35:22     58s] (I)       Source-sink aware LA ratio                         : 0.500000
[07/19 16:35:22     58s] (I)       PG-aware similar topology routing                  : true
[07/19 16:35:22     58s] (I)       Maze routing via cost fix                          : true
[07/19 16:35:22     58s] (I)       Apply PRL on PG terms                              : true
[07/19 16:35:22     58s] (I)       Apply PRL on obs objects                           : true
[07/19 16:35:22     58s] (I)       Handle range-type spacing rules                    : true
[07/19 16:35:22     58s] (I)       PG gap threshold multiplier                        : 10.000000
[07/19 16:35:22     58s] (I)       Parallel spacing query fix                         : true
[07/19 16:35:22     58s] (I)       Force source to root IR                            : true
[07/19 16:35:22     58s] (I)       Layer Weights                                      : L2:4 L3:2.5
[07/19 16:35:22     58s] (I)       Do not relax to DPT layer                          : true
[07/19 16:35:22     58s] (I)       No DPT in post routing                             : true
[07/19 16:35:22     58s] (I)       Modeling PG via merging fix                        : true
[07/19 16:35:22     58s] (I)       Shield aware TA                                    : true
[07/19 16:35:22     58s] (I)       Strong shield aware TA                             : true
[07/19 16:35:22     58s] (I)       Overflow calculation fix in LA                     : true
[07/19 16:35:22     58s] (I)       Post routing fix                                   : true
[07/19 16:35:22     58s] (I)       Strong post routing                                : true
[07/19 16:35:22     58s] (I)       NDR via pillar fix                                 : true
[07/19 16:35:22     58s] (I)       Violation on path threshold                        : 1
[07/19 16:35:22     58s] (I)       Pass through capacity modeling                     : true
[07/19 16:35:22     58s] (I)       Select the non-relaxed segments in post routing stage : true
[07/19 16:35:22     58s] (I)       Select term pin box for io pin                     : true
[07/19 16:35:22     58s] (I)       Penalize NDR sharing                               : true
[07/19 16:35:22     58s] (I)       Keep fixed segments                                : true
[07/19 16:35:22     58s] (I)       Reorder net groups by key                          : true
[07/19 16:35:22     58s] (I)       Increase net scenic ratio                          : true
[07/19 16:35:22     58s] (I)       Method to set GCell size                           : row
[07/19 16:35:22     58s] (I)       Connect multiple ports and must join fix           : true
[07/19 16:35:22     58s] (I)       Avoid high resistance layers                       : true
[07/19 16:35:22     58s] (I)       Fix unreachable term connection                    : true
[07/19 16:35:22     58s] (I)       Model find APA for IO pin fix                      : true
[07/19 16:35:22     58s] (I)       Avoid connecting non-metal layers                  : true
[07/19 16:35:22     58s] (I)       Use track pitch for NDR                            : true
[07/19 16:35:22     58s] (I)       Top layer relaxation fix                           : true
[07/19 16:35:22     58s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:35:22     58s] (I)       Started Import route data (16T) ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Use row-based GCell size
[07/19 16:35:22     58s] (I)       Use row-based GCell align
[07/19 16:35:22     58s] (I)       GCell unit size   : 2720
[07/19 16:35:22     58s] (I)       GCell multiplier  : 1
[07/19 16:35:22     58s] (I)       GCell row height  : 2720
[07/19 16:35:22     58s] (I)       Actual row height : 2720
[07/19 16:35:22     58s] (I)       GCell align ref   : 28980 28560
[07/19 16:35:22     58s] [NR-eGR] Track table information for default rule: 
[07/19 16:35:22     58s] [NR-eGR] li1 has no routable track
[07/19 16:35:22     58s] [NR-eGR] met1 has single uniform track structure
[07/19 16:35:22     58s] [NR-eGR] met2 has single uniform track structure
[07/19 16:35:22     58s] [NR-eGR] met3 has single uniform track structure
[07/19 16:35:22     58s] [NR-eGR] met4 has single uniform track structure
[07/19 16:35:22     58s] [NR-eGR] met5 has single uniform track structure
[07/19 16:35:22     58s] (I)       ===========================================================================
[07/19 16:35:22     58s] (I)       == Report All Rule Vias ==
[07/19 16:35:22     58s] (I)       ===========================================================================
[07/19 16:35:22     58s] (I)        Via Rule : (Default)
[07/19 16:35:22     58s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:35:22     58s] (I)       ---------------------------------------------------------------------------
[07/19 16:35:22     58s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[07/19 16:35:22     58s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:35:22     58s] (I)        3   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[07/19 16:35:22     58s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[07/19 16:35:22     58s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[07/19 16:35:22     58s] (I)       ===========================================================================
[07/19 16:35:22     58s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Read routing blockages ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Read instance blockages ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Read PG blockages ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] [NR-eGR] Read 285 PG shapes
[07/19 16:35:22     58s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Read boundary cut boxes ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:35:22     58s] [NR-eGR] #Instance Blockages : 725
[07/19 16:35:22     58s] [NR-eGR] #PG Blockages       : 285
[07/19 16:35:22     58s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:35:22     58s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:35:22     58s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Read blackboxes ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:35:22     58s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Read prerouted ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/19 16:35:22     58s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Read unlegalized nets ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Started Read nets ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] [NR-eGR] Read numTotalNets=91  numIgnoredNets=87
[07/19 16:35:22     58s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] [NR-eGR] Connected 0 must-join pins/ports
[07/19 16:35:22     58s] (I)       Started Set up via pillars ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       early_global_route_priority property id does not exist.
[07/19 16:35:22     58s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Model blockages into capacity
[07/19 16:35:22     58s] (I)       Read Num Blocks=1078  Num Prerouted Wires=0  Num CS=0
[07/19 16:35:22     58s] (I)       Started Initialize 3D capacity ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Layer 1 (H) : #blockages 809 : #preroutes 0
[07/19 16:35:22     58s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 0
[07/19 16:35:22     58s] (I)       Layer 3 (H) : #blockages 49 : #preroutes 0
[07/19 16:35:22     58s] (I)       Layer 4 (V) : #blockages 102 : #preroutes 0
[07/19 16:35:22     58s] (I)       Layer 5 (H) : #blockages 84 : #preroutes 0
[07/19 16:35:22     58s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       -- layer congestion ratio --
[07/19 16:35:22     58s] (I)       Layer 1 : 0.100000
[07/19 16:35:22     58s] (I)       Layer 2 : 0.700000
[07/19 16:35:22     58s] (I)       Layer 3 : 0.700000
[07/19 16:35:22     58s] (I)       Layer 4 : 1.000000
[07/19 16:35:22     58s] (I)       Layer 5 : 1.000000
[07/19 16:35:22     58s] (I)       Layer 6 : 1.000000
[07/19 16:35:22     58s] (I)       ----------------------------
[07/19 16:35:22     58s] (I)       Started Move terms for access (16T) ( Curr Mem: 1831.72 MB )
[07/19 16:35:22     58s] (I)       Moved 1 terms for better access 
[07/19 16:35:22     58s] (I)       Finished Move terms for access (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Number of ignored nets                =      0
[07/19 16:35:22     58s] (I)       Number of connected nets              =      0
[07/19 16:35:22     58s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/19 16:35:22     58s] (I)       Number of clock nets                  =      4.  Ignored: No
[07/19 16:35:22     58s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:35:22     58s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:35:22     58s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:35:22     58s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:35:22     58s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:35:22     58s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:35:22     58s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:35:22     58s] (I)       Finished Import route data (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Started Read aux data ( Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Started Others data preparation ( Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[07/19 16:35:22     58s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Started Create route kernel ( Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Ndr track 0 does not exist
[07/19 16:35:22     58s] (I)       Ndr track 0 does not exist
[07/19 16:35:22     58s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:35:22     58s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:35:22     58s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:35:22     58s] (I)       Site width          :   460  (dbu)
[07/19 16:35:22     58s] (I)       Row height          :  2720  (dbu)
[07/19 16:35:22     58s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:35:22     58s] (I)       GCell width         :  2720  (dbu)
[07/19 16:35:22     58s] (I)       GCell height        :  2720  (dbu)
[07/19 16:35:22     58s] (I)       Grid                :    29    37     6
[07/19 16:35:22     58s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:35:22     58s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:35:22     58s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:35:22     58s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:35:22     58s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:35:22     58s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:35:22     58s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:35:22     58s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:35:22     58s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:35:22     58s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:35:22     58s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:35:22     58s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:35:22     58s] (I)       --------------------------------------------------------
[07/19 16:35:22     58s] 
[07/19 16:35:22     58s] [NR-eGR] ============ Routing rule table ============
[07/19 16:35:22     58s] [NR-eGR] Rule id: 0  Nets: 4 
[07/19 16:35:22     58s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[07/19 16:35:22     58s] (I)       Pitch:  L1=680  L2=680  L3=920  L4=1200  L5=1200  L6=6400
[07/19 16:35:22     58s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[07/19 16:35:22     58s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:22     58s] [NR-eGR] Rule id: 1  Nets: 0 
[07/19 16:35:22     58s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:35:22     58s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:35:22     58s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:22     58s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:22     58s] [NR-eGR] ========================================
[07/19 16:35:22     58s] [NR-eGR] 
[07/19 16:35:22     58s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:35:22     58s] (I)       blocked tracks on layer2 : = 488 / 8584 (5.68%)
[07/19 16:35:22     58s] (I)       blocked tracks on layer3 : = 216 / 6475 (3.34%)
[07/19 16:35:22     58s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:35:22     58s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:35:22     58s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:35:22     58s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Reset routing kernel
[07/19 16:35:22     58s] (I)       Started Global Routing ( Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Started Free existing wires ( Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Started Initialization ( Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       totalPins=27  totalGlobalPin=27 (100.00%)
[07/19 16:35:22     58s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Started Net group 1 ( Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Started Generate topology (16T) ( Curr Mem: 1823.73 MB )
[07/19 16:35:22     58s] (I)       Finished Generate topology (16T) ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1825.73 MB )
[07/19 16:35:22     58s] (I)       total 2D Cap : 10954 = (4681 H, 6273 V)
[07/19 16:35:22     58s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1a Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1a ( Curr Mem: 1825.73 MB )
[07/19 16:35:22     58s] (I)       Started Pattern routing (16T) ( Curr Mem: 1825.73 MB )
[07/19 16:35:22     58s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/19 16:35:22     58s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 79 = (34 H, 45 V) = (0.73% H, 0.72% V) = (9.248e+01um H, 1.224e+02um V)
[07/19 16:35:22     58s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1b Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1b ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Monotonic routing (16T) ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Monotonic routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 79 = (34 H, 45 V) = (0.73% H, 0.72% V) = (9.248e+01um H, 1.224e+02um V)
[07/19 16:35:22     58s] (I)       Overflow of layer group 1: 0.00% H + 0.86% V. EstWL: 2.148800e+02um
[07/19 16:35:22     58s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1c Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1c ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Two level routing ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Level2 Grid: 6 x 8
[07/19 16:35:22     58s] (I)       Started Two Level Routing ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 79 = (34 H, 45 V) = (0.73% H, 0.72% V) = (9.248e+01um H, 1.224e+02um V)
[07/19 16:35:22     58s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1d Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1d ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Detoured routing ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 82 = (38 H, 44 V) = (0.81% H, 0.70% V) = (1.034e+02um H, 1.197e+02um V)
[07/19 16:35:22     58s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1e Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1e ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Route legalization ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 82 = (38 H, 44 V) = (0.81% H, 0.70% V) = (1.034e+02um H, 1.197e+02um V)
[07/19 16:35:22     58s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.38% V. EstWL: 2.230400e+02um
[07/19 16:35:22     58s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1f Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1f ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Congestion clean ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 82 = (38 H, 44 V) = (0.81% H, 0.70% V) = (1.034e+02um H, 1.197e+02um V)
[07/19 16:35:22     58s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1g Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1g ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Post Routing ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 74 = (33 H, 41 V) = (0.70% H, 0.65% V) = (8.976e+01um H, 1.115e+02um V)
[07/19 16:35:22     58s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       numNets=4  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=32
[07/19 16:35:22     58s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1h Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1h ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Post Routing ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 74 = (33 H, 41 V) = (0.70% H, 0.65% V) = (8.976e+01um H, 1.115e+02um V)
[07/19 16:35:22     58s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Layer assignment (16T) ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Layer assignment (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Net group 2 ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Generate topology (16T) ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       total 2D Cap : 13165 = (4866 H, 8299 V)
[07/19 16:35:22     58s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1a Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1a ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Pattern routing (16T) ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 121 = (54 H, 67 V) = (1.11% H, 0.81% V) = (1.469e+02um H, 1.822e+02um V)
[07/19 16:35:22     58s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1b Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1b ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 121 = (54 H, 67 V) = (1.11% H, 0.81% V) = (1.469e+02um H, 1.822e+02um V)
[07/19 16:35:22     58s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.291200e+02um
[07/19 16:35:22     58s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1c Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1c ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 121 = (54 H, 67 V) = (1.11% H, 0.81% V) = (1.469e+02um H, 1.822e+02um V)
[07/19 16:35:22     58s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1d Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1d ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 121 = (54 H, 67 V) = (1.11% H, 0.81% V) = (1.469e+02um H, 1.822e+02um V)
[07/19 16:35:22     58s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1e Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1e ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Route legalization ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 121 = (54 H, 67 V) = (1.11% H, 0.81% V) = (1.469e+02um H, 1.822e+02um V)
[07/19 16:35:22     58s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.291200e+02um
[07/19 16:35:22     58s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1f Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1f ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 121 = (54 H, 67 V) = (1.11% H, 0.81% V) = (1.469e+02um H, 1.822e+02um V)
[07/19 16:35:22     58s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1g Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1g ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Post Routing ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 121 = (54 H, 67 V) = (1.11% H, 0.81% V) = (1.469e+02um H, 1.822e+02um V)
[07/19 16:35:22     58s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=47
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] (I)       ============  Phase 1h Route ============
[07/19 16:35:22     58s] (I)       Started Phase 1h ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Post Routing ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Usage: 121 = (54 H, 67 V) = (1.11% H, 0.81% V) = (1.469e+02um H, 1.822e+02um V)
[07/19 16:35:22     58s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Layer assignment (16T) ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Layer assignment (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Net group 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       
[07/19 16:35:22     58s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:35:22     58s] [NR-eGR]                        OverCon            
[07/19 16:35:22     58s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:35:22     58s] [NR-eGR]       Layer                (1)    OverCon 
[07/19 16:35:22     58s] [NR-eGR] ----------------------------------------------
[07/19 16:35:22     58s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:22     58s] [NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:22     58s] [NR-eGR]    met2  (3)         1( 0.10%)   ( 0.10%) 
[07/19 16:35:22     58s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:22     58s] [NR-eGR]    met4  (5)         5( 0.73%)   ( 0.73%) 
[07/19 16:35:22     58s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:22     58s] [NR-eGR] ----------------------------------------------
[07/19 16:35:22     58s] [NR-eGR] Total                6( 0.15%)   ( 0.15%) 
[07/19 16:35:22     58s] [NR-eGR] 
[07/19 16:35:22     58s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Export 3D cong map ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       total 2D Cap : 21319 = (12998 H, 8321 V)
[07/19 16:35:22     58s] (I)       Started Export 2D cong map ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.28% V
[07/19 16:35:22     58s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.28% V
[07/19 16:35:22     58s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       ============= Track Assignment ============
[07/19 16:35:22     58s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Track Assignment ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/19 16:35:22     58s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Run single-thread track assignment
[07/19 16:35:22     58s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Export ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] [NR-eGR] Started Export DB wires ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:22     58s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 244
[07/19 16:35:22     58s] [NR-eGR]   met1  (2H) length: 8.519200e+02um, number of vias: 335
[07/19 16:35:22     58s] [NR-eGR]   met2  (3V) length: 8.973450e+02um, number of vias: 49
[07/19 16:35:22     58s] [NR-eGR]   met3  (4H) length: 1.389200e+02um, number of vias: 24
[07/19 16:35:22     58s] [NR-eGR]   met4  (5V) length: 1.255300e+02um, number of vias: 0
[07/19 16:35:22     58s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:35:22     58s] [NR-eGR] Total length: 2.013715e+03um, number of vias: 652
[07/19 16:35:22     58s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:22     58s] [NR-eGR] Total eGR-routed clock nets wire length: 2.393450e+02um 
[07/19 16:35:22     58s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:22     58s] [NR-eGR] Report for selected net(s) only.
[07/19 16:35:22     58s] [NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 25
[07/19 16:35:22     58s] [NR-eGR]   met1  (2H) length: 5.014000e+01um, number of vias: 29
[07/19 16:35:22     58s] [NR-eGR]   met2  (3V) length: 1.113850e+02um, number of vias: 14
[07/19 16:35:22     58s] [NR-eGR]   met3  (4H) length: 6.440000e+01um, number of vias: 4
[07/19 16:35:22     58s] [NR-eGR]   met4  (5V) length: 1.342000e+01um, number of vias: 0
[07/19 16:35:22     58s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:35:22     58s] [NR-eGR] Total length: 2.393450e+02um, number of vias: 72
[07/19 16:35:22     58s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:22     58s] [NR-eGR] Total routed clock nets wire length: 2.393450e+02um, number of vias: 72
[07/19 16:35:22     58s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:22     58s] (I)       Started Update net boxes ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Update timing ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Started Postprocess design ( Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1833.78 MB )
[07/19 16:35:22     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:35:22     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/19 16:35:22     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:35:22     58s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 16:35:22     58s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:22     58s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[07/19 16:35:22     58s]     Routing using eGR in eGR->NR Step done.
[07/19 16:35:22     58s]     Routing using NR in eGR->NR Step...
[07/19 16:35:22     58s] 
[07/19 16:35:22     58s] CCOPT: Preparing to route 4 clock nets with NanoRoute.
[07/19 16:35:22     58s]   All net are default rule.
[07/19 16:35:22     58s]   Preferred NanoRoute mode settings: Current
[07/19 16:35:22     58s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/19 16:35:22     58s] -drouteUseMultiCutViaEffort low
[07/19 16:35:22     58s] -routeWithLithoDriven false
[07/19 16:35:22     58s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/19 16:35:22     58s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/19 16:35:22     58s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[07/19 16:35:22     58s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[07/19 16:35:22     58s]       Clock detailed routing...
[07/19 16:35:22     58s]         NanoRoute...
[07/19 16:35:22     58s] % Begin globalDetailRoute (date=07/19 16:35:22, mem=1660.7M)
[07/19 16:35:22     58s] 
[07/19 16:35:22     58s] globalDetailRoute
[07/19 16:35:22     58s] 
[07/19 16:35:22     58s] ### Time Record (globalDetailRoute) is installed.
[07/19 16:35:22     58s] #Start globalDetailRoute on Mon Jul 19 16:35:22 2021
[07/19 16:35:22     58s] #
[07/19 16:35:22     58s] ### Time Record (Pre Callback) is installed.
[07/19 16:35:22     58s] ### Time Record (Pre Callback) is uninstalled.
[07/19 16:35:22     58s] ### Time Record (DB Import) is installed.
[07/19 16:35:22     58s] ### Time Record (Timing Data Generation) is installed.
[07/19 16:35:22     58s] ### Time Record (Timing Data Generation) is uninstalled.
[07/19 16:35:22     58s] #create default rule from bind_ndr_rule rule=0x2b6c1784c320 0x2b6c3a4a8fc0
[07/19 16:35:22     59s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 does not have physical port.
[07/19 16:35:22     59s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 does not have physical port.
[07/19 16:35:22     59s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 does not have physical port.
[07/19 16:35:22     59s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 does not have physical port.
[07/19 16:35:22     59s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 does not have physical port.
[07/19 16:35:22     59s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 does not have physical port.
[07/19 16:35:22     59s] ### Net info: total nets: 102
[07/19 16:35:22     59s] ### Net info: dirty nets: 0
[07/19 16:35:22     59s] ### Net info: marked as disconnected nets: 0
[07/19 16:35:22     59s] #num needed restored net=0
[07/19 16:35:22     59s] #need_extraction net=0 (total=102)
[07/19 16:35:22     59s] ### Net info: fully routed nets: 4
[07/19 16:35:22     59s] ### Net info: trivial (< 2 pins) nets: 11
[07/19 16:35:22     59s] ### Net info: unrouted nets: 87
[07/19 16:35:22     59s] ### Net info: re-extraction nets: 0
[07/19 16:35:22     59s] ### Net info: selected nets: 4
[07/19 16:35:22     59s] ### Net info: ignored nets: 0
[07/19 16:35:22     59s] ### Net info: skip routing nets: 0
[07/19 16:35:22     59s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[07/19 16:35:22     59s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[07/19 16:35:22     59s] ### import design signature (2): route=1219348756 flt_obj=0 vio=1905142130 swire=939365456 shield_wire=1 net_attr=2038757574 dirty_area=420768894 del_dirty_area=0 cell=1897832369 placement=768030735 pin_access=1 inst_pattern=1 halo=0
[07/19 16:35:22     59s] ### Time Record (DB Import) is uninstalled.
[07/19 16:35:22     59s] #NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
[07/19 16:35:22     59s] #Wire/Via statistics before Line Assignment ...
[07/19 16:35:22     59s] #Total number of nets with non-default rule or having extra spacing = 4
[07/19 16:35:22     59s] #Total wire length = 239 um.
[07/19 16:35:22     59s] #Total half perimeter of net bounding box = 189 um.
[07/19 16:35:22     59s] #Total wire length on LAYER li1 = 0 um.
[07/19 16:35:22     59s] #Total wire length on LAYER met1 = 50 um.
[07/19 16:35:22     59s] #Total wire length on LAYER met2 = 111 um.
[07/19 16:35:22     59s] #Total wire length on LAYER met3 = 64 um.
[07/19 16:35:22     59s] #Total wire length on LAYER met4 = 13 um.
[07/19 16:35:22     59s] #Total wire length on LAYER met5 = 0 um.
[07/19 16:35:22     59s] #Total number of vias = 72
[07/19 16:35:22     59s] #Up-Via Summary (total 72):
[07/19 16:35:22     59s] #           
[07/19 16:35:22     59s] #-----------------------
[07/19 16:35:22     59s] # li1                25
[07/19 16:35:22     59s] # met1               29
[07/19 16:35:22     59s] # met2               14
[07/19 16:35:22     59s] # met3                4
[07/19 16:35:22     59s] #-----------------------
[07/19 16:35:22     59s] #                    72 
[07/19 16:35:23     59s] #
[07/19 16:35:23     59s] ### Time Record (Data Preparation) is installed.
[07/19 16:35:23     59s] #Start routing data preparation on Mon Jul 19 16:35:23 2021
[07/19 16:35:23     59s] #
[07/19 16:35:23     59s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[07/19 16:35:23     59s] #Minimum voltage of a net in the design = 0.000.
[07/19 16:35:23     59s] #Maximum voltage of a net in the design = 1.800.
[07/19 16:35:23     59s] #Voltage range [0.000 - 1.800] has 92 nets.
[07/19 16:35:23     59s] #Voltage range [1.800 - 1.800] has 6 nets.
[07/19 16:35:23     59s] #Voltage range [0.000 - 0.000] has 4 nets.
[07/19 16:35:23     59s] ### Time Record (Cell Pin Access) is installed.
[07/19 16:35:23     59s] #Initial pin access analysis.
[07/19 16:35:23     60s] #Detail pin access analysis.
[07/19 16:35:23     60s] ### Time Record (Cell Pin Access) is uninstalled.
[07/19 16:35:23     60s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[07/19 16:35:23     60s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[07/19 16:35:23     60s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[07/19 16:35:23     60s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[07/19 16:35:23     60s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[07/19 16:35:23     60s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[07/19 16:35:23     60s] #Monitoring time of adding inner blkg by smac
[07/19 16:35:23     60s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1686.78 (MB), peak = 2151.22 (MB)
[07/19 16:35:23     60s] #Regenerating Ggrids automatically.
[07/19 16:35:23     60s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[07/19 16:35:23     60s] #Using automatically generated G-grids.
[07/19 16:35:23     60s] #Done routing data preparation.
[07/19 16:35:23     60s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1690.54 (MB), peak = 2151.22 (MB)
[07/19 16:35:23     60s] ### Time Record (Data Preparation) is uninstalled.
[07/19 16:35:23     60s] #Data initialization: cpu:00:00:02, real:00:00:00, mem:1.7 GB, peak:2.1 GB --3.75 [16]--
[07/19 16:35:23     60s] LayerId::1 widthSet size::4
[07/19 16:35:23     60s] LayerId::2 widthSet size::4
[07/19 16:35:23     60s] LayerId::3 widthSet size::5
[07/19 16:35:23     60s] LayerId::4 widthSet size::4
[07/19 16:35:23     60s] LayerId::5 widthSet size::5
[07/19 16:35:23     60s] LayerId::6 widthSet size::2
[07/19 16:35:23     60s] Updating RC grid for preRoute extraction ...
[07/19 16:35:23     60s] Initializing multi-corner capacitance tables ... 
[07/19 16:35:23     60s] Initializing multi-corner resistance tables ...
[07/19 16:35:23     60s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:35:23     60s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.828700 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[07/19 16:35:23     60s] #Successfully loaded pre-route RC model
[07/19 16:35:23     60s] #Enabled timing driven Line Assignment.
[07/19 16:35:23     60s] ### Time Record (Line Assignment) is installed.
[07/19 16:35:23     60s] #
[07/19 16:35:23     60s] #Begin Line Assignment ...
[07/19 16:35:23     60s] #
[07/19 16:35:23     60s] #Begin build data ...
[07/19 16:35:23     60s] #
[07/19 16:35:23     60s] #Distribution of nets:
[07/19 16:35:23     60s] #       11 ( 0         pin),     64 ( 2         pin),     20 ( 3         pin),
[07/19 16:35:23     60s] #        1 ( 4         pin),      1 ( 5         pin),      1 ( 6         pin),
[07/19 16:35:23     60s] #        1 ( 9         pin),      2 (10-19      pin),      1 (20-29      pin),
[07/19 16:35:23     60s] #        0 (>=2000     pin).
[07/19 16:35:23     60s] #Total: 102 nets, 4 fully global routed, 4 clocks, 4 nets have extra space,
[07/19 16:35:23     60s] #       4 nets have layer range, 4 nets have weight, 4 nets have avoid detour,
[07/19 16:35:23     60s] #       4 nets have priority.
[07/19 16:35:23     60s] #
[07/19 16:35:23     60s] #Nets in 1 layer range:
[07/19 16:35:23     60s] #   (3 met2, 4 met3) :        4 ( 3.9%)
[07/19 16:35:23     60s] #
[07/19 16:35:23     60s] #Nets in 1 priority group:
[07/19 16:35:23     60s] #  clock:        4 ( 3.9%)
[07/19 16:35:23     60s] #
[07/19 16:35:23     60s] #4 nets selected.
[07/19 16:35:23     60s] #
[07/19 16:35:23     61s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB --1.08 [16]--
[07/19 16:35:23     61s] #
[07/19 16:35:23     61s] #Net length summary:
[07/19 16:35:23     61s] #Layer    H-Len   V-Len         Total       #Up-Via
[07/19 16:35:23     61s] #--------------------------------------------------
[07/19 16:35:23     61s] #1 li1        0       0       0(  0%)      25( 35%)
[07/19 16:35:23     61s] #2 met1      50       0      50( 21%)      29( 40%)
[07/19 16:35:23     61s] #3 met2       0     111     111( 47%)      14( 19%)
[07/19 16:35:23     61s] #4 met3      64       0      64( 27%)       4(  6%)
[07/19 16:35:23     61s] #5 met4       0      13      13(  6%)       0(  0%)
[07/19 16:35:23     61s] #6 met5       0       0       0(  0%)       0(  0%)
[07/19 16:35:23     61s] #--------------------------------------------------
[07/19 16:35:23     61s] #           114     124     239            72      
[07/19 16:35:25     63s] #
[07/19 16:35:25     63s] #Net length and overlap summary:
[07/19 16:35:25     63s] #Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[07/19 16:35:25     63s] #----------------------------------------------------------------------------------------------
[07/19 16:35:25     63s] #1 li1        0       0       0(  0%)      25( 40%)       0(  0%)      0(  0.0%)      0(  0.0%)
[07/19 16:35:25     63s] #2 met1      49       0      49( 21%)      24( 38%)       0(  0%)      0(  0.0%)      0(  0.0%)
[07/19 16:35:25     63s] #3 met2       0     111     111( 47%)      10( 16%)       0(  0%)      0(  0.0%)      0(  0.0%)
[07/19 16:35:25     63s] #4 met3      65       0      65( 28%)       4(  6%)       0(  0%)      0(  0.0%)      0(  0.0%)
[07/19 16:35:25     63s] #5 met4       0      11      11(  5%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[07/19 16:35:25     63s] #6 met5       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[07/19 16:35:25     63s] #----------------------------------------------------------------------------------------------
[07/19 16:35:25     63s] #           115     123     238            63             0            0              0        
[07/19 16:35:25     63s] #Line Assignment statistics:
[07/19 16:35:25     63s] #Cpu time = 00:00:02
[07/19 16:35:25     63s] #Elapsed time = 00:00:02
[07/19 16:35:25     63s] #Increased memory = 2.09 (MB)
[07/19 16:35:25     63s] #Total memory = 1720.37 (MB)
[07/19 16:35:25     63s] #Peak memory = 2151.22 (MB)
[07/19 16:35:25     63s] #End Line Assignment: cpu:00:00:02, real:00:00:02, mem:1.7 GB, peak:2.1 GB --1.04 [16]--
[07/19 16:35:25     63s] #
[07/19 16:35:25     63s] #Begin assignment summary ...
[07/19 16:35:25     63s] #
[07/19 16:35:25     63s] #  Total number of segments             = 19
[07/19 16:35:25     63s] #  Total number of overlap segments     =  0 (  0.0%)
[07/19 16:35:25     63s] #  Total number of assigned segments    = 19 (100.0%)
[07/19 16:35:25     63s] #  Total number of shifted segments     =  0 (  0.0%)
[07/19 16:35:25     63s] #  Average movement of shifted segments =  0.00 tracks
[07/19 16:35:25     63s] #
[07/19 16:35:25     63s] #  Total number of overlaps             =  0
[07/19 16:35:25     63s] #  Total length of overlaps             =  0 um
[07/19 16:35:25     63s] #
[07/19 16:35:25     63s] #End assignment summary.
[07/19 16:35:25     63s] ### Time Record (Line Assignment) is uninstalled.
[07/19 16:35:25     63s] #Wire/Via statistics after Line Assignment ...
[07/19 16:35:25     63s] #Total number of nets with non-default rule or having extra spacing = 4
[07/19 16:35:25     63s] #Total wire length = 238 um.
[07/19 16:35:25     63s] #Total half perimeter of net bounding box = 189 um.
[07/19 16:35:25     63s] #Total wire length on LAYER li1 = 0 um.
[07/19 16:35:25     63s] #Total wire length on LAYER met1 = 49 um.
[07/19 16:35:25     63s] #Total wire length on LAYER met2 = 112 um.
[07/19 16:35:25     63s] #Total wire length on LAYER met3 = 66 um.
[07/19 16:35:25     63s] #Total wire length on LAYER met4 = 12 um.
[07/19 16:35:25     63s] #Total wire length on LAYER met5 = 0 um.
[07/19 16:35:25     63s] #Total number of vias = 63
[07/19 16:35:25     63s] #Up-Via Summary (total 63):
[07/19 16:35:25     63s] #           
[07/19 16:35:25     63s] #-----------------------
[07/19 16:35:25     63s] # li1                25
[07/19 16:35:25     63s] # met1               24
[07/19 16:35:25     63s] # met2               10
[07/19 16:35:25     63s] # met3                4
[07/19 16:35:25     63s] #-----------------------
[07/19 16:35:25     63s] #                    63 
[07/19 16:35:25     63s] #
[07/19 16:35:25     63s] #Routing data preparation, pin analysis, Line Assignment statistics:
[07/19 16:35:25     63s] #Cpu time = 00:00:04
[07/19 16:35:25     63s] #Elapsed time = 00:00:03
[07/19 16:35:25     63s] #Increased memory = 33.73 (MB)
[07/19 16:35:25     63s] #Total memory = 1707.20 (MB)
[07/19 16:35:25     63s] #Peak memory = 2151.22 (MB)
[07/19 16:35:25     63s] #RTESIG:78da8d91314fc330108599f91527b7439068f13989130f2c48ac802a60ad4ce3a6164e8c
[07/19 16:35:25     63s] #       6207d47f8f5b75013576bd9dfdf9eedd7bb3f9fbe30a08a34bcc178ed6f91ae169c52832
[07/19 16:35:25     63s] #       860b5a31bc63741d9ede1ec8f56cfefcf2ca8080744eb7fdbab38dbadf18bbf904af3bdd
[07/19 16:35:25     63s] #       b7c71b0299f343a86e61746a00a7bc0fd5cde97b057e1815641fd69ab304e6356ca57131
[07/19 16:35:25     63s] #       8685368c42a67baf5a354c4c2afef669f6bdecf4061ab595a3f1fff09c2695955801f1f6
[07/19 16:35:25     63s] #       cb1adbeec1d8b0f08f1e120b735e02d9e97617c70462726ba4fc2020880cbd543f76e729
[07/19 16:35:25     63s] #       6498f4b8602514c5921e0f645b63a59f20459116c6b10672a4a2ca38e380653c36e40281
[07/19 16:35:25     63s] #       7ce771bbb0420ec479d9377268a243ab436aa700a629110c4999262a0e3ca15ed417d825
[07/19 16:35:25     63s] #       eaea0248a46314825fd248c4a0ab5f128e3c21
[07/19 16:35:25     63s] #
[07/19 16:35:25     63s] #Skip comparing routing design signature in db-snapshot flow
[07/19 16:35:25     63s] #Using multithreading with 16 threads.
[07/19 16:35:25     63s] ### Time Record (Detail Routing) is installed.
[07/19 16:35:25     63s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[07/19 16:35:25     63s] #
[07/19 16:35:25     63s] #Start Detail Routing..
[07/19 16:35:25     63s] #
[07/19 16:35:25     63s] #Start litho driven routing to prevent litho hotspot patterns.
[07/19 16:35:25     63s] #start initial detail routing ...
[07/19 16:35:25     63s] ### Design has 102 dirty nets
[07/19 16:35:26     63s] #   number of violations = 0
[07/19 16:35:26     63s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1713.86 (MB), peak = 2151.22 (MB)
[07/19 16:35:26     63s] #Complete Detail Routing.
[07/19 16:35:26     63s] #Total number of nets with non-default rule or having extra spacing = 4
[07/19 16:35:26     63s] #Total wire length = 236 um.
[07/19 16:35:26     63s] #Total half perimeter of net bounding box = 189 um.
[07/19 16:35:26     63s] #Total wire length on LAYER li1 = 0 um.
[07/19 16:35:26     63s] #Total wire length on LAYER met1 = 36 um.
[07/19 16:35:26     63s] #Total wire length on LAYER met2 = 118 um.
[07/19 16:35:26     63s] #Total wire length on LAYER met3 = 71 um.
[07/19 16:35:26     63s] #Total wire length on LAYER met4 = 12 um.
[07/19 16:35:26     63s] #Total wire length on LAYER met5 = 0 um.
[07/19 16:35:26     63s] #Total number of vias = 65
[07/19 16:35:26     63s] #Up-Via Summary (total 65):
[07/19 16:35:26     63s] #           
[07/19 16:35:26     63s] #-----------------------
[07/19 16:35:26     63s] # li1                25
[07/19 16:35:26     63s] # met1               24
[07/19 16:35:26     63s] # met2               12
[07/19 16:35:26     63s] # met3                4
[07/19 16:35:26     63s] #-----------------------
[07/19 16:35:26     63s] #                    65 
[07/19 16:35:26     63s] #
[07/19 16:35:26     63s] #Total number of DRC violations = 0
[07/19 16:35:26     63s] ### Time Record (Detail Routing) is uninstalled.
[07/19 16:35:26     63s] #Cpu time = 00:00:01
[07/19 16:35:26     63s] #Elapsed time = 00:00:01
[07/19 16:35:26     63s] #Increased memory = 4.02 (MB)
[07/19 16:35:26     63s] #Total memory = 1711.21 (MB)
[07/19 16:35:26     63s] #Peak memory = 2151.22 (MB)
[07/19 16:35:26     63s] ### Time Record (Post Route Via Swapping) is installed.
[07/19 16:35:26     63s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[07/19 16:35:26     63s] #
[07/19 16:35:26     63s] #Start Post Route via swapping..
[07/19 16:35:26     63s] #77.35% of area are rerouted by ECO routing.
[07/19 16:35:26     63s] #   number of violations = 0
[07/19 16:35:26     63s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.68 (MB), peak = 2151.22 (MB)
[07/19 16:35:26     63s] #CELL_VIEW sar_adc_controller,init has no DRC violation.
[07/19 16:35:26     63s] #Total number of DRC violations = 0
[07/19 16:35:26     63s] #Total number of process antenna violations = 0
[07/19 16:35:26     63s] #Total number of net violated process antenna rule = 0 ant fix stage
[07/19 16:35:26     63s] #No via is swapped.
[07/19 16:35:26     63s] #Post Route via swapping is done.
[07/19 16:35:26     63s] ### Time Record (Post Route Via Swapping) is uninstalled.
[07/19 16:35:26     63s] #Total number of nets with non-default rule or having extra spacing = 4
[07/19 16:35:26     63s] #Total wire length = 236 um.
[07/19 16:35:26     63s] #Total half perimeter of net bounding box = 189 um.
[07/19 16:35:26     63s] #Total wire length on LAYER li1 = 0 um.
[07/19 16:35:26     63s] #Total wire length on LAYER met1 = 36 um.
[07/19 16:35:26     63s] #Total wire length on LAYER met2 = 118 um.
[07/19 16:35:26     63s] #Total wire length on LAYER met3 = 71 um.
[07/19 16:35:26     63s] #Total wire length on LAYER met4 = 12 um.
[07/19 16:35:26     63s] #Total wire length on LAYER met5 = 0 um.
[07/19 16:35:26     63s] #Total number of vias = 65
[07/19 16:35:26     63s] #Up-Via Summary (total 65):
[07/19 16:35:26     63s] #           
[07/19 16:35:26     63s] #-----------------------
[07/19 16:35:26     63s] # li1                25
[07/19 16:35:26     63s] # met1               24
[07/19 16:35:26     63s] # met2               12
[07/19 16:35:26     63s] # met3                4
[07/19 16:35:26     63s] #-----------------------
[07/19 16:35:26     63s] #                    65 
[07/19 16:35:26     63s] #
[07/19 16:35:26     63s] #Skip updating routing design signature in db-snapshot flow
[07/19 16:35:26     63s] #detailRoute Statistics:
[07/19 16:35:26     63s] #Cpu time = 00:00:01
[07/19 16:35:26     63s] #Elapsed time = 00:00:01
[07/19 16:35:26     63s] #Increased memory = 4.48 (MB)
[07/19 16:35:26     63s] #Total memory = 1711.68 (MB)
[07/19 16:35:26     63s] #Peak memory = 2151.22 (MB)
[07/19 16:35:26     63s] ### Time Record (DB Export) is installed.
[07/19 16:35:26     63s] ### export design design signature (11): route=2026080827 flt_obj=0 vio=1905142130 swire=939365456 shield_wire=1 net_attr=1881733889 dirty_area=0 del_dirty_area=0 cell=1897832369 placement=768030735 pin_access=1236431773 inst_pattern=1 halo=1326098706
[07/19 16:35:26     64s] ### Time Record (DB Export) is uninstalled.
[07/19 16:35:26     64s] ### Time Record (Post Callback) is installed.
[07/19 16:35:26     64s] ### Time Record (Post Callback) is uninstalled.
[07/19 16:35:26     64s] #
[07/19 16:35:26     64s] #globalDetailRoute statistics:
[07/19 16:35:26     64s] #Cpu time = 00:00:06
[07/19 16:35:26     64s] #Elapsed time = 00:00:04
[07/19 16:35:26     64s] #Increased memory = 58.99 (MB)
[07/19 16:35:26     64s] #Total memory = 1719.68 (MB)
[07/19 16:35:26     64s] #Peak memory = 2151.22 (MB)
[07/19 16:35:26     64s] #Number of warnings = 9
[07/19 16:35:26     64s] #Total number of warnings = 14
[07/19 16:35:26     64s] #Number of fails = 0
[07/19 16:35:26     64s] #Total number of fails = 0
[07/19 16:35:26     64s] #Complete globalDetailRoute on Mon Jul 19 16:35:26 2021
[07/19 16:35:26     64s] #
[07/19 16:35:26     64s] ### Time Record (globalDetailRoute) is uninstalled.
[07/19 16:35:26     64s] ### 
[07/19 16:35:26     64s] ###   Scalability Statistics
[07/19 16:35:26     64s] ### 
[07/19 16:35:26     64s] ### --------------------------------+----------------+----------------+----------------+
[07/19 16:35:26     64s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/19 16:35:26     64s] ### --------------------------------+----------------+----------------+----------------+
[07/19 16:35:26     64s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/19 16:35:26     64s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/19 16:35:26     64s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/19 16:35:26     64s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[07/19 16:35:26     64s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/19 16:35:26     64s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[07/19 16:35:26     64s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[07/19 16:35:26     64s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[07/19 16:35:26     64s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[07/19 16:35:26     64s] ###   Line Assignment               |        00:00:02|        00:00:02|             1.0|
[07/19 16:35:26     64s] ###   Entire Command                |        00:00:06|        00:00:04|             1.3|
[07/19 16:35:26     64s] ### --------------------------------+----------------+----------------+----------------+
[07/19 16:35:26     64s] ### 
[07/19 16:35:26     64s] % End globalDetailRoute (date=07/19 16:35:26, total cpu=0:00:05.6, real=0:00:04.0, peak res=2151.2M, current mem=1710.9M)
[07/19 16:35:26     64s]         NanoRoute done. (took cpu=0:00:05.7 real=0:00:04.3)
[07/19 16:35:26     64s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:26     64s] UM:*                                                                   NanoRoute
[07/19 16:35:26     64s]       Clock detailed routing done.
[07/19 16:35:26     64s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/19 16:35:26     64s] Skipping check of guided vs. routed net lengths.
[07/19 16:35:26     64s] Set FIXED routing status on 4 net(s)
[07/19 16:35:26     64s] Set FIXED placed status on 3 instance(s)
[07/19 16:35:26     64s]       Route Remaining Unrouted Nets...
[07/19 16:35:26     64s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[07/19 16:35:26     64s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1883.3M
[07/19 16:35:26     64s] All LLGs are deleted
[07/19 16:35:26     64s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1883.3M
[07/19 16:35:26     64s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1883.3M
[07/19 16:35:26     64s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1883.3M
[07/19 16:35:26     64s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=1883.3M
[07/19 16:35:26     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=1883.3M
[07/19 16:35:26     64s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Import and model ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Create place DB ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Import place data ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Read instances and placement ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Read nets ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Create route DB ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       == Non-default Options ==
[07/19 16:35:26     64s] (I)       Maximum routing layer                              : 6
[07/19 16:35:26     64s] (I)       Number of threads                                  : 16
[07/19 16:35:26     64s] (I)       Method to set GCell size                           : row
[07/19 16:35:26     64s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:35:26     64s] (I)       Started Import route data (16T) ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Use row-based GCell size
[07/19 16:35:26     64s] (I)       Use row-based GCell align
[07/19 16:35:26     64s] (I)       GCell unit size   : 2720
[07/19 16:35:26     64s] (I)       GCell multiplier  : 1
[07/19 16:35:26     64s] (I)       GCell row height  : 2720
[07/19 16:35:26     64s] (I)       Actual row height : 2720
[07/19 16:35:26     64s] (I)       GCell align ref   : 28980 28560
[07/19 16:35:26     64s] [NR-eGR] Track table information for default rule: 
[07/19 16:35:26     64s] [NR-eGR] li1 has no routable track
[07/19 16:35:26     64s] [NR-eGR] met1 has single uniform track structure
[07/19 16:35:26     64s] [NR-eGR] met2 has single uniform track structure
[07/19 16:35:26     64s] [NR-eGR] met3 has single uniform track structure
[07/19 16:35:26     64s] [NR-eGR] met4 has single uniform track structure
[07/19 16:35:26     64s] [NR-eGR] met5 has single uniform track structure
[07/19 16:35:26     64s] (I)       ===========================================================================
[07/19 16:35:26     64s] (I)       == Report All Rule Vias ==
[07/19 16:35:26     64s] (I)       ===========================================================================
[07/19 16:35:26     64s] (I)        Via Rule : (Default)
[07/19 16:35:26     64s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:35:26     64s] (I)       ---------------------------------------------------------------------------
[07/19 16:35:26     64s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[07/19 16:35:26     64s] (I)        2    8 : M1M2_PR_M                   6 : M1M2_PR                  
[07/19 16:35:26     64s] (I)        3   12 : M2M3_PR_R                  11 : M2M3_PR                  
[07/19 16:35:26     64s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[07/19 16:35:26     64s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[07/19 16:35:26     64s] (I)       ===========================================================================
[07/19 16:35:26     64s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Read routing blockages ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Read instance blockages ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Read PG blockages ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] [NR-eGR] Read 181 PG shapes
[07/19 16:35:26     64s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Read boundary cut boxes ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:35:26     64s] [NR-eGR] #Instance Blockages : 555
[07/19 16:35:26     64s] [NR-eGR] #PG Blockages       : 181
[07/19 16:35:26     64s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:35:26     64s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:35:26     64s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Read blackboxes ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:35:26     64s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Read prerouted ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 85
[07/19 16:35:26     64s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Read unlegalized nets ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Read nets ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] [NR-eGR] Read numTotalNets=91  numIgnoredNets=4
[07/19 16:35:26     64s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Set up via pillars ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       early_global_route_priority property id does not exist.
[07/19 16:35:26     64s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Model blockages into capacity
[07/19 16:35:26     64s] (I)       Read Num Blocks=736  Num Prerouted Wires=85  Num CS=0
[07/19 16:35:26     64s] (I)       Started Initialize 3D capacity ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Layer 1 (H) : #blockages 589 : #preroutes 46
[07/19 16:35:26     64s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 26
[07/19 16:35:26     64s] (I)       Layer 3 (H) : #blockages 34 : #preroutes 12
[07/19 16:35:26     64s] (I)       Layer 4 (V) : #blockages 47 : #preroutes 1
[07/19 16:35:26     64s] (I)       Layer 5 (H) : #blockages 32 : #preroutes 0
[07/19 16:35:26     64s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       -- layer congestion ratio --
[07/19 16:35:26     64s] (I)       Layer 1 : 0.100000
[07/19 16:35:26     64s] (I)       Layer 2 : 0.700000
[07/19 16:35:26     64s] (I)       Layer 3 : 0.700000
[07/19 16:35:26     64s] (I)       Layer 4 : 0.700000
[07/19 16:35:26     64s] (I)       Layer 5 : 0.700000
[07/19 16:35:26     64s] (I)       Layer 6 : 0.700000
[07/19 16:35:26     64s] (I)       ----------------------------
[07/19 16:35:26     64s] (I)       Number of ignored nets                =      4
[07/19 16:35:26     64s] (I)       Number of connected nets              =      0
[07/19 16:35:26     64s] (I)       Number of fixed nets                  =      4.  Ignored: Yes
[07/19 16:35:26     64s] (I)       Number of clock nets                  =      4.  Ignored: No
[07/19 16:35:26     64s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:35:26     64s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:35:26     64s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:35:26     64s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:35:26     64s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:35:26     64s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:35:26     64s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:35:26     64s] (I)       Finished Import route data (16T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Read aux data ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Others data preparation ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Create route kernel ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Ndr track 0 does not exist
[07/19 16:35:26     64s] (I)       Ndr track 0 does not exist
[07/19 16:35:26     64s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:35:26     64s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:35:26     64s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:35:26     64s] (I)       Site width          :   460  (dbu)
[07/19 16:35:26     64s] (I)       Row height          :  2720  (dbu)
[07/19 16:35:26     64s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:35:26     64s] (I)       GCell width         :  2720  (dbu)
[07/19 16:35:26     64s] (I)       GCell height        :  2720  (dbu)
[07/19 16:35:26     64s] (I)       Grid                :    29    37     6
[07/19 16:35:26     64s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:35:26     64s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:35:26     64s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:35:26     64s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:35:26     64s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:35:26     64s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:35:26     64s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:35:26     64s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:35:26     64s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:35:26     64s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:35:26     64s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:35:26     64s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:35:26     64s] (I)       --------------------------------------------------------
[07/19 16:35:26     64s] 
[07/19 16:35:26     64s] [NR-eGR] ============ Routing rule table ============
[07/19 16:35:26     64s] [NR-eGR] Rule id: 0  Nets: 0 
[07/19 16:35:26     64s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[07/19 16:35:26     64s] (I)       Pitch:  L1=680  L2=680  L3=920  L4=1200  L5=1200  L6=6400
[07/19 16:35:26     64s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[07/19 16:35:26     64s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:26     64s] [NR-eGR] Rule id: 1  Nets: 87 
[07/19 16:35:26     64s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:35:26     64s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:35:26     64s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:26     64s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:26     64s] [NR-eGR] ========================================
[07/19 16:35:26     64s] [NR-eGR] 
[07/19 16:35:26     64s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:35:26     64s] (I)       blocked tracks on layer2 : = 488 / 8584 (5.68%)
[07/19 16:35:26     64s] (I)       blocked tracks on layer3 : = 200 / 6475 (3.09%)
[07/19 16:35:26     64s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:35:26     64s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:35:26     64s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:35:26     64s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Reset routing kernel
[07/19 16:35:26     64s] (I)       Started Global Routing ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Free existing wires ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Initialization ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       totalPins=236  totalGlobalPin=226 (95.76%)
[07/19 16:35:26     64s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Net group 1 ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Generate topology (16T) ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       total 2D Cap : 21385 = (12966 H, 8419 V)
[07/19 16:35:26     64s] [NR-eGR] Layer group 1: route 87 net(s) in layer range [2, 6]
[07/19 16:35:26     64s] (I)       
[07/19 16:35:26     64s] (I)       ============  Phase 1a Route ============
[07/19 16:35:26     64s] (I)       Started Phase 1a ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Pattern routing (16T) ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Pattern routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Usage: 658 = (310 H, 348 V) = (2.39% H, 4.13% V) = (8.432e+02um H, 9.466e+02um V)
[07/19 16:35:26     64s] (I)       Started Add via demand to 2D ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       
[07/19 16:35:26     64s] (I)       ============  Phase 1b Route ============
[07/19 16:35:26     64s] (I)       Started Phase 1b ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Usage: 658 = (310 H, 348 V) = (2.39% H, 4.13% V) = (8.432e+02um H, 9.466e+02um V)
[07/19 16:35:26     64s] (I)       Overflow of layer group 1: 0.23% H + 0.00% V. EstWL: 1.789760e+03um
[07/19 16:35:26     64s] (I)       Congestion metric : 0.23%H 0.00%V, 0.23%HV
[07/19 16:35:26     64s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/19 16:35:26     64s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       
[07/19 16:35:26     64s] (I)       ============  Phase 1c Route ============
[07/19 16:35:26     64s] (I)       Started Phase 1c ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Usage: 658 = (310 H, 348 V) = (2.39% H, 4.13% V) = (8.432e+02um H, 9.466e+02um V)
[07/19 16:35:26     64s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       
[07/19 16:35:26     64s] (I)       ============  Phase 1d Route ============
[07/19 16:35:26     64s] (I)       Started Phase 1d ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Usage: 658 = (310 H, 348 V) = (2.39% H, 4.13% V) = (8.432e+02um H, 9.466e+02um V)
[07/19 16:35:26     64s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       
[07/19 16:35:26     64s] (I)       ============  Phase 1e Route ============
[07/19 16:35:26     64s] (I)       Started Phase 1e ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Route legalization ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Usage: 658 = (310 H, 348 V) = (2.39% H, 4.13% V) = (8.432e+02um H, 9.466e+02um V)
[07/19 16:35:26     64s] [NR-eGR] Early Global Route overflow of layer group 1: 0.23% H + 0.00% V. EstWL: 1.789760e+03um
[07/19 16:35:26     64s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       
[07/19 16:35:26     64s] (I)       ============  Phase 1l Route ============
[07/19 16:35:26     64s] (I)       Started Phase 1l ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Layer assignment (16T) ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Layer assignment (16T) ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Clean cong LA ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/19 16:35:26     64s] (I)       Layer  2:       7812       418         2           0        8288    ( 0.00%) 
[07/19 16:35:26     64s] (I)       Layer  3:       6238       463         0           0        6173    ( 0.00%) 
[07/19 16:35:26     64s] (I)       Layer  4:       4529       145         2           0        4619    ( 0.00%) 
[07/19 16:35:26     64s] (I)       Layer  5:       1940        37         0        1419        2696    (34.48%) 
[07/19 16:35:26     64s] (I)       Layer  6:        176         0         0         636         133    (82.70%) 
[07/19 16:35:26     64s] (I)       Total:         20695      1063         4        2055       21909    ( 8.58%) 
[07/19 16:35:26     64s] (I)       
[07/19 16:35:26     64s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:35:26     64s] [NR-eGR]                        OverCon            
[07/19 16:35:26     64s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:35:26     64s] [NR-eGR]       Layer                (1)    OverCon 
[07/19 16:35:26     64s] [NR-eGR] ----------------------------------------------
[07/19 16:35:26     64s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:26     64s] [NR-eGR]    met1  (2)         2( 0.19%)   ( 0.19%) 
[07/19 16:35:26     64s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:26     64s] [NR-eGR]    met3  (4)         2( 0.19%)   ( 0.19%) 
[07/19 16:35:26     64s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:26     64s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:26     64s] [NR-eGR] ----------------------------------------------
[07/19 16:35:26     64s] [NR-eGR] Total                4( 0.10%)   ( 0.10%) 
[07/19 16:35:26     64s] [NR-eGR] 
[07/19 16:35:26     64s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Export 3D cong map ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       total 2D Cap : 21438 = (12997 H, 8441 V)
[07/19 16:35:26     64s] (I)       Started Export 2D cong map ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/19 16:35:26     64s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 16:35:26     64s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       ============= Track Assignment ============
[07/19 16:35:26     64s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Track Assignment (16T) ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/19 16:35:26     64s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Run Multi-thread track assignment
[07/19 16:35:26     64s] (I)       Finished Track Assignment (16T) ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Export ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] [NR-eGR] Started Export DB wires ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:26     64s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 248
[07/19 16:35:26     64s] [NR-eGR]   met1  (2H) length: 8.588200e+02um, number of vias: 330
[07/19 16:35:26     64s] [NR-eGR]   met2  (3V) length: 1.021365e+03um, number of vias: 45
[07/19 16:35:26     64s] [NR-eGR]   met3  (4H) length: 1.676700e+02um, number of vias: 14
[07/19 16:35:26     64s] [NR-eGR]   met4  (5V) length: 7.725000e+01um, number of vias: 0
[07/19 16:35:26     64s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:35:26     64s] [NR-eGR] Total length: 2.125105e+03um, number of vias: 637
[07/19 16:35:26     64s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:26     64s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[07/19 16:35:26     64s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:26     64s] (I)       Started Update net boxes ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Update timing ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Started Postprocess design ( Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.10 sec, Curr Mem: 1883.29 MB )
[07/19 16:35:26     64s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.1)
[07/19 16:35:26     64s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:26     64s] UM:*                                                                   Route Remaining Unrouted Nets
[07/19 16:35:26     64s]     Routing using NR in eGR->NR Step done.
[07/19 16:35:26     64s] Net route status summary:
[07/19 16:35:26     64s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:26     64s]   Non-clock:    98 (unrouted=11, trialRouted=87, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:26     64s] 
[07/19 16:35:26     64s] CCOPT: Done with clock implementation routing.
[07/19 16:35:26     64s] 
[07/19 16:35:26     64s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:06.3 real=0:00:04.9)
[07/19 16:35:26     64s]   Clock implementation routing done.
[07/19 16:35:26     64s]   Leaving CCOpt scope - extractRC...
[07/19 16:35:26     64s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/19 16:35:26     64s] Extraction called for design 'sar_adc_controller' of instances=130 and nets=102 using extraction engine 'preRoute' .
[07/19 16:35:26     64s] PreRoute RC Extraction called for design sar_adc_controller.
[07/19 16:35:26     64s] RC Extraction called in multi-corner(1) mode.
[07/19 16:35:26     64s] RCMode: PreRoute
[07/19 16:35:26     64s]       RC Corner Indexes            0   
[07/19 16:35:26     64s] Capacitance Scaling Factor   : 1.00000 
[07/19 16:35:26     64s] Resistance Scaling Factor    : 1.00000 
[07/19 16:35:26     64s] Clock Cap. Scaling Factor    : 1.00000 
[07/19 16:35:26     64s] Clock Res. Scaling Factor    : 1.00000 
[07/19 16:35:26     64s] Shrink Factor                : 1.00000
[07/19 16:35:26     64s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 16:35:26     64s] Using capacitance table file ...
[07/19 16:35:26     64s] LayerId::1 widthSet size::4
[07/19 16:35:26     64s] LayerId::2 widthSet size::4
[07/19 16:35:26     64s] LayerId::3 widthSet size::5
[07/19 16:35:26     64s] LayerId::4 widthSet size::4
[07/19 16:35:26     64s] LayerId::5 widthSet size::5
[07/19 16:35:26     64s] LayerId::6 widthSet size::2
[07/19 16:35:26     64s] Updating RC grid for preRoute extraction ...
[07/19 16:35:26     64s] Initializing multi-corner capacitance tables ... 
[07/19 16:35:26     64s] Initializing multi-corner resistance tables ...
[07/19 16:35:26     64s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:35:26     64s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.086032 ; aWlH: 0.000000 ; Pmax: 0.825700 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[07/19 16:35:26     64s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1883.289M)
[07/19 16:35:26     64s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/19 16:35:26     64s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
[07/19 16:35:26     64s]   Clock tree timing engine global stage delay update for delay_default:both.late...
[07/19 16:35:26     64s] End AAE Lib Interpolated Model. (MEM=1883.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:26     64s]   Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:26     64s]   Clock DAG stats after routing clock trees:
[07/19 16:35:26     64s]     cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:26     64s]     cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:26     64s]     cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:26     64s]     sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:26     64s]     wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
[07/19 16:35:26     64s]     wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
[07/19 16:35:26     64s]     hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
[07/19 16:35:26     64s]   Clock DAG net violations after routing clock trees: none
[07/19 16:35:26     64s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[07/19 16:35:26     64s]     Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:26     64s]     Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:26     64s]   Clock DAG library cell distribution after routing clock trees {count}:
[07/19 16:35:26     64s]      Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:26     64s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:26     64s]   Primary reporting skew groups after routing clock trees:
[07/19 16:35:26     64s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:26     64s]         min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:26     64s]         max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:26     64s]   Skew group summary after routing clock trees:
[07/19 16:35:26     64s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:26     64s]   CCOpt::Phase::Routing done. (took cpu=0:00:06.4 real=0:00:05.0)
[07/19 16:35:27     64s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:27     64s] UM:*                                                                   CCOpt::Phase::Routing
[07/19 16:35:27     64s]   CCOpt::Phase::PostConditioning...
[07/19 16:35:27     64s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[07/19 16:35:27     64s]   Leaving CCOpt scope - Initializing placement interface...
[07/19 16:35:27     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:1987.0M
[07/19 16:35:27     64s] z: 1, totalTracks: 1
[07/19 16:35:27     64s] z: 3, totalTracks: 1
[07/19 16:35:27     64s] z: 5, totalTracks: 1
[07/19 16:35:27     64s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:27     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1987.0M
[07/19 16:35:27     64s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1987.0M
[07/19 16:35:27     64s] Core basic site is unithd
[07/19 16:35:27     64s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1987.0M
[07/19 16:35:27     64s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.018, MEM:1981.0M
[07/19 16:35:27     64s] Fast DP-INIT is on for default
[07/19 16:35:27     64s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:35:27     64s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.031, MEM:1981.0M
[07/19 16:35:27     64s] OPERPROF:     Starting CMU at level 3, MEM:1981.0M
[07/19 16:35:27     64s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.011, MEM:1981.0M
[07/19 16:35:27     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.043, MEM:1981.0M
[07/19 16:35:27     64s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1981.0MB).
[07/19 16:35:27     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.049, MEM:1981.0M
[07/19 16:35:27     64s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 16:35:27     64s]   Removing CTS place status from clock tree and sinks.
[07/19 16:35:27     64s]   Removed CTS place status from 3 clock cells (out of 5 ) and 0 clock sinks (out of 0 ).
[07/19 16:35:27     64s]   Switching to inst based legalization.
[07/19 16:35:27     64s]   PostConditioning...
[07/19 16:35:27     64s]     PostConditioning active optimizations:
[07/19 16:35:27     64s]      - DRV fixing with initial upsizing, sizing and buffering
[07/19 16:35:27     64s]      - Skew fixing with sizing
[07/19 16:35:27     64s]     
[07/19 16:35:27     64s]     Currently running CTS, using active skew data
[07/19 16:35:27     64s]     Reset bufferability constraints...
[07/19 16:35:27     64s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[07/19 16:35:27     64s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:27     64s]     PostConditioning Upsizing To Fix DRVs...
[07/19 16:35:27     64s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[07/19 16:35:27     64s]       CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       PRO Statistics: Fix DRVs (initial upsizing):
[07/19 16:35:27     64s]       ============================================
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       Cell changes by Net Type:
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       -------------------------------------------------------------------------------------------------
[07/19 16:35:27     64s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/19 16:35:27     64s]       -------------------------------------------------------------------------------------------------
[07/19 16:35:27     64s]       top                0            0           0            0                    0                0
[07/19 16:35:27     64s]       trunk              0            0           0            0                    0                0
[07/19 16:35:27     64s]       leaf               0            0           0            0                    0                0
[07/19 16:35:27     64s]       -------------------------------------------------------------------------------------------------
[07/19 16:35:27     64s]       Total              0            0           0            0                    0                0
[07/19 16:35:27     64s]       -------------------------------------------------------------------------------------------------
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/19 16:35:27     64s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[07/19 16:35:27     64s]         cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:27     64s]         cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:27     64s]         cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:27     64s]         sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:27     64s]         wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
[07/19 16:35:27     64s]         wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
[07/19 16:35:27     64s]         hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
[07/19 16:35:27     64s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[07/19 16:35:27     64s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[07/19 16:35:27     64s]         Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:27     64s]         Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:27     64s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[07/19 16:35:27     64s]          Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:27     64s]          ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:27     64s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[07/19 16:35:27     64s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:27     64s]             min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:27     64s]             max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:27     64s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[07/19 16:35:27     64s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:27     64s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:27     64s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:27     64s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:27     64s] UM:*                                                                   PostConditioning Upsizing To Fix DRVs
[07/19 16:35:27     64s]     Recomputing CTS skew targets...
[07/19 16:35:27     64s]     Resolving skew group constraints...
[07/19 16:35:27     64s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[07/19 16:35:27     64s]     Resolving skew group constraints done.
[07/19 16:35:27     64s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:27     64s]     PostConditioning Fixing DRVs...
[07/19 16:35:27     64s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/19 16:35:27     64s]       CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       PRO Statistics: Fix DRVs (cell sizing):
[07/19 16:35:27     64s]       =======================================
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       Cell changes by Net Type:
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       -------------------------------------------------------------------------------------------------
[07/19 16:35:27     64s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/19 16:35:27     64s]       -------------------------------------------------------------------------------------------------
[07/19 16:35:27     64s]       top                0            0           0            0                    0                0
[07/19 16:35:27     64s]       trunk              0            0           0            0                    0                0
[07/19 16:35:27     64s]       leaf               0            0           0            0                    0                0
[07/19 16:35:27     64s]       -------------------------------------------------------------------------------------------------
[07/19 16:35:27     64s]       Total              0            0           0            0                    0                0
[07/19 16:35:27     64s]       -------------------------------------------------------------------------------------------------
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/19 16:35:27     64s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[07/19 16:35:27     64s]         cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:27     64s]         cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:27     64s]         cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:27     64s]         sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:27     64s]         wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
[07/19 16:35:27     64s]         wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
[07/19 16:35:27     64s]         hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
[07/19 16:35:27     64s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[07/19 16:35:27     64s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[07/19 16:35:27     64s]         Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:27     64s]         Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:27     64s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[07/19 16:35:27     64s]          Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:27     64s]          ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:27     64s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[07/19 16:35:27     64s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:27     64s]             min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:27     64s]             max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:27     64s]       Skew group summary after 'PostConditioning Fixing DRVs':
[07/19 16:35:27     64s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:27     64s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:27     64s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:27     64s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:27     64s] UM:*                                                                   PostConditioning Fixing DRVs
[07/19 16:35:27     64s]     Buffering to fix DRVs...
[07/19 16:35:27     64s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[07/19 16:35:27     64s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/19 16:35:27     64s]     Inserted 0 buffers and inverters.
[07/19 16:35:27     64s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[07/19 16:35:27     64s]     CCOpt-PostConditioning: nets considered: 4, nets tested: 4, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[07/19 16:35:27     64s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[07/19 16:35:27     64s]       cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:27     64s]       cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:27     64s]       cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:27     64s]       sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:27     64s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
[07/19 16:35:27     64s]       wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
[07/19 16:35:27     64s]       hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
[07/19 16:35:27     64s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[07/19 16:35:27     64s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[07/19 16:35:27     64s]       Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:27     64s]       Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:27     64s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[07/19 16:35:27     64s]        Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:27     64s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:27     64s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[07/19 16:35:27     64s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:27     64s]           min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:27     64s]           max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:27     64s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[07/19 16:35:27     64s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:27     64s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:27     64s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:27     64s] UM:*                                                                   Buffering to fix DRVs
[07/19 16:35:27     64s]     
[07/19 16:35:27     64s]     Slew Diagnostics: After DRV fixing
[07/19 16:35:27     64s]     ==================================
[07/19 16:35:27     64s]     
[07/19 16:35:27     64s]     Global Causes:
[07/19 16:35:27     64s]     
[07/19 16:35:27     64s]     -----
[07/19 16:35:27     64s]     Cause
[07/19 16:35:27     64s]     -----
[07/19 16:35:27     64s]       (empty table)
[07/19 16:35:27     64s]     -----
[07/19 16:35:27     64s]     
[07/19 16:35:27     64s]     Top 5 overslews:
[07/19 16:35:27     64s]     
[07/19 16:35:27     64s]     ---------------------------------
[07/19 16:35:27     64s]     Overslew    Causes    Driving Pin
[07/19 16:35:27     64s]     ---------------------------------
[07/19 16:35:27     64s]       (empty table)
[07/19 16:35:27     64s]     ---------------------------------
[07/19 16:35:27     64s]     
[07/19 16:35:27     64s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/19 16:35:27     64s]     
[07/19 16:35:27     64s]     -------------------
[07/19 16:35:27     64s]     Cause    Occurences
[07/19 16:35:27     64s]     -------------------
[07/19 16:35:27     64s]       (empty table)
[07/19 16:35:27     64s]     -------------------
[07/19 16:35:27     64s]     
[07/19 16:35:27     64s]     Violation diagnostics counts from the 0 nodes that have violations:
[07/19 16:35:27     64s]     
[07/19 16:35:27     64s]     -------------------
[07/19 16:35:27     64s]     Cause    Occurences
[07/19 16:35:27     64s]     -------------------
[07/19 16:35:27     64s]       (empty table)
[07/19 16:35:27     64s]     -------------------
[07/19 16:35:27     64s]     
[07/19 16:35:27     64s]     PostConditioning Fixing Skew by cell sizing...
[07/19 16:35:27     64s]       Path optimization required 0 stage delay updates 
[07/19 16:35:27     64s]       Resized 0 clock insts to decrease delay.
[07/19 16:35:27     64s]       Fixing short paths with downsize only
[07/19 16:35:27     64s]       Path optimization required 0 stage delay updates 
[07/19 16:35:27     64s]       Resized 0 clock insts to increase delay.
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       PRO Statistics: Fix Skew (cell sizing):
[07/19 16:35:27     64s]       =======================================
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       Cell changes by Net Type:
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       -------------------------------------------------------------------------------------------------
[07/19 16:35:27     64s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/19 16:35:27     64s]       -------------------------------------------------------------------------------------------------
[07/19 16:35:27     64s]       top                0            0           0            0                    0                0
[07/19 16:35:27     64s]       trunk              0            0           0            0                    0                0
[07/19 16:35:27     64s]       leaf               0            0           0            0                    0                0
[07/19 16:35:27     64s]       -------------------------------------------------------------------------------------------------
[07/19 16:35:27     64s]       Total              0            0           0            0                    0                0
[07/19 16:35:27     64s]       -------------------------------------------------------------------------------------------------
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/19 16:35:27     64s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/19 16:35:27     64s]       
[07/19 16:35:27     64s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[07/19 16:35:27     64s]         cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:27     64s]         cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:27     64s]         cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:27     64s]         sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:27     64s]         wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
[07/19 16:35:27     64s]         wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
[07/19 16:35:27     64s]         hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
[07/19 16:35:27     64s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[07/19 16:35:27     64s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[07/19 16:35:27     64s]         Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:27     64s]         Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:27     64s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[07/19 16:35:27     64s]          Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:27     64s]          ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:27     64s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[07/19 16:35:27     64s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:27     64s]             min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:27     64s]             max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:27     64s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[07/19 16:35:27     64s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:27     64s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 16:35:27     64s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:27     64s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:27     64s] UM:*                                                                   PostConditioning Fixing Skew by cell sizing
[07/19 16:35:27     64s]     Reconnecting optimized routes...
[07/19 16:35:27     64s]     Reset timing graph...
[07/19 16:35:27     64s] Ignoring AAE DB Resetting ...
[07/19 16:35:27     64s]     Reset timing graph done.
[07/19 16:35:27     64s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:27     64s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[07/19 16:35:27     64s]     Set dirty flag on 0 instances, 0 nets
[07/19 16:35:27     64s]   PostConditioning done.
[07/19 16:35:27     64s] Net route status summary:
[07/19 16:35:27     64s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:27     64s]   Non-clock:    98 (unrouted=11, trialRouted=87, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 16:35:27     64s]   Update timing and DAG stats after post-conditioning...
[07/19 16:35:27     64s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:27     64s]   Clock tree timing engine global stage delay update for delay_default:both.late...
[07/19 16:35:27     64s] End AAE Lib Interpolated Model. (MEM=1919.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:27     65s]   Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 16:35:27     65s]   Clock DAG stats after post-conditioning:
[07/19 16:35:27     65s]     cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:27     65s]     cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:27     65s]     cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:27     65s]     sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:27     65s]     wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
[07/19 16:35:27     65s]     wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
[07/19 16:35:27     65s]     hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
[07/19 16:35:27     65s]   Clock DAG net violations after post-conditioning: none
[07/19 16:35:27     65s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[07/19 16:35:27     65s]     Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:27     65s]     Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:27     65s]   Clock DAG library cell distribution after post-conditioning {count}:
[07/19 16:35:27     65s]      Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:27     65s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:27     65s]   Primary reporting skew groups after post-conditioning:
[07/19 16:35:27     65s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:27     65s]         min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:27     65s]         max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:27     65s]   Skew group summary after post-conditioning:
[07/19 16:35:27     65s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:27     65s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.5 real=0:00:00.4)
[07/19 16:35:27     65s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:27     65s] UM:*                                                                   CCOpt::Phase::PostConditioning
[07/19 16:35:27     65s]   Setting CTS place status to fixed for clock tree and sinks.
[07/19 16:35:27     65s]   numClockCells = 5, numClockCellsFixed = 5, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/19 16:35:27     65s]   Post-balance tidy up or trial balance steps...
[07/19 16:35:27     65s]   Clock gate cloning added 0 clock gates.
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   Clock DAG stats at end of CTS:
[07/19 16:35:27     65s]   ==============================
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   ------------------------------------------------------------
[07/19 16:35:27     65s]   Cell type                     Count    Area      Capacitance
[07/19 16:35:27     65s]   ------------------------------------------------------------
[07/19 16:35:27     65s]   Buffers                         0       0.000       0.000
[07/19 16:35:27     65s]   Inverters                       2      13.763       0.016
[07/19 16:35:27     65s]   Integrated Clock Gates          1      22.522       0.004
[07/19 16:35:27     65s]   Non-Integrated Clock Gates      0       0.000       0.000
[07/19 16:35:27     65s]   Clock Logic                     0       0.000       0.000
[07/19 16:35:27     65s]   All                             3      36.285       0.021
[07/19 16:35:27     65s]   ------------------------------------------------------------
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   Clock DAG wire lengths at end of CTS:
[07/19 16:35:27     65s]   =====================================
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   --------------------
[07/19 16:35:27     65s]   Type     Wire Length
[07/19 16:35:27     65s]   --------------------
[07/19 16:35:27     65s]   Top          0.000
[07/19 16:35:27     65s]   Trunk       87.845
[07/19 16:35:27     65s]   Leaf       148.550
[07/19 16:35:27     65s]   Total      236.395
[07/19 16:35:27     65s]   --------------------
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   Clock DAG hp wire lengths at end of CTS:
[07/19 16:35:27     65s]   ========================================
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   -----------------------
[07/19 16:35:27     65s]   Type     hp Wire Length
[07/19 16:35:27     65s]   -----------------------
[07/19 16:35:27     65s]   Top           0.000
[07/19 16:35:27     65s]   Trunk         5.900
[07/19 16:35:27     65s]   Leaf         92.960
[07/19 16:35:27     65s]   Total        98.860
[07/19 16:35:27     65s]   -----------------------
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   Clock DAG capacitances at end of CTS:
[07/19 16:35:27     65s]   =====================================
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   --------------------------------
[07/19 16:35:27     65s]   Type     Gate     Wire     Total
[07/19 16:35:27     65s]   --------------------------------
[07/19 16:35:27     65s]   Top      0.000    0.000    0.000
[07/19 16:35:27     65s]   Trunk    0.021    0.015    0.036
[07/19 16:35:27     65s]   Leaf     0.038    0.030    0.067
[07/19 16:35:27     65s]   Total    0.058    0.044    0.103
[07/19 16:35:27     65s]   --------------------------------
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   Clock DAG sink capacitances at end of CTS:
[07/19 16:35:27     65s]   ==========================================
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   --------------------------------------------------------
[07/19 16:35:27     65s]   Count    Total    Average    Std. Dev.    Min      Max
[07/19 16:35:27     65s]   --------------------------------------------------------
[07/19 16:35:27     65s]    20      0.038     0.002       0.000      0.002    0.002
[07/19 16:35:27     65s]   --------------------------------------------------------
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   Clock DAG net violations at end of CTS:
[07/19 16:35:27     65s]   =======================================
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   None
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   Clock DAG primary half-corner transition distribution at end of CTS:
[07/19 16:35:27     65s]   ====================================================================
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:27     65s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[07/19 16:35:27     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:27     65s]   Trunk       0.134       2       0.085       0.040      0.057    0.113    {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}         -
[07/19 16:35:27     65s]   Leaf        0.134       2       0.090       0.006      0.086    0.094    {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}         -
[07/19 16:35:27     65s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   Clock DAG library cell distribution at end of CTS:
[07/19 16:35:27     65s]   ==================================================
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   -------------------------------------------------------------
[07/19 16:35:27     65s]   Name                          Type        Inst     Inst Area 
[07/19 16:35:27     65s]                                             Count    (um^2)
[07/19 16:35:27     65s]   -------------------------------------------------------------
[07/19 16:35:27     65s]   sky130_fd_sc_hd__clkinv_4     inverter      1         8.758
[07/19 16:35:27     65s]   sky130_fd_sc_hd__clkinv_2     inverter      1         5.005
[07/19 16:35:27     65s]   sky130_fd_sc_hd__sdlclkp_4    icg           1        22.522
[07/19 16:35:27     65s]   -------------------------------------------------------------
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   Primary reporting skew groups summary at end of CTS:
[07/19 16:35:27     65s]   ====================================================
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:27     65s]   Half-corner                Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/19 16:35:27     65s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:27     65s]   delay_default:both.late    ideal_clock/constraints_default    0.181     0.207     0.026       0.148         0.000           0.000           0.191        0.013     100% {0.181, 0.207}
[07/19 16:35:27     65s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   Skew group summary at end of CTS:
[07/19 16:35:27     65s]   =================================
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:27     65s]   Half-corner                Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/19 16:35:27     65s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:27     65s]   delay_default:both.late    ideal_clock/constraints_default    0.181     0.207     0.026       0.148         0.000           0.000           0.191        0.013     100% {0.181, 0.207}
[07/19 16:35:27     65s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   Found a total of 0 clock tree pins with a slew violation.
[07/19 16:35:27     65s]   
[07/19 16:35:27     65s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:27     65s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:27     65s] UM:*                                                                   Post-balance tidy up or trial balance steps
[07/19 16:35:27     65s] Synthesizing clock trees done.
[07/19 16:35:27     65s] Tidy Up And Update Timing...
[07/19 16:35:27     65s] External - Set all clocks to propagated mode...
[07/19 16:35:27     65s] Innovus updating I/O latencies
[07/19 16:35:27     65s] #################################################################################
[07/19 16:35:27     65s] # Design Stage: PreRoute
[07/19 16:35:27     65s] # Design Name: sar_adc_controller
[07/19 16:35:27     65s] # Design Mode: 130nm
[07/19 16:35:27     65s] # Analysis Mode: MMMC OCV 
[07/19 16:35:27     65s] # Parasitics Mode: No SPEF/RCDB 
[07/19 16:35:27     65s] # Signoff Settings: SI Off 
[07/19 16:35:27     65s] #################################################################################
[07/19 16:35:27     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 2115.7M, InitMEM = 2115.7M)
[07/19 16:35:27     65s] Calculate early delays in OCV mode...
[07/19 16:35:27     65s] Calculate late delays in OCV mode...
[07/19 16:35:27     65s] Start delay calculation (fullDC) (16 T). (MEM=2115.72)
[07/19 16:35:27     65s] End AAE Lib Interpolated Model. (MEM=2135.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:27     65s] First Iteration Infinite Tw... 
[07/19 16:35:27     66s] Total number of fetched objects 93
[07/19 16:35:28     66s] Total number of fetched objects 93
[07/19 16:35:28     66s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:28     66s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:28     66s] End delay calculation. (MEM=2847.19 CPU=0:00:00.2 REAL=0:00:01.0)
[07/19 16:35:28     66s] End delay calculation (fullDC). (MEM=2740.41 CPU=0:00:00.4 REAL=0:00:01.0)
[07/19 16:35:28     66s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2740.4M) ***
[07/19 16:35:28     66s] Setting all clocks to propagated mode.
[07/19 16:35:28     66s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.3 real=0:00:00.8)
[07/19 16:35:28     66s] Clock DAG stats after update timingGraph:
[07/19 16:35:28     66s]   cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
[07/19 16:35:28     66s]   cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
[07/19 16:35:28     66s]   cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
[07/19 16:35:28     66s]   sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[07/19 16:35:28     66s]   wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
[07/19 16:35:28     66s]   wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
[07/19 16:35:28     66s]   hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
[07/19 16:35:28     66s] Clock DAG net violations after update timingGraph: none
[07/19 16:35:28     66s] Clock DAG primary half-corner transition distribution after update timingGraph:
[07/19 16:35:28     66s]   Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:28     66s]   Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
[07/19 16:35:28     66s] Clock DAG library cell distribution after update timingGraph {count}:
[07/19 16:35:28     66s]    Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
[07/19 16:35:28     66s]    ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
[07/19 16:35:28     66s] Primary reporting skew groups after update timingGraph:
[07/19 16:35:28     66s]   skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:28     66s]       min path sink: dac_mask_reg_2_/CLK
[07/19 16:35:28     66s]       max path sink: dac_select_bits_reg_3_/CLK
[07/19 16:35:28     66s] Skew group summary after update timingGraph:
[07/19 16:35:28     66s]   skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
[07/19 16:35:28     66s] Logging CTS constraint violations...
[07/19 16:35:28     66s]   No violations found.
[07/19 16:35:28     66s] Logging CTS constraint violations done.
[07/19 16:35:28     66s] Tidy Up And Update Timing done. (took cpu=0:00:01.3 real=0:00:00.8)
[07/19 16:35:28     66s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:28     66s] UM:*                                                                   Tidy Up And Update Timing
[07/19 16:35:28     66s] Runtime done. (took cpu=0:00:18.5 real=0:00:15.2)
[07/19 16:35:28     66s] Runtime Report Coverage % = 95.9
[07/19 16:35:28     66s] Runtime Summary
[07/19 16:35:28     66s] ===============
[07/19 16:35:28     66s] Clock Runtime:  (49%) Core CTS           7.30 (Init 1.77, Construction 1.48, Implementation 2.41, eGRPC 0.70, PostConditioning 0.41, Other 0.53)
[07/19 16:35:28     66s] Clock Runtime:  (35%) CTS services       5.13 (RefinePlace 0.27, EarlyGlobalClock 0.41, NanoRoute 4.30, ExtractRC 0.16, TimingAnalysis 0.00)
[07/19 16:35:28     66s] Clock Runtime:  (14%) Other CTS          2.17 (Init 1.05, CongRepair/EGR-DP 0.28, TimingUpdate 0.84, Other 0.00)
[07/19 16:35:28     66s] Clock Runtime: (100%) Total             14.60
[07/19 16:35:28     66s] 
[07/19 16:35:28     66s] 
[07/19 16:35:28     66s] Runtime Summary:
[07/19 16:35:28     66s] ================
[07/19 16:35:28     66s] 
[07/19 16:35:28     66s] -----------------------------------------------------------------------------------------------------------------------
[07/19 16:35:28     66s] wall   % time  children  called  name
[07/19 16:35:28     66s] -----------------------------------------------------------------------------------------------------------------------
[07/19 16:35:28     66s] 15.22  100.00   15.22      0       
[07/19 16:35:28     66s] 15.22  100.00   14.60      1     Runtime
[07/19 16:35:28     66s]  0.17    1.15    0.13      1     CCOpt::Phase::Initialization
[07/19 16:35:28     66s]  0.13    0.85    0.13      1       Check Prerequisites
[07/19 16:35:28     66s]  0.13    0.84    0.00      1         Leaving CCOpt scope - CheckPlace
[07/19 16:35:28     66s]  2.52   16.54    2.28      1     CCOpt::Phase::PreparingToBalance
[07/19 16:35:28     66s]  0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[07/19 16:35:28     66s]  0.79    5.18    0.00      1       Leaving CCOpt scope - Initializing activity data
[07/19 16:35:28     66s]  0.13    0.88    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[07/19 16:35:28     66s]  0.12    0.79    0.10      1       Legalization setup
[07/19 16:35:28     66s]  0.10    0.66    0.00      2         Leaving CCOpt scope - Initializing placement interface
[07/19 16:35:28     66s]  0.00    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/19 16:35:28     66s]  1.24    8.14    0.00      1       Validating CTS configuration
[07/19 16:35:28     66s]  0.00    0.00    0.00      1         Checking module port directions
[07/19 16:35:28     66s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[07/19 16:35:28     66s]  0.13    0.84    0.04      1     Preparing To Balance
[07/19 16:35:28     66s]  0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/19 16:35:28     66s]  0.03    0.21    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/19 16:35:28     66s]  2.25   14.77    2.09      1     CCOpt::Phase::Construction
[07/19 16:35:28     66s]  1.53   10.04    1.42      1       Stage::Clustering
[07/19 16:35:28     66s]  0.72    4.73    0.53      1         Clustering
[07/19 16:35:28     66s]  0.06    0.38    0.00      1           Initialize for clustering
[07/19 16:35:28     66s]  0.23    1.52    0.00      1           Bottom-up phase
[07/19 16:35:28     66s]  0.00    0.01    0.00      1             Clock tree timing engine global stage delay update for delay_default:both.late
[07/19 16:35:28     66s]  0.24    1.57    0.22      1           Legalizing clock trees
[07/19 16:35:28     66s]  0.14    0.93    0.00      1             Leaving CCOpt scope - ClockRefiner
[07/19 16:35:28     66s]  0.00    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[07/19 16:35:28     66s]  0.03    0.19    0.00      1             Leaving CCOpt scope - Initializing placement interface
[07/19 16:35:28     66s]  0.05    0.33    0.00      1             Clock tree timing engine global stage delay update for delay_default:both.late
[07/19 16:35:28     66s]  0.70    4.57    0.68      1         CongRepair After Initial Clustering
[07/19 16:35:28     66s]  0.57    3.76    0.39      1           Leaving CCOpt scope - Early Global Route
[07/19 16:35:28     66s]  0.22    1.47    0.00      1             Early Global Route - eGR only step
[07/19 16:35:28     66s]  0.17    1.09    0.00      1             Congestion Repair
[07/19 16:35:28     66s]  0.06    0.40    0.00      1           Leaving CCOpt scope - extractRC
[07/19 16:35:28     66s]  0.05    0.33    0.00      1           Clock tree timing engine global stage delay update for delay_default:both.late
[07/19 16:35:28     66s]  0.14    0.92    0.03      1       Stage::DRV Fixing
[07/19 16:35:28     66s]  0.02    0.16    0.00      1         Fixing clock tree slew time and max cap violations
[07/19 16:35:28     66s]  0.01    0.06    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[07/19 16:35:28     66s]  0.42    2.79    0.14      1       Stage::Insertion Delay Reduction
[07/19 16:35:28     66s]  0.03    0.19    0.00      1         Removing unnecessary root buffering
[07/19 16:35:28     66s]  0.01    0.04    0.00      1         Removing unconstrained drivers
[07/19 16:35:28     66s]  0.04    0.27    0.00      1         Reducing insertion delay 1
[07/19 16:35:28     66s]  0.01    0.04    0.00      1         Removing longest path buffering
[07/19 16:35:28     66s]  0.06    0.40    0.00      1         Reducing insertion delay 2
[07/19 16:35:28     66s]  2.46   16.15    2.24      1     CCOpt::Phase::Implementation
[07/19 16:35:28     66s]  0.25    1.63    0.09      1       Stage::Reducing Power
[07/19 16:35:28     66s]  0.01    0.08    0.00      1         Improving clock tree routing
[07/19 16:35:28     66s]  0.07    0.45    0.00      1         Reducing clock tree power 1
[07/19 16:35:28     66s]  0.00    0.01    0.00      1           Legalizing clock trees
[07/19 16:35:28     66s]  0.01    0.05    0.00      1         Reducing clock tree power 2
[07/19 16:35:28     66s]  0.74    4.89    0.47      1       Stage::Balancing
[07/19 16:35:28     66s]  0.32    2.11    0.05      1         Approximately balancing fragments step
[07/19 16:35:28     66s]  0.02    0.13    0.00      1           Resolve constraints - Approximately balancing fragments
[07/19 16:35:28     66s]  0.01    0.05    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[07/19 16:35:28     66s]  0.01    0.04    0.00      1           Moving gates to improve sub-tree skew
[07/19 16:35:28     66s]  0.01    0.07    0.00      1           Approximately balancing fragments bottom up
[07/19 16:35:28     66s]  0.01    0.05    0.00      1           Approximately balancing fragments, wire and cell delays
[07/19 16:35:28     66s]  0.01    0.04    0.00      1         Improving fragments clock skew
[07/19 16:35:28     66s]  0.13    0.83    0.02      1         Approximately balancing step
[07/19 16:35:28     66s]  0.01    0.06    0.00      1           Resolve constraints - Approximately balancing
[07/19 16:35:28     66s]  0.01    0.04    0.00      1           Approximately balancing, wire and cell delays
[07/19 16:35:28     66s]  0.01    0.05    0.00      1         Fixing clock tree overload
[07/19 16:35:28     66s]  0.01    0.05    0.00      1         Approximately balancing paths
[07/19 16:35:28     66s]  1.19    7.79    0.86      1       Stage::Polishing
[07/19 16:35:28     66s]  0.05    0.35    0.05      1         Merging balancing drivers for power
[07/19 16:35:28     66s]  0.05    0.30    0.00      1           Clock tree timing engine global stage delay update for delay_default:both.late
[07/19 16:35:28     66s]  0.01    0.04    0.00      1         Improving clock skew
[07/19 16:35:28     66s]  0.50    3.31    0.49      1         Moving gates to reduce wire capacitance
[07/19 16:35:28     66s]  0.00    0.03    0.00      2           Artificially removing short and long paths
[07/19 16:35:28     66s]  0.11    0.72    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[07/19 16:35:28     66s]  0.00    0.01    0.00      1             Legalizing clock trees
[07/19 16:35:28     66s]  0.09    0.58    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[07/19 16:35:28     66s]  0.00    0.01    0.00      1             Legalizing clock trees
[07/19 16:35:28     66s]  0.15    0.97    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[07/19 16:35:28     66s]  0.00    0.01    0.00      1             Legalizing clock trees
[07/19 16:35:28     66s]  0.14    0.94    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[07/19 16:35:28     66s]  0.00    0.01    0.00      1             Legalizing clock trees
[07/19 16:35:28     66s]  0.07    0.45    0.00      1         Reducing clock tree power 3
[07/19 16:35:28     66s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[07/19 16:35:28     66s]  0.00    0.01    0.00      1           Legalizing clock trees
[07/19 16:35:28     66s]  0.01    0.06    0.00      1         Improving insertion delay
[07/19 16:35:28     66s]  0.22    1.42    0.09      1         Wire Opt OverFix
[07/19 16:35:28     66s]  0.03    0.18    0.02      1           Wire Reduction extra effort
[07/19 16:35:28     66s]  0.00    0.01    0.00      1             Artificially removing short and long paths
[07/19 16:35:28     66s]  0.00    0.00    0.00      1             Global shorten wires A0
[07/19 16:35:28     66s]  0.01    0.06    0.00      2             Move For Wirelength - core
[07/19 16:35:28     66s]  0.00    0.00    0.00      1             Global shorten wires A1
[07/19 16:35:28     66s]  0.00    0.03    0.00      1             Global shorten wires B
[07/19 16:35:28     66s]  0.00    0.02    0.00      1             Move For Wirelength - branch
[07/19 16:35:28     66s]  0.06    0.42    0.01      1           Optimizing orientation
[07/19 16:35:28     66s]  0.01    0.05    0.00      1             FlipOpt
[07/19 16:35:28     66s]  0.06    0.41    0.05      1       Stage::Updating netlist
[07/19 16:35:28     66s]  0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/19 16:35:28     66s]  0.05    0.31    0.00      1         Leaving CCOpt scope - ClockRefiner
[07/19 16:35:28     66s]  0.83    5.46    0.56      1     CCOpt::Phase::eGRPC
[07/19 16:35:28     66s]  0.24    1.58    0.19      1       Leaving CCOpt scope - Routing Tools
[07/19 16:35:28     66s]  0.19    1.22    0.00      1         Early Global Route - eGR only step
[07/19 16:35:28     66s]  0.05    0.32    0.00      1       Leaving CCOpt scope - extractRC
[07/19 16:35:28     66s]  0.03    0.21    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/19 16:35:28     66s]  0.05    0.34    0.05      1       Reset bufferability constraints
[07/19 16:35:28     66s]  0.05    0.34    0.00      1         Clock tree timing engine global stage delay update for delay_default:both.late
[07/19 16:35:28     66s]  0.07    0.46    0.00      1       eGRPC Moving buffers
[07/19 16:35:28     66s]  0.00    0.01    0.00      1         Violation analysis
[07/19 16:35:28     66s]  0.02    0.14    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[07/19 16:35:28     66s]  0.00    0.00    0.00      1         Artificially removing long paths
[07/19 16:35:28     66s]  0.01    0.07    0.00      1       eGRPC Fixing DRVs
[07/19 16:35:28     66s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[07/19 16:35:28     66s]  0.00    0.00    0.00      1       Violation analysis
[07/19 16:35:28     66s]  0.01    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/19 16:35:28     66s]  0.08    0.52    0.00      1       Leaving CCOpt scope - ClockRefiner
[07/19 16:35:28     66s]  4.97   32.67    4.96      1     CCOpt::Phase::Routing
[07/19 16:35:28     66s]  4.90   32.16    4.59      1       Leaving CCOpt scope - Routing Tools
[07/19 16:35:28     66s]  0.19    1.22    0.00      1         Early Global Route - eGR->Nr High Frequency step
[07/19 16:35:28     66s]  4.30   28.23    0.00      1         NanoRoute
[07/19 16:35:28     66s]  0.11    0.73    0.00      1         Route Remaining Unrouted Nets
[07/19 16:35:28     66s]  0.05    0.34    0.00      1       Leaving CCOpt scope - extractRC
[07/19 16:35:28     66s]  0.01    0.06    0.00      1       Clock tree timing engine global stage delay update for delay_default:both.late
[07/19 16:35:28     66s]  0.41    2.70    0.16      1     CCOpt::Phase::PostConditioning
[07/19 16:35:28     66s]  0.05    0.33    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/19 16:35:28     66s]  0.00    0.00    0.00      1       Reset bufferability constraints
[07/19 16:35:28     66s]  0.02    0.11    0.00      1       PostConditioning Upsizing To Fix DRVs
[07/19 16:35:28     66s]  0.01    0.06    0.00      1       Recomputing CTS skew targets
[07/19 16:35:28     66s]  0.01    0.06    0.00      1       PostConditioning Fixing DRVs
[07/19 16:35:28     66s]  0.01    0.06    0.00      1       Buffering to fix DRVs
[07/19 16:35:28     66s]  0.01    0.06    0.00      1       PostConditioning Fixing Skew by cell sizing
[07/19 16:35:28     66s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[07/19 16:35:28     66s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[07/19 16:35:28     66s]  0.05    0.35    0.00      1       Clock tree timing engine global stage delay update for delay_default:both.late
[07/19 16:35:28     66s]  0.01    0.08    0.00      1     Post-balance tidy up or trial balance steps
[07/19 16:35:28     66s]  0.85    5.58    0.84      1     Tidy Up And Update Timing
[07/19 16:35:28     66s]  0.84    5.53    0.00      1       External - Set all clocks to propagated mode
[07/19 16:35:28     66s] -----------------------------------------------------------------------------------------------------------------------
[07/19 16:35:28     66s] 
[07/19 16:35:28     66s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/19 16:35:28     66s] Leaving CCOpt scope - Cleaning up placement interface...
[07/19 16:35:28     66s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2703.6M
[07/19 16:35:28     66s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.008, MEM:2064.6M
[07/19 16:35:28     66s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:35:28     66s] Synthesizing clock trees with CCOpt done.
[07/19 16:35:28     66s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:35:28     66s] UM:*                                                                   cts
[07/19 16:35:28     66s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/19 16:35:28     66s] Type 'man IMPSP-9025' for more detail.
[07/19 16:35:28     66s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1835.2M, totSessionCpu=0:01:07 **
[07/19 16:35:28     66s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/19 16:35:28     66s] Need call spDPlaceInit before registerPrioInstLoc.
[07/19 16:35:28     66s] *** InitOpt #1 [begin] : totSession cpu/real = 0:01:06.8/0:01:15.1 (0.9), mem = 2008.6M
[07/19 16:35:28     66s] GigaOpt running with 16 threads.
[07/19 16:35:28     66s] Info: 16 threads available for lower-level modules during optimization.
[07/19 16:35:28     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:2008.6M
[07/19 16:35:28     66s] z: 1, totalTracks: 1
[07/19 16:35:28     66s] z: 3, totalTracks: 1
[07/19 16:35:28     66s] z: 5, totalTracks: 1
[07/19 16:35:28     66s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:28     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2008.6M
[07/19 16:35:28     66s] OPERPROF:     Starting CMU at level 3, MEM:2008.6M
[07/19 16:35:28     66s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.013, MEM:2004.6M
[07/19 16:35:28     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.029, MEM:2004.6M
[07/19 16:35:28     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2004.6MB).
[07/19 16:35:28     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.034, MEM:2004.6M
[07/19 16:35:28     66s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2004.6M
[07/19 16:35:28     66s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2004.6M
[07/19 16:35:28     66s] 
[07/19 16:35:28     66s] Creating Lib Analyzer ...
[07/19 16:35:28     66s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:35:28     66s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:35:28     66s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:35:28     66s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[07/19 16:35:28     66s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:35:28     66s] 
[07/19 16:35:28     66s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:35:31     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=2010.6M
[07/19 16:35:31     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=2010.6M
[07/19 16:35:31     69s] Creating Lib Analyzer, finished. 
[07/19 16:35:31     69s] Processing average sequential pin duty cycle 
[07/19 16:35:31     69s] Info: Begin MT loop @coeiCellPowerCachingJob with 16 threads.
[07/19 16:35:31     69s] Info: End MT loop @coeiCellPowerCachingJob.
[07/19 16:35:31     69s] Processing average sequential pin duty cycle 
[07/19 16:35:31     69s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 16 threads.
[07/19 16:35:31     70s] Info: End MT loop @coeiCellPinPowerCachingJob.
[07/19 16:35:31     70s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1855.8M, totSessionCpu=0:01:10 **
[07/19 16:35:31     70s] *** optDesign -postCTS ***
[07/19 16:35:31     70s] DRC Margin: user margin 0.0; extra margin 0.2
[07/19 16:35:31     70s] Hold Target Slack: user slack 0
[07/19 16:35:31     70s] Setup Target Slack: user slack 0; extra slack 0.0
[07/19 16:35:31     70s] setUsefulSkewMode -ecoRoute false
[07/19 16:35:31     70s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[07/19 16:35:31     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2012.6M
[07/19 16:35:31     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2012.6M
[07/19 16:35:31     70s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2012.6M
[07/19 16:35:31     70s] All LLGs are deleted
[07/19 16:35:31     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2012.6M
[07/19 16:35:31     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2012.6M
[07/19 16:35:31     70s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2012.6M
[07/19 16:35:31     70s] Start to check current routing status for nets...
[07/19 16:35:31     70s] All nets are already routed correctly.
[07/19 16:35:31     70s] End to check current routing status for nets (mem=2012.6M)
[07/19 16:35:31     70s] ### Creating TopoMgr, started
[07/19 16:35:31     70s] ### Creating TopoMgr, finished
[07/19 16:35:31     70s] 
[07/19 16:35:31     70s] Footprint cell information for calculating maxBufDist
[07/19 16:35:31     70s] *info: There are 15 candidate Buffer cells
[07/19 16:35:31     70s] *info: There are 16 candidate Inverter cells
[07/19 16:35:31     70s] 
[07/19 16:35:32     70s] #optDebug: Start CG creation (mem=2022.1M)
[07/19 16:35:32     70s]  ...processing cgPrt (cpu=0:00:00.1, mem=2123.7M)
[07/19 16:35:32     70s]  ...processing cgEgp (cpu=0:00:00.1, mem=2123.7M)
[07/19 16:35:32     70s]  ...processing cgPbk (cpu=0:00:00.1, mem=2123.7M)
[07/19 16:35:32     70s]  ...processing cgNrb(cpu=0:00:00.1, mem=2123.7M)
[07/19 16:35:32     70s]  ...processing cgObs (cpu=0:00:00.1, mem=2123.7M)
[07/19 16:35:32     70s]  ...processing cgCon (cpu=0:00:00.1, mem=2123.7M)
[07/19 16:35:32     70s]  ...processing cgPdm (cpu=0:00:00.1, mem=2123.7M)
[07/19 16:35:32     70s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2123.7M)
[07/19 16:35:32     70s] Compute RC Scale Done ...
[07/19 16:35:32     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2114.1M
[07/19 16:35:32     70s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2114.1M
[07/19 16:35:32     70s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2114.1M
[07/19 16:35:32     70s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.040, REAL:0.018, MEM:2114.1M
[07/19 16:35:32     70s] Fast DP-INIT is on for default
[07/19 16:35:32     70s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.031, MEM:2114.1M
[07/19 16:35:32     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.032, MEM:2114.1M
[07/19 16:35:32     70s] Starting delay calculation for Setup views
[07/19 16:35:32     70s] #################################################################################
[07/19 16:35:32     70s] # Design Stage: PreRoute
[07/19 16:35:32     70s] # Design Name: sar_adc_controller
[07/19 16:35:32     70s] # Design Mode: 130nm
[07/19 16:35:32     70s] # Analysis Mode: MMMC OCV 
[07/19 16:35:32     70s] # Parasitics Mode: No SPEF/RCDB 
[07/19 16:35:32     70s] # Signoff Settings: SI Off 
[07/19 16:35:32     70s] #################################################################################
[07/19 16:35:32     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 2114.1M, InitMEM = 2114.1M)
[07/19 16:35:32     71s] Calculate early delays in OCV mode...
[07/19 16:35:32     71s] Calculate late delays in OCV mode...
[07/19 16:35:32     71s] Start delay calculation (fullDC) (16 T). (MEM=2114.13)
[07/19 16:35:32     71s] End AAE Lib Interpolated Model. (MEM=2133.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:32     71s] Total number of fetched objects 93
[07/19 16:35:32     71s] Total number of fetched objects 93
[07/19 16:35:32     71s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:32     71s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:32     71s] End delay calculation. (MEM=2742.91 CPU=0:00:00.3 REAL=0:00:00.0)
[07/19 16:35:32     71s] End delay calculation (fullDC). (MEM=2742.91 CPU=0:00:00.4 REAL=0:00:00.0)
[07/19 16:35:32     71s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2742.9M) ***
[07/19 16:35:33     71s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:12 mem=2710.9M)
[07/19 16:35:33     72s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  9.266  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   31    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2052.8M, totSessionCpu=0:01:12 **
[07/19 16:35:33     72s] *** InitOpt #1 [finish] : cpu/real = 0:00:05.2/0:00:04.6 (1.2), totSession cpu/real = 0:01:12.1/0:01:19.7 (0.9), mem = 2209.4M
[07/19 16:35:33     72s] 
[07/19 16:35:33     72s] =============================================================================================
[07/19 16:35:33     72s]  Step TAT Report for InitOpt #1                                                 20.13-s083_1
[07/19 16:35:33     72s] =============================================================================================
[07/19 16:35:33     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:35:33     72s] ---------------------------------------------------------------------------------------------
[07/19 16:35:33     72s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:33     72s] [ TimingUpdate           ]      1   0:00:00.1  (   1.8 % )     0:00:00.6 /  0:00:01.2    1.8
[07/19 16:35:33     72s] [ FullDelayCalc          ]      1   0:00:00.6  (  12.5 % )     0:00:00.6 /  0:00:00.9    1.6
[07/19 16:35:33     72s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.0 % )     0:00:00.7 /  0:00:01.3    1.7
[07/19 16:35:33     72s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[07/19 16:35:33     72s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.7
[07/19 16:35:33     72s] [ LibAnalyzerInit        ]      1   0:00:03.0  (  65.4 % )     0:00:03.0 /  0:00:03.0    1.0
[07/19 16:35:33     72s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:33     72s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (  13.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/19 16:35:33     72s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:33     72s] [ MISC                   ]          0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.4    1.7
[07/19 16:35:33     72s] ---------------------------------------------------------------------------------------------
[07/19 16:35:33     72s]  InitOpt #1 TOTAL                   0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:05.2    1.2
[07/19 16:35:33     72s] ---------------------------------------------------------------------------------------------
[07/19 16:35:33     72s] 
[07/19 16:35:33     72s] ** INFO : this run is activating low effort ccoptDesign flow
[07/19 16:35:33     72s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:35:33     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=2209.4M
[07/19 16:35:33     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2209.4M
[07/19 16:35:33     72s] z: 1, totalTracks: 1
[07/19 16:35:33     72s] z: 3, totalTracks: 1
[07/19 16:35:33     72s] z: 5, totalTracks: 1
[07/19 16:35:33     72s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:33     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2209.4M
[07/19 16:35:33     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:2209.4M
[07/19 16:35:33     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2209.4MB).
[07/19 16:35:33     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.018, MEM:2209.4M
[07/19 16:35:33     72s] TotalInstCnt at PhyDesignMc Initialization: 87
[07/19 16:35:33     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=2209.4M
[07/19 16:35:33     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2209.4M
[07/19 16:35:33     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2209.4M
[07/19 16:35:33     72s] TotalInstCnt at PhyDesignMc Destruction: 87
[07/19 16:35:33     72s] 
[07/19 16:35:33     72s] Power view               = analysis_default
[07/19 16:35:33     72s] Number of VT partitions  = 3
[07/19 16:35:33     72s] Standard cells in design = 427
[07/19 16:35:33     72s] Instances in design      = 87
[07/19 16:35:33     72s] 
[07/19 16:35:33     72s] Instance distribution across the VT partitions:
[07/19 16:35:33     72s] 
[07/19 16:35:33     72s]  LVT : inst = 1 (1.1%), cells = 17 (3.98%)
[07/19 16:35:33     72s]    Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 1 (1.1%)
[07/19 16:35:33     72s] 
[07/19 16:35:33     72s]  SVT : inst = 57 (65.5%), cells = 151 (35.36%)
[07/19 16:35:33     72s]    Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 57 (65.5%)
[07/19 16:35:33     72s] 
[07/19 16:35:33     72s]  HVT : inst = 28 (32.2%), cells = 229 (53.63%)
[07/19 16:35:33     72s]    Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 28 (32.2%)
[07/19 16:35:33     72s] 
[07/19 16:35:33     72s] Reporting took 0 sec
[07/19 16:35:33     72s] #optDebug: fT-E <X 2 0 0 1>
[07/19 16:35:33     72s] -congRepairInPostCTS false                 # bool, default=false, private
[07/19 16:35:33     72s] *** Starting optimizing excluded clock nets MEM= 2209.4M) ***
[07/19 16:35:33     72s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2209.4M) ***
[07/19 16:35:33     72s] *** Starting optimizing excluded clock nets MEM= 2209.4M) ***
[07/19 16:35:33     72s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2209.4M) ***
[07/19 16:35:33     72s] Info: Done creating the CCOpt slew target map.
[07/19 16:35:33     72s] Begin: GigaOpt high fanout net optimization
[07/19 16:35:33     72s] GigaOpt HFN: use maxLocalDensity 1.2
[07/19 16:35:33     72s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/19 16:35:33     72s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:01:12.3/0:01:19.8 (0.9), mem = 2209.4M
[07/19 16:35:33     72s] Info: 4 nets with fixed/cover wires excluded.
[07/19 16:35:33     72s] Info: 4 clock nets excluded from IPO operation.
[07/19 16:35:33     72s] Processing average sequential pin duty cycle 
[07/19 16:35:33     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25721.1
[07/19 16:35:33     72s] (I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
[07/19 16:35:33     72s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:35:33     72s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:35:33     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=2217.4M
[07/19 16:35:33     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2217.4M
[07/19 16:35:33     72s] z: 1, totalTracks: 1
[07/19 16:35:33     72s] z: 3, totalTracks: 1
[07/19 16:35:33     72s] z: 5, totalTracks: 1
[07/19 16:35:33     72s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:33     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2217.4M
[07/19 16:35:33     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2217.4M
[07/19 16:35:33     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2217.4MB).
[07/19 16:35:33     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:2217.4M
[07/19 16:35:33     72s] TotalInstCnt at PhyDesignMc Initialization: 87
[07/19 16:35:33     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=2219.0M
[07/19 16:35:33     72s] ### Creating RouteCongInterface, started
[07/19 16:35:33     72s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=2219.0M
[07/19 16:35:33     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=2219.0M
[07/19 16:35:33     72s] 
[07/19 16:35:33     72s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[07/19 16:35:33     72s] 
[07/19 16:35:33     72s] #optDebug: {0, 1.000}
[07/19 16:35:33     72s] ### Creating RouteCongInterface, finished
[07/19 16:35:33     72s] {MG  {4 0 25.3 0.576228}  {5 0 59.2 1.34723} }
[07/19 16:35:33     72s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=2219.0M
[07/19 16:35:33     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=2219.0M
[07/19 16:35:36     74s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 16:35:36     74s] Total-nets :: 91, Stn-nets :: 0, ratio :: 0 %
[07/19 16:35:36     74s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2223.4M
[07/19 16:35:36     75s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.006, MEM:2221.4M
[07/19 16:35:36     75s] TotalInstCnt at PhyDesignMc Destruction: 87
[07/19 16:35:36     75s] (I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
[07/19 16:35:36     75s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:35:36     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25721.1
[07/19 16:35:36     75s] *** DrvOpt #1 [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:01:15.0/0:01:22.5 (0.9), mem = 2221.4M
[07/19 16:35:36     75s] 
[07/19 16:35:36     75s] =============================================================================================
[07/19 16:35:36     75s]  Step TAT Report for DrvOpt #1                                                  20.13-s083_1
[07/19 16:35:36     75s] =============================================================================================
[07/19 16:35:36     75s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:35:36     75s] ---------------------------------------------------------------------------------------------
[07/19 16:35:36     75s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:36     75s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[07/19 16:35:36     75s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:36     75s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:36     75s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:36     75s] [ MISC                   ]          0:00:02.7  (  98.5 % )     0:00:02.7 /  0:00:02.7    1.0
[07/19 16:35:36     75s] ---------------------------------------------------------------------------------------------
[07/19 16:35:36     75s]  DrvOpt #1 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[07/19 16:35:36     75s] ---------------------------------------------------------------------------------------------
[07/19 16:35:36     75s] 
[07/19 16:35:36     75s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/19 16:35:36     75s] End: GigaOpt high fanout net optimization
[07/19 16:35:36     75s] skipped the cell partition in DRV
[07/19 16:35:36     75s] Leakage Power Opt: re-selecting buf/inv list 
[07/19 16:35:36     75s] #InfoCS: Num dontuse cells 1, Num usable cells 437
[07/19 16:35:36     75s] optDesignOneStep: Power Flow
[07/19 16:35:36     75s] #InfoCS: Num dontuse cells 1, Num usable cells 437
[07/19 16:35:36     75s] Deleting Lib Analyzer.
[07/19 16:35:36     75s] Begin: GigaOpt Global Optimization
[07/19 16:35:36     75s] *info: use new DP (enabled)
[07/19 16:35:36     75s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[07/19 16:35:36     75s] Info: 4 nets with fixed/cover wires excluded.
[07/19 16:35:36     75s] Info: 4 clock nets excluded from IPO operation.
[07/19 16:35:36     75s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:01:15.0/0:01:22.6 (0.9), mem = 2222.9M
[07/19 16:35:36     75s] Processing average sequential pin duty cycle 
[07/19 16:35:36     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25721.2
[07/19 16:35:36     75s] (I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
[07/19 16:35:36     75s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:35:36     75s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:35:36     75s] ### Creating PhyDesignMc. totSessionCpu=0:01:15 mem=2222.9M
[07/19 16:35:36     75s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/19 16:35:36     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:2222.9M
[07/19 16:35:36     75s] z: 1, totalTracks: 1
[07/19 16:35:36     75s] z: 3, totalTracks: 1
[07/19 16:35:36     75s] z: 5, totalTracks: 1
[07/19 16:35:36     75s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:36     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2222.9M
[07/19 16:35:36     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2222.9M
[07/19 16:35:36     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2222.9MB).
[07/19 16:35:36     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.017, MEM:2222.9M
[07/19 16:35:36     75s] TotalInstCnt at PhyDesignMc Initialization: 87
[07/19 16:35:36     75s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=2223.0M
[07/19 16:35:36     75s] ### Creating RouteCongInterface, started
[07/19 16:35:36     75s] 
[07/19 16:35:36     75s] Creating Lib Analyzer ...
[07/19 16:35:36     75s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:35:36     75s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:35:36     75s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:35:36     75s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[07/19 16:35:36     75s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:35:36     75s] 
[07/19 16:35:36     75s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:35:39     78s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:18 mem=2223.0M
[07/19 16:35:39     78s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:18 mem=2223.0M
[07/19 16:35:39     78s] Creating Lib Analyzer, finished. 
[07/19 16:35:39     78s] 
[07/19 16:35:39     78s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[07/19 16:35:39     78s] 
[07/19 16:35:39     78s] #optDebug: {0, 1.000}
[07/19 16:35:39     78s] ### Creating RouteCongInterface, finished
[07/19 16:35:39     78s] {MG  {4 0 25.3 0.576228}  {5 0 59.2 1.34723} }
[07/19 16:35:39     78s] ### Creating LA Mngr. totSessionCpu=0:01:18 mem=2223.0M
[07/19 16:35:39     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:18 mem=2223.0M
[07/19 16:35:41     80s] *info: 4 clock nets excluded
[07/19 16:35:41     80s] *info: 10 special nets excluded.
[07/19 16:35:41     80s] *info: 11 no-driver nets excluded.
[07/19 16:35:41     80s] *info: 4 nets with fixed/cover wires excluded.
[07/19 16:35:41     80s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2740.4M
[07/19 16:35:41     80s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2740.4M
[07/19 16:35:41     80s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[07/19 16:35:41     80s] Info: End MT loop @oiCellDelayCachingJob.
[07/19 16:35:41     80s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/19 16:35:41     80s] +--------+--------+---------+------------+--------+----------------+-----------+-----------------------------------------+
[07/19 16:35:41     80s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   | Pathgroup |                End Point                |
[07/19 16:35:41     80s] +--------+--------+---------+------------+--------+----------------+-----------+-----------------------------------------+
[07/19 16:35:41     80s] |   0.000|   0.000|   80.70%|   0:00:00.0| 2743.3M|analysis_default|         NA| NA                                      |
[07/19 16:35:41     80s] +--------+--------+---------+------------+--------+----------------+-----------+-----------------------------------------+
[07/19 16:35:41     80s] 
[07/19 16:35:41     80s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2743.3M) ***
[07/19 16:35:41     80s] 
[07/19 16:35:41     80s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2743.3M) ***
[07/19 16:35:41     80s] Bottom Preferred Layer:
[07/19 16:35:41     80s] +-------------+------------+----------+
[07/19 16:35:41     80s] |    Layer    |    CLK     |   Rule   |
[07/19 16:35:41     80s] +-------------+------------+----------+
[07/19 16:35:41     80s] | met2 (z=3)  |          4 | default  |
[07/19 16:35:41     80s] +-------------+------------+----------+
[07/19 16:35:41     80s] Via Pillar Rule:
[07/19 16:35:41     80s]     None
[07/19 16:35:41     80s] Finished writing unified metrics of routing constraints.
[07/19 16:35:41     80s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/19 16:35:41     80s] Total-nets :: 91, Stn-nets :: 0, ratio :: 0 %
[07/19 16:35:41     81s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2335.4M
[07/19 16:35:41     81s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:2263.4M
[07/19 16:35:41     81s] TotalInstCnt at PhyDesignMc Destruction: 87
[07/19 16:35:41     81s] (I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
[07/19 16:35:41     81s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:35:41     81s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25721.2
[07/19 16:35:41     81s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:06.0/0:00:05.8 (1.0), totSession cpu/real = 0:01:21.0/0:01:28.4 (0.9), mem = 2263.4M
[07/19 16:35:41     81s] 
[07/19 16:35:41     81s] =============================================================================================
[07/19 16:35:41     81s]  Step TAT Report for GlobalOpt #1                                               20.13-s083_1
[07/19 16:35:41     81s] =============================================================================================
[07/19 16:35:41     81s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:35:41     81s] ---------------------------------------------------------------------------------------------
[07/19 16:35:41     81s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:41     81s] [ LibAnalyzerInit        ]      1   0:00:03.0  (  51.1 % )     0:00:03.0 /  0:00:03.0    1.0
[07/19 16:35:41     81s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:41     81s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[07/19 16:35:41     81s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:03.0 /  0:00:03.0    1.0
[07/19 16:35:41     81s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:41     81s] [ TransformInit          ]      1   0:00:02.6  (  44.2 % )     0:00:02.6 /  0:00:02.6    1.0
[07/19 16:35:41     81s] [ MISC                   ]          0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.4    1.6
[07/19 16:35:41     81s] ---------------------------------------------------------------------------------------------
[07/19 16:35:41     81s]  GlobalOpt #1 TOTAL                 0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:06.0    1.0
[07/19 16:35:41     81s] ---------------------------------------------------------------------------------------------
[07/19 16:35:41     81s] 
[07/19 16:35:41     81s] End: GigaOpt Global Optimization
[07/19 16:35:41     81s] Leakage Power Opt: resetting the buf/inv selection
[07/19 16:35:41     81s] *** Timing Is met
[07/19 16:35:41     81s] *** Check timing (0:00:00.0)
[07/19 16:35:41     81s] #InfoCS: Num dontuse cells 1, Num usable cells 437
[07/19 16:35:41     81s] optDesignOneStep: Power Flow
[07/19 16:35:41     81s] #InfoCS: Num dontuse cells 1, Num usable cells 437
[07/19 16:35:41     81s] Deleting Lib Analyzer.
[07/19 16:35:41     81s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -postCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/19 16:35:41     81s] Info: 4 nets with fixed/cover wires excluded.
[07/19 16:35:41     81s] Info: 4 clock nets excluded from IPO operation.
[07/19 16:35:41     81s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=2263.4M
[07/19 16:35:41     81s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=2263.4M
[07/19 16:35:41     81s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/19 16:35:41     81s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2263.4M
[07/19 16:35:41     81s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2263.4M
[07/19 16:35:41     81s] skipped the cell partition in DRV
[07/19 16:35:42     81s] #InfoCS: Num dontuse cells 1, Num usable cells 437
[07/19 16:35:42     81s] optDesignOneStep: Power Flow
[07/19 16:35:42     81s] #InfoCS: Num dontuse cells 1, Num usable cells 437
[07/19 16:35:42     81s] Begin: GigaOpt Optimization in WNS mode
[07/19 16:35:42     81s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 16 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[07/19 16:35:42     81s] Info: 4 nets with fixed/cover wires excluded.
[07/19 16:35:42     81s] Info: 4 clock nets excluded from IPO operation.
[07/19 16:35:42     81s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:01:21.2/0:01:28.5 (0.9), mem = 2250.9M
[07/19 16:35:42     81s] Processing average sequential pin duty cycle 
[07/19 16:35:42     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25721.3
[07/19 16:35:42     81s] (I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
[07/19 16:35:42     81s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:35:42     81s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:35:42     81s] ### Creating PhyDesignMc. totSessionCpu=0:01:21 mem=2250.9M
[07/19 16:35:42     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:2250.9M
[07/19 16:35:42     81s] z: 1, totalTracks: 1
[07/19 16:35:42     81s] z: 3, totalTracks: 1
[07/19 16:35:42     81s] z: 5, totalTracks: 1
[07/19 16:35:42     81s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:42     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2250.9M
[07/19 16:35:42     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2250.9M
[07/19 16:35:42     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2250.9MB).
[07/19 16:35:42     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.017, MEM:2250.9M
[07/19 16:35:42     81s] TotalInstCnt at PhyDesignMc Initialization: 87
[07/19 16:35:42     81s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=2251.0M
[07/19 16:35:42     81s] ### Creating RouteCongInterface, started
[07/19 16:35:42     81s] 
[07/19 16:35:42     81s] Creating Lib Analyzer ...
[07/19 16:35:42     81s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:35:42     81s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:35:42     81s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:35:42     81s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[07/19 16:35:42     81s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:35:42     81s] 
[07/19 16:35:42     81s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:35:45     84s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:24 mem=2255.0M
[07/19 16:35:45     84s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:24 mem=2255.0M
[07/19 16:35:45     84s] Creating Lib Analyzer, finished. 
[07/19 16:35:45     84s] 
[07/19 16:35:45     84s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8500} {4, 0.338, 0.8500} {5, 0.029, 0.8500} {6, 0.029, 0.8500} 
[07/19 16:35:45     84s] 
[07/19 16:35:45     84s] #optDebug: {0, 1.000}
[07/19 16:35:45     84s] ### Creating RouteCongInterface, finished
[07/19 16:35:45     84s] {MG  {4 0 25.3 0.576228}  {5 0 59.2 1.34723} }
[07/19 16:35:45     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=2255.0M
[07/19 16:35:45     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=2255.0M
[07/19 16:35:47     86s] *info: 4 clock nets excluded
[07/19 16:35:47     86s] *info: 10 special nets excluded.
[07/19 16:35:47     86s] *info: 11 no-driver nets excluded.
[07/19 16:35:47     86s] *info: 4 nets with fixed/cover wires excluded.
[07/19 16:35:47     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25721.1
[07/19 16:35:47     87s] PathGroup :  In2Out  TargetSlack : 0.044 
[07/19 16:35:47     87s] PathGroup :  In2Reg  TargetSlack : 0.044 
[07/19 16:35:47     87s] PathGroup :  Reg2ClkGate  TargetSlack : 0.044 
[07/19 16:35:47     87s] PathGroup :  Reg2Out  TargetSlack : 0.044 
[07/19 16:35:47     87s] PathGroup :  Reg2Reg  TargetSlack : 0.044 
[07/19 16:35:47     87s] ** GigaOpt Optimizer WNS Slack 0.066 TNS Slack 0.000 Density 80.70
[07/19 16:35:47     87s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.266|0.000|
|Reg2Reg                         |18.654|0.000|
|HEPG                            |18.654|0.000|
|All Paths                       | 9.266|0.000|
+--------------------------------+------+-----+

[07/19 16:35:47     87s] Bottom Preferred Layer:
[07/19 16:35:47     87s] +-------------+------------+----------+
[07/19 16:35:47     87s] |    Layer    |    CLK     |   Rule   |
[07/19 16:35:47     87s] +-------------+------------+----------+
[07/19 16:35:47     87s] | met2 (z=3)  |          4 | default  |
[07/19 16:35:47     87s] +-------------+------------+----------+
[07/19 16:35:47     87s] Via Pillar Rule:
[07/19 16:35:47     87s]     None
[07/19 16:35:47     87s] Finished writing unified metrics of routing constraints.
[07/19 16:35:47     87s] 
[07/19 16:35:47     87s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2756.4M) ***
[07/19 16:35:47     87s] 
[07/19 16:35:47     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25721.1
[07/19 16:35:47     87s] Total-nets :: 91, Stn-nets :: 0, ratio :: 0 %
[07/19 16:35:48     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2348.5M
[07/19 16:35:48     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:2288.5M
[07/19 16:35:48     87s] TotalInstCnt at PhyDesignMc Destruction: 87
[07/19 16:35:48     87s] (I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
[07/19 16:35:48     87s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:35:48     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25721.3
[07/19 16:35:48     87s] *** WnsOpt #1 [finish] : cpu/real = 0:00:06.2/0:00:06.0 (1.0), totSession cpu/real = 0:01:27.3/0:01:34.5 (0.9), mem = 2288.5M
[07/19 16:35:48     87s] 
[07/19 16:35:48     87s] =============================================================================================
[07/19 16:35:48     87s]  Step TAT Report for WnsOpt #1                                                  20.13-s083_1
[07/19 16:35:48     87s] =============================================================================================
[07/19 16:35:48     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:35:48     87s] ---------------------------------------------------------------------------------------------
[07/19 16:35:48     87s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.7
[07/19 16:35:48     87s] [ LibAnalyzerInit        ]      1   0:00:02.9  (  49.3 % )     0:00:02.9 /  0:00:02.9    1.0
[07/19 16:35:48     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:48     87s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[07/19 16:35:48     87s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:03.0 /  0:00:03.0    1.0
[07/19 16:35:48     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:48     87s] [ TransformInit          ]      1   0:00:02.7  (  45.1 % )     0:00:02.7 /  0:00:02.7    1.0
[07/19 16:35:48     87s] [ MISC                   ]          0:00:00.3  (   4.7 % )     0:00:00.3 /  0:00:00.4    1.5
[07/19 16:35:48     87s] ---------------------------------------------------------------------------------------------
[07/19 16:35:48     87s]  WnsOpt #1 TOTAL                    0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:06.2    1.0
[07/19 16:35:48     87s] ---------------------------------------------------------------------------------------------
[07/19 16:35:48     87s] 
[07/19 16:35:48     87s] End: GigaOpt Optimization in WNS mode
[07/19 16:35:48     87s] #InfoCS: Num dontuse cells 1, Num usable cells 437
[07/19 16:35:48     87s] optDesignOneStep: Power Flow
[07/19 16:35:48     87s] #InfoCS: Num dontuse cells 1, Num usable cells 437
[07/19 16:35:48     87s] Deleting Lib Analyzer.
[07/19 16:35:48     87s] GigaOpt: target slack met, skip TNS optimization
[07/19 16:35:48     87s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -postCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/19 16:35:48     87s] Info: 4 nets with fixed/cover wires excluded.
[07/19 16:35:48     87s] Info: 4 clock nets excluded from IPO operation.
[07/19 16:35:48     87s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=2278.5M
[07/19 16:35:48     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=2278.5M
[07/19 16:35:48     87s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/19 16:35:48     87s] Processing average sequential pin duty cycle 
[07/19 16:35:48     87s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:35:48     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:27 mem=2654.4M
[07/19 16:35:48     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:2654.4M
[07/19 16:35:48     87s] z: 1, totalTracks: 1
[07/19 16:35:48     87s] z: 3, totalTracks: 1
[07/19 16:35:48     87s] z: 5, totalTracks: 1
[07/19 16:35:48     87s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:48     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2654.4M
[07/19 16:35:48     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2654.4M
[07/19 16:35:48     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2654.4MB).
[07/19 16:35:48     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:2654.4M
[07/19 16:35:48     87s] TotalInstCnt at PhyDesignMc Initialization: 87
[07/19 16:35:48     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:27 mem=2686.4M
[07/19 16:35:48     87s] Begin: Area Reclaim Optimization
[07/19 16:35:48     87s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:01:27.4/0:01:34.6 (0.9), mem = 2686.4M
[07/19 16:35:48     87s] 
[07/19 16:35:48     87s] Creating Lib Analyzer ...
[07/19 16:35:48     87s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:35:48     87s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:35:48     87s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:35:48     87s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[07/19 16:35:48     87s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:35:48     87s] 
[07/19 16:35:48     87s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:35:50     89s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=2690.4M
[07/19 16:35:50     89s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=2690.4M
[07/19 16:35:50     89s] Creating Lib Analyzer, finished. 
[07/19 16:35:50     89s] Processing average sequential pin duty cycle 
[07/19 16:35:50     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25721.4
[07/19 16:35:50     89s] (I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
[07/19 16:35:50     89s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:35:50     89s] ### Creating RouteCongInterface, started
[07/19 16:35:50     89s] 
[07/19 16:35:50     89s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[07/19 16:35:50     89s] 
[07/19 16:35:50     89s] #optDebug: {0, 1.000}
[07/19 16:35:50     89s] ### Creating RouteCongInterface, finished
[07/19 16:35:50     89s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=2690.4M
[07/19 16:35:50     89s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=2690.4M
[07/19 16:35:50     90s] Usable buffer cells for single buffer setup transform:
[07/19 16:35:50     90s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[07/19 16:35:50     90s] Number of usable buffer cells above: 15
[07/19 16:35:52     91s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2690.4M
[07/19 16:35:52     91s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2690.4M
[07/19 16:35:52     91s] Reclaim Optimization WNS Slack 0.088  TNS Slack 0.000 Density 80.70
[07/19 16:35:52     91s] +---------+---------+--------+--------+------------+--------+
[07/19 16:35:52     91s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/19 16:35:52     91s] +---------+---------+--------+--------+------------+--------+
[07/19 16:35:52     91s] |   80.70%|        -|   0.088|   0.000|   0:00:00.0| 2690.4M|
[07/19 16:35:52     91s] |   80.70%|        0|   0.088|   0.000|   0:00:00.0| 2995.7M|
[07/19 16:35:52     91s] #optDebug: <stH: 2.7200 MiSeL: 74.9440>
[07/19 16:35:52     91s] |   80.70%|        0|   0.088|   0.000|   0:00:00.0| 2995.7M|
[07/19 16:35:52     91s] |   80.70%|        0|   0.088|   0.000|   0:00:00.0| 2995.7M|
[07/19 16:35:52     91s] |   80.70%|        0|   0.088|   0.000|   0:00:00.0| 2995.7M|
[07/19 16:35:52     91s] #optDebug: <stH: 2.7200 MiSeL: 74.9440>
[07/19 16:35:52     91s] |   80.70%|        0|   0.088|   0.000|   0:00:00.0| 2995.7M|
[07/19 16:35:52     91s] +---------+---------+--------+--------+------------+--------+
[07/19 16:35:52     91s] Reclaim Optimization End WNS Slack 0.088  TNS Slack 0.000 Density 80.70
[07/19 16:35:52     91s] 
[07/19 16:35:52     91s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/19 16:35:52     91s] --------------------------------------------------------------
[07/19 16:35:52     91s] |                                   | Total     | Sequential |
[07/19 16:35:52     91s] --------------------------------------------------------------
[07/19 16:35:52     91s] | Num insts resized                 |       0  |       0    |
[07/19 16:35:52     91s] | Num insts undone                  |       0  |       0    |
[07/19 16:35:52     91s] | Num insts Downsized               |       0  |       0    |
[07/19 16:35:52     91s] | Num insts Samesized               |       0  |       0    |
[07/19 16:35:52     91s] | Num insts Upsized                 |       0  |       0    |
[07/19 16:35:52     91s] | Num multiple commits+uncommits    |       0  |       -    |
[07/19 16:35:52     91s] --------------------------------------------------------------
[07/19 16:35:52     91s] Bottom Preferred Layer:
[07/19 16:35:52     91s] +-------------+------------+----------+
[07/19 16:35:52     91s] |    Layer    |    CLK     |   Rule   |
[07/19 16:35:52     91s] +-------------+------------+----------+
[07/19 16:35:52     91s] | met2 (z=3)  |          4 | default  |
[07/19 16:35:52     91s] +-------------+------------+----------+
[07/19 16:35:52     91s] Via Pillar Rule:
[07/19 16:35:52     91s]     None
[07/19 16:35:52     91s] Finished writing unified metrics of routing constraints.
[07/19 16:35:52     91s] End: Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:04.0) **
[07/19 16:35:52     91s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2995.7M
[07/19 16:35:52     91s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2995.7M
[07/19 16:35:52     91s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2995.7M
[07/19 16:35:52     91s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2995.7M
[07/19 16:35:52     91s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2995.7M
[07/19 16:35:52     91s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:2995.7M
[07/19 16:35:52     91s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2995.7M
[07/19 16:35:52     91s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2995.7M
[07/19 16:35:52     91s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.017, MEM:2995.7M
[07/19 16:35:52     91s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.018, MEM:2995.7M
[07/19 16:35:52     91s] TDRefine: refinePlace mode is spiral
[07/19 16:35:52     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25721.4
[07/19 16:35:52     91s] OPERPROF: Starting RefinePlace at level 1, MEM:2995.7M
[07/19 16:35:52     91s] *** Starting refinePlace (0:01:32 mem=2995.7M) ***
[07/19 16:35:52     91s] Total net bbox length = 1.897e+03 (8.991e+02 9.981e+02) (ext = 7.284e+02)
[07/19 16:35:52     91s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:35:52     91s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2995.7M
[07/19 16:35:52     91s] Starting refinePlace ...
[07/19 16:35:52     91s] One DDP V2 for no tweak run.
[07/19 16:35:52     91s] 
[07/19 16:35:52     91s] Running Spiral MT with 16 threads  fetchWidth=8 
[07/19 16:35:52     91s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 16:35:52     91s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2995.7MB) @(0:01:32 - 0:01:32).
[07/19 16:35:52     91s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:35:52     91s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2995.7MB
[07/19 16:35:52     91s] Statistics of distance of Instance movement in refine placement:
[07/19 16:35:52     91s]   maximum (X+Y) =         0.00 um
[07/19 16:35:52     91s]   mean    (X+Y) =         0.00 um
[07/19 16:35:52     91s] Summary Report:
[07/19 16:35:52     91s] Instances move: 0 (out of 84 movable)
[07/19 16:35:52     91s] Instances flipped: 0
[07/19 16:35:52     91s] Mean displacement: 0.00 um
[07/19 16:35:52     91s] Max displacement: 0.00 um 
[07/19 16:35:52     91s] Total instances moved : 0
[07/19 16:35:52     91s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.007, MEM:2995.7M
[07/19 16:35:52     91s] Total net bbox length = 1.897e+03 (8.991e+02 9.981e+02) (ext = 7.284e+02)
[07/19 16:35:52     91s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2995.7MB
[07/19 16:35:52     91s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2995.7MB) @(0:01:32 - 0:01:32).
[07/19 16:35:52     91s] *** Finished refinePlace (0:01:32 mem=2995.7M) ***
[07/19 16:35:52     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25721.4
[07/19 16:35:52     91s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.012, MEM:2995.7M
[07/19 16:35:52     91s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2995.7M
[07/19 16:35:52     91s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2995.7M
[07/19 16:35:52     91s] *** maximum move = 0.00 um ***
[07/19 16:35:52     91s] *** Finished re-routing un-routed nets (2995.7M) ***
[07/19 16:35:52     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:2995.7M
[07/19 16:35:52     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2995.7M
[07/19 16:35:52     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2995.7M
[07/19 16:35:52     92s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2995.7M
[07/19 16:35:52     92s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2995.7M
[07/19 16:35:52     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2995.7M
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2995.7M) ***
[07/19 16:35:52     92s] (I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
[07/19 16:35:52     92s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:35:52     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25721.4
[07/19 16:35:52     92s] *** AreaOpt #1 [finish] : cpu/real = 0:00:04.6/0:00:04.5 (1.0), totSession cpu/real = 0:01:32.0/0:01:39.1 (0.9), mem = 2995.7M
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] =============================================================================================
[07/19 16:35:52     92s]  Step TAT Report for AreaOpt #1                                                 20.13-s083_1
[07/19 16:35:52     92s] =============================================================================================
[07/19 16:35:52     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:35:52     92s] ---------------------------------------------------------------------------------------------
[07/19 16:35:52     92s] [ RefinePlace            ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/19 16:35:52     92s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:52     92s] [ LibAnalyzerInit        ]      1   0:00:02.5  (  54.5 % )     0:00:02.5 /  0:00:02.5    1.0
[07/19 16:35:52     92s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:52     92s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:52     92s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:52     92s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.7
[07/19 16:35:52     92s] [ OptGetWeight           ]     21   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:52     92s] [ OptEval                ]     21   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    3.5
[07/19 16:35:52     92s] [ OptCommit              ]     21   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:52     92s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:52     92s] [ MISC                   ]          0:00:01.9  (  41.9 % )     0:00:01.9 /  0:00:01.9    1.0
[07/19 16:35:52     92s] ---------------------------------------------------------------------------------------------
[07/19 16:35:52     92s]  AreaOpt #1 TOTAL                   0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.6    1.0
[07/19 16:35:52     92s] ---------------------------------------------------------------------------------------------
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2587.7M
[07/19 16:35:52     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2283.7M
[07/19 16:35:52     92s] TotalInstCnt at PhyDesignMc Destruction: 87
[07/19 16:35:52     92s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=2283.74M, totSessionCpu=0:01:32).
[07/19 16:35:52     92s] **optDesign ... cpu = 0:00:25, real = 0:00:24, mem = 2090.9M, totSessionCpu=0:01:32 **
[07/19 16:35:52     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2283.7M
[07/19 16:35:52     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2283.7M
[07/19 16:35:52     92s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.266  |  0.000  |   N/A   |  9.266  | 18.903  | 19.198  | 18.654  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 16 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -skipLowEffort -noRecovery -postCTS -leakage -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[07/19 16:35:52     92s] Info: 4 nets with fixed/cover wires excluded.
[07/19 16:35:52     92s] Info: 4 clock nets excluded from IPO operation.
[07/19 16:35:52     92s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=2374.7M
[07/19 16:35:52     92s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=2374.7M
[07/19 16:35:52     92s] z: 1, totalTracks: 1
[07/19 16:35:52     92s] z: 3, totalTracks: 1
[07/19 16:35:52     92s] z: 5, totalTracks: 1
[07/19 16:35:52     92s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:52     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2374.7M
[07/19 16:35:52     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2374.7M
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Begin: Leakage Power Optimization
[07/19 16:35:52     92s] Processing average sequential pin duty cycle 
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Begin Power Analysis
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s]              0V	    VSSE
[07/19 16:35:52     92s]              0V	    VSSPST
[07/19 16:35:52     92s]              0V	    VPW
[07/19 16:35:52     92s]              0V	    VSS
[07/19 16:35:52     92s]              0V	    VDDPE
[07/19 16:35:52     92s]              0V	    VDDCE
[07/19 16:35:52     92s]              0V	    POC
[07/19 16:35:52     92s]              0V	    VDDPST
[07/19 16:35:52     92s]              0V	    VNW
[07/19 16:35:52     92s]            1.8V	    VDD
[07/19 16:35:52     92s] Begin Processing Timing Library for Power Calculation
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Begin Processing Timing Library for Power Calculation
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Begin Processing Power Net/Grid for Power Calculation
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2124.02MB/3545.62MB/2124.17MB)
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Begin Processing Timing Window Data for Power Calculation
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] ideal_clock(50MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2124.18MB/3545.62MB/2124.18MB)
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Begin Processing User Attributes
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2124.18MB/3545.62MB/2124.18MB)
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Begin Processing Signal Activity
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2124.20MB/3545.62MB/2124.20MB)
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Begin Power Computation
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s]       ----------------------------------------------------------
[07/19 16:35:52     92s]       # of cell(s) missing both power/leakage table: 0
[07/19 16:35:52     92s]       # of cell(s) missing power table: 1
[07/19 16:35:52     92s]       # of cell(s) missing leakage table: 0
[07/19 16:35:52     92s]       # of MSMV cell(s) missing power_level: 0
[07/19 16:35:52     92s]       ----------------------------------------------------------
[07/19 16:35:52     92s] CellName                                  Missing Table(s)
[07/19 16:35:52     92s] sky130_fd_sc_hd__conb_1                   internal power, 
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2127.50MB/3542.38MB/2127.50MB)
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Begin Processing User Attributes
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2127.50MB/3542.38MB/2127.58MB)
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2127.58MB/3542.38MB/2127.58MB)
[07/19 16:35:52     92s] 
[07/19 16:35:52     92s] *



[07/19 16:35:52     92s] Total Power
[07/19 16:35:52     92s] -----------------------------------------------------------------------------------------
[07/19 16:35:52     92s] Total Leakage Power:         0.00000031
[07/19 16:35:52     92s] -----------------------------------------------------------------------------------------
[07/19 16:35:52     92s] Processing average sequential pin duty cycle 
[07/19 16:35:52     92s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:35:52     92s] ### Creating PhyDesignMc. totSessionCpu=0:01:32 mem=2762.6M
[07/19 16:35:52     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:2762.6M
[07/19 16:35:52     92s] z: 1, totalTracks: 1
[07/19 16:35:52     92s] z: 3, totalTracks: 1
[07/19 16:35:52     92s] z: 5, totalTracks: 1
[07/19 16:35:52     92s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:52     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2762.6M
[07/19 16:35:52     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2762.6M
[07/19 16:35:52     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2762.6MB).
[07/19 16:35:52     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:2762.6M
[07/19 16:35:53     92s] TotalInstCnt at PhyDesignMc Initialization: 87
[07/19 16:35:53     92s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:32 mem=2782.6M
[07/19 16:35:53     92s] OptDebug: Start of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.266|0.000|
|Reg2Reg                         |18.654|0.000|
|HEPG                            |18.654|0.000|
|All Paths                       | 9.266|0.000|
+--------------------------------+------+-----+

[07/19 16:35:54     94s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2782.6M
[07/19 16:35:54     94s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2782.6M
[07/19 16:35:54     94s] |   80.70%|        0|  -0.100|   0.000|   0:00:00.0| 3030.7M|
[07/19 16:35:54     94s] 
[07/19 16:35:54     94s] Phase 1 finished in (cpu = 0:00:00.1) (real = 0:00:00.0) **
[07/19 16:35:55     94s] 
[07/19 16:35:55     94s] =============================================================================================
[07/19 16:35:55     94s]  Step TAT Report for PowerOpt #1                                                20.13-s083_1
[07/19 16:35:55     94s] =============================================================================================
[07/19 16:35:55     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:35:55     94s] ---------------------------------------------------------------------------------------------
[07/19 16:35:55     94s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:55     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:55     94s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:55     94s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:55     94s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    2.2
[07/19 16:35:55     94s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    2.2
[07/19 16:35:55     94s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:55     94s] [ OptEval                ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:55     94s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:55     94s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:55     94s] [ MISC                   ]          0:00:02.0  (  97.7 % )     0:00:02.0 /  0:00:02.0    1.0
[07/19 16:35:55     94s] ---------------------------------------------------------------------------------------------
[07/19 16:35:55     94s]  PowerOpt #1 TOTAL                  0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[07/19 16:35:55     94s] ---------------------------------------------------------------------------------------------
[07/19 16:35:55     94s] 
[07/19 16:35:55     94s] Finished Timing Update in (cpu = 0:00:02.0) (real = 0:00:02.0) **
[07/19 16:35:55     94s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2622.7M
[07/19 16:35:55     94s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2284.7M
[07/19 16:35:55     94s] TotalInstCnt at PhyDesignMc Destruction: 87
[07/19 16:35:55     94s] OptDebug: End of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.266|0.000|
|Reg2Reg                         |18.654|0.000|
|HEPG                            |18.654|0.000|
|All Paths                       | 9.266|0.000|
+--------------------------------+------+-----+

[07/19 16:35:55     94s] End: Leakage Power Optimization (cpu=0:00:02, real=0:00:02, mem=2284.71M, totSessionCpu=0:01:35).
[07/19 16:35:55     94s] **optDesign ... cpu = 0:00:28, real = 0:00:27, mem = 2093.9M, totSessionCpu=0:01:35 **
[07/19 16:35:55     94s] Starting local wire reclaim
[07/19 16:35:55     94s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2284.7M
[07/19 16:35:55     94s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2284.7M
[07/19 16:35:55     94s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2284.7M
[07/19 16:35:55     94s] z: 1, totalTracks: 1
[07/19 16:35:55     94s] z: 3, totalTracks: 1
[07/19 16:35:55     94s] z: 5, totalTracks: 1
[07/19 16:35:55     94s] #spOpts: N=130 
[07/19 16:35:55     94s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2284.7M
[07/19 16:35:55     94s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.013, MEM:2284.7M
[07/19 16:35:55     94s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2284.7MB).
[07/19 16:35:55     94s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.018, MEM:2284.7M
[07/19 16:35:55     94s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.018, MEM:2284.7M
[07/19 16:35:55     94s] TDRefine: refinePlace mode is spiral
[07/19 16:35:55     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25721.5
[07/19 16:35:55     94s] OPERPROF:   Starting RefinePlace at level 2, MEM:2284.7M
[07/19 16:35:55     94s] *** Starting refinePlace (0:01:35 mem=2284.7M) ***
[07/19 16:35:55     94s] Total net bbox length = 1.897e+03 (8.991e+02 9.981e+02) (ext = 7.284e+02)
[07/19 16:35:55     94s] PSP --- number of iterations to run: 1
[07/19 16:35:55     94s] PSP --- density mode:                1
[07/19 16:35:55     94s] PSP --- target bin density:          0.990
[07/19 16:35:55     94s] PSP --- target pin density:          1.000
[07/19 16:35:55     94s] PSP --- delta density:               0.99
[07/19 16:35:55     94s] PSP --- legalization is on:          false
[07/19 16:35:55     94s] (I)       Early exit as number of iterations is zero and it is not a report-only call.
[07/19 16:35:55     94s] Move report: psp moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:35:55     94s] [CPU] RefinePlace/PSP (cpu=0:00:00.0, real=0:00:00.0, mem=2284.7MB) @(0:01:35 - 0:01:35).
[07/19 16:35:55     94s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2284.7M
[07/19 16:35:55     94s] Starting refinePlace ...
[07/19 16:35:55     94s] One DDP V2 for no tweak run.
[07/19 16:35:55     94s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2284.7M
[07/19 16:35:55     94s] Tweakage: fix icg 1, fix clk 0.
[07/19 16:35:55     94s] Tweakage: density cost 0, scale 0.4.
[07/19 16:35:55     94s] Tweakage: activity cost 0, scale 1.0.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 30 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 6 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 3 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] Tweakage swap 0 pairs.
[07/19 16:35:55     94s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.140, REAL:0.081, MEM:2286.2M
[07/19 16:35:55     94s] Move report: Congestion aware Tweak moves 39 insts, mean move: 10.90 um, max move: 24.06 um 
[07/19 16:35:55     94s] 	Max move on inst (U85): (45.54, 47.60) --> (43.24, 69.36)
[07/19 16:35:55     94s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=2286.2mb) @(0:01:35 - 0:01:35).
[07/19 16:35:55     94s] 
[07/19 16:35:55     94s] Running Spiral MT with 16 threads  fetchWidth=8 
[07/19 16:35:55     94s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 16:35:55     94s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2286.2MB) @(0:01:35 - 0:01:35).
[07/19 16:35:55     94s] Move report: Detail placement moves 39 insts, mean move: 10.90 um, max move: 24.06 um 
[07/19 16:35:55     94s] 	Max move on inst (U85): (45.54, 47.60) --> (43.24, 69.36)
[07/19 16:35:55     94s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2286.2MB
[07/19 16:35:55     94s] Statistics of distance of Instance movement in refine placement:
[07/19 16:35:55     94s]   maximum (X+Y) =        24.06 um
[07/19 16:35:55     94s]   inst (U85) with max move: (45.54, 47.6) -> (43.24, 69.36)
[07/19 16:35:55     94s]   mean    (X+Y) =        10.90 um
[07/19 16:35:55     94s] Total instances flipped for legalization: 8
[07/19 16:35:55     94s] Summary Report:
[07/19 16:35:55     94s] Instances move: 39 (out of 84 movable)
[07/19 16:35:55     94s] Instances flipped: 8
[07/19 16:35:55     94s] Mean displacement: 10.90 um
[07/19 16:35:55     94s] Max displacement: 24.06 um (Instance: U85) (45.54, 47.6) -> (43.24, 69.36)
[07/19 16:35:55     94s] 	Length: 3 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__nand2_1
[07/19 16:35:55     94s] Total instances moved : 39
[07/19 16:35:55     94s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.160, REAL:0.102, MEM:2286.2M
[07/19 16:35:55     94s] Total net bbox length = 1.660e+03 (7.896e+02 8.702e+02) (ext = 7.134e+02)
[07/19 16:35:55     94s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2286.2MB
[07/19 16:35:55     94s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2286.2MB) @(0:01:35 - 0:01:35).
[07/19 16:35:55     94s] *** Finished refinePlace (0:01:35 mem=2286.2M) ***
[07/19 16:35:55     94s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25721.5
[07/19 16:35:55     94s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.170, REAL:0.108, MEM:2286.2M
[07/19 16:35:55     94s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2286.2M
[07/19 16:35:55     94s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:2286.2M
[07/19 16:35:55     94s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.180, REAL:0.130, MEM:2286.2M
[07/19 16:35:55     94s] eGR doReRoute: optGuide
[07/19 16:35:55     94s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2286.2M
[07/19 16:35:55     94s] All LLGs are deleted
[07/19 16:35:55     94s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2286.2M
[07/19 16:35:55     94s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2286.2M
[07/19 16:35:55     94s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2286.2M
[07/19 16:35:55     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=2286.2M
[07/19 16:35:55     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=2286.2M
[07/19 16:35:55     94s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Import and model ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Create place DB ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Import place data ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Read instances and placement ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Read nets ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Create route DB ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       == Non-default Options ==
[07/19 16:35:55     94s] (I)       Maximum routing layer                              : 6
[07/19 16:35:55     94s] (I)       Number of threads                                  : 16
[07/19 16:35:55     94s] (I)       Method to set GCell size                           : row
[07/19 16:35:55     94s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:35:55     94s] (I)       Started Import route data (16T) ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Use row-based GCell size
[07/19 16:35:55     94s] (I)       Use row-based GCell align
[07/19 16:35:55     94s] (I)       GCell unit size   : 2720
[07/19 16:35:55     94s] (I)       GCell multiplier  : 1
[07/19 16:35:55     94s] (I)       GCell row height  : 2720
[07/19 16:35:55     94s] (I)       Actual row height : 2720
[07/19 16:35:55     94s] (I)       GCell align ref   : 28980 28560
[07/19 16:35:55     94s] [NR-eGR] Track table information for default rule: 
[07/19 16:35:55     94s] [NR-eGR] li1 has no routable track
[07/19 16:35:55     94s] [NR-eGR] met1 has single uniform track structure
[07/19 16:35:55     94s] [NR-eGR] met2 has single uniform track structure
[07/19 16:35:55     94s] [NR-eGR] met3 has single uniform track structure
[07/19 16:35:55     94s] [NR-eGR] met4 has single uniform track structure
[07/19 16:35:55     94s] [NR-eGR] met5 has single uniform track structure
[07/19 16:35:55     94s] (I)       ===========================================================================
[07/19 16:35:55     94s] (I)       == Report All Rule Vias ==
[07/19 16:35:55     94s] (I)       ===========================================================================
[07/19 16:35:55     94s] (I)        Via Rule : (Default)
[07/19 16:35:55     94s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:35:55     94s] (I)       ---------------------------------------------------------------------------
[07/19 16:35:55     94s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[07/19 16:35:55     94s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:35:55     94s] (I)        3   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[07/19 16:35:55     94s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[07/19 16:35:55     94s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[07/19 16:35:55     94s] (I)       ===========================================================================
[07/19 16:35:55     94s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Read routing blockages ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Read instance blockages ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Read PG blockages ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] [NR-eGR] Read 181 PG shapes
[07/19 16:35:55     94s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Read boundary cut boxes ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:35:55     94s] [NR-eGR] #Instance Blockages : 555
[07/19 16:35:55     94s] [NR-eGR] #PG Blockages       : 181
[07/19 16:35:55     94s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:35:55     94s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:35:55     94s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Read blackboxes ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:35:55     94s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Read prerouted ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 85
[07/19 16:35:55     94s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Read unlegalized nets ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Read nets ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] [NR-eGR] Read numTotalNets=91  numIgnoredNets=4
[07/19 16:35:55     94s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Set up via pillars ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       early_global_route_priority property id does not exist.
[07/19 16:35:55     94s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Model blockages into capacity
[07/19 16:35:55     94s] (I)       Read Num Blocks=736  Num Prerouted Wires=85  Num CS=0
[07/19 16:35:55     94s] (I)       Started Initialize 3D capacity ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Layer 1 (H) : #blockages 589 : #preroutes 46
[07/19 16:35:55     94s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 26
[07/19 16:35:55     94s] (I)       Layer 3 (H) : #blockages 34 : #preroutes 12
[07/19 16:35:55     94s] (I)       Layer 4 (V) : #blockages 47 : #preroutes 1
[07/19 16:35:55     94s] (I)       Layer 5 (H) : #blockages 32 : #preroutes 0
[07/19 16:35:55     94s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       -- layer congestion ratio --
[07/19 16:35:55     94s] (I)       Layer 1 : 0.100000
[07/19 16:35:55     94s] (I)       Layer 2 : 0.700000
[07/19 16:35:55     94s] (I)       Layer 3 : 0.700000
[07/19 16:35:55     94s] (I)       Layer 4 : 0.700000
[07/19 16:35:55     94s] (I)       Layer 5 : 0.700000
[07/19 16:35:55     94s] (I)       Layer 6 : 0.700000
[07/19 16:35:55     94s] (I)       ----------------------------
[07/19 16:35:55     94s] (I)       Number of ignored nets                =      4
[07/19 16:35:55     94s] (I)       Number of connected nets              =      0
[07/19 16:35:55     94s] (I)       Number of fixed nets                  =      4.  Ignored: Yes
[07/19 16:35:55     94s] (I)       Number of clock nets                  =      4.  Ignored: No
[07/19 16:35:55     94s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:35:55     94s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:35:55     94s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:35:55     94s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:35:55     94s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:35:55     94s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:35:55     94s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:35:55     94s] (I)       Finished Import route data (16T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Read aux data ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Others data preparation ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Started Create route kernel ( Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Ndr track 0 does not exist
[07/19 16:35:55     94s] (I)       Ndr track 0 does not exist
[07/19 16:35:55     94s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:35:55     94s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:35:55     94s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:35:55     94s] (I)       Site width          :   460  (dbu)
[07/19 16:35:55     94s] (I)       Row height          :  2720  (dbu)
[07/19 16:35:55     94s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:35:55     94s] (I)       GCell width         :  2720  (dbu)
[07/19 16:35:55     94s] (I)       GCell height        :  2720  (dbu)
[07/19 16:35:55     94s] (I)       Grid                :    29    37     6
[07/19 16:35:55     94s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:35:55     94s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:35:55     94s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:35:55     94s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:35:55     94s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:35:55     94s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:35:55     94s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:35:55     94s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:35:55     94s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:35:55     94s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:35:55     94s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:35:55     94s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:35:55     94s] (I)       --------------------------------------------------------
[07/19 16:35:55     94s] 
[07/19 16:35:55     94s] [NR-eGR] ============ Routing rule table ============
[07/19 16:35:55     94s] [NR-eGR] Rule id: 0  Nets: 0 
[07/19 16:35:55     94s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[07/19 16:35:55     94s] (I)       Pitch:  L1=680  L2=680  L3=920  L4=1200  L5=1200  L6=6400
[07/19 16:35:55     94s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[07/19 16:35:55     94s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:55     94s] [NR-eGR] Rule id: 1  Nets: 87 
[07/19 16:35:55     94s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:35:55     94s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:35:55     94s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:55     94s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:35:55     94s] [NR-eGR] ========================================
[07/19 16:35:55     94s] [NR-eGR] 
[07/19 16:35:55     94s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:35:55     94s] (I)       blocked tracks on layer2 : = 485 / 8584 (5.65%)
[07/19 16:35:55     94s] (I)       blocked tracks on layer3 : = 200 / 6475 (3.09%)
[07/19 16:35:55     94s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:35:55     94s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:35:55     94s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:35:55     94s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2286.18 MB )
[07/19 16:35:55     94s] (I)       Reset routing kernel
[07/19 16:35:55     94s] (I)       Started Global Routing ( Curr Mem: 2288.19 MB )
[07/19 16:35:55     94s] (I)       Started Free existing wires ( Curr Mem: 2288.19 MB )
[07/19 16:35:55     94s] (I)       Started Initialization ( Curr Mem: 2288.19 MB )
[07/19 16:35:55     94s] (I)       totalPins=236  totalGlobalPin=221 (93.64%)
[07/19 16:35:55     94s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.19 MB )
[07/19 16:35:55     94s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.19 MB )
[07/19 16:35:55     94s] (I)       Started Net group 1 ( Curr Mem: 2288.19 MB )
[07/19 16:35:55     94s] (I)       Started Generate topology (16T) ( Curr Mem: 2288.19 MB )
[07/19 16:35:55     94s] (I)       Finished Generate topology (16T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       total 2D Cap : 21388 = (12969 H, 8419 V)
[07/19 16:35:55     94s] [NR-eGR] Layer group 1: route 87 net(s) in layer range [2, 6]
[07/19 16:35:55     94s] (I)       
[07/19 16:35:55     94s] (I)       ============  Phase 1a Route ============
[07/19 16:35:55     94s] (I)       Started Phase 1a ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Started Pattern routing (16T) ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Usage: 571 = (279 H, 292 V) = (2.15% H, 3.47% V) = (7.589e+02um H, 7.942e+02um V)
[07/19 16:35:55     94s] (I)       Started Add via demand to 2D ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       
[07/19 16:35:55     94s] (I)       ============  Phase 1b Route ============
[07/19 16:35:55     94s] (I)       Started Phase 1b ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Usage: 571 = (279 H, 292 V) = (2.15% H, 3.47% V) = (7.589e+02um H, 7.942e+02um V)
[07/19 16:35:55     94s] (I)       Overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 1.553120e+03um
[07/19 16:35:55     94s] (I)       Congestion metric : 0.10%H 0.00%V, 0.10%HV
[07/19 16:35:55     94s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/19 16:35:55     94s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       
[07/19 16:35:55     94s] (I)       ============  Phase 1c Route ============
[07/19 16:35:55     94s] (I)       Started Phase 1c ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Usage: 571 = (279 H, 292 V) = (2.15% H, 3.47% V) = (7.589e+02um H, 7.942e+02um V)
[07/19 16:35:55     94s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       
[07/19 16:35:55     94s] (I)       ============  Phase 1d Route ============
[07/19 16:35:55     94s] (I)       Started Phase 1d ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Usage: 571 = (279 H, 292 V) = (2.15% H, 3.47% V) = (7.589e+02um H, 7.942e+02um V)
[07/19 16:35:55     94s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       
[07/19 16:35:55     94s] (I)       ============  Phase 1e Route ============
[07/19 16:35:55     94s] (I)       Started Phase 1e ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Started Route legalization ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Usage: 571 = (279 H, 292 V) = (2.15% H, 3.47% V) = (7.589e+02um H, 7.942e+02um V)
[07/19 16:35:55     94s] [NR-eGR] Early Global Route overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 1.553120e+03um
[07/19 16:35:55     94s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       
[07/19 16:35:55     94s] (I)       ============  Phase 1l Route ============
[07/19 16:35:55     94s] (I)       Started Phase 1l ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Started Layer assignment (16T) ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Finished Layer assignment (16T) ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Finished Net group 1 ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Started Clean cong LA ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/19 16:35:55     94s] (I)       Layer  2:       7813       395         2           0        8288    ( 0.00%) 
[07/19 16:35:55     94s] (I)       Layer  3:       6238       414         1           0        6173    ( 0.00%) 
[07/19 16:35:55     94s] (I)       Layer  4:       4529       132         2           0        4619    ( 0.00%) 
[07/19 16:35:55     94s] (I)       Layer  5:       1940        24         0        1419        2696    (34.48%) 
[07/19 16:35:55     94s] (I)       Layer  6:        176         0         0         636         133    (82.70%) 
[07/19 16:35:55     94s] (I)       Total:         20696       965         5        2055       21909    ( 8.58%) 
[07/19 16:35:55     94s] (I)       
[07/19 16:35:55     94s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:35:55     94s] [NR-eGR]                        OverCon            
[07/19 16:35:55     94s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:35:55     94s] [NR-eGR]       Layer                (2)    OverCon 
[07/19 16:35:55     94s] [NR-eGR] ----------------------------------------------
[07/19 16:35:55     94s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:55     94s] [NR-eGR]    met1  (2)         2( 0.19%)   ( 0.19%) 
[07/19 16:35:55     94s] [NR-eGR]    met2  (3)         1( 0.10%)   ( 0.10%) 
[07/19 16:35:55     94s] [NR-eGR]    met3  (4)         1( 0.10%)   ( 0.10%) 
[07/19 16:35:55     94s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:55     94s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:35:55     94s] [NR-eGR] ----------------------------------------------
[07/19 16:35:55     94s] [NR-eGR] Total                4( 0.10%)   ( 0.10%) 
[07/19 16:35:55     94s] [NR-eGR] 
[07/19 16:35:55     94s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.06 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Started Export 3D cong map ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       total 2D Cap : 21439 = (12998 H, 8441 V)
[07/19 16:35:55     94s] (I)       Started Export 2D cong map ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/19 16:35:55     94s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 16:35:55     94s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       ============= Track Assignment ============
[07/19 16:35:55     94s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Started Track Assignment (16T) ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/19 16:35:55     94s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Run Multi-thread track assignment
[07/19 16:35:55     94s] (I)       Finished Track Assignment (16T) ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Started Export ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] [NR-eGR] Started Export DB wires ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:55     94s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 248
[07/19 16:35:55     94s] [NR-eGR]   met1  (2H) length: 7.990200e+02um, number of vias: 320
[07/19 16:35:55     94s] [NR-eGR]   met2  (3V) length: 9.021350e+02um, number of vias: 40
[07/19 16:35:55     94s] [NR-eGR]   met3  (4H) length: 1.451300e+02um, number of vias: 11
[07/19 16:35:55     94s] [NR-eGR]   met4  (5V) length: 4.196000e+01um, number of vias: 0
[07/19 16:35:55     94s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:35:55     94s] [NR-eGR] Total length: 1.888245e+03um, number of vias: 619
[07/19 16:35:55     94s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:55     94s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[07/19 16:35:55     94s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:35:55     94s] (I)       Started Update net boxes ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Started Update timing ( Curr Mem: 2288.24 MB )
[07/19 16:35:55     94s] (I)       Finished Update timing ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2270.52 MB )
[07/19 16:35:55     94s] (I)       Finished Export ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2270.52 MB )
[07/19 16:35:55     94s] (I)       Started Postprocess design ( Curr Mem: 2270.52 MB )
[07/19 16:35:55     94s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2190.52 MB )
[07/19 16:35:55     94s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.19 sec, Curr Mem: 2190.52 MB )
[07/19 16:35:55     94s] Extraction called for design 'sar_adc_controller' of instances=130 and nets=102 using extraction engine 'preRoute' .
[07/19 16:35:55     94s] PreRoute RC Extraction called for design sar_adc_controller.
[07/19 16:35:55     94s] RC Extraction called in multi-corner(1) mode.
[07/19 16:35:55     94s] RCMode: PreRoute
[07/19 16:35:55     94s]       RC Corner Indexes            0   
[07/19 16:35:55     94s] Capacitance Scaling Factor   : 1.00000 
[07/19 16:35:55     94s] Resistance Scaling Factor    : 1.00000 
[07/19 16:35:55     94s] Clock Cap. Scaling Factor    : 1.00000 
[07/19 16:35:55     94s] Clock Res. Scaling Factor    : 1.00000 
[07/19 16:35:55     94s] Shrink Factor                : 1.00000
[07/19 16:35:55     94s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 16:35:55     94s] Using capacitance table file ...
[07/19 16:35:55     94s] LayerId::1 widthSet size::4
[07/19 16:35:55     94s] LayerId::2 widthSet size::4
[07/19 16:35:55     94s] LayerId::3 widthSet size::5
[07/19 16:35:55     94s] LayerId::4 widthSet size::4
[07/19 16:35:55     94s] LayerId::5 widthSet size::5
[07/19 16:35:55     94s] LayerId::6 widthSet size::2
[07/19 16:35:55     94s] Updating RC grid for preRoute extraction ...
[07/19 16:35:55     94s] Initializing multi-corner capacitance tables ... 
[07/19 16:35:55     95s] Initializing multi-corner resistance tables ...
[07/19 16:35:55     95s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:35:55     95s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.063359 ; aWlH: 0.000000 ; Pmax: 0.822600 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[07/19 16:35:55     95s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2190.516M)
[07/19 16:35:55     95s] Compute RC Scale Done ...
[07/19 16:35:55     95s] OPERPROF: Starting HotSpotCal at level 1, MEM:2190.5M
[07/19 16:35:55     95s] [hotspot] +------------+---------------+---------------+
[07/19 16:35:55     95s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 16:35:55     95s] [hotspot] +------------+---------------+---------------+
[07/19 16:35:55     95s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 16:35:55     95s] [hotspot] +------------+---------------+---------------+
[07/19 16:35:55     95s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 16:35:55     95s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 16:35:55     95s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.017, MEM:2188.5M
[07/19 16:35:55     95s] #################################################################################
[07/19 16:35:55     95s] # Design Stage: PreRoute
[07/19 16:35:55     95s] # Design Name: sar_adc_controller
[07/19 16:35:55     95s] # Design Mode: 130nm
[07/19 16:35:55     95s] # Analysis Mode: MMMC OCV 
[07/19 16:35:55     95s] # Parasitics Mode: No SPEF/RCDB 
[07/19 16:35:55     95s] # Signoff Settings: SI Off 
[07/19 16:35:55     95s] #################################################################################
[07/19 16:35:55     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 2237.7M, InitMEM = 2237.7M)
[07/19 16:35:55     95s] Calculate early delays in OCV mode...
[07/19 16:35:55     95s] Calculate late delays in OCV mode...
[07/19 16:35:55     95s] Start delay calculation (fullDC) (16 T). (MEM=2237.7)
[07/19 16:35:55     95s] End AAE Lib Interpolated Model. (MEM=2257.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:55     95s] Total number of fetched objects 93
[07/19 16:35:55     95s] Total number of fetched objects 93
[07/19 16:35:55     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:55     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:35:55     95s] End delay calculation. (MEM=2882.07 CPU=0:00:00.3 REAL=0:00:00.0)
[07/19 16:35:55     95s] End delay calculation (fullDC). (MEM=2882.07 CPU=0:00:00.4 REAL=0:00:00.0)
[07/19 16:35:55     95s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2882.1M) ***
[07/19 16:35:56     96s] OPT: Doing preprocessing before recovery...
[07/19 16:35:56     96s] OptDebug: Start of preprocessForPowerRecovery:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.281|0.000|
|Reg2Reg                         |18.693|0.000|
|HEPG                            |18.693|0.000|
|All Paths                       | 9.281|0.000|
+--------------------------------+------+-----+

[07/19 16:35:56     96s] #optDebug: Start CG creation (mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgPrt (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgEgp (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgPbk (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgNrb(cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgObs (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgCon (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgPdm (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s] #optDebug: Start CG creation (mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgPrt (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgEgp (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgPbk (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgNrb(cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgObs (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgCon (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s]  ...processing cgPdm (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2850.1M)
[07/19 16:35:56     96s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:35:56     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=2850.1M
[07/19 16:35:56     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:2850.1M
[07/19 16:35:56     96s] z: 1, totalTracks: 1
[07/19 16:35:56     96s] z: 3, totalTracks: 1
[07/19 16:35:56     96s] z: 5, totalTracks: 1
[07/19 16:35:56     96s] #spOpts: N=130 
[07/19 16:35:56     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2850.1M
[07/19 16:35:56     96s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2850.1M
[07/19 16:35:56     96s] Core basic site is unithd
[07/19 16:35:56     96s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2850.1M
[07/19 16:35:56     96s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.014, MEM:2882.1M
[07/19 16:35:56     96s] Fast DP-INIT is on for default
[07/19 16:35:56     96s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:35:56     96s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.027, MEM:2882.1M
[07/19 16:35:56     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.028, MEM:2882.1M
[07/19 16:35:56     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2882.1MB).
[07/19 16:35:56     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.034, MEM:2882.1M
[07/19 16:35:56     96s] TotalInstCnt at PhyDesignMc Initialization: 87
[07/19 16:35:56     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=2882.1M
[07/19 16:35:56     96s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2882.1M
[07/19 16:35:56     96s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2882.1M
[07/19 16:35:56     96s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3256.5M
[07/19 16:35:56     96s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.005, MEM:2661.5M
[07/19 16:35:56     96s] TotalInstCnt at PhyDesignMc Destruction: 87
[07/19 16:35:56     96s] OptDebug: End of preprocessForPowerRecovery:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.281|0.000|
|Reg2Reg                         |18.693|0.000|
|HEPG                            |18.693|0.000|
|All Paths                       | 9.281|0.000|
+--------------------------------+------+-----+

[07/19 16:35:56     96s] Begin: GigaOpt postEco DRV Optimization
[07/19 16:35:56     96s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[07/19 16:35:56     96s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:01:36.7/0:01:43.1 (0.9), mem = 2285.6M
[07/19 16:35:56     96s] Info: 4 nets with fixed/cover wires excluded.
[07/19 16:35:56     96s] Info: 4 clock nets excluded from IPO operation.
[07/19 16:35:56     96s] Processing average sequential pin duty cycle 
[07/19 16:35:56     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25721.6
[07/19 16:35:56     96s] (I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
[07/19 16:35:56     96s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:35:56     96s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:35:56     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=2285.6M
[07/19 16:35:56     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:2285.6M
[07/19 16:35:56     96s] z: 1, totalTracks: 1
[07/19 16:35:56     96s] z: 3, totalTracks: 1
[07/19 16:35:56     96s] z: 5, totalTracks: 1
[07/19 16:35:56     96s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:56     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2285.6M
[07/19 16:35:56     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2285.6M
[07/19 16:35:56     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2285.6MB).
[07/19 16:35:56     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:2285.6M
[07/19 16:35:56     96s] TotalInstCnt at PhyDesignMc Initialization: 87
[07/19 16:35:56     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=2287.1M
[07/19 16:35:56     96s] ### Creating RouteCongInterface, started
[07/19 16:35:56     96s] 
[07/19 16:35:56     96s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[07/19 16:35:56     96s] 
[07/19 16:35:56     96s] #optDebug: {0, 1.000}
[07/19 16:35:56     96s] ### Creating RouteCongInterface, finished
[07/19 16:35:56     96s] {MG  {4 0 25.3 0.576228}  {5 0 59.2 1.34723} }
[07/19 16:35:56     96s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=2287.1M
[07/19 16:35:56     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=2287.1M
[07/19 16:35:59     99s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2700.5M
[07/19 16:35:59     99s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2700.5M
[07/19 16:35:59     99s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 16:35:59     99s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/19 16:35:59     99s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 16:35:59     99s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/19 16:35:59     99s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 16:35:59     99s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 16:35:59     99s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     9.28|     0.00|       0|       0|       0| 80.70%|          |         |
[07/19 16:35:59     99s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 16:35:59     99s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     9.28|     0.00|       0|       0|       0| 80.70%| 0:00:00.0|  2701.5M|
[07/19 16:35:59     99s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 16:35:59     99s] Bottom Preferred Layer:
[07/19 16:35:59     99s] +-------------+------------+----------+
[07/19 16:35:59     99s] |    Layer    |    CLK     |   Rule   |
[07/19 16:35:59     99s] +-------------+------------+----------+
[07/19 16:35:59     99s] | met2 (z=3)  |          4 | default  |
[07/19 16:35:59     99s] +-------------+------------+----------+
[07/19 16:35:59     99s] Via Pillar Rule:
[07/19 16:35:59     99s]     None
[07/19 16:35:59     99s] Finished writing unified metrics of routing constraints.
[07/19 16:35:59     99s] 
[07/19 16:35:59     99s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2701.5M) ***
[07/19 16:35:59     99s] 
[07/19 16:35:59     99s] Total-nets :: 91, Stn-nets :: 0, ratio :: 0 %
[07/19 16:35:59     99s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2293.6M
[07/19 16:35:59     99s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2293.6M
[07/19 16:35:59     99s] TotalInstCnt at PhyDesignMc Destruction: 87
[07/19 16:35:59     99s] (I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
[07/19 16:35:59     99s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:35:59     99s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25721.6
[07/19 16:35:59     99s] *** DrvOpt #2 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:01:39.4/0:01:45.7 (0.9), mem = 2293.6M
[07/19 16:35:59     99s] 
[07/19 16:35:59     99s] =============================================================================================
[07/19 16:35:59     99s]  Step TAT Report for DrvOpt #2                                                  20.13-s083_1
[07/19 16:35:59     99s] =============================================================================================
[07/19 16:35:59     99s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:35:59     99s] ---------------------------------------------------------------------------------------------
[07/19 16:35:59     99s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:59     99s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:59     99s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[07/19 16:35:59     99s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:59     99s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:59     99s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:59     99s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:35:59     99s] [ MISC                   ]          0:00:02.6  (  98.2 % )     0:00:02.6 /  0:00:02.6    1.0
[07/19 16:35:59     99s] ---------------------------------------------------------------------------------------------
[07/19 16:35:59     99s]  DrvOpt #2 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[07/19 16:35:59     99s] ---------------------------------------------------------------------------------------------
[07/19 16:35:59     99s] 
[07/19 16:35:59     99s] End: GigaOpt postEco DRV Optimization
[07/19 16:35:59     99s] Running refinePlace -preserveRouting true -hardFence false
[07/19 16:35:59     99s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2293.6M
[07/19 16:35:59     99s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2293.6M
[07/19 16:35:59     99s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2293.6M
[07/19 16:35:59     99s] z: 1, totalTracks: 1
[07/19 16:35:59     99s] z: 3, totalTracks: 1
[07/19 16:35:59     99s] z: 5, totalTracks: 1
[07/19 16:35:59     99s] #spOpts: N=130 
[07/19 16:35:59     99s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2293.6M
[07/19 16:35:59     99s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.012, MEM:2293.6M
[07/19 16:35:59     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2293.6MB).
[07/19 16:35:59     99s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.018, MEM:2293.6M
[07/19 16:35:59     99s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.019, MEM:2293.6M
[07/19 16:35:59     99s] TDRefine: refinePlace mode is spiral
[07/19 16:35:59     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25721.6
[07/19 16:35:59     99s] OPERPROF:   Starting RefinePlace at level 2, MEM:2293.6M
[07/19 16:35:59     99s] *** Starting refinePlace (0:01:39 mem=2293.6M) ***
[07/19 16:35:59     99s] Total net bbox length = 1.660e+03 (7.896e+02 8.702e+02) (ext = 7.134e+02)
[07/19 16:35:59     99s] 
[07/19 16:35:59     99s] Starting Small incrNP...
[07/19 16:35:59     99s] User Input Parameters:
[07/19 16:35:59     99s] - Congestion Driven    : Off
[07/19 16:35:59     99s] - Timing Driven        : Off
[07/19 16:35:59     99s] - Area-Violation Based : Off
[07/19 16:35:59     99s] - Start Rollback Level : -5
[07/19 16:35:59     99s] - Legalized            : On
[07/19 16:35:59     99s] - Window Based         : Off
[07/19 16:35:59     99s] - eDen incr mode       : Off
[07/19 16:35:59     99s] - Small incr mode      : On
[07/19 16:35:59     99s] 
[07/19 16:35:59     99s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2293.6M
[07/19 16:35:59     99s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2293.6M
[07/19 16:35:59     99s] default core: bins with density > 0.750 = 100.00 % ( 2 / 2 )
[07/19 16:35:59     99s] Density distribution unevenness ratio = 0.240%
[07/19 16:35:59     99s] cost 0.802299, thresh 1.000000
[07/19 16:35:59     99s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2293.6M)
[07/19 16:35:59     99s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/19 16:35:59     99s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2293.6M
[07/19 16:35:59     99s] Starting refinePlace ...
[07/19 16:35:59     99s] One DDP V2 for no tweak run.
[07/19 16:35:59     99s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/19 16:35:59     99s] ** Cut row section cpu time 0:00:00.0.
[07/19 16:35:59     99s]    Spread Effort: high, pre-route mode, useDDP on.
[07/19 16:35:59     99s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2295.1MB) @(0:01:39 - 0:01:39).
[07/19 16:35:59     99s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:35:59     99s] wireLenOptFixPriorityInst 20 inst fixed
[07/19 16:35:59     99s] 
[07/19 16:35:59     99s] Running Spiral MT with 16 threads  fetchWidth=8 
[07/19 16:35:59     99s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 16:35:59     99s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2295.1MB) @(0:01:39 - 0:01:39).
[07/19 16:35:59     99s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:35:59     99s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2295.1MB
[07/19 16:35:59     99s] Statistics of distance of Instance movement in refine placement:
[07/19 16:35:59     99s]   maximum (X+Y) =         0.00 um
[07/19 16:35:59     99s]   mean    (X+Y) =         0.00 um
[07/19 16:35:59     99s] Summary Report:
[07/19 16:35:59     99s] Instances move: 0 (out of 84 movable)
[07/19 16:35:59     99s] Instances flipped: 0
[07/19 16:35:59     99s] Mean displacement: 0.00 um
[07/19 16:35:59     99s] Max displacement: 0.00 um 
[07/19 16:35:59     99s] Total instances moved : 0
[07/19 16:35:59     99s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.033, MEM:2295.1M
[07/19 16:35:59     99s] Total net bbox length = 1.660e+03 (7.896e+02 8.702e+02) (ext = 7.134e+02)
[07/19 16:35:59     99s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2295.1MB
[07/19 16:35:59     99s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2295.1MB) @(0:01:39 - 0:01:39).
[07/19 16:35:59     99s] *** Finished refinePlace (0:01:39 mem=2295.1M) ***
[07/19 16:35:59     99s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25721.6
[07/19 16:35:59     99s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.050, REAL:0.039, MEM:2295.1M
[07/19 16:35:59     99s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2295.1M
[07/19 16:35:59     99s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.005, MEM:2295.1M
[07/19 16:35:59     99s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.070, REAL:0.064, MEM:2295.1M
[07/19 16:35:59     99s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/19 16:35:59     99s] GigaOpt: Skipping nonLegal postEco optimization
[07/19 16:35:59     99s] OPERPROF: Starting checkPlace at level 1, MEM:2295.1M
[07/19 16:35:59     99s] z: 1, totalTracks: 1
[07/19 16:35:59     99s] z: 3, totalTracks: 1
[07/19 16:35:59     99s] z: 5, totalTracks: 1
[07/19 16:35:59     99s] #spOpts: N=130 
[07/19 16:35:59     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2295.1M
[07/19 16:35:59     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2295.1M
[07/19 16:35:59     99s] Begin checking placement ... (start mem=2295.1M, init mem=2295.1M)
[07/19 16:35:59     99s] 
[07/19 16:35:59     99s] Running CheckPlace using 16 threads!...
[07/19 16:35:59     99s] 
[07/19 16:35:59     99s] ...checkPlace MT is done!
[07/19 16:35:59     99s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2295.1M
[07/19 16:35:59     99s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:2295.1M
[07/19 16:35:59     99s] *info: Placed = 130            (Fixed = 46)
[07/19 16:35:59     99s] *info: Unplaced = 0           
[07/19 16:35:59     99s] Placement Density:80.70%(748/927)
[07/19 16:35:59     99s] Placement Density (including fixed std cells):81.76%(802/981)
[07/19 16:35:59     99s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2295.1M
[07/19 16:35:59     99s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2295.1M
[07/19 16:35:59     99s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2295.1M)
[07/19 16:35:59     99s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.046, MEM:2295.1M
[07/19 16:35:59     99s] Adjusting target slack by 0.0 ns for power optimization
[07/19 16:35:59     99s] **optDesign ... cpu = 0:00:33, real = 0:00:31, mem = 2130.0M, totSessionCpu=0:01:40 **
[07/19 16:35:59     99s] All LLGs are deleted
[07/19 16:35:59     99s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2293.1M
[07/19 16:35:59     99s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2293.1M
[07/19 16:35:59     99s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2293.1M
[07/19 16:35:59     99s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2293.1M
[07/19 16:35:59     99s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2293.1M
[07/19 16:35:59     99s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.012, MEM:2293.1M
[07/19 16:35:59     99s] Fast DP-INIT is on for default
[07/19 16:35:59     99s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.027, MEM:2293.1M
[07/19 16:35:59     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.028, MEM:2293.1M
[07/19 16:35:59     99s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.281  |  0.000  |   N/A   |  9.281  | 18.944  | 19.203  | 18.693  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 16 -total_power -noUpsize -noDelbuf -noDeclone -useCPE -noViewPrune -keepTimingUpdate -noDownsize -samesize -postCTS -leakage -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[07/19 16:35:59     99s] Info: 4 nets with fixed/cover wires excluded.
[07/19 16:35:59     99s] Info: 4 clock nets excluded from IPO operation.
[07/19 16:35:59     99s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=2388.0M
[07/19 16:35:59     99s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=2388.0M
[07/19 16:35:59     99s] z: 1, totalTracks: 1
[07/19 16:35:59     99s] z: 3, totalTracks: 1
[07/19 16:35:59     99s] z: 5, totalTracks: 1
[07/19 16:35:59     99s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:59     99s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2388.0M
[07/19 16:35:59     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2388.0M
[07/19 16:35:59     99s] 
[07/19 16:35:59     99s] Begin: Leakage Power Optimization
[07/19 16:35:59     99s] Processing average sequential pin duty cycle 
[07/19 16:35:59     99s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:35:59     99s] ### Creating PhyDesignMc. totSessionCpu=0:01:40 mem=2763.9M
[07/19 16:35:59     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:2763.9M
[07/19 16:35:59     99s] z: 1, totalTracks: 1
[07/19 16:35:59     99s] z: 3, totalTracks: 1
[07/19 16:35:59     99s] z: 5, totalTracks: 1
[07/19 16:35:59     99s] #spOpts: N=130 mergeVia=F 
[07/19 16:35:59     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2763.9M
[07/19 16:35:59     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2763.9M
[07/19 16:35:59     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2763.9MB).
[07/19 16:35:59     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:2763.9M
[07/19 16:35:59     99s] TotalInstCnt at PhyDesignMc Initialization: 87
[07/19 16:35:59     99s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=2796.0M
[07/19 16:35:59     99s]   Timing Snapshot: (REF)
[07/19 16:35:59     99s]      Weighted WNS: 0.000
[07/19 16:35:59     99s]       All  PG WNS: 0.000
[07/19 16:35:59     99s]       High PG WNS: 0.000
[07/19 16:35:59     99s]       All  PG TNS: 0.000
[07/19 16:35:59     99s]       High PG TNS: 0.000
[07/19 16:35:59     99s]       Low  PG TNS: 0.000
[07/19 16:35:59     99s]    Category Slack: { [L, 9.281] [H, 18.693] }
[07/19 16:35:59     99s] 
[07/19 16:35:59     99s] OptDebug: Start of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.281|0.000|
|Reg2Reg                         |18.693|0.000|
|HEPG                            |18.693|0.000|
|All Paths                       | 9.281|0.000|
+--------------------------------+------+-----+

[07/19 16:35:59     99s] Begin: Core Leakage Power Optimization
[07/19 16:35:59     99s] *** PowerOpt #2 [begin] : totSession cpu/real = 0:01:39.8/0:01:46.1 (0.9), mem = 2796.0M
[07/19 16:35:59     99s] Processing average sequential pin duty cycle 
[07/19 16:35:59     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25721.7
[07/19 16:35:59     99s] (I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
[07/19 16:35:59     99s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:35:59     99s] ### Creating RouteCongInterface, started
[07/19 16:35:59     99s] 
[07/19 16:35:59     99s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[07/19 16:35:59     99s] 
[07/19 16:35:59     99s] #optDebug: {0, 1.000}
[07/19 16:35:59     99s] ### Creating RouteCongInterface, finished
[07/19 16:35:59     99s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=2796.0M
[07/19 16:35:59     99s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=2796.0M
[07/19 16:35:59    100s] Usable buffer cells for single buffer setup transform:
[07/19 16:35:59    100s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[07/19 16:35:59    100s] Number of usable buffer cells above: 15
[07/19 16:36:01    101s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2796.0M
[07/19 16:36:01    101s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2796.0M
[07/19 16:36:01    101s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 16:36:01    101s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.70
[07/19 16:36:01    101s] +---------+---------+--------+--------+------------+--------+
[07/19 16:36:01    101s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/19 16:36:01    101s] +---------+---------+--------+--------+------------+--------+
[07/19 16:36:01    101s] |   80.70%|        -|   0.000|   0.000|   0:00:00.0| 2796.0M|
[07/19 16:36:01    101s] #optDebug: <stH: 2.7200 MiSeL: 74.9440>
[07/19 16:36:01    101s] Running power reclaim iteration with 0.00001 cutoff 
[07/19 16:36:01    101s] |   80.70%|        0|   0.000|   0.000|   0:00:00.0| 3044.0M|
[07/19 16:36:01    101s] +---------+---------+--------+--------+------------+--------+
[07/19 16:36:01    101s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.70
[07/19 16:36:01    101s] 
[07/19 16:36:01    101s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/19 16:36:01    101s] --------------------------------------------------------------
[07/19 16:36:01    101s] |                                   | Total     | Sequential |
[07/19 16:36:01    101s] --------------------------------------------------------------
[07/19 16:36:01    101s] | Num insts resized                 |       0  |       0    |
[07/19 16:36:01    101s] | Num insts undone                  |       0  |       0    |
[07/19 16:36:01    101s] | Num insts Downsized               |       0  |       0    |
[07/19 16:36:01    101s] | Num insts Samesized               |       0  |       0    |
[07/19 16:36:01    101s] | Num insts Upsized                 |       0  |       0    |
[07/19 16:36:01    101s] | Num multiple commits+uncommits    |       0  |       -    |
[07/19 16:36:01    101s] --------------------------------------------------------------
[07/19 16:36:01    101s] Bottom Preferred Layer:
[07/19 16:36:01    101s] +-------------+------------+----------+
[07/19 16:36:01    101s] |    Layer    |    CLK     |   Rule   |
[07/19 16:36:01    101s] +-------------+------------+----------+
[07/19 16:36:01    101s] | met2 (z=3)  |          4 | default  |
[07/19 16:36:01    101s] +-------------+------------+----------+
[07/19 16:36:01    101s] Via Pillar Rule:
[07/19 16:36:01    101s]     None
[07/19 16:36:01    101s] Finished writing unified metrics of routing constraints.
[07/19 16:36:01    101s] 
[07/19 16:36:01    101s] 
[07/19 16:36:01    101s] =======================================================================
[07/19 16:36:01    101s]                 Reasons for not reclaiming further
[07/19 16:36:01    101s] =======================================================================
[07/19 16:36:01    101s] *info: Total 1 instance(s) which couldn't be reclaimed.
[07/19 16:36:01    101s] 
[07/19 16:36:01    101s] Resizing failure reasons
[07/19 16:36:01    101s] ------------------------------------------------
[07/19 16:36:01    101s] *info:     1 instance(s): Could not be reclaimed because of no valid cell for resizing.
[07/19 16:36:01    101s] 
[07/19 16:36:01    101s] 
[07/19 16:36:01    101s] Number of insts committed for which the initial cell was dont use = 0
[07/19 16:36:01    101s] End: Core Leakage Power Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
[07/19 16:36:01    101s] (I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
[07/19 16:36:01    101s] (I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
[07/19 16:36:01    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25721.7
[07/19 16:36:01    101s] *** PowerOpt #2 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:41.9/0:01:48.1 (0.9), mem = 3044.0M
[07/19 16:36:01    101s] 
[07/19 16:36:01    101s] =============================================================================================
[07/19 16:36:01    101s]  Step TAT Report for PowerOpt #2                                                20.13-s083_1
[07/19 16:36:01    101s] =============================================================================================
[07/19 16:36:01    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:36:01    101s] ---------------------------------------------------------------------------------------------
[07/19 16:36:01    101s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:36:01    101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:36:01    101s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:36:01    101s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:36:01    101s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.7
[07/19 16:36:01    101s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    2.7
[07/19 16:36:01    101s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:36:01    101s] [ OptEval                ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:36:01    101s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:36:01    101s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:36:01    101s] [ MISC                   ]          0:00:01.9  (  97.9 % )     0:00:01.9 /  0:00:02.0    1.0
[07/19 16:36:01    101s] ---------------------------------------------------------------------------------------------
[07/19 16:36:01    101s]  PowerOpt #2 TOTAL                  0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[07/19 16:36:01    101s] ---------------------------------------------------------------------------------------------
[07/19 16:36:01    101s] 
[07/19 16:36:01    101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3044.0M
[07/19 16:36:01    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:3023.0M
[07/19 16:36:01    101s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3023.0M
[07/19 16:36:01    101s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3023.0M
[07/19 16:36:01    101s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3023.0M
[07/19 16:36:01    101s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:3023.0M
[07/19 16:36:01    101s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.017, MEM:3023.0M
[07/19 16:36:01    101s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.017, MEM:3023.0M
[07/19 16:36:01    101s] TDRefine: refinePlace mode is spiral
[07/19 16:36:01    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25721.7
[07/19 16:36:01    101s] OPERPROF: Starting RefinePlace at level 1, MEM:3023.0M
[07/19 16:36:01    101s] *** Starting refinePlace (0:01:42 mem=3023.0M) ***
[07/19 16:36:01    101s] Total net bbox length = 1.660e+03 (7.896e+02 8.702e+02) (ext = 7.134e+02)
[07/19 16:36:01    101s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:36:01    101s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3023.0M
[07/19 16:36:01    101s] Starting refinePlace ...
[07/19 16:36:01    101s] One DDP V2 for no tweak run.
[07/19 16:36:01    101s] 
[07/19 16:36:01    101s] Running Spiral MT with 16 threads  fetchWidth=8 
[07/19 16:36:01    101s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 16:36:01    101s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3023.0MB) @(0:01:42 - 0:01:42).
[07/19 16:36:01    101s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:36:01    101s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3023.0MB
[07/19 16:36:01    101s] Statistics of distance of Instance movement in refine placement:
[07/19 16:36:01    101s]   maximum (X+Y) =         0.00 um
[07/19 16:36:01    101s]   mean    (X+Y) =         0.00 um
[07/19 16:36:01    101s] Summary Report:
[07/19 16:36:01    101s] Instances move: 0 (out of 84 movable)
[07/19 16:36:01    101s] Instances flipped: 0
[07/19 16:36:01    101s] Mean displacement: 0.00 um
[07/19 16:36:01    101s] Max displacement: 0.00 um 
[07/19 16:36:01    101s] Total instances moved : 0
[07/19 16:36:01    101s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.007, MEM:3023.0M
[07/19 16:36:01    101s] Total net bbox length = 1.660e+03 (7.896e+02 8.702e+02) (ext = 7.134e+02)
[07/19 16:36:01    101s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3023.0MB
[07/19 16:36:01    101s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3023.0MB) @(0:01:42 - 0:01:42).
[07/19 16:36:01    101s] *** Finished refinePlace (0:01:42 mem=3023.0M) ***
[07/19 16:36:01    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25721.7
[07/19 16:36:01    101s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.011, MEM:3023.0M
[07/19 16:36:01    101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3023.0M
[07/19 16:36:01    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:3023.0M
[07/19 16:36:01    101s] *** maximum move = 0.00 um ***
[07/19 16:36:01    101s] *** Finished re-routing un-routed nets (3023.0M) ***
[07/19 16:36:01    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:3023.0M
[07/19 16:36:01    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3023.0M
[07/19 16:36:01    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:3023.0M
[07/19 16:36:01    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:3023.0M
[07/19 16:36:01    101s] 
[07/19 16:36:01    101s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3023.0M) ***
[07/19 16:36:01    101s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 16:36:01    101s]   Timing Snapshot: (TGT)
[07/19 16:36:01    101s]      Weighted WNS: 0.000
[07/19 16:36:01    101s]       All  PG WNS: 0.000
[07/19 16:36:01    101s]       High PG WNS: 0.000
[07/19 16:36:01    101s]       All  PG TNS: 0.000
[07/19 16:36:01    101s]       High PG TNS: 0.000
[07/19 16:36:01    101s]       Low  PG TNS: 0.000
[07/19 16:36:01    101s]    Category Slack: { [L, 9.281] [H, 18.693] }
[07/19 16:36:01    101s] 
[07/19 16:36:01    101s] Checking setup slack degradation ...
[07/19 16:36:01    101s] 
[07/19 16:36:01    101s] Recovery Manager:
[07/19 16:36:01    101s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[07/19 16:36:01    101s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[07/19 16:36:01    101s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[07/19 16:36:01    101s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[07/19 16:36:01    101s] 
[07/19 16:36:01    101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2615.0M
[07/19 16:36:01    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2296.0M
[07/19 16:36:01    101s] TotalInstCnt at PhyDesignMc Destruction: 87
[07/19 16:36:01    101s] OptDebug: End of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.281|0.000|
|Reg2Reg                         |18.693|0.000|
|HEPG                            |18.693|0.000|
|All Paths                       | 9.281|0.000|
+--------------------------------+------+-----+

[07/19 16:36:01    101s] End: Leakage Power Optimization (cpu=0:00:02, real=0:00:02, mem=2296.04M, totSessionCpu=0:01:42).
[07/19 16:36:01    101s] **optDesign ... cpu = 0:00:35, real = 0:00:33, mem = 2134.7M, totSessionCpu=0:01:42 **
[07/19 16:36:01    101s] #optDebug: fT-D <X 1 0 0 0>
[07/19 16:36:01    102s] 
[07/19 16:36:01    102s] Active setup views:
[07/19 16:36:01    102s]  analysis_default
[07/19 16:36:01    102s]   Dominating endpoints: 0
[07/19 16:36:01    102s]   Dominating TNS: -0.000
[07/19 16:36:01    102s] 
[07/19 16:36:01    102s] Extraction called for design 'sar_adc_controller' of instances=130 and nets=102 using extraction engine 'preRoute' .
[07/19 16:36:01    102s] PreRoute RC Extraction called for design sar_adc_controller.
[07/19 16:36:01    102s] RC Extraction called in multi-corner(1) mode.
[07/19 16:36:01    102s] RCMode: PreRoute
[07/19 16:36:01    102s]       RC Corner Indexes            0   
[07/19 16:36:01    102s] Capacitance Scaling Factor   : 1.00000 
[07/19 16:36:01    102s] Resistance Scaling Factor    : 1.00000 
[07/19 16:36:01    102s] Clock Cap. Scaling Factor    : 1.00000 
[07/19 16:36:01    102s] Clock Res. Scaling Factor    : 1.00000 
[07/19 16:36:01    102s] Shrink Factor                : 1.00000
[07/19 16:36:01    102s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 16:36:01    102s] Using capacitance table file ...
[07/19 16:36:01    102s] RC Grid backup saved.
[07/19 16:36:01    102s] LayerId::1 widthSet size::4
[07/19 16:36:01    102s] LayerId::2 widthSet size::4
[07/19 16:36:01    102s] LayerId::3 widthSet size::5
[07/19 16:36:01    102s] LayerId::4 widthSet size::4
[07/19 16:36:01    102s] LayerId::5 widthSet size::5
[07/19 16:36:01    102s] LayerId::6 widthSet size::2
[07/19 16:36:01    102s] Skipped RC grid update for preRoute extraction.
[07/19 16:36:01    102s] Initializing multi-corner capacitance tables ... 
[07/19 16:36:01    102s] Initializing multi-corner resistance tables ...
[07/19 16:36:01    102s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:36:01    102s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.822600 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[07/19 16:36:01    102s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2212.848M)
[07/19 16:36:01    102s] <optDesign CMD> Restore Using all VT Cells
[07/19 16:36:01    102s] Starting delay calculation for Setup views
[07/19 16:36:02    102s] #################################################################################
[07/19 16:36:02    102s] # Design Stage: PreRoute
[07/19 16:36:02    102s] # Design Name: sar_adc_controller
[07/19 16:36:02    102s] # Design Mode: 130nm
[07/19 16:36:02    102s] # Analysis Mode: MMMC OCV 
[07/19 16:36:02    102s] # Parasitics Mode: No SPEF/RCDB 
[07/19 16:36:02    102s] # Signoff Settings: SI Off 
[07/19 16:36:02    102s] #################################################################################
[07/19 16:36:02    102s] Topological Sorting (REAL = 0:00:00.0, MEM = 2275.9M, InitMEM = 2275.9M)
[07/19 16:36:02    102s] Calculate early delays in OCV mode...
[07/19 16:36:02    102s] Calculate late delays in OCV mode...
[07/19 16:36:02    102s] Start delay calculation (fullDC) (16 T). (MEM=2275.89)
[07/19 16:36:02    102s] End AAE Lib Interpolated Model. (MEM=2295.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:36:02    102s] Total number of fetched objects 93
[07/19 16:36:02    102s] Total number of fetched objects 93
[07/19 16:36:02    103s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:36:02    103s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:36:02    103s] End delay calculation. (MEM=2938.22 CPU=0:00:00.3 REAL=0:00:00.0)
[07/19 16:36:02    103s] End delay calculation (fullDC). (MEM=2938.22 CPU=0:00:00.4 REAL=0:00:00.0)
[07/19 16:36:02    103s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 2938.2M) ***
[07/19 16:36:02    103s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:43 mem=2906.2M)
[07/19 16:36:02    103s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Import and model ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Create place DB ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Import place data ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Read instances and placement ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Read nets ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Create route DB ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       == Non-default Options ==
[07/19 16:36:02    103s] (I)       Build term to term wires                           : false
[07/19 16:36:02    103s] (I)       Maximum routing layer                              : 6
[07/19 16:36:02    103s] (I)       Number of threads                                  : 16
[07/19 16:36:02    103s] (I)       Method to set GCell size                           : row
[07/19 16:36:02    103s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:36:02    103s] (I)       Started Import route data (16T) ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Use row-based GCell size
[07/19 16:36:02    103s] (I)       Use row-based GCell align
[07/19 16:36:02    103s] (I)       GCell unit size   : 2720
[07/19 16:36:02    103s] (I)       GCell multiplier  : 1
[07/19 16:36:02    103s] (I)       GCell row height  : 2720
[07/19 16:36:02    103s] (I)       Actual row height : 2720
[07/19 16:36:02    103s] (I)       GCell align ref   : 28980 28560
[07/19 16:36:02    103s] [NR-eGR] Track table information for default rule: 
[07/19 16:36:02    103s] [NR-eGR] li1 has no routable track
[07/19 16:36:02    103s] [NR-eGR] met1 has single uniform track structure
[07/19 16:36:02    103s] [NR-eGR] met2 has single uniform track structure
[07/19 16:36:02    103s] [NR-eGR] met3 has single uniform track structure
[07/19 16:36:02    103s] [NR-eGR] met4 has single uniform track structure
[07/19 16:36:02    103s] [NR-eGR] met5 has single uniform track structure
[07/19 16:36:02    103s] (I)       ===========================================================================
[07/19 16:36:02    103s] (I)       == Report All Rule Vias ==
[07/19 16:36:02    103s] (I)       ===========================================================================
[07/19 16:36:02    103s] (I)        Via Rule : (Default)
[07/19 16:36:02    103s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:36:02    103s] (I)       ---------------------------------------------------------------------------
[07/19 16:36:02    103s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[07/19 16:36:02    103s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:36:02    103s] (I)        3   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[07/19 16:36:02    103s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[07/19 16:36:02    103s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[07/19 16:36:02    103s] (I)       ===========================================================================
[07/19 16:36:02    103s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Read routing blockages ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Read instance blockages ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Read PG blockages ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] [NR-eGR] Read 181 PG shapes
[07/19 16:36:02    103s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Read boundary cut boxes ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:36:02    103s] [NR-eGR] #Instance Blockages : 555
[07/19 16:36:02    103s] [NR-eGR] #PG Blockages       : 181
[07/19 16:36:02    103s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:36:02    103s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:36:02    103s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Read blackboxes ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:36:02    103s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Read prerouted ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 85
[07/19 16:36:02    103s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Read unlegalized nets ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Read nets ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] [NR-eGR] Read numTotalNets=91  numIgnoredNets=4
[07/19 16:36:02    103s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Set up via pillars ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       early_global_route_priority property id does not exist.
[07/19 16:36:02    103s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Model blockages into capacity
[07/19 16:36:02    103s] (I)       Read Num Blocks=736  Num Prerouted Wires=85  Num CS=0
[07/19 16:36:02    103s] (I)       Started Initialize 3D capacity ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Layer 1 (H) : #blockages 589 : #preroutes 46
[07/19 16:36:02    103s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 26
[07/19 16:36:02    103s] (I)       Layer 3 (H) : #blockages 34 : #preroutes 12
[07/19 16:36:02    103s] (I)       Layer 4 (V) : #blockages 47 : #preroutes 1
[07/19 16:36:02    103s] (I)       Layer 5 (H) : #blockages 32 : #preroutes 0
[07/19 16:36:02    103s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       -- layer congestion ratio --
[07/19 16:36:02    103s] (I)       Layer 1 : 0.100000
[07/19 16:36:02    103s] (I)       Layer 2 : 0.700000
[07/19 16:36:02    103s] (I)       Layer 3 : 0.700000
[07/19 16:36:02    103s] (I)       Layer 4 : 0.700000
[07/19 16:36:02    103s] (I)       Layer 5 : 0.700000
[07/19 16:36:02    103s] (I)       Layer 6 : 0.700000
[07/19 16:36:02    103s] (I)       ----------------------------
[07/19 16:36:02    103s] (I)       Number of ignored nets                =      4
[07/19 16:36:02    103s] (I)       Number of connected nets              =      0
[07/19 16:36:02    103s] (I)       Number of fixed nets                  =      4.  Ignored: Yes
[07/19 16:36:02    103s] (I)       Number of clock nets                  =      4.  Ignored: No
[07/19 16:36:02    103s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:36:02    103s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:36:02    103s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:36:02    103s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:36:02    103s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:36:02    103s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:36:02    103s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:36:02    103s] (I)       Finished Import route data (16T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Read aux data ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Others data preparation ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Create route kernel ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Ndr track 0 does not exist
[07/19 16:36:02    103s] (I)       Ndr track 0 does not exist
[07/19 16:36:02    103s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:36:02    103s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:36:02    103s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:36:02    103s] (I)       Site width          :   460  (dbu)
[07/19 16:36:02    103s] (I)       Row height          :  2720  (dbu)
[07/19 16:36:02    103s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:36:02    103s] (I)       GCell width         :  2720  (dbu)
[07/19 16:36:02    103s] (I)       GCell height        :  2720  (dbu)
[07/19 16:36:02    103s] (I)       Grid                :    29    37     6
[07/19 16:36:02    103s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:36:02    103s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:36:02    103s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:36:02    103s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:36:02    103s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:36:02    103s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:36:02    103s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:36:02    103s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:36:02    103s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:36:02    103s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:36:02    103s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:36:02    103s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:36:02    103s] (I)       --------------------------------------------------------
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] [NR-eGR] ============ Routing rule table ============
[07/19 16:36:02    103s] [NR-eGR] Rule id: 0  Nets: 0 
[07/19 16:36:02    103s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[07/19 16:36:02    103s] (I)       Pitch:  L1=680  L2=680  L3=920  L4=1200  L5=1200  L6=6400
[07/19 16:36:02    103s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[07/19 16:36:02    103s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:36:02    103s] [NR-eGR] Rule id: 1  Nets: 87 
[07/19 16:36:02    103s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:36:02    103s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:36:02    103s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:36:02    103s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:36:02    103s] [NR-eGR] ========================================
[07/19 16:36:02    103s] [NR-eGR] 
[07/19 16:36:02    103s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:36:02    103s] (I)       blocked tracks on layer2 : = 485 / 8584 (5.65%)
[07/19 16:36:02    103s] (I)       blocked tracks on layer3 : = 200 / 6475 (3.09%)
[07/19 16:36:02    103s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:36:02    103s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:36:02    103s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:36:02    103s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Reset routing kernel
[07/19 16:36:02    103s] (I)       Started Global Routing ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Initialization ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       totalPins=236  totalGlobalPin=221 (93.64%)
[07/19 16:36:02    103s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Net group 1 ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Started Generate topology (16T) ( Curr Mem: 2906.21 MB )
[07/19 16:36:02    103s] (I)       Finished Generate topology (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       total 2D Cap : 21388 = (12969 H, 8419 V)
[07/19 16:36:02    103s] [NR-eGR] Layer group 1: route 87 net(s) in layer range [2, 6]
[07/19 16:36:02    103s] (I)       
[07/19 16:36:02    103s] (I)       ============  Phase 1a Route ============
[07/19 16:36:02    103s] (I)       Started Phase 1a ( Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Started Pattern routing (16T) ( Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Usage: 571 = (279 H, 292 V) = (2.15% H, 3.47% V) = (7.589e+02um H, 7.942e+02um V)
[07/19 16:36:02    103s] (I)       Started Add via demand to 2D ( Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       
[07/19 16:36:02    103s] (I)       ============  Phase 1b Route ============
[07/19 16:36:02    103s] (I)       Started Phase 1b ( Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Usage: 571 = (279 H, 292 V) = (2.15% H, 3.47% V) = (7.589e+02um H, 7.942e+02um V)
[07/19 16:36:02    103s] (I)       Overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 1.553120e+03um
[07/19 16:36:02    103s] (I)       Congestion metric : 0.10%H 0.00%V, 0.10%HV
[07/19 16:36:02    103s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/19 16:36:02    103s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       
[07/19 16:36:02    103s] (I)       ============  Phase 1c Route ============
[07/19 16:36:02    103s] (I)       Started Phase 1c ( Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Usage: 571 = (279 H, 292 V) = (2.15% H, 3.47% V) = (7.589e+02um H, 7.942e+02um V)
[07/19 16:36:02    103s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       
[07/19 16:36:02    103s] (I)       ============  Phase 1d Route ============
[07/19 16:36:02    103s] (I)       Started Phase 1d ( Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Usage: 571 = (279 H, 292 V) = (2.15% H, 3.47% V) = (7.589e+02um H, 7.942e+02um V)
[07/19 16:36:02    103s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       
[07/19 16:36:02    103s] (I)       ============  Phase 1e Route ============
[07/19 16:36:02    103s] (I)       Started Phase 1e ( Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Started Route legalization ( Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Usage: 571 = (279 H, 292 V) = (2.15% H, 3.47% V) = (7.589e+02um H, 7.942e+02um V)
[07/19 16:36:02    103s] [NR-eGR] Early Global Route overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 1.553120e+03um
[07/19 16:36:02    103s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       
[07/19 16:36:02    103s] (I)       ============  Phase 1l Route ============
[07/19 16:36:02    103s] (I)       Started Phase 1l ( Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Started Layer assignment (16T) ( Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Finished Layer assignment (16T) ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Started Clean cong LA ( Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/19 16:36:02    103s] (I)       Layer  2:       7813       395         2           0        8288    ( 0.00%) 
[07/19 16:36:02    103s] (I)       Layer  3:       6238       414         1           0        6173    ( 0.00%) 
[07/19 16:36:02    103s] (I)       Layer  4:       4529       132         2           0        4619    ( 0.00%) 
[07/19 16:36:02    103s] (I)       Layer  5:       1940        24         0        1419        2696    (34.48%) 
[07/19 16:36:02    103s] (I)       Layer  6:        176         0         0         636         133    (82.70%) 
[07/19 16:36:02    103s] (I)       Total:         20696       965         5        2055       21909    ( 8.58%) 
[07/19 16:36:02    103s] (I)       
[07/19 16:36:02    103s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:36:02    103s] [NR-eGR]                        OverCon            
[07/19 16:36:02    103s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:36:02    103s] [NR-eGR]       Layer                (2)    OverCon 
[07/19 16:36:02    103s] [NR-eGR] ----------------------------------------------
[07/19 16:36:02    103s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:36:02    103s] [NR-eGR]    met1  (2)         2( 0.19%)   ( 0.19%) 
[07/19 16:36:02    103s] [NR-eGR]    met2  (3)         1( 0.10%)   ( 0.10%) 
[07/19 16:36:02    103s] [NR-eGR]    met3  (4)         1( 0.10%)   ( 0.10%) 
[07/19 16:36:02    103s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[07/19 16:36:02    103s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:36:02    103s] [NR-eGR] ----------------------------------------------
[07/19 16:36:02    103s] [NR-eGR] Total                4( 0.10%)   ( 0.10%) 
[07/19 16:36:02    103s] [NR-eGR] 
[07/19 16:36:02    103s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.06 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Started Export 3D cong map ( Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       total 2D Cap : 21439 = (12998 H, 8441 V)
[07/19 16:36:02    103s] (I)       Started Export 2D cong map ( Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/19 16:36:02    103s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 16:36:02    103s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.08 sec, Curr Mem: 2938.28 MB )
[07/19 16:36:02    103s] OPERPROF: Starting HotSpotCal at level 1, MEM:2938.3M
[07/19 16:36:02    103s] [hotspot] +------------+---------------+---------------+
[07/19 16:36:02    103s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 16:36:02    103s] [hotspot] +------------+---------------+---------------+
[07/19 16:36:02    103s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 16:36:02    103s] [hotspot] +------------+---------------+---------------+
[07/19 16:36:02    103s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 16:36:02    103s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 16:36:02    103s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.016, MEM:2938.2M
[07/19 16:36:02    103s] Reported timing to dir reports
[07/19 16:36:02    103s] **optDesign ... cpu = 0:00:37, real = 0:00:34, mem = 2169.4M, totSessionCpu=0:01:43 **
[07/19 16:36:02    103s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2332.2M
[07/19 16:36:02    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2332.2M
[07/19 16:36:02    103s] Using report_power -leakage to report leakage power.
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] Begin Power Analysis
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s]              0V	    VSSE
[07/19 16:36:02    103s]              0V	    VSSPST
[07/19 16:36:02    103s]              0V	    VPW
[07/19 16:36:02    103s]              0V	    VSS
[07/19 16:36:02    103s]              0V	    VDDPE
[07/19 16:36:02    103s]              0V	    VDDCE
[07/19 16:36:02    103s]              0V	    POC
[07/19 16:36:02    103s]              0V	    VDDPST
[07/19 16:36:02    103s]              0V	    VNW
[07/19 16:36:02    103s]            1.8V	    VDD
[07/19 16:36:02    103s] Begin Processing Timing Library for Power Calculation
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] Begin Processing Timing Library for Power Calculation
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] Begin Processing Power Net/Grid for Power Calculation
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2169.44MB/3508.96MB/2228.24MB)
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] Begin Processing Timing Window Data for Power Calculation
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2169.44MB/3508.96MB/2228.24MB)
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] Begin Processing User Attributes
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2169.44MB/3508.96MB/2228.24MB)
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] Begin Processing Signal Activity
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2169.44MB/3508.96MB/2228.24MB)
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] Begin Power Computation
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s]       ----------------------------------------------------------
[07/19 16:36:02    103s]       # of cell(s) missing both power/leakage table: 0
[07/19 16:36:02    103s]       # of cell(s) missing power table: 1
[07/19 16:36:02    103s]       # of cell(s) missing leakage table: 0
[07/19 16:36:02    103s]       # of MSMV cell(s) missing power_level: 0
[07/19 16:36:02    103s]       ----------------------------------------------------------
[07/19 16:36:02    103s] CellName                                  Missing Table(s)
[07/19 16:36:02    103s] sky130_fd_sc_hd__conb_1                   internal power, 
[07/19 16:36:02    103s] 
[07/19 16:36:02    103s] 
[07/19 16:36:03    104s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2758.34MB/4086.97MB/2758.34MB)
[07/19 16:36:03    104s] 
[07/19 16:36:03    104s] Begin Processing User Attributes
[07/19 16:36:03    104s] 
[07/19 16:36:03    104s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2758.34MB/4086.97MB/2758.34MB)
[07/19 16:36:03    104s] 
[07/19 16:36:03    104s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2758.34MB/4086.97MB/2758.34MB)
[07/19 16:36:03    104s] 
[07/19 16:36:03    104s] *



[07/19 16:36:03    104s] Total Power
[07/19 16:36:03    104s] -----------------------------------------------------------------------------------------
[07/19 16:36:03    104s] Total Leakage Power:         0.00000031
[07/19 16:36:03    104s] -----------------------------------------------------------------------------------------
[07/19 16:36:03    104s] Processing average sequential pin duty cycle 
[07/19 16:36:03    104s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.281  |  0.000  |   N/A   |  9.281  | 18.944  | 19.203  | 18.693  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:35, mem = 2753.8M, totSessionCpu=0:01:44 **
[07/19 16:36:03    104s] *** Finished optDesign ***
[07/19 16:36:03    104s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:36:03    104s] UM:*                                       0.000 ns          9.281 ns  final
[07/19 16:36:03    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2918.2M
[07/19 16:36:03    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:2918.2M
[07/19 16:36:03    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2918.2M
[07/19 16:36:03    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2918.2M
[07/19 16:36:03    104s] ------------------------------------------------------------
[07/19 16:36:03    104s] 	Current design flip-flop statistics
[07/19 16:36:03    104s] 
[07/19 16:36:03    104s] Single-Bit FF Count  :           20
[07/19 16:36:03    104s] Multi-Bit FF Count   :            0
[07/19 16:36:03    104s] Total Bit Count      :           20
[07/19 16:36:03    104s] Total FF Count       :           20
[07/19 16:36:03    104s] Bits Per Flop        :        1.000
[07/19 16:36:03    104s] ------------------------------------------------------------
[07/19 16:36:03    104s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:36:03    104s] UM:          37.84             35                                      opt_design_postcts
[07/19 16:36:03    104s] 
[07/19 16:36:03    104s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:42.8 real=0:00:39.6)
[07/19 16:36:03    104s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:06.0 real=0:00:05.8)
[07/19 16:36:03    104s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.7 real=0:00:04.6)
[07/19 16:36:03    104s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:06.2 real=0:00:06.0)
[07/19 16:36:03    104s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:02.4 real=0:00:02.3)
[07/19 16:36:03    104s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.8 real=0:00:02.7)
[07/19 16:36:03    104s] Info: pop threads available for lower-level modules during optimization.
[07/19 16:36:03    104s] Deleting Lib Analyzer.
[07/19 16:36:03    104s] Info: Destroy the CCOpt slew target map.
[07/19 16:36:03    104s] clean pInstBBox. size 0
[07/19 16:36:03    104s] 
[07/19 16:36:03    104s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:36:03    104s] 
[07/19 16:36:03    104s] TimeStamp Deleting Cell Server End ...
[07/19 16:36:03    104s] Set place::cacheFPlanSiteMark to 0
[07/19 16:36:03    104s] All LLGs are deleted
[07/19 16:36:03    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2918.2M
[07/19 16:36:03    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2918.2M
[07/19 16:36:03    104s] (ccopt_design): dumping clock statistics to metric
[07/19 16:36:03    104s] Clock tree timing engine global stage delay update for delay_default:both.early...
[07/19 16:36:03    104s] End AAE Lib Interpolated Model. (MEM=2918.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:36:03    104s] Clock tree timing engine global stage delay update for delay_default:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:36:03    104s] Clock tree timing engine global stage delay update for delay_default:both.late...
[07/19 16:36:03    104s] Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 16:36:04    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2992.0M
[07/19 16:36:04    104s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2992.0M
[07/19 16:36:04    104s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2992.0M
[07/19 16:36:04    104s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.017, MEM:2996.0M
[07/19 16:36:04    104s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2996.0M
[07/19 16:36:04    104s] Process 78 wires and vias for routing blockage analysis
[07/19 16:36:04    104s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.012, MEM:2996.0M
[07/19 16:36:04    104s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.043, MEM:2996.0M
[07/19 16:36:04    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.044, MEM:2996.0M
[07/19 16:36:04    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2996.0M
[07/19 16:36:04    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2996.0M
[07/19 16:36:04    104s] ------------------------------------------------------------
[07/19 16:36:04    104s] 	Current design flip-flop statistics
[07/19 16:36:04    104s] 
[07/19 16:36:04    104s] Single-Bit FF Count  :           20
[07/19 16:36:04    104s] Multi-Bit FF Count   :            0
[07/19 16:36:04    104s] Total Bit Count      :           20
[07/19 16:36:04    104s] Total FF Count       :           20
[07/19 16:36:04    104s] Bits Per Flop        :        1.000
[07/19 16:36:04    104s] ------------------------------------------------------------
[07/19 16:36:04    105s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:36:04    105s] UM:          56.59             51                                      ccopt_design
[07/19 16:36:04    105s] 
[07/19 16:36:04    105s] *** Summary of all messages that are not suppressed in this session:
[07/19 16:36:04    105s] Severity  ID               Count  Summary                                  
[07/19 16:36:04    105s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/19 16:36:04    105s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[07/19 16:36:04    105s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[07/19 16:36:04    105s] WARNING   IMPPSP-1003         17  Found use of '%s'. This will continue to...
[07/19 16:36:04    105s] *** Message Summary: 20 warning(s), 0 error(s)
[07/19 16:36:04    105s] 
[07/19 16:36:04    105s] *** ccopt_design #1 [finish] : cpu/real = 0:00:57.4/0:00:51.4 (1.1), totSession cpu/real = 0:01:45.4/0:01:51.1 (0.9), mem = 2996.0M
[07/19 16:36:04    105s] 
[07/19 16:36:04    105s] =============================================================================================
[07/19 16:36:04    105s]  Final TAT Report for ccopt_design #1                                           20.13-s083_1
[07/19 16:36:04    105s] =============================================================================================
[07/19 16:36:04    105s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:36:04    105s] ---------------------------------------------------------------------------------------------
[07/19 16:36:04    105s] [ InitOpt                ]      1   0:00:03.8  (   7.4 % )     0:00:04.6 /  0:00:05.2    1.2
[07/19 16:36:04    105s] [ WnsOpt                 ]      1   0:00:06.0  (  11.6 % )     0:00:06.0 /  0:00:06.2    1.0
[07/19 16:36:04    105s] [ GlobalOpt              ]      1   0:00:05.8  (  11.3 % )     0:00:05.8 /  0:00:06.0    1.0
[07/19 16:36:04    105s] [ DrvOpt                 ]      2   0:00:05.3  (  10.3 % )     0:00:05.3 /  0:00:05.4    1.0
[07/19 16:36:04    105s] [ AreaOpt                ]      1   0:00:04.4  (   8.6 % )     0:00:04.5 /  0:00:04.6    1.0
[07/19 16:36:04    105s] [ PowerOpt               ]      2   0:00:04.0  (   7.8 % )     0:00:04.0 /  0:00:04.1    1.0
[07/19 16:36:04    105s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[07/19 16:36:04    105s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[07/19 16:36:04    105s] [ IncrReplace            ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.4
[07/19 16:36:04    105s] [ RefinePlace            ]      3   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.1
[07/19 16:36:04    105s] [ EarlyGlobalRoute       ]      7   0:00:00.8  (   1.5 % )     0:00:00.8 /  0:00:01.0    1.4
[07/19 16:36:04    105s] [ ExtractRC              ]      5   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[07/19 16:36:04    105s] [ TimingUpdate           ]      6   0:00:00.2  (   0.3 % )     0:00:01.3 /  0:00:02.3    1.8
[07/19 16:36:04    105s] [ FullDelayCalc          ]      4   0:00:01.6  (   3.2 % )     0:00:01.6 /  0:00:02.7    1.6
[07/19 16:36:04    105s] [ OptSummaryReport       ]      4   0:00:00.2  (   0.4 % )     0:00:01.9 /  0:00:02.4    1.3
[07/19 16:36:04    105s] [ TimingReport           ]      4   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.3
[07/19 16:36:04    105s] [ DrvReport              ]      4   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[07/19 16:36:04    105s] [ PowerReport            ]      2   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[07/19 16:36:04    105s] [ GenerateReports        ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.1    0.5
[07/19 16:36:04    105s] [ PropagateActivity      ]      1   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.7    1.6
[07/19 16:36:04    105s] [ SlackTraversorInit     ]     20   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.0
[07/19 16:36:04    105s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:36:04    105s] [ PlacerInterfaceInit    ]      4   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.1
[07/19 16:36:04    105s] [ SteinerInterfaceInit   ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.3    1.0
[07/19 16:36:04    105s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:36:04    105s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:36:04    105s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:36:04    105s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[07/19 16:36:04    105s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:36:04    105s] [ DetailRoute            ]      1   0:00:00.7  (   1.3 % )     0:00:00.7 /  0:00:00.6    1.0
[07/19 16:36:04    105s] [ MISC                   ]          0:00:16.0  (  31.2 % )     0:00:16.0 /  0:00:19.2    1.2
[07/19 16:36:04    105s] ---------------------------------------------------------------------------------------------
[07/19 16:36:04    105s]  ccopt_design #1 TOTAL              0:00:51.4  ( 100.0 % )     0:00:51.4 /  0:00:57.4    1.1
[07/19 16:36:04    105s] ---------------------------------------------------------------------------------------------
[07/19 16:36:04    105s] 
[07/19 16:36:04    105s] #% End ccopt_design (date=07/19 16:36:04, total cpu=0:00:57.4, real=0:00:51.0, peak res=2776.4M, current mem=2687.5M)
[07/19 16:36:04    105s] # puts "<FF> Plugin -> post_cts_tcl"
# um::pop_snapshot_stack
<CMD> um::pop_snapshot_stack
[07/19 16:36:04    105s] # create_snapshot -name cts -categories design
All LLGs are deleted
[07/19 16:36:04    105s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2869.0M
[07/19 16:36:04    105s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2869.0M
[07/19 16:36:04    105s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2869.0M
[07/19 16:36:04    105s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2869.0M
[07/19 16:36:04    105s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2869.0M
[07/19 16:36:04    105s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.013, MEM:2869.0M
[07/19 16:36:04    105s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2869.0M
[07/19 16:36:04    105s] Process 78 wires and vias for routing blockage analysis
[07/19 16:36:04    105s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.012, MEM:2869.0M
[07/19 16:36:04    105s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.039, MEM:2869.0M
[07/19 16:36:04    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.039, MEM:2869.0M
[07/19 16:36:04    105s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2869.0M
[07/19 16:36:04    105s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2869.0M
[07/19 16:36:04    105s] <CMD> reportMultiBitFFs -statistics
[07/19 16:36:04    105s] ------------------------------------------------------------
[07/19 16:36:04    105s] 	Current design flip-flop statistics
[07/19 16:36:04    105s] 
[07/19 16:36:04    105s] Single-Bit FF Count  :           20
[07/19 16:36:04    105s] Multi-Bit FF Count   :            0
[07/19 16:36:04    105s] Total Bit Count      :           20
[07/19 16:36:04    105s] Total FF Count       :           20
[07/19 16:36:04    105s] Bits Per Flop        :        1.000
[07/19 16:36:04    105s] ------------------------------------------------------------
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid bb5da3ab-4bbe-484d-9de6-d432484f7fe6 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8afe0762-634e-451d-8781-6318db0192c0 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 79349417-8e8a-4695-9c64-e3230652d970 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1ab9b2e6-52e4-44e1-9d9b-6925ce969933 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1c1b0318-7d6d-4b7a-a38b-0c03f982e5c8 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 1951b615-6760-45e2-9427-4213adcd96fb clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid e0bb7c0c-6972-4ce6-a89f-bccc4e485523 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 29d2e1ff-08f0-47cf-be29-430ce2c25d7e clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 87f860d7-e063-493d-adc5-ba893c1ec208 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 7f2b4d95-4814-411a-bde8-15b2fed9b098 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid af569083-a9c4-4f0a-9eba-f34ab4b7c66a clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 96a9b93f-f86f-4bd3-8ad6-f5354bf02622 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid b90b75d5-f4d0-4644-8209-ede948709e06 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 928bec96-7efb-4f19-bdfc-07aef225b118 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 3d5f365e-92cd-4f55-a090-47ed8131b3b7 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 5436220f-5007-4f4f-8249-21de76b9fe6a clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 0c149658-5ac6-4ed3-a0b4-d30887942708 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid dd33140e-c7c1-4afe-937c-b0137285b8fe clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 86e203b6-cb7b-42ae-8062-1a5e387cc60b clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 03d729b7-8540-4ac8-b8a5-712b25c7f8ad clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 8c433f27-6d0c-4157-844d-d54671487085 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 65e830db-0ffd-4bf8-9c4a-399264c555aa clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 75c7ae19-d914-4609-a22d-4bd5f02ea97c clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eccb2cae-e265-4e87-b15f-33d13b557b76 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid a6aa51b7-7f70-41f0-a9e4-9035148de4ae clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid eb925fbd-38ea-47c5-9498-5fe0d1a1dde1 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.PostConditioning.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.Routing.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.Implementation.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.eGRPC.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.Construction.area.total
[07/19 16:36:04    105s] <CMD> get_metric -raw -id current -uuid 2c901300-87c0-4c3a-81fb-0f59c881caf4 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4100ccea-ea19-4e5c-9770-a97ba7f6b789 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 53839e42-336b-4f1c-a2e3-c721f7b0b93e clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 60fae977-cba1-4175-b131-856779355f03 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23213c9b-c097-41e1-b5d1-065aebb5d959 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 23858737-b9ae-46ab-88fc-f47295ecfbec clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0d4f1dab-5972-4b02-a69c-5045c7cfb8f0 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 148a092f-136e-4a4d-87c3-a863a8f422e6 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 502e1dad-499e-492a-9e56-ab71ceb27ff4 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8248e05f-c02f-4c4e-9d93-ae5687ae84ef clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 75684628-54d9-43f0-80f8-b031ee0deeed clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c66886da-a768-4d9c-b49e-0a9306617185 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid f23cd6de-2366-40fe-a73b-aef84cf7b75b clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 46b1ae6d-ac14-45dd-816e-8dbe0e51f096 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid c1093d44-5664-4f6e-8dab-bfd613931d2f clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 199739a3-e12d-479e-9bce-15bc353b770f clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 4bb581f1-dc56-459e-8a4d-b90259fc67e6 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb7c5f2a-f1c3-4543-bc8b-99dc79714221 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 329b7b7d-2ce9-43af-b701-eda600564308 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 0e1ff49d-4cf4-4306-ba34-4d14133fa956 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid cebb3959-f027-4d4c-985e-4a698e98e38c clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 626a52b9-1657-43bd-bbcc-a5bbcf85be29 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 260c7d63-3a35-4923-b0db-62c4e5d5ca4f clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8e2b69eb-a4b9-408b-942b-271418293c1b clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid aad355a3-096b-459d-893b-cfe7b8d96107 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 8c455ccb-918e-4784-bd21-3747061e29b0 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid a3b31aed-9620-4d05-8832-128d20f29b9b clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2bb2b986-54b5-4355-b0fc-249c0c863fcd clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid fb660382-27a5-4929-aab6-3cf7d118c68d clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid b090e30c-30f2-4b7c-b5c4-6efa4ed1200e clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 7865e3f4-2164-4e73-973b-30273a2f6985 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid 2d5e1618-fab2-4551-bfad-608c6dc82f7a clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid e539cb10-b3de-4eb1-b699-a5d965f7b494 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.PostConditioning.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.Routing.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.Implementation.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.eGRPC.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.Construction.area.total
[07/19 16:36:05    105s] <CMD> get_metric -raw -id current -uuid ef10a917-9945-4ff7-8d63-58a7ec7ae0f9 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b8cacb4f-b63b-4c19-aff3-5a5be090954a clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 514fcfc7-d732-4434-a9a7-dd8277d78649 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 701d0210-29fd-4ee6-b9fb-b7366d109d65 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid f0d93d36-5bb9-4eab-8a87-3159eaf61807 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid dbdeddaa-7dc4-4ba2-b650-be0ce67c0aed clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 230e1495-830b-4b93-9573-dc5ce75826d1 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid a5edd489-8c60-4e18-b4b2-b0a7b30a34de clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8a51aa10-239c-4f77-901f-ba56435845bc clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 4f222cba-9816-4164-b5d5-cffd638eec0e clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 9ce947c6-d5f0-46a3-bcda-222cb0b5ed21 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid d68986b8-737e-4319-bbef-87ccf5966e01 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8f185104-8273-4f5e-97f4-f4da41c94f24 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 584a0ae8-4ae0-4d39-8186-9a03b3d44a31 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 1cca385a-d0b1-4ab7-bfc7-19a6d01932c7 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 8b5964eb-420a-4a2b-8485-4422295d834a clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 11ca800b-f6ba-4a0b-b51c-2717004dbbd4 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid bd521d70-9b96-4565-b8c9-ebf7808e0c46 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 59fcdccd-dff6-47f9-a22f-ae6bc88e634c clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 753a4c87-59af-44f8-bd2d-edeced5a1828 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid da45eab8-bfeb-49fe-ae84-5616d200b43f clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 73873af5-8a63-4646-8af2-d83a9fed123e clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce1e888b-6feb-428d-8707-5895c8a16a0a clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 326d3a0b-77b9-46df-b044-2c27da8f4523 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid ce3491d7-ae45-4ae7-80fa-13ffcd6e70ca clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid b62f01e2-9731-4f26-bc58-264371158c3e clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 5f6009aa-f6df-4898-97ef-e3da72aebfae clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.PostConditioning.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.Routing.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.Implementation.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.eGRPC.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.Construction.area.total
[07/19 16:36:05    106s] <CMD> get_metric -raw -id current -uuid 2342bc86-6a8d-40f5-a1a2-f8de7f75d772 clock.Implementation.area.total
[07/19 16:36:05    106s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:36:05    106s] UM:          61.94             65                                      cts
[07/19 16:36:05    106s] # report_metric -file reports/metrics.html -format html
<CMD> um::get_metric_definition -name *.drc
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name *.drc.layer:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name *.drc.layer:*.type:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name *.drc.type:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name check.drc
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name check.drc.antenna
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name check.place.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.area.buffer
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.area.clkgate
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.area.inverter
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.area.logic
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.area.nonicg
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.area.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.capacitance.gate.top
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.capacitance.sink.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.capacitance.total.leaf
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.capacitance.total.top
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.capacitance.total.trunk
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.capacitance.wire.top
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.length.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.length.count
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.length.max
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.remaining
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.drv.nets.unfixable
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.instances.buffer
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.instances.clkgate
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.instances.inverter
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.instances.logic
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.instances.nonicg
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.instances.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.nets.length.leaf
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.nets.length.top
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.nets.length.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.nets.length.trunk
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.always_on
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.blackbox
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.buffer
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.combinatorial
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.hinst:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.icg
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.inverter
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.io
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.isolation
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.latch
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.level_shifter
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.logical
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.macro
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.physical
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.power_switch
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.register
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.std_cell
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.vth:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.area.vth:*.ratio
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.blockages.place.area
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.blockages.route.area
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.congestion.hotspot.max
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.congestion.hotspot.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.density
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.floorplan.image
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.always_on
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.blackbox
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.buffer
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.combinatorial
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.hinst:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.icg
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.inverter
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.io
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.isolation
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.latch
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.level_shifter
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.logical
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.macro
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.physical
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.power_switch
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.register
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.std_cell
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.vth:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.instances.vth:*.ratio
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.multibit.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.name
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name design.route.drc.image
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.cputime
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.cputime.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.last_child_snapshot
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.log
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.machine
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.machine.cpu.frequency
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.machine.cpu.model
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.machine.cpu.number
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.machine.hostname
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.machine.load
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.machine.memory.free
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.machine.memory.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.machine.os
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.machine.swap.free
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.machine.swap.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.memory
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.memory.resident
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.memory.resident.peak
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.realtime
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.realtime.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.root_config
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.run_directory
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.run_tag
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.step.tcl
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.template.feature_enabled
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.template.type
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.tool_list
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flow.user
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name flowtool.status
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name messages
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name name
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name power
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name power.clock
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name power.hinst:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name power.internal
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name power.internal.hinst:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name power.internal.type:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name power.leakage
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name power.leakage.hinst:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name power.leakage.type:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name power.switching
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name power.switching.hinst:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name power.switching.type:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.drc
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.drc.antenna
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.drc.layer:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.map.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.overflow
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.overflow.horizontal
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.overflow.layer:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.overflow.vertical
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.shielding.*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.via
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.via.layer:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.via.multicut
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.via.multicut.layer:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.via.multicut.percentage
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.via.singlecut
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.via.singlecut.layer:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.via.singlecut.percentage
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.via.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name route.wirelength
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.drv.max_cap.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.drv.max_cap.worst
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.drv.max_length.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.drv.max_length.worst
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.drv.max_tran.total
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.drv.max_tran.worst
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.feps
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.histogram
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.histogram.views
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.tns
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.type
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.wns
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*.clock:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.clock:*
[07/19 16:36:05    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*.clock:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.clock:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*.clock:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.clock:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*.clock:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.clock:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*.clock:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.clock:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.clock:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.feps
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.histogram
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.histogram.views
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.tns
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.type
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.wns
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.si.double_clocking.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.si.double_clocking.frequency_violations.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.si.double_clocking.report_file.analysis_view:*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.si.glitches
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name timing.si.noise
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name transition.*
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name transition.count
[07/19 16:36:06    106s] <CMD> um::get_metric_definition -name transition.max
[07/19 16:36:06    106s] # return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_cts.tcl'.
[07/19 16:36:06    106s] ### End verbose source output for 'scripts/main.tcl'.
[07/19 16:36:06    106s] ### Start verbose source output (echo mode) for 'scripts/reporting.tcl' ...
[07/19 16:36:06    106s] # report_ccopt_clock_trees -filename $vars(rpt_dir)/$vars(step).clock_trees.rpt
<CMD> report_ccopt_clock_trees -filename reports/cts.clock_trees.rpt
[07/19 16:36:06    106s] Clock tree timing engine global stage delay update for delay_default:both.early...
[07/19 16:36:06    106s] End AAE Lib Interpolated Model. (MEM=2868.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:36:06    106s] Clock tree timing engine global stage delay update for delay_default:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 16:36:06    106s] Clock tree timing engine global stage delay update for delay_default:both.late...
[07/19 16:36:06    106s] Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 16:36:06    106s] # report_ccopt_skew_groups -filename $vars(rpt_dir)/$vars(step).skew_groups.rpt
<CMD> report_ccopt_skew_groups -filename reports/cts.skew_groups.rpt
[07/19 16:36:06    106s] Clock tree timing engine global stage delay update for delay_default:both.early...
[07/19 16:36:06    106s] End AAE Lib Interpolated Model. (MEM=2949.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:36:06    106s] Clock tree timing engine global stage delay update for delay_default:both.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 16:36:06    106s] Clock tree timing engine global stage delay update for delay_default:both.late...
[07/19 16:36:06    107s] Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 16:36:06    107s] ### End verbose source output for 'scripts/reporting.tcl'.
[07/19 16:36:06    107s] <CMD> getVersion
[07/19 16:36:06    107s] <CMD> saveDesign checkpoints/design.checkpoint/save.enc -user_path
[07/19 16:36:06    107s] #% Begin save design ... (date=07/19 16:36:06, mem=2693.2M)
[07/19 16:36:06    107s] % Begin Save ccopt configuration ... (date=07/19 16:36:06, mem=2695.2M)
[07/19 16:36:06    107s] % End Save ccopt configuration ... (date=07/19 16:36:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2696.2M, current mem=2696.2M)
[07/19 16:36:06    107s] % Begin Save netlist data ... (date=07/19 16:36:06, mem=2696.2M)
[07/19 16:36:06    107s] Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/sar_adc_controller.v.bin in multi-threaded mode...
[07/19 16:36:07    107s] % End Save netlist data ... (date=07/19 16:36:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=2702.5M, current mem=2702.5M)
[07/19 16:36:07    107s] Saving symbol-table file in separate thread ...
[07/19 16:36:07    107s] Saving congestion map file in separate thread ...
[07/19 16:36:07    107s] Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.congmap.gz ...
[07/19 16:36:07    107s] % Begin Save AAE data ... (date=07/19 16:36:07, mem=2702.8M)
[07/19 16:36:07    107s] Saving AAE Data ...
[07/19 16:36:07    107s] % End Save AAE data ... (date=07/19 16:36:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2702.8M, current mem=2702.8M)
[07/19 16:36:07    107s] Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[07/19 16:36:07    107s] Saving mode setting ...
[07/19 16:36:08    107s] Saving global file ...
[07/19 16:36:09    107s] Saving Drc markers ...
[07/19 16:36:10    107s] ... 34 markers are saved ...
[07/19 16:36:10    107s] ... 0 geometry drc markers are saved ...
[07/19 16:36:10    107s] ... 0 antenna drc markers are saved ...
[07/19 16:36:10    107s] Saving special route data file in separate thread ...
[07/19 16:36:10    107s] Saving PG file in separate thread ...
[07/19 16:36:10    107s] Saving placement file in separate thread ...
[07/19 16:36:10    107s] Saving route file in separate thread ...
[07/19 16:36:10    107s] Saving property file in separate thread ...
[07/19 16:36:10    107s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/19 16:36:10    107s] Save Adaptive View Pruning View Names to Binary file
[07/19 16:36:10    107s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/19 16:36:10    107s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2907.0M) ***
[07/19 16:36:10    107s] Saving PG file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:36:10 2021)
[07/19 16:36:10    107s] Saving property file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.prop
[07/19 16:36:10    107s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2907.0M) ***
[07/19 16:36:12    107s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:02.0 mem=2907.0M) ***
[07/19 16:36:12    107s] TAT_INFO: ::savePGFile REAL = 2 : CPU = 0 : MEM = 0.
[07/19 16:36:12    107s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[07/19 16:36:12    107s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:02.0 mem=2907.0M) ***
[07/19 16:36:12    107s] TAT_INFO: ::saveRoute REAL = 2 : CPU = 0 : MEM = 0.
[07/19 16:36:12    107s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[07/19 16:36:14    107s] #Saving pin access data to file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.apa ...
[07/19 16:36:14    107s] #
[07/19 16:36:14    107s] Saving rc congestion map checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.congmap.gz ...
[07/19 16:36:15    107s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[07/19 16:36:15    107s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[07/19 16:36:16    107s] % Begin Save power constraints data ... (date=07/19 16:36:15, mem=2731.3M)
[07/19 16:36:16    107s] % End Save power constraints data ... (date=07/19 16:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2731.4M, current mem=2731.4M)
[07/19 16:36:18    108s] Generated self-contained design save.enc.dat
[07/19 16:36:18    109s] #% End save design ... (date=07/19 16:36:18, total cpu=0:00:02.0, real=0:00:12.0, peak res=2762.2M, current mem=2729.8M)
[07/19 16:36:18    109s] *** Message Summary: 0 warning(s), 0 error(s)
[07/19 16:36:18    109s] 
[07/19 16:36:19    109s] 
[07/19 16:36:19    109s] *** Memory Usage v#2 (Current mem = 2927.449M, initial mem = 267.605M) ***
[07/19 16:36:19    109s] 
[07/19 16:36:19    109s] *** Summary of all messages that are not suppressed in this session:
[07/19 16:36:19    109s] Severity  ID               Count  Summary                                  
[07/19 16:36:19    109s] WARNING   IMPLF-201            2  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/19 16:36:19    109s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/19 16:36:19    109s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[07/19 16:36:19    109s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[07/19 16:36:19    109s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/19 16:36:19    109s] WARNING   IMPOPT-3602          5  The specified path group name %s is not ...
[07/19 16:36:19    109s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[07/19 16:36:19    109s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/19 16:36:19    109s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[07/19 16:36:19    109s] WARNING   IMPPSP-1003         18  Found use of '%s'. This will continue to...
[07/19 16:36:19    109s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[07/19 16:36:19    109s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[07/19 16:36:19    109s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[07/19 16:36:19    109s] WARNING   TECHLIB-302         24  No function defined for cell '%s'. The c...
[07/19 16:36:19    109s] *** Message Summary: 60 warning(s), 0 error(s)
[07/19 16:36:19    109s] 
[07/19 16:36:19    109s] --- Ending "Innovus" (totcpu=0:01:49, real=0:02:08, mem=2927.4M) ---
