`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan  6 2021 14:47:51 KST (Jan  6 2021 05:47:51 UTC)

module fix2float_Muxi31i0u1_4_3(ctrl1, out1);
  input ctrl1;
  output [4:0] out1;
  wire ctrl1;
  wire [4:0] out1;
  assign out1[0] = ctrl1;
  assign out1[1] = ctrl1;
  assign out1[2] = ctrl1;
  assign out1[3] = ctrl1;
  assign out1[4] = ctrl1;
endmodule


