{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 15:52:39 2011 " "Info: Processing started: Tue Dec 27 15:52:39 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_Default -c DE2_Default " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Default -c DE2_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/Img_RAM.v " "Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/Img_RAM.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller/VGA_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_OSD_RAM.v " "Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_OSD_RAM.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_PLL.v " "Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_PLL.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/AUDIO_DAC.v " "Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/AUDIO_DAC.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE2_Default.v(471) " "Warning (10268): Verilog HDL information at DE2_Default.v(471): always construct contains both blocking and non-blocking assignments" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE2_Default.v(578) " "Warning (10268): Verilog HDL information at DE2_Default.v(578): always construct contains both blocking and non-blocking assignments" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 578 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_Default.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DE2_Default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_Default " "Info: Found entity 1: DE2_Default" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/I2C_AV_Config.v " "Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/I2C_AV_Config.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/I2C_Controller.v " "Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/I2C_Controller.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/LCD_Controller.v " "Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/LCD_Controller.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/LCD_TEST.v " "Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/LCD_TEST.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/SEG7_LUT.v " "Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/SEG7_LUT.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/SEG7_LUT_8.v " "Warning: Can't analyze file -- file C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/SEG7_LUT_8.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Audio_PLL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_KEYBOARD " "Info: Found entity 1: PS2_KEYBOARD" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isInShape.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file isInShape.v" { { "Info" "ISGN_ENTITY_NAME" "1 isInShape " "Info: Found entity 1: isInShape" {  } { { "isInShape.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/isInShape.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Default " "Info: Elaborating entity \"DE2_Default\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coord DE2_Default.v(395) " "Warning (10036): Verilog HDL or VHDL warning at DE2_Default.v(395): object \"coord\" assigned a value but never read" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Yt DE2_Default.v(425) " "Warning (10036): Verilog HDL or VHDL warning at DE2_Default.v(425): object \"Yt\" assigned a value but never read" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xt DE2_Default.v(425) " "Warning (10036): Verilog HDL or VHDL warning at DE2_Default.v(425): object \"Xt\" assigned a value but never read" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE2_Default.v(426) " "Warning (10230): Verilog HDL assignment warning at DE2_Default.v(426): truncated value with size 32 to match size of target (1)" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE2_Default.v(427) " "Warning (10230): Verilog HDL assignment warning at DE2_Default.v(427): truncated value with size 32 to match size of target (1)" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Type DE2_Default.v(502) " "Warning (10235): Verilog HDL Always Construct warning at DE2_Default.v(502): variable \"Type\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 502 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Flip DE2_Default.v(502) " "Warning (10235): Verilog HDL Always Construct warning at DE2_Default.v(502): variable \"Flip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 502 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Type DE2_Default.v(503) " "Warning (10235): Verilog HDL Always Construct warning at DE2_Default.v(503): variable \"Type\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 503 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "preType DE2_Default.v(506) " "Warning (10235): Verilog HDL Always Construct warning at DE2_Default.v(506): variable \"preType\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 506 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "preType DE2_Default.v(507) " "Warning (10235): Verilog HDL Always Construct warning at DE2_Default.v(507): variable \"preType\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 507 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DE2_Default.v(527) " "Warning (10762): Verilog HDL Case Statement warning at DE2_Default.v(527): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 527 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DE2_Default.v(536) " "Warning (10762): Verilog HDL Case Statement warning at DE2_Default.v(536): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 536 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DE2_Default.v(546) " "Warning (10230): Verilog HDL assignment warning at DE2_Default.v(546): truncated value with size 32 to match size of target (2)" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DE2_Default.v(561) " "Warning (10762): Verilog HDL Case Statement warning at DE2_Default.v(561): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 561 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DE2_Default.v(581) " "Warning (10762): Verilog HDL Case Statement warning at DE2_Default.v(581): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 581 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0\[6\] DE2_Default.v(176) " "Warning (10034): Output port \"HEX0\[6\]\" at DE2_Default.v(176) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0\[5\] DE2_Default.v(176) " "Warning (10034): Output port \"HEX0\[5\]\" at DE2_Default.v(176) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0\[4\] DE2_Default.v(176) " "Warning (10034): Output port \"HEX0\[4\]\" at DE2_Default.v(176) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0\[3\] DE2_Default.v(176) " "Warning (10034): Output port \"HEX0\[3\]\" at DE2_Default.v(176) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0\[2\] DE2_Default.v(176) " "Warning (10034): Output port \"HEX0\[2\]\" at DE2_Default.v(176) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0\[1\] DE2_Default.v(176) " "Warning (10034): Output port \"HEX0\[1\]\" at DE2_Default.v(176) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0\[0\] DE2_Default.v(176) " "Warning (10034): Output port \"HEX0\[0\]\" at DE2_Default.v(176) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1\[6\] DE2_Default.v(177) " "Warning (10034): Output port \"HEX1\[6\]\" at DE2_Default.v(177) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1\[5\] DE2_Default.v(177) " "Warning (10034): Output port \"HEX1\[5\]\" at DE2_Default.v(177) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1\[4\] DE2_Default.v(177) " "Warning (10034): Output port \"HEX1\[4\]\" at DE2_Default.v(177) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1\[3\] DE2_Default.v(177) " "Warning (10034): Output port \"HEX1\[3\]\" at DE2_Default.v(177) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1\[2\] DE2_Default.v(177) " "Warning (10034): Output port \"HEX1\[2\]\" at DE2_Default.v(177) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1\[1\] DE2_Default.v(177) " "Warning (10034): Output port \"HEX1\[1\]\" at DE2_Default.v(177) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1\[0\] DE2_Default.v(177) " "Warning (10034): Output port \"HEX1\[0\]\" at DE2_Default.v(177) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2\[6\] DE2_Default.v(178) " "Warning (10034): Output port \"HEX2\[6\]\" at DE2_Default.v(178) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2\[5\] DE2_Default.v(178) " "Warning (10034): Output port \"HEX2\[5\]\" at DE2_Default.v(178) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2\[4\] DE2_Default.v(178) " "Warning (10034): Output port \"HEX2\[4\]\" at DE2_Default.v(178) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2\[3\] DE2_Default.v(178) " "Warning (10034): Output port \"HEX2\[3\]\" at DE2_Default.v(178) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2\[2\] DE2_Default.v(178) " "Warning (10034): Output port \"HEX2\[2\]\" at DE2_Default.v(178) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2\[1\] DE2_Default.v(178) " "Warning (10034): Output port \"HEX2\[1\]\" at DE2_Default.v(178) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2\[0\] DE2_Default.v(178) " "Warning (10034): Output port \"HEX2\[0\]\" at DE2_Default.v(178) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3\[6\] DE2_Default.v(179) " "Warning (10034): Output port \"HEX3\[6\]\" at DE2_Default.v(179) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3\[5\] DE2_Default.v(179) " "Warning (10034): Output port \"HEX3\[5\]\" at DE2_Default.v(179) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3\[4\] DE2_Default.v(179) " "Warning (10034): Output port \"HEX3\[4\]\" at DE2_Default.v(179) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3\[3\] DE2_Default.v(179) " "Warning (10034): Output port \"HEX3\[3\]\" at DE2_Default.v(179) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3\[2\] DE2_Default.v(179) " "Warning (10034): Output port \"HEX3\[2\]\" at DE2_Default.v(179) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3\[1\] DE2_Default.v(179) " "Warning (10034): Output port \"HEX3\[1\]\" at DE2_Default.v(179) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3\[0\] DE2_Default.v(179) " "Warning (10034): Output port \"HEX3\[0\]\" at DE2_Default.v(179) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4\[6\] DE2_Default.v(180) " "Warning (10034): Output port \"HEX4\[6\]\" at DE2_Default.v(180) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4\[5\] DE2_Default.v(180) " "Warning (10034): Output port \"HEX4\[5\]\" at DE2_Default.v(180) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4\[4\] DE2_Default.v(180) " "Warning (10034): Output port \"HEX4\[4\]\" at DE2_Default.v(180) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4\[3\] DE2_Default.v(180) " "Warning (10034): Output port \"HEX4\[3\]\" at DE2_Default.v(180) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4\[2\] DE2_Default.v(180) " "Warning (10034): Output port \"HEX4\[2\]\" at DE2_Default.v(180) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4\[1\] DE2_Default.v(180) " "Warning (10034): Output port \"HEX4\[1\]\" at DE2_Default.v(180) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4\[0\] DE2_Default.v(180) " "Warning (10034): Output port \"HEX4\[0\]\" at DE2_Default.v(180) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5\[6\] DE2_Default.v(181) " "Warning (10034): Output port \"HEX5\[6\]\" at DE2_Default.v(181) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5\[5\] DE2_Default.v(181) " "Warning (10034): Output port \"HEX5\[5\]\" at DE2_Default.v(181) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5\[4\] DE2_Default.v(181) " "Warning (10034): Output port \"HEX5\[4\]\" at DE2_Default.v(181) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5\[3\] DE2_Default.v(181) " "Warning (10034): Output port \"HEX5\[3\]\" at DE2_Default.v(181) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5\[2\] DE2_Default.v(181) " "Warning (10034): Output port \"HEX5\[2\]\" at DE2_Default.v(181) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5\[1\] DE2_Default.v(181) " "Warning (10034): Output port \"HEX5\[1\]\" at DE2_Default.v(181) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5\[0\] DE2_Default.v(181) " "Warning (10034): Output port \"HEX5\[0\]\" at DE2_Default.v(181) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6\[6\] DE2_Default.v(182) " "Warning (10034): Output port \"HEX6\[6\]\" at DE2_Default.v(182) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6\[5\] DE2_Default.v(182) " "Warning (10034): Output port \"HEX6\[5\]\" at DE2_Default.v(182) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6\[4\] DE2_Default.v(182) " "Warning (10034): Output port \"HEX6\[4\]\" at DE2_Default.v(182) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6\[3\] DE2_Default.v(182) " "Warning (10034): Output port \"HEX6\[3\]\" at DE2_Default.v(182) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6\[2\] DE2_Default.v(182) " "Warning (10034): Output port \"HEX6\[2\]\" at DE2_Default.v(182) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6\[1\] DE2_Default.v(182) " "Warning (10034): Output port \"HEX6\[1\]\" at DE2_Default.v(182) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6\[0\] DE2_Default.v(182) " "Warning (10034): Output port \"HEX6\[0\]\" at DE2_Default.v(182) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7\[6\] DE2_Default.v(183) " "Warning (10034): Output port \"HEX7\[6\]\" at DE2_Default.v(183) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7\[5\] DE2_Default.v(183) " "Warning (10034): Output port \"HEX7\[5\]\" at DE2_Default.v(183) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7\[4\] DE2_Default.v(183) " "Warning (10034): Output port \"HEX7\[4\]\" at DE2_Default.v(183) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7\[3\] DE2_Default.v(183) " "Warning (10034): Output port \"HEX7\[3\]\" at DE2_Default.v(183) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7\[2\] DE2_Default.v(183) " "Warning (10034): Output port \"HEX7\[2\]\" at DE2_Default.v(183) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7\[1\] DE2_Default.v(183) " "Warning (10034): Output port \"HEX7\[1\]\" at DE2_Default.v(183) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7\[0\] DE2_Default.v(183) " "Warning (10034): Output port \"HEX7\[0\]\" at DE2_Default.v(183) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_Default.v(188) " "Warning (10034): Output port \"UART_TXD\" at DE2_Default.v(188) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE2_Default.v(191) " "Warning (10034): Output port \"IRDA_TXD\" at DE2_Default.v(191) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[11\] DE2_Default.v(195) " "Warning (10034): Output port \"DRAM_ADDR\[11\]\" at DE2_Default.v(195) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[10\] DE2_Default.v(195) " "Warning (10034): Output port \"DRAM_ADDR\[10\]\" at DE2_Default.v(195) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[9\] DE2_Default.v(195) " "Warning (10034): Output port \"DRAM_ADDR\[9\]\" at DE2_Default.v(195) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[8\] DE2_Default.v(195) " "Warning (10034): Output port \"DRAM_ADDR\[8\]\" at DE2_Default.v(195) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[7\] DE2_Default.v(195) " "Warning (10034): Output port \"DRAM_ADDR\[7\]\" at DE2_Default.v(195) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[6\] DE2_Default.v(195) " "Warning (10034): Output port \"DRAM_ADDR\[6\]\" at DE2_Default.v(195) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[5\] DE2_Default.v(195) " "Warning (10034): Output port \"DRAM_ADDR\[5\]\" at DE2_Default.v(195) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[4\] DE2_Default.v(195) " "Warning (10034): Output port \"DRAM_ADDR\[4\]\" at DE2_Default.v(195) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[3\] DE2_Default.v(195) " "Warning (10034): Output port \"DRAM_ADDR\[3\]\" at DE2_Default.v(195) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[2\] DE2_Default.v(195) " "Warning (10034): Output port \"DRAM_ADDR\[2\]\" at DE2_Default.v(195) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[1\] DE2_Default.v(195) " "Warning (10034): Output port \"DRAM_ADDR\[1\]\" at DE2_Default.v(195) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[0\] DE2_Default.v(195) " "Warning (10034): Output port \"DRAM_ADDR\[0\]\" at DE2_Default.v(195) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE2_Default.v(196) " "Warning (10034): Output port \"DRAM_LDQM\" at DE2_Default.v(196) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE2_Default.v(197) " "Warning (10034): Output port \"DRAM_UDQM\" at DE2_Default.v(197) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2_Default.v(198) " "Warning (10034): Output port \"DRAM_WE_N\" at DE2_Default.v(198) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2_Default.v(199) " "Warning (10034): Output port \"DRAM_CAS_N\" at DE2_Default.v(199) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2_Default.v(200) " "Warning (10034): Output port \"DRAM_RAS_N\" at DE2_Default.v(200) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2_Default.v(201) " "Warning (10034): Output port \"DRAM_CS_N\" at DE2_Default.v(201) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE2_Default.v(202) " "Warning (10034): Output port \"DRAM_BA_0\" at DE2_Default.v(202) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE2_Default.v(203) " "Warning (10034): Output port \"DRAM_BA_1\" at DE2_Default.v(203) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2_Default.v(204) " "Warning (10034): Output port \"DRAM_CLK\" at DE2_Default.v(204) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2_Default.v(205) " "Warning (10034): Output port \"DRAM_CKE\" at DE2_Default.v(205) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[21\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[21\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[20\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[20\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[19\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[19\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[18\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[18\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[17\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[17\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[16\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[16\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[15\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[15\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[14\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[14\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[13\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[13\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[12\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[12\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[11\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[11\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[10\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[10\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[9\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[9\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[8\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[8\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[7\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[7\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[6\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[6\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[5\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[5\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[4\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[4\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[3\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[3\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[2\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[2\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[1\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[1\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[0\] DE2_Default.v(208) " "Warning (10034): Output port \"FL_ADDR\[0\]\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_Default.v(209) " "Warning (10034): Output port \"FL_WE_N\" at DE2_Default.v(209) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_Default.v(210) " "Warning (10034): Output port \"FL_RST_N\" at DE2_Default.v(210) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_Default.v(211) " "Warning (10034): Output port \"FL_OE_N\" at DE2_Default.v(211) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_Default.v(212) " "Warning (10034): Output port \"FL_CE_N\" at DE2_Default.v(212) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR\[1\] DE2_Default.v(223) " "Warning (10034): Output port \"OTG_ADDR\[1\]\" at DE2_Default.v(223) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR\[0\] DE2_Default.v(223) " "Warning (10034): Output port \"OTG_ADDR\[0\]\" at DE2_Default.v(223) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_Default.v(224) " "Warning (10034): Output port \"OTG_CS_N\" at DE2_Default.v(224) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_Default.v(225) " "Warning (10034): Output port \"OTG_RD_N\" at DE2_Default.v(225) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_Default.v(226) " "Warning (10034): Output port \"OTG_WR_N\" at DE2_Default.v(226) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_Default.v(227) " "Warning (10034): Output port \"OTG_RST_N\" at DE2_Default.v(227) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED DE2_Default.v(228) " "Warning (10034): Output port \"OTG_FSPEED\" at DE2_Default.v(228) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED DE2_Default.v(229) " "Warning (10034): Output port \"OTG_LSPEED\" at DE2_Default.v(229) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N DE2_Default.v(234) " "Warning (10034): Output port \"OTG_DACK0_N\" at DE2_Default.v(234) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N DE2_Default.v(235) " "Warning (10034): Output port \"OTG_DACK1_N\" at DE2_Default.v(235) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_Default.v(240) " "Warning (10034): Output port \"LCD_RW\" at DE2_Default.v(240) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_Default.v(241) " "Warning (10034): Output port \"LCD_EN\" at DE2_Default.v(241) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_Default.v(242) " "Warning (10034): Output port \"LCD_RS\" at DE2_Default.v(242) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_Default.v(247) " "Warning (10034): Output port \"SD_CLK\" at DE2_Default.v(247) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_Default.v(250) " "Warning (10034): Output port \"I2C_SCLK\" at DE2_Default.v(250) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE2_Default.v(258) " "Warning (10034): Output port \"TDO\" at DE2_Default.v(258) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD DE2_Default.v(270) " "Warning (10034): Output port \"ENET_CMD\" at DE2_Default.v(270) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 270 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N DE2_Default.v(271) " "Warning (10034): Output port \"ENET_CS_N\" at DE2_Default.v(271) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N DE2_Default.v(272) " "Warning (10034): Output port \"ENET_WR_N\" at DE2_Default.v(272) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N DE2_Default.v(273) " "Warning (10034): Output port \"ENET_RD_N\" at DE2_Default.v(273) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N DE2_Default.v(274) " "Warning (10034): Output port \"ENET_RST_N\" at DE2_Default.v(274) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK DE2_Default.v(276) " "Warning (10034): Output port \"ENET_CLK\" at DE2_Default.v(276) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_Default.v(281) " "Warning (10034): Output port \"AUD_DACDAT\" at DE2_Default.v(281) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[15\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[15\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[14\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[14\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[13\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[13\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[12\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[12\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[11\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[11\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[10\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[10\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[9\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[9\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[8\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[8\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[7\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[7\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[6\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[6\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[5\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[5\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[4\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[4\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[3\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[3\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[2\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[2\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[1\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[1\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.data_a\[0\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.data_a\[0\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.waddr_a\[2\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.waddr_a\[2\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.waddr_a\[1\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.waddr_a\[1\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.waddr_a\[0\] 0 DE2_Default.v(405) " "Warning (10030): Net \"color.waddr_a\[0\]\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "color.we_a 0 DE2_Default.v(405) " "Warning (10030): Net \"color.we_a\" at DE2_Default.v(405) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "DE2_Default.v" "r0" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 338 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Info: Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "DE2_Default.v" "p1" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 340 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Audio_PLL.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Audio_PLL.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Info: Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Info: Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Info: Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Info: Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Info: Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Info: Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info: Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Audio_PLL.v" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_KEYBOARD PS2_KEYBOARD:keyboard " "Info: Elaborating entity \"PS2_KEYBOARD\" for hierarchy \"PS2_KEYBOARD:keyboard\"" {  } { { "DE2_Default.v" "keyboard" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 347 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 keyboard.v(19) " "Warning (10230): Verilog HDL assignment warning at keyboard.v(19): truncated value with size 32 to match size of target (11)" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keyboard.v(24) " "Warning (10230): Verilog HDL assignment warning at keyboard.v(24): truncated value with size 32 to match size of target (1)" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 keyboard.v(30) " "Warning (10230): Verilog HDL assignment warning at keyboard.v(30): truncated value with size 32 to match size of target (8)" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keyboard.v(47) " "Warning (10230): Verilog HDL assignment warning at keyboard.v(47): truncated value with size 32 to match size of target (1)" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keyboard.v(87) " "Warning (10230): Verilog HDL assignment warning at keyboard.v(87): truncated value with size 32 to match size of target (1)" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 keyboard.v(89) " "Warning (10230): Verilog HDL assignment warning at keyboard.v(89): truncated value with size 10 to match size of target (8)" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 keyboard.v(107) " "Warning (10230): Verilog HDL assignment warning at keyboard.v(107): truncated value with size 10 to match size of target (8)" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 keyboard.v(110) " "Warning (10230): Verilog HDL assignment warning at keyboard.v(110): truncated value with size 10 to match size of target (8)" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keycode_o\[9\] 0 keyboard.v(33) " "Warning (10030): Net \"keycode_o\[9\]\" at keyboard.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keycode_o\[8\] 0 keyboard.v(33) " "Warning (10030): Net \"keycode_o\[8\]\" at keyboard.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_Default.v" "u1" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 370 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(77): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(80) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(80): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(83) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(83): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(101) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(102) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(103) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(103): truncated value with size 32 to match size of target (20)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(162) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(162): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(188) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(188): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "color " "Info: RAM logic \"color\" is uninferred due to inappropriate RAM size" {  } { { "DE2_Default.v" "color" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 DE2_Default.ram0_DE2_Default_b05db0e7.hdl.mif " "Critical Warning: Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"DE2_Default.ram0_DE2_Default_b05db0e7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Info: Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "DE2_Default.v" "Mult1" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 597 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "DE2_Default.v" "Mod2" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 597 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DE2_Default.v" "Mod0" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 500 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "DE2_Default.v" "Mod1" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 500 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DE2_Default.v" "Mult0" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 580 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "DE2_Default.v" "Mod3" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 602 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 597 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Info: Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Info: Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Info: Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 597 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eq01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_eq01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eq01 " "Info: Found entity 1: mult_eq01" {  } { { "db/mult_eq01.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/mult_eq01.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 597 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Info: Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 597 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9ko.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_9ko.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9ko " "Info: Found entity 1: lpm_divide_9ko" {  } { { "db/lpm_divide_9ko.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_divide_9ko.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Info: Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/abs_divider_jbg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Info: Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_fq9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_fq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_fq9 " "Info: Found entity 1: lpm_abs_fq9" {  } { { "db/lpm_abs_fq9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_fq9.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Info: Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 500 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 500 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_e6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e6m " "Info: Found entity 1: lpm_divide_e6m" {  } { { "db/lpm_divide_e6m.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_divide_e6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Info: Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Info: Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 580 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Info: Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Info: Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Info: Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Info: Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 580 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cq01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_cq01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cq01 " "Info: Found entity 1: mult_cq01" {  } { { "db/mult_cq01.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/mult_cq01.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 602 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Info: Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Info: Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 602 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g6m " "Info: Found entity 1: lpm_divide_g6m" {  } { { "db/lpm_divide_g6m.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_divide_g6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Info: Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "105 " "Info: Ignored 105 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY_SUM" "2 " "Info: Ignored 2 CARRY_SUM buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 -1} { "Info" "IOPT_MLS_IGNORED_SOFT" "103 " "Info: Ignored 103 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[0\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[1\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[2\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[3\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[4\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[5\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[6\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[7\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[7\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[8\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[8\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[9\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[9\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[10\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[10\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[11\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[11\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[12\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[12\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[13\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[13\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[14\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[14\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[15\] " "Warning: Inserted always-enabled tri-state buffer between \"SRAM_DQ\[15\]\" and its non-tri-state driver." {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Warning: Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Warning: Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Warning: Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Warning: Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Warning: Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Warning: Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Warning: Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Warning: Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Warning: Bidir \"SD_DAT3\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 245 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Warning: Bidir \"SD_CMD\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 246 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Warning: Bidir \"I2C_SDAT\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 249 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Warning: Bidir \"AUD_BCLK\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 282 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Warning: Bidir \"AUD_DACLRCK\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 280 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[0\] SRAM_DQ\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[0\]\" to the node \"SRAM_DQ\[0\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[1\] SRAM_DQ\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[1\]\" to the node \"SRAM_DQ\[1\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[2\] SRAM_DQ\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[2\]\" to the node \"SRAM_DQ\[2\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[3\] SRAM_DQ\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[3\]\" to the node \"SRAM_DQ\[3\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[4\] SRAM_DQ\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[4\]\" to the node \"SRAM_DQ\[4\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[5\] SRAM_DQ\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[5\]\" to the node \"SRAM_DQ\[5\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[6\] SRAM_DQ\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[6\]\" to the node \"SRAM_DQ\[6\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[7\] SRAM_DQ\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[7\]\" to the node \"SRAM_DQ\[7\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[8\] SRAM_DQ\[8\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[8\]\" to the node \"SRAM_DQ\[8\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[9\] SRAM_DQ\[9\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[9\]\" to the node \"SRAM_DQ\[9\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[10\] SRAM_DQ\[10\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[10\]\" to the node \"SRAM_DQ\[10\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[11\] SRAM_DQ\[11\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[11\]\" to the node \"SRAM_DQ\[11\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[12\] SRAM_DQ\[12\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[12\]\" to the node \"SRAM_DQ\[12\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[13\] SRAM_DQ\[13\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[13\]\" to the node \"SRAM_DQ\[13\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[14\] SRAM_DQ\[14\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[14\]\" to the node \"SRAM_DQ\[14\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[15\] SRAM_DQ\[15\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[15\]\" to the node \"SRAM_DQ\[15\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[4\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[4\]\" is moved to its source" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[5\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[5\]\" is moved to its source" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[6\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[6\]\" is moved to its source" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[7\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[7\]\" is moved to its source" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[8\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[8\]\" is moved to its source" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[9\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[9\]\" is moved to its source" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[10\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[10\]\" is moved to its source" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[11\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[11\]\" is moved to its source" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[12\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[12\]\" is moved to its source" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[13\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[13\]\" is moved to its source" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[14\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[14\]\" is moved to its source" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[15\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[15\]\" is moved to its source" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 97 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[0\]~synth " "Warning: Node \"SRAM_DQ\[0\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[1\]~synth " "Warning: Node \"SRAM_DQ\[1\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[2\]~synth " "Warning: Node \"SRAM_DQ\[2\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[3\]~synth " "Warning: Node \"SRAM_DQ\[3\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[4\]~synth " "Warning: Node \"SRAM_DQ\[4\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[5\]~synth " "Warning: Node \"SRAM_DQ\[5\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[6\]~synth " "Warning: Node \"SRAM_DQ\[6\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[7\]~synth " "Warning: Node \"SRAM_DQ\[7\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[8\]~synth " "Warning: Node \"SRAM_DQ\[8\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[9\]~synth " "Warning: Node \"SRAM_DQ\[9\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[10\]~synth " "Warning: Node \"SRAM_DQ\[10\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[11\]~synth " "Warning: Node \"SRAM_DQ\[11\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[12\]~synth " "Warning: Node \"SRAM_DQ\[12\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[13\]~synth " "Warning: Node \"SRAM_DQ\[13\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[14\]~synth " "Warning: Node \"SRAM_DQ\[14\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SRAM_DQ\[15\]~synth " "Warning: Node \"SRAM_DQ\[15\]~synth\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] GND " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] GND " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] GND " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] GND " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] GND " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] GND " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] GND " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] GND " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] GND " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] GND " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] GND " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] GND " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] GND " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] GND " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] GND " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] GND " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] GND " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] GND " "Warning (13410): Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] GND " "Warning (13410): Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] GND " "Warning (13410): Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] GND " "Warning (13410): Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] GND " "Warning (13410): Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] GND " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] GND " "Warning (13410): Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] GND " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] GND " "Warning (13410): Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] GND " "Warning (13410): Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] GND " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] GND " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] GND " "Warning (13410): Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] GND " "Warning (13410): Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] GND " "Warning (13410): Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] GND " "Warning (13410): Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] GND " "Warning (13410): Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] GND " "Warning (13410): Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] GND " "Warning (13410): Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] GND " "Warning (13410): Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] GND " "Warning (13410): Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] GND " "Warning (13410): Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] GND " "Warning (13410): Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] GND " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IRDA_TXD GND " "Warning (13410): Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Warning (13410): Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Warning (13410): Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Warning (13410): Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Warning (13410): Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Warning (13410): Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Warning (13410): Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Warning (13410): Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Warning (13410): Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Warning (13410): Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Warning (13410): Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Warning (13410): Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Warning (13410): Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_LDQM GND " "Warning (13410): Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_UDQM GND " "Warning (13410): Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_WE_N GND " "Warning (13410): Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Warning (13410): Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Warning (13410): Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CS_N GND " "Warning (13410): Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Warning (13410): Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Warning (13410): Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CLK GND " "Warning (13410): Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE GND " "Warning (13410): Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N GND " "Warning (13410): Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N GND " "Warning (13410): Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N GND " "Warning (13410): Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning (13410): Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_OE_N GND " "Warning (13410): Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Warning (13410): Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Warning (13410): Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_CS_N GND " "Warning (13410): Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RD_N GND " "Warning (13410): Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_WR_N GND " "Warning (13410): Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RST_N GND " "Warning (13410): Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_FSPEED GND " "Warning (13410): Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_LSPEED GND " "Warning (13410): Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Warning (13410): Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Warning (13410): Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON GND " "Warning (13410): Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON GND " "Warning (13410): Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_EN GND " "Warning (13410): Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RS GND " "Warning (13410): Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TDO GND " "Warning (13410): Pin \"TDO\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I2C_SCLK GND " "Warning (13410): Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Warning (13410): Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Warning (13410): Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Warning (13410): Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Warning (13410): Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Warning (13410): Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Warning (13410): Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning (13410): Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Warning (13410): Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Warning (13410): Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Warning (13410): Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Warning (13410): Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Warning (13410): Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning (13410): Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Warning (13410): Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Warning (13410): Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Warning (13410): Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Warning (13410): Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Warning (13410): Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CMD GND " "Warning (13410): Pin \"ENET_CMD\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CS_N GND " "Warning (13410): Pin \"ENET_CS_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_WR_N GND " "Warning (13410): Pin \"ENET_WR_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_RD_N GND " "Warning (13410): Pin \"ENET_RD_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_RST_N GND " "Warning (13410): Pin \"ENET_RST_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CLK GND " "Warning (13410): Pin \"ENET_CLK\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_DACDAT GND " "Warning (13410): Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TD_RESET VCC " "Warning (13410): Pin \"TD_RESET\" is stuck at VCC" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "AUD_ADCLRCK AUD_DACLRCK " "Warning: Output pin \"AUD_ADCLRCK\" driven by bidirectional pin \"AUD_DACLRCK\" cannot be tri-stated" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 278 -1 0 } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 280 -1 0 } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rightX\[2\] " "Info: Register \"rightX\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FlowY\[2\] " "Info: Register \"FlowY\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MYCLOCK\[25\] " "Info: Register \"MYCLOCK\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MYCLOCK\[26\] " "Info: Register \"MYCLOCK\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MYCLOCK\[27\] " "Info: Register \"MYCLOCK\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MYCLOCK\[28\] " "Info: Register \"MYCLOCK\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MYCLOCK\[29\] " "Info: Register \"MYCLOCK\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MYCLOCK\[30\] " "Info: Register \"MYCLOCK\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MYCLOCK\[31\] " "Info: Register \"MYCLOCK\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "42 " "Warning: Design contains 42 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 170 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 172 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 172 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 172 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 189 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning (15610): No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 192 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "Warning (15610): No output dependent on input pin \"OTG_INT0\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 230 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "Warning (15610): No output dependent on input pin \"OTG_INT1\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 231 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "Warning (15610): No output dependent on input pin \"OTG_DREQ0\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 232 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "Warning (15610): No output dependent on input pin \"OTG_DREQ1\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 233 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "Warning (15610): No output dependent on input pin \"TDI\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 255 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "Warning (15610): No output dependent on input pin \"TCK\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 256 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "Warning (15610): No output dependent on input pin \"TCS\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 257 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "Warning (15610): No output dependent on input pin \"ENET_INT\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 275 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 279 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 285 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 285 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 285 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 285 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 285 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 285 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 285 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 285 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning (15610): No output dependent on input pin \"TD_HS\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 286 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning (15610): No output dependent on input pin \"TD_VS\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 287 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2982 " "Info: Implemented 2982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Info: Implemented 47 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "219 " "Info: Implemented 219 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "159 " "Info: Implemented 159 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2548 " "Info: Implemented 2548 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Info: Implemented 8 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.map.smsg " "Info: Generated suppressed messages file C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 463 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 463 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 15:52:51 2011 " "Info: Processing ended: Tue Dec 27 15:52:51 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 15:52:52 2011 " "Info: Processing started: Tue Dec 27 15:52:52 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_Default -c DE2_Default " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_Default -c DE2_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_Default EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DE2_Default\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 14 15 0 0 " "Info: Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 2 3 0 0 " "Info: Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 14 15 -90 -9921 " "Info: Implementing clock multiplication of 14, clock division of 15, and phase shift of -90 degrees (-9921 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3) " "Info: Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_3) " "Info: Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MYCLOCK\[21\] " "Info: Destination node MYCLOCK\[21\]" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MYCLOCK[21] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MYCLOCK\[23\] " "Info: Destination node MYCLOCK\[23\]" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MYCLOCK[23] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MYCLOCK\[22\] " "Info: Destination node MYCLOCK\[22\]" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MYCLOCK[22] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 169 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MYCLOCK\[21\]  " "Info: Automatically promoted node MYCLOCK\[21\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MYCLOCK\[21\]~66 " "Info: Destination node MYCLOCK\[21\]~66" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MYCLOCK[21]~66 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MYCLOCK[21] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MYCLOCK\[22\]  " "Info: Automatically promoted node MYCLOCK\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MYCLOCK\[22\]~68 " "Info: Destination node MYCLOCK\[22\]~68" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MYCLOCK[22]~68 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MYCLOCK[22] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PS2_KEYBOARD:keyboard\|keyready  " "Info: Automatically promoted node PS2_KEYBOARD:keyboard\|keyready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KEYBOARD:keyboard|keyready } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MYCLOCK\[23\]  " "Info: Automatically promoted node MYCLOCK\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MYCLOCK\[23\]~70 " "Info: Destination node MYCLOCK\[23\]~70" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MYCLOCK[23]~70 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MYCLOCK[23] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:r0\|oRESET  " "Info: Automatically promoted node Reset_Delay:r0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Reset_Delay.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/Reset_Delay.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:r0|oRESET } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PS2_KEYBOARD:keyboard\|Equal2~2  " "Info: Automatically promoted node PS2_KEYBOARD:keyboard\|Equal2~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 87 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KEYBOARD:keyboard|Equal2~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PS2_KEYBOARD:keyboard\|LessThan1~1  " "Info: Automatically promoted node PS2_KEYBOARD:keyboard\|LessThan1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KEYBOARD:keyboard|LessThan1~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 Embedded multiplier block " "Extra Info: Packed 14 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[1\] AUD_XCK " "Warning: PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Audio_PLL.v" 89 0 0 } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 340 0 0 } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 283 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK " "Warning: PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Audio_PLL.v" 89 0 0 } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 340 0 0 } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 260 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register VGA_Controller:u1\|oCoord_X\[7\] register VGA_Controller:u1\|Cur_Color_R\[6\] 21.225 ns " "Info: Slack time is 21.225 ns between source register \"VGA_Controller:u1\|oCoord_X\[7\]\" and destination register \"VGA_Controller:u1\|Cur_Color_R\[6\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.468 ns + Largest register register " "Info: + Largest register to register requirement is 39.468 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.647 ns   Shortest register " "Info:   Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 52 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 52; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.647 ns VGA_Controller:u1\|Cur_Color_R\[6\] 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'VGA_Controller:u1\|Cur_Color_R\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.647 ns   Longest register " "Info:   Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 52 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 52; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.647 ns VGA_Controller:u1\|Cur_Color_R\[6\] 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'VGA_Controller:u1\|Cur_Color_R\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.647 ns   Shortest register " "Info:   Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 52 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 52; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.647 ns VGA_Controller:u1\|oCoord_X\[7\] 3 REG Unassigned 21 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = Unassigned; Fanout = 21; REG Node = 'VGA_Controller:u1\|oCoord_X\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oCoord_X[7] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.647 ns   Longest register " "Info:   Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 52 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 52; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.647 ns VGA_Controller:u1\|oCoord_X\[7\] 3 REG Unassigned 21 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = Unassigned; Fanout = 21; REG Node = 'VGA_Controller:u1\|oCoord_X\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oCoord_X[7] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 98 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.243 ns - Longest register register " "Info: - Longest register to register delay is 18.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|oCoord_X\[7\] 1 REG Unassigned 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 21; REG Node = 'VGA_Controller:u1\|oCoord_X\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|oCoord_X[7] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[2\]~1 2 COMB Unassigned 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[2\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { VGA_Controller:u1|oCoord_X[7] lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[3\]~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[3\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~1 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[4\]~5 4 COMB Unassigned 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[4\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~3 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.421 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[5\]~6 5 COMB Unassigned 12 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.421 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[5\]~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~6 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.420 ns) 2.478 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[28\]~61 6 COMB Unassigned 1 " "Info: 6: + IC(0.637 ns) + CELL(0.420 ns) = 2.478 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[28\]~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~6 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[28]~61 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.414 ns) 3.781 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[5\]~7 7 COMB Unassigned 1 " "Info: 7: + IC(0.889 ns) + CELL(0.414 ns) = 3.781 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[5\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[28]~61 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.191 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[6\]~8 8 COMB Unassigned 13 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 4.191 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[6\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 5.233 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[33\]~184 9 COMB Unassigned 3 " "Info: 9: + IC(0.892 ns) + CELL(0.150 ns) = 5.233 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[33\]~184'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[33]~184 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 6.235 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[4\]~5 10 COMB Unassigned 1 " "Info: 10: + IC(0.588 ns) + CELL(0.414 ns) = 6.235 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[33]~184 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.306 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[5\]~7 11 COMB Unassigned 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.306 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.716 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[6\]~8 12 COMB Unassigned 13 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 6.716 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[6\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 7.472 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[39\]~185 13 COMB Unassigned 3 " "Info: 13: + IC(0.606 ns) + CELL(0.150 ns) = 7.472 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[39\]~185'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[39]~185 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.414 ns) 8.743 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[4\]~5 14 COMB Unassigned 1 " "Info: 14: + IC(0.857 ns) + CELL(0.414 ns) = 8.743 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[4\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[39]~185 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.814 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[5\]~7 15 COMB Unassigned 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 8.814 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[5\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.224 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[6\]~8 16 COMB Unassigned 13 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 9.224 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[6\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.633 ns) + CELL(0.150 ns) 11.007 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[42\]~35 17 COMB Unassigned 1 " "Info: 17: + IC(1.633 ns) + CELL(0.150 ns) = 11.007 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[42\]~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[42]~35 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.420 ns) 12.791 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[1\]~10 18 COMB Unassigned 1 " "Info: 18: + IC(1.364 ns) + CELL(0.420 ns) = 12.791 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[1\]~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[42]~35 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 13.356 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[49\]~22 19 COMB Unassigned 3 " "Info: 19: + IC(0.127 ns) + CELL(0.438 ns) = 13.356 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[49\]~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~10 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[49]~22 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 14.164 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[2\]~1 20 COMB Unassigned 2 " "Info: 20: + IC(0.415 ns) + CELL(0.393 ns) = 14.164 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[2\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[49]~22 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.235 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[3\]~3 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 14.235 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[3\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~1 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.645 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[4\]~4 22 COMB Unassigned 1 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 14.645 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[4\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~3 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.242 ns) 15.925 ns Equal2~2 23 COMB Unassigned 1 " "Info: 23: + IC(1.038 ns) + CELL(0.242 ns) = 15.925 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Equal2~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~4 Equal2~2 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 16.490 ns Equal2~3 24 COMB Unassigned 1 " "Info: 24: + IC(0.415 ns) + CELL(0.150 ns) = 16.490 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Equal2~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Equal2~2 Equal2~3 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 17.055 ns always1~26 25 COMB Unassigned 9 " "Info: 25: + IC(0.290 ns) + CELL(0.275 ns) = 17.055 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'always1~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Equal2~3 always1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.413 ns) 17.595 ns data\[14\]~54 26 COMB Unassigned 3 " "Info: 26: + IC(0.127 ns) + CELL(0.413 ns) = 17.595 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'data\[14\]~54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { always1~26 data[14]~54 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 18.159 ns data\[12\]~68 27 COMB Unassigned 3 " "Info: 27: + IC(0.415 ns) + CELL(0.149 ns) = 18.159 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'data\[12\]~68'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { data[14]~54 data[12]~68 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 18.243 ns VGA_Controller:u1\|Cur_Color_R\[6\] 28 REG Unassigned 1 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 18.243 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'VGA_Controller:u1\|Cur_Color_R\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data[12]~68 VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.495 ns ( 41.08 % ) " "Info: Total cell delay = 7.495 ns ( 41.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.748 ns ( 58.92 % ) " "Info: Total interconnect delay = 10.748 ns ( 58.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.243 ns" { VGA_Controller:u1|oCoord_X[7] lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~1 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~3 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~6 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[28]~61 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[33]~184 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[39]~185 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[42]~35 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~10 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[49]~22 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~1 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~3 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~4 Equal2~2 Equal2~3 always1~26 data[14]~54 data[12]~68 VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.243 ns" { VGA_Controller:u1|oCoord_X[7] lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~1 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~3 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~6 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[28]~61 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[33]~184 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[39]~185 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[42]~35 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~10 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[49]~22 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~1 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~3 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~4 Equal2~2 Equal2~3 always1~26 data[14]~54 data[12]~68 VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "18.243 ns register register " "Info: Estimated most critical path is register to register delay of 18.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|oCoord_X\[7\] 1 REG LAB_X24_Y12 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y12; Fanout = 21; REG Node = 'VGA_Controller:u1\|oCoord_X\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|oCoord_X[7] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[2\]~1 2 COMB LAB_X24_Y12 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X24_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[2\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { VGA_Controller:u1|oCoord_X[7] lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[3\]~3 3 COMB LAB_X24_Y12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X24_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[3\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~1 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[4\]~5 4 COMB LAB_X24_Y12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X24_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[4\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~3 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.421 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[5\]~6 5 COMB LAB_X24_Y12 12 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.421 ns; Loc. = LAB_X24_Y12; Fanout = 12; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[5\]~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~6 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.420 ns) 2.478 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[28\]~61 6 COMB LAB_X24_Y15 1 " "Info: 6: + IC(0.637 ns) + CELL(0.420 ns) = 2.478 ns; Loc. = LAB_X24_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[28\]~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~6 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[28]~61 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.414 ns) 3.781 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[5\]~7 7 COMB LAB_X24_Y12 1 " "Info: 7: + IC(0.889 ns) + CELL(0.414 ns) = 3.781 ns; Loc. = LAB_X24_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[5\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[28]~61 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.191 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[6\]~8 8 COMB LAB_X24_Y12 13 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 4.191 ns; Loc. = LAB_X24_Y12; Fanout = 13; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[6\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 5.233 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[33\]~184 9 COMB LAB_X25_Y13 3 " "Info: 9: + IC(0.892 ns) + CELL(0.150 ns) = 5.233 ns; Loc. = LAB_X25_Y13; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[33\]~184'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[33]~184 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 6.235 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[4\]~5 10 COMB LAB_X24_Y13 1 " "Info: 10: + IC(0.588 ns) + CELL(0.414 ns) = 6.235 ns; Loc. = LAB_X24_Y13; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[33]~184 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.306 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[5\]~7 11 COMB LAB_X24_Y13 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.306 ns; Loc. = LAB_X24_Y13; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.716 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[6\]~8 12 COMB LAB_X24_Y13 13 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 6.716 ns; Loc. = LAB_X24_Y13; Fanout = 13; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[6\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 7.472 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[39\]~185 13 COMB LAB_X25_Y13 3 " "Info: 13: + IC(0.606 ns) + CELL(0.150 ns) = 7.472 ns; Loc. = LAB_X25_Y13; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[39\]~185'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[39]~185 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.414 ns) 8.743 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[4\]~5 14 COMB LAB_X23_Y13 1 " "Info: 14: + IC(0.857 ns) + CELL(0.414 ns) = 8.743 ns; Loc. = LAB_X23_Y13; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[4\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[39]~185 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.814 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[5\]~7 15 COMB LAB_X23_Y13 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 8.814 ns; Loc. = LAB_X23_Y13; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[5\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.224 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[6\]~8 16 COMB LAB_X23_Y13 13 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 9.224 ns; Loc. = LAB_X23_Y13; Fanout = 13; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[6\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.633 ns) + CELL(0.150 ns) 11.007 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[42\]~35 17 COMB LAB_X38_Y13 1 " "Info: 17: + IC(1.633 ns) + CELL(0.150 ns) = 11.007 ns; Loc. = LAB_X38_Y13; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[42\]~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[42]~35 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.420 ns) 12.791 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[1\]~10 18 COMB LAB_X22_Y13 1 " "Info: 18: + IC(1.364 ns) + CELL(0.420 ns) = 12.791 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[1\]~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[42]~35 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 13.356 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[49\]~22 19 COMB LAB_X22_Y13 3 " "Info: 19: + IC(0.127 ns) + CELL(0.438 ns) = 13.356 ns; Loc. = LAB_X22_Y13; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[49\]~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~10 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[49]~22 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 14.164 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[2\]~1 20 COMB LAB_X22_Y13 2 " "Info: 20: + IC(0.415 ns) + CELL(0.393 ns) = 14.164 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[2\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[49]~22 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.235 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[3\]~3 21 COMB LAB_X22_Y13 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 14.235 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[3\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~1 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.645 ns lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[4\]~4 22 COMB LAB_X22_Y13 1 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 14.645 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[4\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~3 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.242 ns) 15.925 ns Equal2~2 23 COMB LAB_X20_Y14 1 " "Info: 23: + IC(1.038 ns) + CELL(0.242 ns) = 15.925 ns; Loc. = LAB_X20_Y14; Fanout = 1; COMB Node = 'Equal2~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~4 Equal2~2 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 16.490 ns Equal2~3 24 COMB LAB_X20_Y14 1 " "Info: 24: + IC(0.415 ns) + CELL(0.150 ns) = 16.490 ns; Loc. = LAB_X20_Y14; Fanout = 1; COMB Node = 'Equal2~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Equal2~2 Equal2~3 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 17.055 ns always1~26 25 COMB LAB_X20_Y14 9 " "Info: 25: + IC(0.290 ns) + CELL(0.275 ns) = 17.055 ns; Loc. = LAB_X20_Y14; Fanout = 9; COMB Node = 'always1~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Equal2~3 always1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.413 ns) 17.595 ns data\[14\]~54 26 COMB LAB_X20_Y14 3 " "Info: 26: + IC(0.127 ns) + CELL(0.413 ns) = 17.595 ns; Loc. = LAB_X20_Y14; Fanout = 3; COMB Node = 'data\[14\]~54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { always1~26 data[14]~54 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 18.159 ns data\[12\]~68 27 COMB LAB_X20_Y14 3 " "Info: 27: + IC(0.415 ns) + CELL(0.149 ns) = 18.159 ns; Loc. = LAB_X20_Y14; Fanout = 3; COMB Node = 'data\[12\]~68'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { data[14]~54 data[12]~68 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 18.243 ns VGA_Controller:u1\|Cur_Color_R\[6\] 28 REG LAB_X20_Y14 1 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 18.243 ns; Loc. = LAB_X20_Y14; Fanout = 1; REG Node = 'VGA_Controller:u1\|Cur_Color_R\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data[12]~68 VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.495 ns ( 41.08 % ) " "Info: Total cell delay = 7.495 ns ( 41.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.748 ns ( 58.92 % ) " "Info: Total interconnect delay = 10.748 ns ( 58.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.243 ns" { VGA_Controller:u1|oCoord_X[7] lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~1 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~3 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~6 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[28]~61 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[33]~184 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[39]~185 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~5 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~7 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~8 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[42]~35 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~10 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[49]~22 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~1 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~3 lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~4 Equal2~2 Equal2~3 always1~26 data[14]~54 data[12]~68 VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "378 " "Warning: Found 378 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Info: Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Info: Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Info: Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Info: Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Info: Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Info: Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Info: Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Info: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Info: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Info: Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Info: Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Info: Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Info: Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Info: Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Info: Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Info: Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Info: Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Info: Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Info: Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info: Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Info: Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Info: Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Info: Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Info: Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Info: Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Info: Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Info: Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Info: Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Info: Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Info: Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Info: Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Info: Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Info: Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Info: Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Info: Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Info: Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Info: Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Info: Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Info: Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Info: Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Info: Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Info: Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Info: Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Info: Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Info: Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Info: Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Info: Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Info: Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Info: Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Info: Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Info: Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Info: Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Info: Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "158 " "Warning: Following 158 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Info: Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Info: Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Info: Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Info: Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Info: Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Info: Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Info: Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Info: Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Info: Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 245 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info: Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 246 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 249 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info: Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 282 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Info: Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Info: Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Info: Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Info: Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Info: Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Info: Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Info: Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Info: Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Info: Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Info: Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Info: Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Info: Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Info: Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Info: Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Info: Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Info: Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently enabled " "Info: Pin SRAM_DQ\[0\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently enabled " "Info: Pin SRAM_DQ\[1\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently enabled " "Info: Pin SRAM_DQ\[2\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently enabled " "Info: Pin SRAM_DQ\[3\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently enabled " "Info: Pin SRAM_DQ\[4\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently enabled " "Info: Pin SRAM_DQ\[5\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently enabled " "Info: Pin SRAM_DQ\[6\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently enabled " "Info: Pin SRAM_DQ\[7\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently enabled " "Info: Pin SRAM_DQ\[8\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently enabled " "Info: Pin SRAM_DQ\[9\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently enabled " "Info: Pin SRAM_DQ\[10\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently enabled " "Info: Pin SRAM_DQ\[11\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently enabled " "Info: Pin SRAM_DQ\[12\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently enabled " "Info: Pin SRAM_DQ\[13\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently enabled " "Info: Pin SRAM_DQ\[14\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently enabled " "Info: Pin SRAM_DQ\[15\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Info: Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Info: Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Info: Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Info: Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Info: Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Info: Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Info: Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Info: Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Info: Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Info: Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Info: Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Info: Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Info: Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Info: Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Info: Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Info: Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Info: Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 244 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Info: Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Info: Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Info: Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Info: Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Info: Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Info: Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Info: Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Info: Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Info: Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Info: Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Info: Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Info: Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Info: Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Info: Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Info: Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Info: Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info: Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 280 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Info: Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Info: Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Info: Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Info: Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Info: Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Info: Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Info: Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Info: Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Info: Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Info: Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Info: Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Info: Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Info: Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Info: Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Info: Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Info: Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Info: Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Info: Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Info: Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Info: Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Info: Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Info: Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Info: Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Info: Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Info: Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Info: Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Info: Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Info: Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Info: Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Info: Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Info: Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Info: Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Info: Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Info: Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Info: Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Info: Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Info: Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Info: Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Info: Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Info: Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Info: Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Info: Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Info: Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Info: Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Info: Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Info: Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Info: Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Info: Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Info: Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "300 " "Warning: Following 300 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] GND " "Info: Pin HEX0\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Info: Pin HEX0\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Info: Pin HEX0\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Info: Pin HEX0\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Info: Pin HEX0\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Info: Pin HEX0\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Info: Pin HEX0\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 176 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Info: Pin HEX1\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Info: Pin HEX1\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Info: Pin HEX1\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Info: Pin HEX1\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Info: Pin HEX1\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Info: Pin HEX1\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Info: Pin HEX1\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 177 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] GND " "Info: Pin HEX2\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX2[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] GND " "Info: Pin HEX2\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX2[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] GND " "Info: Pin HEX2\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX2[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] GND " "Info: Pin HEX2\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX2[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] GND " "Info: Pin HEX2\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX2[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] GND " "Info: Pin HEX2\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX2[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] GND " "Info: Pin HEX2\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX2[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 178 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] GND " "Info: Pin HEX3\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX3[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Info: Pin HEX3\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX3[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Info: Pin HEX3\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX3[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] GND " "Info: Pin HEX3\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX3[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Info: Pin HEX3\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX3[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Info: Pin HEX3\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX3[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] GND " "Info: Pin HEX3\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX3[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] GND " "Info: Pin HEX4\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX4[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Info: Pin HEX4\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX4[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Info: Pin HEX4\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX4[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] GND " "Info: Pin HEX4\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX4[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] GND " "Info: Pin HEX4\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX4[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] GND " "Info: Pin HEX4\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX4[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] GND " "Info: Pin HEX4\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX4[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 180 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] GND " "Info: Pin HEX5\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX5[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] GND " "Info: Pin HEX5\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX5[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] GND " "Info: Pin HEX5\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX5[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] GND " "Info: Pin HEX5\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX5[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] GND " "Info: Pin HEX5\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX5[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] GND " "Info: Pin HEX5\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX5[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] GND " "Info: Pin HEX5\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX5[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 181 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[0\] GND " "Info: Pin HEX6\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX6[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[1\] GND " "Info: Pin HEX6\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX6[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[2\] GND " "Info: Pin HEX6\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX6[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[3\] GND " "Info: Pin HEX6\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX6[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[4\] GND " "Info: Pin HEX6\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX6[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[5\] GND " "Info: Pin HEX6\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX6[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[6\] GND " "Info: Pin HEX6\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX6[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 182 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[0\] GND " "Info: Pin HEX7\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX7[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[1\] GND " "Info: Pin HEX7\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX7[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[2\] GND " "Info: Pin HEX7\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX7[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[3\] GND " "Info: Pin HEX7\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX7[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[4\] GND " "Info: Pin HEX7\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX7[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[5\] GND " "Info: Pin HEX7\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX7[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[6\] GND " "Info: Pin HEX7\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { HEX7[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 183 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[8\] GND " "Info: Pin LEDG\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LEDG[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 185 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] GND " "Info: Pin LEDR\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LEDR[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 186 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] GND " "Info: Pin LEDR\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LEDR[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 186 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_TXD GND " "Info: Pin UART_TXD has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { UART_TXD } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 188 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IRDA_TXD GND " "Info: Pin IRDA_TXD has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IRDA_TXD } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 191 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDA_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[0\] GND " "Info: Pin DRAM_ADDR\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[1\] GND " "Info: Pin DRAM_ADDR\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[2\] GND " "Info: Pin DRAM_ADDR\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[3\] GND " "Info: Pin DRAM_ADDR\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[4\] GND " "Info: Pin DRAM_ADDR\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[5\] GND " "Info: Pin DRAM_ADDR\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[6\] GND " "Info: Pin DRAM_ADDR\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[7\] GND " "Info: Pin DRAM_ADDR\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[8\] GND " "Info: Pin DRAM_ADDR\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[9\] GND " "Info: Pin DRAM_ADDR\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[10\] GND " "Info: Pin DRAM_ADDR\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[11\] GND " "Info: Pin DRAM_ADDR\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_ADDR[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 195 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_LDQM GND " "Info: Pin DRAM_LDQM has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_LDQM } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 196 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_UDQM GND " "Info: Pin DRAM_UDQM has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_UDQM } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 197 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_WE_N GND " "Info: Pin DRAM_WE_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_WE_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 198 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CAS_N GND " "Info: Pin DRAM_CAS_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_CAS_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 199 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_RAS_N GND " "Info: Pin DRAM_RAS_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_RAS_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 200 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CS_N GND " "Info: Pin DRAM_CS_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_CS_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA_0 GND " "Info: Pin DRAM_BA_0 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_BA_0 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 202 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA_1 GND " "Info: Pin DRAM_BA_1 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_BA_1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 203 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CLK GND " "Info: Pin DRAM_CLK has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_CLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 204 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE GND " "Info: Pin DRAM_CKE has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_CKE } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 205 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[0\] GND " "Info: Pin FL_ADDR\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[1\] GND " "Info: Pin FL_ADDR\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[2\] GND " "Info: Pin FL_ADDR\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[3\] GND " "Info: Pin FL_ADDR\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[4\] GND " "Info: Pin FL_ADDR\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[5\] GND " "Info: Pin FL_ADDR\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[6\] GND " "Info: Pin FL_ADDR\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[7\] GND " "Info: Pin FL_ADDR\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[8\] GND " "Info: Pin FL_ADDR\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[9\] GND " "Info: Pin FL_ADDR\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[10\] GND " "Info: Pin FL_ADDR\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[11\] GND " "Info: Pin FL_ADDR\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[12\] GND " "Info: Pin FL_ADDR\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[13\] GND " "Info: Pin FL_ADDR\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[14\] GND " "Info: Pin FL_ADDR\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[15\] GND " "Info: Pin FL_ADDR\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[16\] GND " "Info: Pin FL_ADDR\[16\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[17\] GND " "Info: Pin FL_ADDR\[17\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[18\] GND " "Info: Pin FL_ADDR\[18\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[19\] GND " "Info: Pin FL_ADDR\[19\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[19] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[20\] GND " "Info: Pin FL_ADDR\[20\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[20] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[21\] GND " "Info: Pin FL_ADDR\[21\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_ADDR[21] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 208 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_WE_N GND " "Info: Pin FL_WE_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_WE_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 209 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_RST_N GND " "Info: Pin FL_RST_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_RST_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 210 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_OE_N GND " "Info: Pin FL_OE_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_OE_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 211 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_CE_N GND " "Info: Pin FL_CE_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_CE_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 212 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_UB_N GND " "Info: Pin SRAM_UB_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_UB_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 216 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_LB_N GND " "Info: Pin SRAM_LB_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_LB_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 217 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_CE_N GND " "Info: Pin SRAM_CE_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_CE_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 219 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_OE_N GND " "Info: Pin SRAM_OE_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_OE_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 220 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_ADDR\[0\] GND " "Info: Pin OTG_ADDR\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_ADDR[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 223 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_ADDR\[1\] GND " "Info: Pin OTG_ADDR\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_ADDR[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 223 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_CS_N GND " "Info: Pin OTG_CS_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_CS_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 224 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_RD_N GND " "Info: Pin OTG_RD_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_RD_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 225 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_RD_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_WR_N GND " "Info: Pin OTG_WR_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_WR_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 226 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_WR_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_RST_N GND " "Info: Pin OTG_RST_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_RST_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 227 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_FSPEED GND " "Info: Pin OTG_FSPEED has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 228 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_LSPEED GND " "Info: Pin OTG_LSPEED has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK0_N GND " "Info: Pin OTG_DACK0_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DACK0_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 234 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DACK0_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK1_N GND " "Info: Pin OTG_DACK1_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DACK1_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 235 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DACK1_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON GND " "Info: Pin LCD_ON has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_ON } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 238 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON GND " "Info: Pin LCD_BLON has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_BLON } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 239 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW GND " "Info: Pin LCD_RW has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_RW } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 240 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_EN GND " "Info: Pin LCD_EN has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_EN } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 241 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RS GND " "Info: Pin LCD_RS has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_RS } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 242 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CLK GND " "Info: Pin SD_CLK has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_CLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 247 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TDO GND " "Info: Pin TDO has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { TDO } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 258 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SCLK GND " "Info: Pin I2C_SCLK has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { I2C_SCLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 250 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC GND " "Info: Pin VGA_SYNC has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_SYNC } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 264 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[0\] GND " "Info: Pin VGA_R\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_R[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 265 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[1\] GND " "Info: Pin VGA_R\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_R[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 265 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[2\] GND " "Info: Pin VGA_R\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_R[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 265 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[3\] GND " "Info: Pin VGA_R\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_R[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 265 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[4\] GND " "Info: Pin VGA_R\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_R[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 265 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[5\] GND " "Info: Pin VGA_R\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_R[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 265 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[0\] GND " "Info: Pin VGA_G\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_G[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 266 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[1\] GND " "Info: Pin VGA_G\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_G[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 266 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[2\] GND " "Info: Pin VGA_G\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_G[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 266 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[3\] GND " "Info: Pin VGA_G\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_G[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 266 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[4\] GND " "Info: Pin VGA_G\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_G[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 266 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[5\] GND " "Info: Pin VGA_G\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_G[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 266 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[0\] GND " "Info: Pin VGA_B\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_B[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 267 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[1\] GND " "Info: Pin VGA_B\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_B[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 267 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[2\] GND " "Info: Pin VGA_B\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_B[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 267 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[3\] GND " "Info: Pin VGA_B\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_B[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 267 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[4\] GND " "Info: Pin VGA_B\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_B[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 267 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[5\] GND " "Info: Pin VGA_B\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_B[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 267 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CMD GND " "Info: Pin ENET_CMD has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_CMD } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 270 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CS_N GND " "Info: Pin ENET_CS_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_CS_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 271 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_WR_N GND " "Info: Pin ENET_WR_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_WR_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 272 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_WR_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_RD_N GND " "Info: Pin ENET_RD_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_RD_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 273 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_RD_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_RST_N GND " "Info: Pin ENET_RST_N has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_RST_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 274 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CLK GND " "Info: Pin ENET_CLK has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_CLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 276 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACDAT GND " "Info: Pin AUD_DACDAT has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { AUD_DACDAT } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 281 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET VCC " "Info: Pin TD_RESET has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { TD_RESET } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 288 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[0\] VCC " "Info: Pin LCD_DATA\[0\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[1\] VCC " "Info: Pin LCD_DATA\[1\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[2\] VCC " "Info: Pin LCD_DATA\[2\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[3\] VCC " "Info: Pin LCD_DATA\[3\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[4\] VCC " "Info: Pin LCD_DATA\[4\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[5\] VCC " "Info: Pin LCD_DATA\[5\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[6\] VCC " "Info: Pin LCD_DATA\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[7\] VCC " "Info: Pin LCD_DATA\[7\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 237 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT3 VCC " "Info: Pin SD_DAT3 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 245 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CMD VCC " "Info: Pin SD_CMD has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 246 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SDAT VCC " "Info: Pin I2C_SDAT has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 249 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Info: Pin AUD_BCLK has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 282 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[0\] VCC " "Info: Pin DRAM_DQ\[0\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[1\] VCC " "Info: Pin DRAM_DQ\[1\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[2\] VCC " "Info: Pin DRAM_DQ\[2\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[3\] VCC " "Info: Pin DRAM_DQ\[3\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[4\] VCC " "Info: Pin DRAM_DQ\[4\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[5\] VCC " "Info: Pin DRAM_DQ\[5\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[6\] VCC " "Info: Pin DRAM_DQ\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[7\] VCC " "Info: Pin DRAM_DQ\[7\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[8\] VCC " "Info: Pin DRAM_DQ\[8\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[9\] VCC " "Info: Pin DRAM_DQ\[9\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[10\] VCC " "Info: Pin DRAM_DQ\[10\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[11\] VCC " "Info: Pin DRAM_DQ\[11\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[12\] VCC " "Info: Pin DRAM_DQ\[12\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[13\] VCC " "Info: Pin DRAM_DQ\[13\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[14\] VCC " "Info: Pin DRAM_DQ\[14\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[15\] VCC " "Info: Pin DRAM_DQ\[15\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[0\] VCC " "Info: Pin FL_DQ\[0\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[1\] VCC " "Info: Pin FL_DQ\[1\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[2\] VCC " "Info: Pin FL_DQ\[2\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[3\] VCC " "Info: Pin FL_DQ\[3\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[4\] VCC " "Info: Pin FL_DQ\[4\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[5\] VCC " "Info: Pin FL_DQ\[5\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[6\] VCC " "Info: Pin FL_DQ\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[7\] VCC " "Info: Pin FL_DQ\[7\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[0\] VCC " "Info: Pin OTG_DATA\[0\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[1\] VCC " "Info: Pin OTG_DATA\[1\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[2\] VCC " "Info: Pin OTG_DATA\[2\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[3\] VCC " "Info: Pin OTG_DATA\[3\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[4\] VCC " "Info: Pin OTG_DATA\[4\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[5\] VCC " "Info: Pin OTG_DATA\[5\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[6\] VCC " "Info: Pin OTG_DATA\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[7\] VCC " "Info: Pin OTG_DATA\[7\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[8\] VCC " "Info: Pin OTG_DATA\[8\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[9\] VCC " "Info: Pin OTG_DATA\[9\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[10\] VCC " "Info: Pin OTG_DATA\[10\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[11\] VCC " "Info: Pin OTG_DATA\[11\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[12\] VCC " "Info: Pin OTG_DATA\[12\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[13\] VCC " "Info: Pin OTG_DATA\[13\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[14\] VCC " "Info: Pin OTG_DATA\[14\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[15\] VCC " "Info: Pin OTG_DATA\[15\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT VCC " "Info: Pin SD_DAT has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 244 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[0\] VCC " "Info: Pin ENET_DATA\[0\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[1\] VCC " "Info: Pin ENET_DATA\[1\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[2\] VCC " "Info: Pin ENET_DATA\[2\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[3\] VCC " "Info: Pin ENET_DATA\[3\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[4\] VCC " "Info: Pin ENET_DATA\[4\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[5\] VCC " "Info: Pin ENET_DATA\[5\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[6\] VCC " "Info: Pin ENET_DATA\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[7\] VCC " "Info: Pin ENET_DATA\[7\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[8\] VCC " "Info: Pin ENET_DATA\[8\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[9\] VCC " "Info: Pin ENET_DATA\[9\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[10\] VCC " "Info: Pin ENET_DATA\[10\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[11\] VCC " "Info: Pin ENET_DATA\[11\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[12\] VCC " "Info: Pin ENET_DATA\[12\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[13\] VCC " "Info: Pin ENET_DATA\[13\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[14\] VCC " "Info: Pin ENET_DATA\[14\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[15\] VCC " "Info: Pin ENET_DATA\[15\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ENET_DATA[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Info: Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 280 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Info: Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Info: Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Info: Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Info: Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Info: Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Info: Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Info: Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Info: Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Info: Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Info: Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Info: Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Info: Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Info: Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Info: Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Info: Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Info: Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Info: Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Info: Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Info: Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Info: Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Info: Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Info: Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Info: Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Info: Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Info: Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Info: Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Info: Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Info: Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Info: Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Info: Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Info: Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Info: Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Info: Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Info: Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Info: Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Info: Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 290 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Info: Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Info: Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Info: Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Info: Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Info: Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Info: Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Info: Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Info: Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Info: Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Info: Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Info: Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Info: Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Info: Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Info: Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Info: Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Info: Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Info: Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Info: Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Info: Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Info: Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Info: Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Info: Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Info: Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Info: Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Info: Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Info: Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Info: Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Info: Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Info: Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Info: Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Info: Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Info: Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Info: Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Info: Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Info: Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Info: Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 291 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "PS2_KEYBOARD:keyboard\|HOST_ACK~0 (inverted) " "Info: Following pins have the same output enable: PS2_KEYBOARD:keyboard\|HOST_ACK~0 (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional PS2_DAT 3.3-V LVTTL " "Info: Type bi-directional pin PS2_DAT uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 252 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 15:53:05 2011 " "Info: Processing ended: Tue Dec 27 15:53:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 15:53:06 2011 " "Info: Processing started: Tue Dec 27 15:53:06 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_Default -c DE2_Default " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_Default -c DE2_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 15:53:11 2011 " "Info: Processing ended: Tue Dec 27 15:53:11 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 15:53:12 2011 " "Info: Processing started: Tue Dec 27 15:53:12 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_Default -c DE2_Default --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_Default -c DE2_Default --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PS2_CLK " "Info: Assuming node \"PS2_CLK\" is an undefined clock" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 253 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 169 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MYCLOCK\[21\] " "Info: Detected ripple clock \"MYCLOCK\[21\]\" as buffer" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MYCLOCK\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MYCLOCK\[22\] " "Info: Detected ripple clock \"MYCLOCK\[22\]\" as buffer" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MYCLOCK\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MYCLOCK\[23\] " "Info: Detected ripple clock \"MYCLOCK\[23\]\" as buffer" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MYCLOCK\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PS2_KEYBOARD:keyboard\|keyready " "Info: Detected ripple clock \"PS2_KEYBOARD:keyboard\|keyready\" as buffer" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KEYBOARD:keyboard\|keyready" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register VGA_Controller:u1\|oCoord_Y\[7\] register VGA_Controller:u1\|Cur_Color_R\[6\] 21.359 ns " "Info: Slack time is 21.359 ns for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:u1\|oCoord_Y\[7\]\" and destination register \"VGA_Controller:u1\|Cur_Color_R\[6\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "54.58 MHz 18.323 ns " "Info: Fmax is 54.58 MHz (period= 18.323 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.462 ns + Largest register register " "Info: + Largest register to register requirement is 39.462 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "39.682 ns + " "Info: + Setup relationship between source and destination is 39.682 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.298 ns " "Info: + Latch edge is 37.298 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns + Largest " "Info: + Largest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.625 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 52 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 52; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.625 ns VGA_Controller:u1\|Cur_Color_R\[6\] 3 REG LCFF_X20_Y14_N17 1 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.625 ns; Loc. = LCFF_X20_Y14_N17; Fanout = 1; REG Node = 'VGA_Controller:u1\|Cur_Color_R\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.46 % ) " "Info: Total cell delay = 0.537 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 79.54 % ) " "Info: Total interconnect delay = 2.088 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|Cur_Color_R[6] {} } { 0.000ns 1.075ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.631 ns - Longest register " "Info: - Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 52 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 52; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.631 ns VGA_Controller:u1\|oCoord_Y\[7\] 3 REG LCFF_X21_Y15_N1 16 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X21_Y15_N1; Fanout = 16; REG Node = 'VGA_Controller:u1\|oCoord_Y\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oCoord_Y[7] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.41 % ) " "Info: Total cell delay = 0.537 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 79.59 % ) " "Info: Total interconnect delay = 2.094 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oCoord_Y[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oCoord_Y[7] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|Cur_Color_R[6] {} } { 0.000ns 1.075ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oCoord_Y[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oCoord_Y[7] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 98 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|Cur_Color_R[6] {} } { 0.000ns 1.075ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oCoord_Y[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oCoord_Y[7] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.103 ns - Longest register register " "Info: - Longest register to register delay is 18.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|oCoord_Y\[7\] 1 REG LCFF_X21_Y15_N1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y15_N1; Fanout = 16; REG Node = 'VGA_Controller:u1\|oCoord_Y\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|oCoord_Y[7] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.393 ns) 0.713 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[2\]~1 2 COMB LCCOMB_X21_Y15_N24 2 " "Info: 2: + IC(0.320 ns) + CELL(0.393 ns) = 0.713 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[2\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { VGA_Controller:u1|oCoord_Y[7] lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.784 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[3\]~3 3 COMB LCCOMB_X21_Y15_N26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.784 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[3\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~1 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.194 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[4\]~4 4 COMB LCCOMB_X21_Y15_N28 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.194 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[4\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~3 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.438 ns) 2.092 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[28\]~67 5 COMB LCCOMB_X21_Y15_N0 1 " "Info: 5: + IC(0.460 ns) + CELL(0.438 ns) = 2.092 ns; Loc. = LCCOMB_X21_Y15_N0; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[28\]~67'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~4 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[28]~67 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.414 ns) 3.183 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[5\]~7 6 COMB LCCOMB_X21_Y15_N10 1 " "Info: 6: + IC(0.677 ns) + CELL(0.414 ns) = 3.183 ns; Loc. = LCCOMB_X21_Y15_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[5\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[28]~67 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.593 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[6\]~8 7 COMB LCCOMB_X21_Y15_N12 13 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 3.593 ns; Loc. = LCCOMB_X21_Y15_N12; Fanout = 13; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[6\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~7 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.371 ns) 5.270 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[31\]~58 8 COMB LCCOMB_X22_Y17_N4 2 " "Info: 8: + IC(1.306 ns) + CELL(0.371 ns) = 5.270 ns; Loc. = LCCOMB_X22_Y17_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[31\]~58'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~8 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[31]~58 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.393 ns) 5.925 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[2\]~1 9 COMB LCCOMB_X22_Y17_N6 2 " "Info: 9: + IC(0.262 ns) + CELL(0.393 ns) = 5.925 ns; Loc. = LCCOMB_X22_Y17_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[2\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[31]~58 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.996 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[3\]~3 10 COMB LCCOMB_X22_Y17_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.996 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[3\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[2]~1 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.067 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[4\]~5 11 COMB LCCOMB_X22_Y17_N10 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.067 ns; Loc. = LCCOMB_X22_Y17_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[3]~3 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.138 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[5\]~7 12 COMB LCCOMB_X22_Y17_N12 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.138 ns; Loc. = LCCOMB_X22_Y17_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~5 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.548 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[6\]~8 13 COMB LCCOMB_X22_Y17_N14 13 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 6.548 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 13; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[6\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~7 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.437 ns) 7.822 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[39\]~185 14 COMB LCCOMB_X22_Y15_N6 3 " "Info: 14: + IC(0.837 ns) + CELL(0.437 ns) = 7.822 ns; Loc. = LCCOMB_X22_Y15_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[39\]~185'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~8 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[39]~185 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.393 ns) 9.187 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[4\]~5 15 COMB LCCOMB_X21_Y17_N8 1 " "Info: 15: + IC(0.972 ns) + CELL(0.393 ns) = 9.187 ns; Loc. = LCCOMB_X21_Y17_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[4\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[39]~185 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.258 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[5\]~7 16 COMB LCCOMB_X21_Y17_N10 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 9.258 ns; Loc. = LCCOMB_X21_Y17_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[5\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~5 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.668 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[6\]~8 17 COMB LCCOMB_X21_Y17_N12 13 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 9.668 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 13; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[6\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~7 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.420 ns) 10.872 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[46\]~179 18 COMB LCCOMB_X22_Y15_N30 1 " "Info: 18: + IC(0.784 ns) + CELL(0.420 ns) = 10.872 ns; Loc. = LCCOMB_X22_Y15_N30; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[46\]~179'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~8 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[46]~179 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.414 ns) 12.088 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[5\]~7 19 COMB LCCOMB_X21_Y17_N20 1 " "Info: 19: + IC(0.802 ns) + CELL(0.414 ns) = 12.088 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[5\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[46]~179 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.498 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[6\]~8 20 COMB LCCOMB_X21_Y17_N22 11 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 12.498 ns; Loc. = LCCOMB_X21_Y17_N22; Fanout = 11; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[6\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~7 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.150 ns) 13.171 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[49\]~16 21 COMB LCCOMB_X20_Y17_N16 2 " "Info: 21: + IC(0.523 ns) + CELL(0.150 ns) = 13.171 ns; Loc. = LCCOMB_X20_Y17_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|StageOut\[49\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~8 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[49]~16 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.414 ns) 14.343 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[2\]~1 22 COMB LCCOMB_X20_Y14_N6 2 " "Info: 22: + IC(0.758 ns) + CELL(0.414 ns) = 14.343 ns; Loc. = LCCOMB_X20_Y14_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[2\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[49]~16 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.753 ns lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[3\]~2 23 COMB LCCOMB_X20_Y14_N8 1 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 14.753 ns; Loc. = LCCOMB_X20_Y14_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_e6m:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[3\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~1 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~2 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 15.435 ns Equal3~2 24 COMB LCCOMB_X20_Y14_N24 1 " "Info: 24: + IC(0.262 ns) + CELL(0.420 ns) = 15.435 ns; Loc. = LCCOMB_X20_Y14_N24; Fanout = 1; COMB Node = 'Equal3~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~2 Equal3~2 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.413 ns) 16.111 ns Equal3~3 25 COMB LCCOMB_X20_Y14_N26 1 " "Info: 25: + IC(0.263 ns) + CELL(0.413 ns) = 16.111 ns; Loc. = LCCOMB_X20_Y14_N26; Fanout = 1; COMB Node = 'Equal3~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Equal3~2 Equal3~3 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 16.785 ns always1~26 26 COMB LCCOMB_X20_Y14_N4 9 " "Info: 26: + IC(0.254 ns) + CELL(0.420 ns) = 16.785 ns; Loc. = LCCOMB_X20_Y14_N4; Fanout = 9; COMB Node = 'always1~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { Equal3~3 always1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 17.339 ns data\[14\]~54 27 COMB LCCOMB_X20_Y14_N28 3 " "Info: 27: + IC(0.279 ns) + CELL(0.275 ns) = 17.339 ns; Loc. = LCCOMB_X20_Y14_N28; Fanout = 3; COMB Node = 'data\[14\]~54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { always1~26 data[14]~54 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 18.019 ns data\[12\]~68 28 COMB LCCOMB_X20_Y14_N16 3 " "Info: 28: + IC(0.260 ns) + CELL(0.420 ns) = 18.019 ns; Loc. = LCCOMB_X20_Y14_N16; Fanout = 3; COMB Node = 'data\[12\]~68'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { data[14]~54 data[12]~68 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 18.103 ns VGA_Controller:u1\|Cur_Color_R\[6\] 29 REG LCFF_X20_Y14_N17 1 " "Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 18.103 ns; Loc. = LCFF_X20_Y14_N17; Fanout = 1; REG Node = 'VGA_Controller:u1\|Cur_Color_R\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data[12]~68 VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.084 ns ( 50.18 % ) " "Info: Total cell delay = 9.084 ns ( 50.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.019 ns ( 49.82 % ) " "Info: Total interconnect delay = 9.019 ns ( 49.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.103 ns" { VGA_Controller:u1|oCoord_Y[7] lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~1 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~3 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~4 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[28]~67 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~7 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~8 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[31]~58 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[2]~1 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[3]~3 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~5 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~7 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~8 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[39]~185 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~5 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~7 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~8 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[46]~179 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~7 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~8 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[49]~16 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~1 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~2 Equal3~2 Equal3~3 always1~26 data[14]~54 data[12]~68 VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.103 ns" { VGA_Controller:u1|oCoord_Y[7] {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~1 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~3 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~4 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[28]~67 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~7 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~8 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[31]~58 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[2]~1 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[3]~3 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~5 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~7 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~8 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[39]~185 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~5 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~7 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~8 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[46]~179 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~7 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~8 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[49]~16 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~1 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~2 {} Equal3~2 {} Equal3~3 {} always1~26 {} data[14]~54 {} data[12]~68 {} VGA_Controller:u1|Cur_Color_R[6] {} } { 0.000ns 0.320ns 0.000ns 0.000ns 0.460ns 0.677ns 0.000ns 1.306ns 0.262ns 0.000ns 0.000ns 0.000ns 0.000ns 0.837ns 0.972ns 0.000ns 0.000ns 0.784ns 0.802ns 0.000ns 0.523ns 0.758ns 0.000ns 0.262ns 0.263ns 0.254ns 0.279ns 0.260ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.410ns 0.438ns 0.414ns 0.410ns 0.371ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.437ns 0.393ns 0.071ns 0.410ns 0.420ns 0.414ns 0.410ns 0.150ns 0.414ns 0.410ns 0.420ns 0.413ns 0.420ns 0.275ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|Cur_Color_R[6] {} } { 0.000ns 1.075ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oCoord_Y[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oCoord_Y[7] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.103 ns" { VGA_Controller:u1|oCoord_Y[7] lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~1 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~3 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~4 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[28]~67 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~7 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~8 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[31]~58 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[2]~1 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[3]~3 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~5 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~7 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~8 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[39]~185 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~5 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~7 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~8 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[46]~179 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~7 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~8 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[49]~16 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~1 lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~2 Equal3~2 Equal3~3 always1~26 data[14]~54 data[12]~68 VGA_Controller:u1|Cur_Color_R[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.103 ns" { VGA_Controller:u1|oCoord_Y[7] {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~1 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~3 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~4 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[28]~67 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~7 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~8 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[31]~58 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[2]~1 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[3]~3 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~5 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~7 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~8 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[39]~185 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~5 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~7 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~8 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[46]~179 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~7 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~8 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|StageOut[49]~16 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~1 {} lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~2 {} Equal3~2 {} Equal3~3 {} always1~26 {} data[14]~54 {} data[12]~68 {} VGA_Controller:u1|Cur_Color_R[6] {} } { 0.000ns 0.320ns 0.000ns 0.000ns 0.460ns 0.677ns 0.000ns 1.306ns 0.262ns 0.000ns 0.000ns 0.000ns 0.000ns 0.837ns 0.972ns 0.000ns 0.000ns 0.784ns 0.802ns 0.000ns 0.523ns 0.758ns 0.000ns 0.262ns 0.263ns 0.254ns 0.279ns 0.260ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.410ns 0.438ns 0.414ns 0.410ns 0.371ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.437ns 0.393ns 0.071ns 0.410ns 0.420ns 0.414ns 0.410ns 0.150ns 0.414ns 0.410ns 0.420ns 0.413ns 0.420ns 0.275ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PS2_CLK register PS2_KEYBOARD:keyboard\|scandata\[4\] register PS2_KEYBOARD:keyboard\|key2_code\[6\] 161.71 MHz 6.184 ns Internal " "Info: Clock \"PS2_CLK\" has Internal fmax of 161.71 MHz between source register \"PS2_KEYBOARD:keyboard\|scandata\[4\]\" and destination register \"PS2_KEYBOARD:keyboard\|key2_code\[6\]\" (period= 6.184 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.940 ns + Longest register register " "Info: + Longest register to register delay is 5.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PS2_KEYBOARD:keyboard\|scandata\[4\] 1 REG LCFF_X64_Y31_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'PS2_KEYBOARD:keyboard\|scandata\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KEYBOARD:keyboard|scandata[4] } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.438 ns) 0.763 ns PS2_KEYBOARD:keyboard\|Equal3~1 2 COMB LCCOMB_X64_Y31_N18 1 " "Info: 2: + IC(0.325 ns) + CELL(0.438 ns) = 0.763 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 1; COMB Node = 'PS2_KEYBOARD:keyboard\|Equal3~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { PS2_KEYBOARD:keyboard|scandata[4] PS2_KEYBOARD:keyboard|Equal3~1 } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.393 ns) 1.402 ns PS2_KEYBOARD:keyboard\|Equal3~2 3 COMB LCCOMB_X64_Y31_N4 13 " "Info: 3: + IC(0.246 ns) + CELL(0.393 ns) = 1.402 ns; Loc. = LCCOMB_X64_Y31_N4; Fanout = 13; COMB Node = 'PS2_KEYBOARD:keyboard\|Equal3~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { PS2_KEYBOARD:keyboard|Equal3~1 PS2_KEYBOARD:keyboard|Equal3~2 } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.150 ns) 2.064 ns PS2_KEYBOARD:keyboard\|key1_code~41 4 COMB LCCOMB_X63_Y31_N6 3 " "Info: 4: + IC(0.512 ns) + CELL(0.150 ns) = 2.064 ns; Loc. = LCCOMB_X63_Y31_N6; Fanout = 3; COMB Node = 'PS2_KEYBOARD:keyboard\|key1_code~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { PS2_KEYBOARD:keyboard|Equal3~2 PS2_KEYBOARD:keyboard|key1_code~41 } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.420 ns) 3.155 ns PS2_KEYBOARD:keyboard\|key1_on~5 5 COMB LCCOMB_X63_Y31_N0 3 " "Info: 5: + IC(0.671 ns) + CELL(0.420 ns) = 3.155 ns; Loc. = LCCOMB_X63_Y31_N0; Fanout = 3; COMB Node = 'PS2_KEYBOARD:keyboard\|key1_on~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PS2_KEYBOARD:keyboard|key1_code~41 PS2_KEYBOARD:keyboard|key1_on~5 } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 3.826 ns PS2_KEYBOARD:keyboard\|key2_code\[7\]~48 6 COMB LCCOMB_X63_Y31_N2 1 " "Info: 6: + IC(0.252 ns) + CELL(0.419 ns) = 3.826 ns; Loc. = LCCOMB_X63_Y31_N2; Fanout = 1; COMB Node = 'PS2_KEYBOARD:keyboard\|key2_code\[7\]~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { PS2_KEYBOARD:keyboard|key1_on~5 PS2_KEYBOARD:keyboard|key2_code[7]~48 } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.275 ns) 4.561 ns PS2_KEYBOARD:keyboard\|key2_code\[7\]~49 7 COMB LCCOMB_X63_Y31_N20 8 " "Info: 7: + IC(0.460 ns) + CELL(0.275 ns) = 4.561 ns; Loc. = LCCOMB_X63_Y31_N20; Fanout = 8; COMB Node = 'PS2_KEYBOARD:keyboard\|key2_code\[7\]~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { PS2_KEYBOARD:keyboard|key2_code[7]~48 PS2_KEYBOARD:keyboard|key2_code[7]~49 } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.660 ns) 5.940 ns PS2_KEYBOARD:keyboard\|key2_code\[6\] 8 REG LCFF_X63_Y27_N21 1 " "Info: 8: + IC(0.719 ns) + CELL(0.660 ns) = 5.940 ns; Loc. = LCFF_X63_Y27_N21; Fanout = 1; REG Node = 'PS2_KEYBOARD:keyboard\|key2_code\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { PS2_KEYBOARD:keyboard|key2_code[7]~49 PS2_KEYBOARD:keyboard|key2_code[6] } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 46.38 % ) " "Info: Total cell delay = 2.755 ns ( 46.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.185 ns ( 53.62 % ) " "Info: Total interconnect delay = 3.185 ns ( 53.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { PS2_KEYBOARD:keyboard|scandata[4] PS2_KEYBOARD:keyboard|Equal3~1 PS2_KEYBOARD:keyboard|Equal3~2 PS2_KEYBOARD:keyboard|key1_code~41 PS2_KEYBOARD:keyboard|key1_on~5 PS2_KEYBOARD:keyboard|key2_code[7]~48 PS2_KEYBOARD:keyboard|key2_code[7]~49 PS2_KEYBOARD:keyboard|key2_code[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { PS2_KEYBOARD:keyboard|scandata[4] {} PS2_KEYBOARD:keyboard|Equal3~1 {} PS2_KEYBOARD:keyboard|Equal3~2 {} PS2_KEYBOARD:keyboard|key1_code~41 {} PS2_KEYBOARD:keyboard|key1_on~5 {} PS2_KEYBOARD:keyboard|key2_code[7]~48 {} PS2_KEYBOARD:keyboard|key2_code[7]~49 {} PS2_KEYBOARD:keyboard|key2_code[6] {} } { 0.000ns 0.325ns 0.246ns 0.512ns 0.671ns 0.252ns 0.460ns 0.719ns } { 0.000ns 0.438ns 0.393ns 0.150ns 0.420ns 0.419ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.030 ns - Smallest " "Info: - Smallest clock skew is -0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK destination 5.731 ns + Shortest register " "Info: + Shortest clock path from clock \"PS2_CLK\" to destination register is 5.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns PS2_CLK 1 CLK PIN_D26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 17; CLK Node = 'PS2_CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.787 ns) 2.649 ns PS2_KEYBOARD:keyboard\|keyready 2 REG LCFF_X64_Y30_N17 1 " "Info: 2: + IC(0.990 ns) + CELL(0.787 ns) = 2.649 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'PS2_KEYBOARD:keyboard\|keyready'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keyready } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 4.191 ns PS2_KEYBOARD:keyboard\|keyready~clkctrl 3 COMB CLKCTRL_G5 26 " "Info: 3: + IC(1.542 ns) + CELL(0.000 ns) = 4.191 ns; Loc. = CLKCTRL_G5; Fanout = 26; COMB Node = 'PS2_KEYBOARD:keyboard\|keyready~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 5.731 ns PS2_KEYBOARD:keyboard\|key2_code\[6\] 4 REG LCFF_X63_Y27_N21 1 " "Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 5.731 ns; Loc. = LCFF_X63_Y27_N21; Fanout = 1; REG Node = 'PS2_KEYBOARD:keyboard\|key2_code\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[6] } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.196 ns ( 38.32 % ) " "Info: Total cell delay = 2.196 ns ( 38.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.535 ns ( 61.68 % ) " "Info: Total interconnect delay = 3.535 ns ( 61.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.731 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keyready {} PS2_KEYBOARD:keyboard|keyready~clkctrl {} PS2_KEYBOARD:keyboard|key2_code[6] {} } { 0.000ns 0.000ns 0.990ns 1.542ns 1.003ns } { 0.000ns 0.872ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK source 5.761 ns - Longest register " "Info: - Longest clock path from clock \"PS2_CLK\" to source register is 5.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns PS2_CLK 1 CLK PIN_D26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 17; CLK Node = 'PS2_CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.787 ns) 2.649 ns PS2_KEYBOARD:keyboard\|keyready 2 REG LCFF_X64_Y30_N17 1 " "Info: 2: + IC(0.990 ns) + CELL(0.787 ns) = 2.649 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'PS2_KEYBOARD:keyboard\|keyready'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keyready } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 4.191 ns PS2_KEYBOARD:keyboard\|keyready~clkctrl 3 COMB CLKCTRL_G5 26 " "Info: 3: + IC(1.542 ns) + CELL(0.000 ns) = 4.191 ns; Loc. = CLKCTRL_G5; Fanout = 26; COMB Node = 'PS2_KEYBOARD:keyboard\|keyready~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 5.761 ns PS2_KEYBOARD:keyboard\|scandata\[4\] 4 REG LCFF_X64_Y31_N25 1 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 5.761 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'PS2_KEYBOARD:keyboard\|scandata\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|scandata[4] } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.196 ns ( 38.12 % ) " "Info: Total cell delay = 2.196 ns ( 38.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.565 ns ( 61.88 % ) " "Info: Total interconnect delay = 3.565 ns ( 61.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.761 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|scandata[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.761 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keyready {} PS2_KEYBOARD:keyboard|keyready~clkctrl {} PS2_KEYBOARD:keyboard|scandata[4] {} } { 0.000ns 0.000ns 0.990ns 1.542ns 1.033ns } { 0.000ns 0.872ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.731 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keyready {} PS2_KEYBOARD:keyboard|keyready~clkctrl {} PS2_KEYBOARD:keyboard|key2_code[6] {} } { 0.000ns 0.000ns 0.990ns 1.542ns 1.003ns } { 0.000ns 0.872ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.761 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|scandata[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.761 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keyready {} PS2_KEYBOARD:keyboard|keyready~clkctrl {} PS2_KEYBOARD:keyboard|scandata[4] {} } { 0.000ns 0.000ns 0.990ns 1.542ns 1.033ns } { 0.000ns 0.872ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 97 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { PS2_KEYBOARD:keyboard|scandata[4] PS2_KEYBOARD:keyboard|Equal3~1 PS2_KEYBOARD:keyboard|Equal3~2 PS2_KEYBOARD:keyboard|key1_code~41 PS2_KEYBOARD:keyboard|key1_on~5 PS2_KEYBOARD:keyboard|key2_code[7]~48 PS2_KEYBOARD:keyboard|key2_code[7]~49 PS2_KEYBOARD:keyboard|key2_code[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { PS2_KEYBOARD:keyboard|scandata[4] {} PS2_KEYBOARD:keyboard|Equal3~1 {} PS2_KEYBOARD:keyboard|Equal3~2 {} PS2_KEYBOARD:keyboard|key1_code~41 {} PS2_KEYBOARD:keyboard|key1_on~5 {} PS2_KEYBOARD:keyboard|key2_code[7]~48 {} PS2_KEYBOARD:keyboard|key2_code[7]~49 {} PS2_KEYBOARD:keyboard|key2_code[6] {} } { 0.000ns 0.325ns 0.246ns 0.512ns 0.671ns 0.252ns 0.460ns 0.719ns } { 0.000ns 0.438ns 0.393ns 0.150ns 0.420ns 0.419ns 0.275ns 0.660ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|key2_code[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.731 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keyready {} PS2_KEYBOARD:keyboard|keyready~clkctrl {} PS2_KEYBOARD:keyboard|key2_code[6] {} } { 0.000ns 0.000ns 0.990ns 1.542ns 1.003ns } { 0.000ns 0.872ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.761 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|scandata[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.761 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keyready {} PS2_KEYBOARD:keyboard|keyready~clkctrl {} PS2_KEYBOARD:keyboard|scandata[4] {} } { 0.000ns 0.000ns 0.990ns 1.542ns 1.033ns } { 0.000ns 0.872ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register myrand\[2\] register myrand\[27\] 9.46 MHz 105.723 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 9.46 MHz between source register \"myrand\[2\]\" and destination register \"myrand\[27\]\" (period= 105.723 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "105.463 ns + Longest register register " "Info: + Longest register to register delay is 105.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns myrand\[2\] 1 REG LCFF_X37_Y18_N3 50 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y18_N3; Fanout = 50; REG Node = 'myrand\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { myrand[2] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 578 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(2.663 ns) 3.921 ns lpm_mult:Mult0\|mult_cq01:auto_generated\|mac_mult1~DATAOUT20 2 COMB DSPMULT_X39_Y16_N0 1 " "Info: 2: + IC(1.258 ns) + CELL(2.663 ns) = 3.921 ns; Loc. = DSPMULT_X39_Y16_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_cq01:auto_generated\|mac_mult1~DATAOUT20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.921 ns" { myrand[2] lpm_mult:Mult0|mult_cq01:auto_generated|mac_mult1~DATAOUT20 } "NODE_NAME" } } { "db/mult_cq01.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/mult_cq01.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 4.145 ns lpm_mult:Mult0\|mult_cq01:auto_generated\|mac_out2~DATAOUT20 3 COMB DSPOUT_X39_Y16_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.224 ns) = 4.145 ns; Loc. = DSPOUT_X39_Y16_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_cq01:auto_generated\|mac_out2~DATAOUT20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { lpm_mult:Mult0|mult_cq01:auto_generated|mac_mult1~DATAOUT20 lpm_mult:Mult0|mult_cq01:auto_generated|mac_out2~DATAOUT20 } "NODE_NAME" } } { "db/mult_cq01.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/mult_cq01.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.393 ns) 5.677 ns lpm_mult:Mult0\|mult_cq01:auto_generated\|op_1~44 4 COMB LCCOMB_X41_Y15_N4 2 " "Info: 4: + IC(1.139 ns) + CELL(0.393 ns) = 5.677 ns; Loc. = LCCOMB_X41_Y15_N4; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_cq01:auto_generated\|op_1~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { lpm_mult:Mult0|mult_cq01:auto_generated|mac_out2~DATAOUT20 lpm_mult:Mult0|mult_cq01:auto_generated|op_1~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.087 ns lpm_mult:Mult0\|mult_cq01:auto_generated\|op_1~45 5 COMB LCCOMB_X41_Y15_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 6.087 ns; Loc. = LCCOMB_X41_Y15_N6; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_cq01:auto_generated\|op_1~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_mult:Mult0|mult_cq01:auto_generated|op_1~44 lpm_mult:Mult0|mult_cq01:auto_generated|op_1~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.414 ns) 6.958 ns Add11~43 6 COMB LCCOMB_X40_Y15_N10 2 " "Info: 6: + IC(0.457 ns) + CELL(0.414 ns) = 6.958 ns; Loc. = LCCOMB_X40_Y15_N10; Fanout = 2; COMB Node = 'Add11~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { lpm_mult:Mult0|mult_cq01:auto_generated|op_1~45 Add11~43 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 580 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.029 ns Add11~45 7 COMB LCCOMB_X40_Y15_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.029 ns; Loc. = LCCOMB_X40_Y15_N12; Fanout = 2; COMB Node = 'Add11~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add11~43 Add11~45 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 580 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.188 ns Add11~47 8 COMB LCCOMB_X40_Y15_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 7.188 ns; Loc. = LCCOMB_X40_Y15_N14; Fanout = 2; COMB Node = 'Add11~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add11~45 Add11~47 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 580 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.259 ns Add11~49 9 COMB LCCOMB_X40_Y15_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.259 ns; Loc. = LCCOMB_X40_Y15_N16; Fanout = 2; COMB Node = 'Add11~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add11~47 Add11~49 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 580 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.669 ns Add11~50 10 COMB LCCOMB_X40_Y15_N18 19 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 7.669 ns; Loc. = LCCOMB_X40_Y15_N18; Fanout = 19; COMB Node = 'Add11~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add11~49 Add11~50 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 580 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(2.663 ns) 11.562 ns lpm_mult:Mult1\|mult_eq01:auto_generated\|mac_mult3~DATAOUT7 11 COMB DSPMULT_X39_Y18_N0 1 " "Info: 11: + IC(1.230 ns) + CELL(2.663 ns) = 11.562 ns; Loc. = DSPMULT_X39_Y18_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult1\|mult_eq01:auto_generated\|mac_mult3~DATAOUT7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.893 ns" { Add11~50 lpm_mult:Mult1|mult_eq01:auto_generated|mac_mult3~DATAOUT7 } "NODE_NAME" } } { "db/mult_eq01.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/mult_eq01.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 11.786 ns lpm_mult:Mult1\|mult_eq01:auto_generated\|mac_out4~DATAOUT7 12 COMB DSPOUT_X39_Y18_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.224 ns) = 11.786 ns; Loc. = DSPOUT_X39_Y18_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult1\|mult_eq01:auto_generated\|mac_out4~DATAOUT7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { lpm_mult:Mult1|mult_eq01:auto_generated|mac_mult3~DATAOUT7 lpm_mult:Mult1|mult_eq01:auto_generated|mac_out4~DATAOUT7 } "NODE_NAME" } } { "db/mult_eq01.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/mult_eq01.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.393 ns) 12.814 ns lpm_mult:Mult1\|mult_eq01:auto_generated\|op_2~24 13 COMB LCCOMB_X38_Y18_N4 2 " "Info: 13: + IC(0.635 ns) + CELL(0.393 ns) = 12.814 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 2; COMB Node = 'lpm_mult:Mult1\|mult_eq01:auto_generated\|op_2~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { lpm_mult:Mult1|mult_eq01:auto_generated|mac_out4~DATAOUT7 lpm_mult:Mult1|mult_eq01:auto_generated|op_2~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.885 ns lpm_mult:Mult1\|mult_eq01:auto_generated\|op_2~26 14 COMB LCCOMB_X38_Y18_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 12.885 ns; Loc. = LCCOMB_X38_Y18_N6; Fanout = 2; COMB Node = 'lpm_mult:Mult1\|mult_eq01:auto_generated\|op_2~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_mult:Mult1|mult_eq01:auto_generated|op_2~24 lpm_mult:Mult1|mult_eq01:auto_generated|op_2~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.295 ns lpm_mult:Mult1\|mult_eq01:auto_generated\|op_2~27 15 COMB LCCOMB_X38_Y18_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 13.295 ns; Loc. = LCCOMB_X38_Y18_N8; Fanout = 2; COMB Node = 'lpm_mult:Mult1\|mult_eq01:auto_generated\|op_2~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_mult:Mult1|mult_eq01:auto_generated|op_2~26 lpm_mult:Mult1|mult_eq01:auto_generated|op_2~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.414 ns) 14.689 ns lpm_mult:Mult1\|mult_eq01:auto_generated\|op_1~58 16 COMB LCCOMB_X38_Y20_N20 2 " "Info: 16: + IC(0.980 ns) + CELL(0.414 ns) = 14.689 ns; Loc. = LCCOMB_X38_Y20_N20; Fanout = 2; COMB Node = 'lpm_mult:Mult1\|mult_eq01:auto_generated\|op_1~58'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { lpm_mult:Mult1|mult_eq01:auto_generated|op_2~27 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.760 ns lpm_mult:Mult1\|mult_eq01:auto_generated\|op_1~60 17 COMB LCCOMB_X38_Y20_N22 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 14.760 ns; Loc. = LCCOMB_X38_Y20_N22; Fanout = 2; COMB Node = 'lpm_mult:Mult1\|mult_eq01:auto_generated\|op_1~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_mult:Mult1|mult_eq01:auto_generated|op_1~58 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~60 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.831 ns lpm_mult:Mult1\|mult_eq01:auto_generated\|op_1~62 18 COMB LCCOMB_X38_Y20_N24 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 14.831 ns; Loc. = LCCOMB_X38_Y20_N24; Fanout = 2; COMB Node = 'lpm_mult:Mult1\|mult_eq01:auto_generated\|op_1~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_mult:Mult1|mult_eq01:auto_generated|op_1~60 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.902 ns lpm_mult:Mult1\|mult_eq01:auto_generated\|op_1~64 19 COMB LCCOMB_X38_Y20_N26 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 14.902 ns; Loc. = LCCOMB_X38_Y20_N26; Fanout = 1; COMB Node = 'lpm_mult:Mult1\|mult_eq01:auto_generated\|op_1~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_mult:Mult1|mult_eq01:auto_generated|op_1~62 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~64 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.312 ns lpm_mult:Mult1\|mult_eq01:auto_generated\|op_1~65 20 COMB LCCOMB_X38_Y20_N28 64 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 15.312 ns; Loc. = LCCOMB_X38_Y20_N28; Fanout = 64; COMB Node = 'lpm_mult:Mult1\|mult_eq01:auto_generated\|op_1~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_mult:Mult1|mult_eq01:auto_generated|op_1~64 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.420 ns) 15.990 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|_~60 21 COMB LCCOMB_X38_Y20_N30 2 " "Info: 21: + IC(0.258 ns) + CELL(0.420 ns) = 15.990 ns; Loc. = LCCOMB_X38_Y20_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|_~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { lpm_mult:Mult1|mult_eq01:auto_generated|op_1~65 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|_~60 } "NODE_NAME" } } { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/abs_divider_jbg.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.393 ns) 17.378 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~62 22 COMB LCCOMB_X40_Y21_N2 2 " "Info: 22: + IC(0.995 ns) + CELL(0.393 ns) = 17.378 ns; Loc. = LCCOMB_X40_Y21_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|_~60 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~62 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.449 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~64 23 COMB LCCOMB_X40_Y21_N4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 17.449 ns; Loc. = LCCOMB_X40_Y21_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~62 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~64 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.520 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~66 24 COMB LCCOMB_X40_Y21_N6 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 17.520 ns; Loc. = LCCOMB_X40_Y21_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~66'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~64 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~66 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.591 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~68 25 COMB LCCOMB_X40_Y21_N8 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 17.591 ns; Loc. = LCCOMB_X40_Y21_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~68'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~66 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~68 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.662 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~70 26 COMB LCCOMB_X40_Y21_N10 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 17.662 ns; Loc. = LCCOMB_X40_Y21_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~70'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~68 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~70 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.733 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~72 27 COMB LCCOMB_X40_Y21_N12 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 17.733 ns; Loc. = LCCOMB_X40_Y21_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~72'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~70 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~72 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 17.892 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~74 28 COMB LCCOMB_X40_Y21_N14 2 " "Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 17.892 ns; Loc. = LCCOMB_X40_Y21_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~74'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~72 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~74 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.963 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~76 29 COMB LCCOMB_X40_Y21_N16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 17.963 ns; Loc. = LCCOMB_X40_Y21_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~76'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~74 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~76 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.034 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~78 30 COMB LCCOMB_X40_Y21_N18 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 18.034 ns; Loc. = LCCOMB_X40_Y21_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~78'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~76 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~78 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.105 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~80 31 COMB LCCOMB_X40_Y21_N20 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 18.105 ns; Loc. = LCCOMB_X40_Y21_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~80'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~78 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~80 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.176 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~82 32 COMB LCCOMB_X40_Y21_N22 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 18.176 ns; Loc. = LCCOMB_X40_Y21_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~82'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~80 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~82 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.247 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~84 33 COMB LCCOMB_X40_Y21_N24 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 18.247 ns; Loc. = LCCOMB_X40_Y21_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~84'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~82 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~84 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.318 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~86 34 COMB LCCOMB_X40_Y21_N26 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 18.318 ns; Loc. = LCCOMB_X40_Y21_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~86'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~84 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~86 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.389 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~88 35 COMB LCCOMB_X40_Y21_N28 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 18.389 ns; Loc. = LCCOMB_X40_Y21_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~88'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~86 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~88 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 18.535 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~90 36 COMB LCCOMB_X40_Y21_N30 2 " "Info: 36: + IC(0.000 ns) + CELL(0.146 ns) = 18.535 ns; Loc. = LCCOMB_X40_Y21_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~90'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~88 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~90 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.606 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~92 37 COMB LCCOMB_X40_Y20_N0 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 18.606 ns; Loc. = LCCOMB_X40_Y20_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~92'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~90 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~92 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.677 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~94 38 COMB LCCOMB_X40_Y20_N2 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 18.677 ns; Loc. = LCCOMB_X40_Y20_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~94'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~92 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~94 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.748 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~96 39 COMB LCCOMB_X40_Y20_N4 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 18.748 ns; Loc. = LCCOMB_X40_Y20_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~96'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~94 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~96 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.819 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~98 40 COMB LCCOMB_X40_Y20_N6 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 18.819 ns; Loc. = LCCOMB_X40_Y20_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~98'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~96 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~98 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.890 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~100 41 COMB LCCOMB_X40_Y20_N8 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 18.890 ns; Loc. = LCCOMB_X40_Y20_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~98 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~100 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.961 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~102 42 COMB LCCOMB_X40_Y20_N10 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 18.961 ns; Loc. = LCCOMB_X40_Y20_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~102'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~100 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~102 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.032 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~104 43 COMB LCCOMB_X40_Y20_N12 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 19.032 ns; Loc. = LCCOMB_X40_Y20_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~102 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~104 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 19.191 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~106 44 COMB LCCOMB_X40_Y20_N14 2 " "Info: 44: + IC(0.000 ns) + CELL(0.159 ns) = 19.191 ns; Loc. = LCCOMB_X40_Y20_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~106'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~104 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~106 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.262 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~108 45 COMB LCCOMB_X40_Y20_N16 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 19.262 ns; Loc. = LCCOMB_X40_Y20_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~108'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~106 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~108 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.333 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~110 46 COMB LCCOMB_X40_Y20_N18 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 19.333 ns; Loc. = LCCOMB_X40_Y20_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~108 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~110 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.404 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~112 47 COMB LCCOMB_X40_Y20_N20 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 19.404 ns; Loc. = LCCOMB_X40_Y20_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~112'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~110 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~112 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.475 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~114 48 COMB LCCOMB_X40_Y20_N22 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 19.475 ns; Loc. = LCCOMB_X40_Y20_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~112 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~114 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.885 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~115 49 COMB LCCOMB_X40_Y20_N24 4 " "Info: 49: + IC(0.000 ns) + CELL(0.410 ns) = 19.885 ns; Loc. = LCCOMB_X40_Y20_N24; Fanout = 4; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[2\]~115'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~114 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~115 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.393 ns) 21.545 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_11~10 50 COMB LCCOMB_X42_Y19_N22 2 " "Info: 50: + IC(1.267 ns) + CELL(0.393 ns) = 21.545 ns; Loc. = LCCOMB_X42_Y19_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_11~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~115 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.616 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_11~12 51 COMB LCCOMB_X42_Y19_N24 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 21.616 ns; Loc. = LCCOMB_X42_Y19_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_11~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~10 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.687 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_11~14 52 COMB LCCOMB_X42_Y19_N26 1 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 21.687 ns; Loc. = LCCOMB_X42_Y19_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_11~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~12 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 22.097 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_11~15 53 COMB LCCOMB_X42_Y19_N28 9 " "Info: 53: + IC(0.000 ns) + CELL(0.410 ns) = 22.097 ns; Loc. = LCCOMB_X42_Y19_N28; Fanout = 9; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_11~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~14 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.150 ns) 23.219 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[12\]~292 54 COMB LCCOMB_X40_Y20_N30 2 " "Info: 54: + IC(0.972 ns) + CELL(0.150 ns) = 23.219 ns; Loc. = LCCOMB_X40_Y20_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[12\]~292'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~15 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[12]~292 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.414 ns) 24.591 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_22~19 55 COMB LCCOMB_X42_Y19_N8 1 " "Info: 55: + IC(0.958 ns) + CELL(0.414 ns) = 24.591 ns; Loc. = LCCOMB_X42_Y19_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_22~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[12]~292 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_22~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 25.001 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_22~20 56 COMB LCCOMB_X42_Y19_N10 11 " "Info: 56: + IC(0.000 ns) + CELL(0.410 ns) = 25.001 ns; Loc. = LCCOMB_X42_Y19_N10; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_22~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_22~19 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_22~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.378 ns) 26.116 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[18\]~286 57 COMB LCCOMB_X43_Y21_N8 1 " "Info: 57: + IC(0.737 ns) + CELL(0.378 ns) = 26.116 ns; Loc. = LCCOMB_X43_Y21_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[18\]~286'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_22~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[18]~286 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.393 ns) 27.217 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_25~24 58 COMB LCCOMB_X43_Y19_N28 1 " "Info: 58: + IC(0.708 ns) + CELL(0.393 ns) = 27.217 ns; Loc. = LCCOMB_X43_Y19_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_25~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[18]~286 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_25~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 27.627 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_25~25 59 COMB LCCOMB_X43_Y19_N30 11 " "Info: 59: + IC(0.000 ns) + CELL(0.410 ns) = 27.627 ns; Loc. = LCCOMB_X43_Y19_N30; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_25~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_25~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_25~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.398 ns) 28.810 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[20\]~279 60 COMB LCCOMB_X44_Y20_N20 2 " "Info: 60: + IC(0.785 ns) + CELL(0.398 ns) = 28.810 ns; Loc. = LCCOMB_X44_Y20_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[20\]~279'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_25~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[20]~279 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.414 ns) 29.485 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_26~18 61 COMB LCCOMB_X44_Y20_N10 2 " "Info: 61: + IC(0.261 ns) + CELL(0.414 ns) = 29.485 ns; Loc. = LCCOMB_X44_Y20_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_26~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[20]~279 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.556 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_26~20 62 COMB LCCOMB_X44_Y20_N12 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 29.556 ns; Loc. = LCCOMB_X44_Y20_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_26~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 29.715 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_26~22 63 COMB LCCOMB_X44_Y20_N14 1 " "Info: 63: + IC(0.000 ns) + CELL(0.159 ns) = 29.715 ns; Loc. = LCCOMB_X44_Y20_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_26~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.786 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_26~24 64 COMB LCCOMB_X44_Y20_N16 1 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 29.786 ns; Loc. = LCCOMB_X44_Y20_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_26~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 30.196 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_26~25 65 COMB LCCOMB_X44_Y20_N18 11 " "Info: 65: + IC(0.000 ns) + CELL(0.410 ns) = 30.196 ns; Loc. = LCCOMB_X44_Y20_N18; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_26~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.438 ns) 31.401 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[27\]~679 66 COMB LCCOMB_X43_Y19_N6 3 " "Info: 66: + IC(0.767 ns) + CELL(0.438 ns) = 31.401 ns; Loc. = LCCOMB_X43_Y19_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[27\]~679'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[27]~679 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.414 ns) 32.769 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_27~22 67 COMB LCCOMB_X43_Y20_N26 1 " "Info: 67: + IC(0.954 ns) + CELL(0.414 ns) = 32.769 ns; Loc. = LCCOMB_X43_Y20_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_27~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[27]~679 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.840 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_27~24 68 COMB LCCOMB_X43_Y20_N28 1 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 32.840 ns; Loc. = LCCOMB_X43_Y20_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_27~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 33.250 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_27~25 69 COMB LCCOMB_X43_Y20_N30 11 " "Info: 69: + IC(0.000 ns) + CELL(0.410 ns) = 33.250 ns; Loc. = LCCOMB_X43_Y20_N30; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_27~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.275 ns) 33.939 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[31\]~738 70 COMB LCCOMB_X44_Y20_N6 3 " "Info: 70: + IC(0.414 ns) + CELL(0.275 ns) = 33.939 ns; Loc. = LCCOMB_X44_Y20_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[31\]~738'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[31]~738 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.393 ns) 34.999 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_28~20 71 COMB LCCOMB_X42_Y20_N4 2 " "Info: 71: + IC(0.667 ns) + CELL(0.393 ns) = 34.999 ns; Loc. = LCCOMB_X42_Y20_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_28~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[31]~738 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.070 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_28~22 72 COMB LCCOMB_X42_Y20_N6 1 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 35.070 ns; Loc. = LCCOMB_X42_Y20_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_28~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.141 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_28~24 73 COMB LCCOMB_X42_Y20_N8 1 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 35.141 ns; Loc. = LCCOMB_X42_Y20_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_28~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 35.551 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_28~25 74 COMB LCCOMB_X42_Y20_N10 11 " "Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 35.551 ns; Loc. = LCCOMB_X42_Y20_N10; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_28~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.438 ns) 36.479 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[37\]~683 75 COMB LCCOMB_X43_Y20_N0 3 " "Info: 75: + IC(0.490 ns) + CELL(0.438 ns) = 36.479 ns; Loc. = LCCOMB_X43_Y20_N0; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[37\]~683'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[37]~683 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.393 ns) 37.547 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_29~22 76 COMB LCCOMB_X42_Y20_N18 1 " "Info: 76: + IC(0.675 ns) + CELL(0.393 ns) = 37.547 ns; Loc. = LCCOMB_X42_Y20_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_29~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[37]~683 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.618 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_29~24 77 COMB LCCOMB_X42_Y20_N20 1 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 37.618 ns; Loc. = LCCOMB_X42_Y20_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_29~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 38.028 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_29~25 78 COMB LCCOMB_X42_Y20_N22 11 " "Info: 78: + IC(0.000 ns) + CELL(0.410 ns) = 38.028 ns; Loc. = LCCOMB_X42_Y20_N22; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_29~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.437 ns) 38.946 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[41\]~740 79 COMB LCCOMB_X42_Y20_N30 3 " "Info: 79: + IC(0.481 ns) + CELL(0.437 ns) = 38.946 ns; Loc. = LCCOMB_X42_Y20_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[41\]~740'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[41]~740 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.414 ns) 40.341 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_30~20 80 COMB LCCOMB_X41_Y19_N12 2 " "Info: 80: + IC(0.981 ns) + CELL(0.414 ns) = 40.341 ns; Loc. = LCCOMB_X41_Y19_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_30~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[41]~740 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 40.500 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_30~22 81 COMB LCCOMB_X41_Y19_N14 1 " "Info: 81: + IC(0.000 ns) + CELL(0.159 ns) = 40.500 ns; Loc. = LCCOMB_X41_Y19_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_30~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.571 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_30~24 82 COMB LCCOMB_X41_Y19_N16 1 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 40.571 ns; Loc. = LCCOMB_X41_Y19_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_30~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 40.981 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_30~25 83 COMB LCCOMB_X41_Y19_N18 11 " "Info: 83: + IC(0.000 ns) + CELL(0.410 ns) = 40.981 ns; Loc. = LCCOMB_X41_Y19_N18; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_30~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.371 ns) 42.036 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[46\]~228 84 COMB LCCOMB_X38_Y19_N16 2 " "Info: 84: + IC(0.684 ns) + CELL(0.371 ns) = 42.036 ns; Loc. = LCCOMB_X38_Y19_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[46\]~228'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[46]~228 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.414 ns) 43.128 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_1~20 85 COMB LCCOMB_X40_Y19_N22 2 " "Info: 85: + IC(0.678 ns) + CELL(0.414 ns) = 43.128 ns; Loc. = LCCOMB_X40_Y19_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_1~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[46]~228 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.199 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_1~22 86 COMB LCCOMB_X40_Y19_N24 1 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 43.199 ns; Loc. = LCCOMB_X40_Y19_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.270 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_1~24 87 COMB LCCOMB_X40_Y19_N26 1 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 43.270 ns; Loc. = LCCOMB_X40_Y19_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_1~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 43.680 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_1~25 88 COMB LCCOMB_X40_Y19_N28 11 " "Info: 88: + IC(0.000 ns) + CELL(0.410 ns) = 43.680 ns; Loc. = LCCOMB_X40_Y19_N28; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_1~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.150 ns) 44.573 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[51\]~218 89 COMB LCCOMB_X41_Y21_N0 2 " "Info: 89: + IC(0.743 ns) + CELL(0.150 ns) = 44.573 ns; Loc. = LCCOMB_X41_Y21_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[51\]~218'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[51]~218 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.414 ns) 45.947 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_2~20 90 COMB LCCOMB_X41_Y22_N18 2 " "Info: 90: + IC(0.960 ns) + CELL(0.414 ns) = 45.947 ns; Loc. = LCCOMB_X41_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_2~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[51]~218 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.018 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_2~22 91 COMB LCCOMB_X41_Y22_N20 1 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 46.018 ns; Loc. = LCCOMB_X41_Y22_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_2~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.089 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_2~24 92 COMB LCCOMB_X41_Y22_N22 1 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 46.089 ns; Loc. = LCCOMB_X41_Y22_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_2~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 46.499 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_2~25 93 COMB LCCOMB_X41_Y22_N24 11 " "Info: 93: + IC(0.000 ns) + CELL(0.410 ns) = 46.499 ns; Loc. = LCCOMB_X41_Y22_N24; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_2~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.275 ns) 47.569 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[56\]~743 94 COMB LCCOMB_X40_Y19_N14 3 " "Info: 94: + IC(0.795 ns) + CELL(0.275 ns) = 47.569 ns; Loc. = LCCOMB_X40_Y19_N14; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[56\]~743'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[56]~743 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.414 ns) 48.989 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_3~20 95 COMB LCCOMB_X37_Y22_N24 2 " "Info: 95: + IC(1.006 ns) + CELL(0.414 ns) = 48.989 ns; Loc. = LCCOMB_X37_Y22_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_3~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[56]~743 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.060 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_3~22 96 COMB LCCOMB_X37_Y22_N26 1 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 49.060 ns; Loc. = LCCOMB_X37_Y22_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_3~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.131 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_3~24 97 COMB LCCOMB_X37_Y22_N28 1 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 49.131 ns; Loc. = LCCOMB_X37_Y22_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_3~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 49.541 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_3~25 98 COMB LCCOMB_X37_Y22_N30 11 " "Info: 98: + IC(0.000 ns) + CELL(0.410 ns) = 49.541 ns; Loc. = LCCOMB_X37_Y22_N30; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_3~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.275 ns) 50.551 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[61\]~198 99 COMB LCCOMB_X40_Y22_N16 2 " "Info: 99: + IC(0.735 ns) + CELL(0.275 ns) = 50.551 ns; Loc. = LCCOMB_X40_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[61\]~198'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[61]~198 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.393 ns) 51.613 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_4~20 100 COMB LCCOMB_X41_Y22_N4 2 " "Info: 100: + IC(0.669 ns) + CELL(0.393 ns) = 51.613 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_4~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[61]~198 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.684 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_4~22 101 COMB LCCOMB_X41_Y22_N6 1 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 51.684 ns; Loc. = LCCOMB_X41_Y22_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_4~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.755 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_4~24 102 COMB LCCOMB_X41_Y22_N8 1 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 51.755 ns; Loc. = LCCOMB_X41_Y22_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_4~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 52.165 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_4~25 103 COMB LCCOMB_X41_Y22_N10 11 " "Info: 103: + IC(0.000 ns) + CELL(0.410 ns) = 52.165 ns; Loc. = LCCOMB_X41_Y22_N10; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_4~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.275 ns) 52.927 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[65\]~189 104 COMB LCCOMB_X40_Y22_N24 2 " "Info: 104: + IC(0.487 ns) + CELL(0.275 ns) = 52.927 ns; Loc. = LCCOMB_X40_Y22_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[65\]~189'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[65]~189 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.414 ns) 54.027 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_5~18 105 COMB LCCOMB_X37_Y22_N8 2 " "Info: 105: + IC(0.686 ns) + CELL(0.414 ns) = 54.027 ns; Loc. = LCCOMB_X37_Y22_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_5~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[65]~189 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.098 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_5~20 106 COMB LCCOMB_X37_Y22_N10 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 54.098 ns; Loc. = LCCOMB_X37_Y22_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_5~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.169 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_5~22 107 COMB LCCOMB_X37_Y22_N12 1 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 54.169 ns; Loc. = LCCOMB_X37_Y22_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_5~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 54.328 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_5~24 108 COMB LCCOMB_X37_Y22_N14 1 " "Info: 108: + IC(0.000 ns) + CELL(0.159 ns) = 54.328 ns; Loc. = LCCOMB_X37_Y22_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_5~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 54.738 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_5~25 109 COMB LCCOMB_X37_Y22_N16 11 " "Info: 109: + IC(0.000 ns) + CELL(0.410 ns) = 54.738 ns; Loc. = LCCOMB_X37_Y22_N16; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_5~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.419 ns) 55.666 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[70\]~174 110 COMB LCCOMB_X38_Y22_N16 2 " "Info: 110: + IC(0.509 ns) + CELL(0.419 ns) = 55.666 ns; Loc. = LCCOMB_X38_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[70\]~174'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[70]~174 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.414 ns) 56.339 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_6~18 111 COMB LCCOMB_X38_Y22_N20 2 " "Info: 111: + IC(0.259 ns) + CELL(0.414 ns) = 56.339 ns; Loc. = LCCOMB_X38_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_6~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[70]~174 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.410 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_6~20 112 COMB LCCOMB_X38_Y22_N22 2 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 56.410 ns; Loc. = LCCOMB_X38_Y22_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_6~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.481 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_6~22 113 COMB LCCOMB_X38_Y22_N24 1 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 56.481 ns; Loc. = LCCOMB_X38_Y22_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_6~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.552 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_6~24 114 COMB LCCOMB_X38_Y22_N26 1 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 56.552 ns; Loc. = LCCOMB_X38_Y22_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_6~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 56.962 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_6~25 115 COMB LCCOMB_X38_Y22_N28 11 " "Info: 115: + IC(0.000 ns) + CELL(0.410 ns) = 56.962 ns; Loc. = LCCOMB_X38_Y22_N28; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_6~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.398 ns) 58.172 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[77\]~167 116 COMB LCCOMB_X38_Y21_N26 2 " "Info: 116: + IC(0.812 ns) + CELL(0.398 ns) = 58.172 ns; Loc. = LCCOMB_X38_Y21_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[77\]~167'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[77]~167 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.414 ns) 59.287 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_7~22 117 COMB LCCOMB_X38_Y21_N10 1 " "Info: 117: + IC(0.701 ns) + CELL(0.414 ns) = 59.287 ns; Loc. = LCCOMB_X38_Y21_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_7~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[77]~167 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.358 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_7~24 118 COMB LCCOMB_X38_Y21_N12 1 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 59.358 ns; Loc. = LCCOMB_X38_Y21_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_7~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 59.768 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_7~25 119 COMB LCCOMB_X38_Y21_N14 11 " "Info: 119: + IC(0.000 ns) + CELL(0.410 ns) = 59.768 ns; Loc. = LCCOMB_X38_Y21_N14; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_7~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.398 ns) 60.939 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[81\]~158 120 COMB LCCOMB_X37_Y21_N4 2 " "Info: 120: + IC(0.773 ns) + CELL(0.398 ns) = 60.939 ns; Loc. = LCCOMB_X37_Y21_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[81\]~158'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[81]~158 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.414 ns) 61.824 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_8~20 121 COMB LCCOMB_X37_Y21_N16 2 " "Info: 121: + IC(0.471 ns) + CELL(0.414 ns) = 61.824 ns; Loc. = LCCOMB_X37_Y21_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_8~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[81]~158 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.895 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_8~22 122 COMB LCCOMB_X37_Y21_N18 1 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 61.895 ns; Loc. = LCCOMB_X37_Y21_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_8~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 61.966 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_8~24 123 COMB LCCOMB_X37_Y21_N20 1 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 61.966 ns; Loc. = LCCOMB_X37_Y21_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_8~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 62.376 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_8~25 124 COMB LCCOMB_X37_Y21_N22 11 " "Info: 124: + IC(0.000 ns) + CELL(0.410 ns) = 62.376 ns; Loc. = LCCOMB_X37_Y21_N22; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_8~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.393 ns) 63.455 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[85\]~144 125 COMB LCCOMB_X40_Y21_N0 2 " "Info: 125: + IC(0.686 ns) + CELL(0.393 ns) = 63.455 ns; Loc. = LCCOMB_X40_Y21_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[85\]~144'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[85]~144 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.414 ns) 64.792 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_9~18 126 COMB LCCOMB_X33_Y21_N6 2 " "Info: 126: + IC(0.923 ns) + CELL(0.414 ns) = 64.792 ns; Loc. = LCCOMB_X33_Y21_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_9~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[85]~144 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.863 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_9~20 127 COMB LCCOMB_X33_Y21_N8 2 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 64.863 ns; Loc. = LCCOMB_X33_Y21_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_9~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.934 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_9~22 128 COMB LCCOMB_X33_Y21_N10 1 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 64.934 ns; Loc. = LCCOMB_X33_Y21_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_9~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.005 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_9~24 129 COMB LCCOMB_X33_Y21_N12 1 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 65.005 ns; Loc. = LCCOMB_X33_Y21_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_9~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 65.415 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_9~25 130 COMB LCCOMB_X33_Y21_N14 11 " "Info: 130: + IC(0.000 ns) + CELL(0.410 ns) = 65.415 ns; Loc. = LCCOMB_X33_Y21_N14; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_9~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.275 ns) 66.568 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[91\]~138 131 COMB LCCOMB_X32_Y22_N16 2 " "Info: 131: + IC(0.878 ns) + CELL(0.275 ns) = 66.568 ns; Loc. = LCCOMB_X32_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[91\]~138'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[91]~138 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.414 ns) 67.461 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_10~20 132 COMB LCCOMB_X32_Y21_N8 2 " "Info: 132: + IC(0.479 ns) + CELL(0.414 ns) = 67.461 ns; Loc. = LCCOMB_X32_Y21_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_10~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[91]~138 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.532 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_10~22 133 COMB LCCOMB_X32_Y21_N10 1 " "Info: 133: + IC(0.000 ns) + CELL(0.071 ns) = 67.532 ns; Loc. = LCCOMB_X32_Y21_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_10~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.603 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_10~24 134 COMB LCCOMB_X32_Y21_N12 1 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 67.603 ns; Loc. = LCCOMB_X32_Y21_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_10~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 68.013 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_10~25 135 COMB LCCOMB_X32_Y21_N14 11 " "Info: 135: + IC(0.000 ns) + CELL(0.410 ns) = 68.013 ns; Loc. = LCCOMB_X32_Y21_N14; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_10~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.275 ns) 68.759 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[96\]~128 136 COMB LCCOMB_X31_Y21_N28 2 " "Info: 136: + IC(0.471 ns) + CELL(0.275 ns) = 68.759 ns; Loc. = LCCOMB_X31_Y21_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[96\]~128'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[96]~128 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.414 ns) 69.860 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_12~20 137 COMB LCCOMB_X32_Y21_N24 2 " "Info: 137: + IC(0.687 ns) + CELL(0.414 ns) = 69.860 ns; Loc. = LCCOMB_X32_Y21_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_12~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[96]~128 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.931 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_12~22 138 COMB LCCOMB_X32_Y21_N26 1 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 69.931 ns; Loc. = LCCOMB_X32_Y21_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_12~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.002 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_12~24 139 COMB LCCOMB_X32_Y21_N28 1 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 70.002 ns; Loc. = LCCOMB_X32_Y21_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_12~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 70.412 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_12~25 140 COMB LCCOMB_X32_Y21_N30 11 " "Info: 140: + IC(0.000 ns) + CELL(0.410 ns) = 70.412 ns; Loc. = LCCOMB_X32_Y21_N30; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_12~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.419 ns) 71.718 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[100\]~114 141 COMB LCCOMB_X31_Y23_N4 2 " "Info: 141: + IC(0.887 ns) + CELL(0.419 ns) = 71.718 ns; Loc. = LCCOMB_X31_Y23_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[100\]~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[100]~114 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.485 ns) 72.452 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_13~18 142 COMB LCCOMB_X31_Y23_N14 2 " "Info: 142: + IC(0.249 ns) + CELL(0.485 ns) = 72.452 ns; Loc. = LCCOMB_X31_Y23_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_13~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[100]~114 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.523 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_13~20 143 COMB LCCOMB_X31_Y23_N16 2 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 72.523 ns; Loc. = LCCOMB_X31_Y23_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_13~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.594 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_13~22 144 COMB LCCOMB_X31_Y23_N18 1 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 72.594 ns; Loc. = LCCOMB_X31_Y23_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_13~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.665 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_13~24 145 COMB LCCOMB_X31_Y23_N20 1 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 72.665 ns; Loc. = LCCOMB_X31_Y23_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_13~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 73.075 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_13~25 146 COMB LCCOMB_X31_Y23_N22 11 " "Info: 146: + IC(0.000 ns) + CELL(0.410 ns) = 73.075 ns; Loc. = LCCOMB_X31_Y23_N22; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_13~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.437 ns) 74.004 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[106\]~753 147 COMB LCCOMB_X31_Y23_N28 3 " "Info: 147: + IC(0.492 ns) + CELL(0.437 ns) = 74.004 ns; Loc. = LCCOMB_X31_Y23_N28; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[106\]~753'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[106]~753 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.393 ns) 74.858 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_14~20 148 COMB LCCOMB_X32_Y23_N24 2 " "Info: 148: + IC(0.461 ns) + CELL(0.393 ns) = 74.858 ns; Loc. = LCCOMB_X32_Y23_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_14~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[106]~753 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.929 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_14~22 149 COMB LCCOMB_X32_Y23_N26 1 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 74.929 ns; Loc. = LCCOMB_X32_Y23_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_14~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 75.000 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_14~24 150 COMB LCCOMB_X32_Y23_N28 1 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 75.000 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_14~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 75.410 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_14~25 151 COMB LCCOMB_X32_Y23_N30 11 " "Info: 151: + IC(0.000 ns) + CELL(0.410 ns) = 75.410 ns; Loc. = LCCOMB_X32_Y23_N30; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_14~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.393 ns) 76.094 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[110\]~94 152 COMB LCCOMB_X32_Y23_N10 2 " "Info: 152: + IC(0.291 ns) + CELL(0.393 ns) = 76.094 ns; Loc. = LCCOMB_X32_Y23_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[110\]~94'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[110]~94 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.414 ns) 77.363 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_15~18 153 COMB LCCOMB_X32_Y24_N6 2 " "Info: 153: + IC(0.855 ns) + CELL(0.414 ns) = 77.363 ns; Loc. = LCCOMB_X32_Y24_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_15~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[110]~94 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.434 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_15~20 154 COMB LCCOMB_X32_Y24_N8 2 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 77.434 ns; Loc. = LCCOMB_X32_Y24_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_15~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.505 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_15~22 155 COMB LCCOMB_X32_Y24_N10 1 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 77.505 ns; Loc. = LCCOMB_X32_Y24_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_15~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.576 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_15~24 156 COMB LCCOMB_X32_Y24_N12 1 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 77.576 ns; Loc. = LCCOMB_X32_Y24_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_15~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 77.986 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_15~25 157 COMB LCCOMB_X32_Y24_N14 11 " "Info: 157: + IC(0.000 ns) + CELL(0.410 ns) = 77.986 ns; Loc. = LCCOMB_X32_Y24_N14; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_15~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.438 ns) 79.341 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[116\]~755 158 COMB LCCOMB_X32_Y23_N18 3 " "Info: 158: + IC(0.917 ns) + CELL(0.438 ns) = 79.341 ns; Loc. = LCCOMB_X32_Y23_N18; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[116\]~755'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[116]~755 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.414 ns) 80.515 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_16~20 159 COMB LCCOMB_X31_Y24_N4 2 " "Info: 159: + IC(0.760 ns) + CELL(0.414 ns) = 80.515 ns; Loc. = LCCOMB_X31_Y24_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_16~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[116]~755 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.586 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_16~22 160 COMB LCCOMB_X31_Y24_N6 1 " "Info: 160: + IC(0.000 ns) + CELL(0.071 ns) = 80.586 ns; Loc. = LCCOMB_X31_Y24_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_16~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 80.657 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_16~24 161 COMB LCCOMB_X31_Y24_N8 1 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 80.657 ns; Loc. = LCCOMB_X31_Y24_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_16~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 81.067 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_16~25 162 COMB LCCOMB_X31_Y24_N10 11 " "Info: 162: + IC(0.000 ns) + CELL(0.410 ns) = 81.067 ns; Loc. = LCCOMB_X31_Y24_N10; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_16~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.437 ns) 81.990 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[122\]~717 163 COMB LCCOMB_X32_Y24_N28 3 " "Info: 163: + IC(0.486 ns) + CELL(0.437 ns) = 81.990 ns; Loc. = LCCOMB_X32_Y24_N28; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[122\]~717'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[122]~717 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.393 ns) 83.092 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_17~22 164 COMB LCCOMB_X31_Y24_N26 1 " "Info: 164: + IC(0.709 ns) + CELL(0.393 ns) = 83.092 ns; Loc. = LCCOMB_X31_Y24_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_17~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[122]~717 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.163 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_17~24 165 COMB LCCOMB_X31_Y24_N28 1 " "Info: 165: + IC(0.000 ns) + CELL(0.071 ns) = 83.163 ns; Loc. = LCCOMB_X31_Y24_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_17~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 83.573 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_17~25 166 COMB LCCOMB_X31_Y24_N30 11 " "Info: 166: + IC(0.000 ns) + CELL(0.410 ns) = 83.573 ns; Loc. = LCCOMB_X31_Y24_N30; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_17~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.275 ns) 84.282 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[126\]~757 167 COMB LCCOMB_X31_Y24_N18 3 " "Info: 167: + IC(0.434 ns) + CELL(0.275 ns) = 84.282 ns; Loc. = LCCOMB_X31_Y24_N18; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[126\]~757'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[126]~757 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.393 ns) 85.615 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_18~20 168 COMB LCCOMB_X30_Y25_N18 2 " "Info: 168: + IC(0.940 ns) + CELL(0.393 ns) = 85.615 ns; Loc. = LCCOMB_X30_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_18~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[126]~757 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.686 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_18~22 169 COMB LCCOMB_X30_Y25_N20 1 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 85.686 ns; Loc. = LCCOMB_X30_Y25_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_18~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.757 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_18~24 170 COMB LCCOMB_X30_Y25_N22 1 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 85.757 ns; Loc. = LCCOMB_X30_Y25_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_18~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 86.167 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_18~25 171 COMB LCCOMB_X30_Y25_N24 11 " "Info: 171: + IC(0.000 ns) + CELL(0.410 ns) = 86.167 ns; Loc. = LCCOMB_X30_Y25_N24; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_18~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.150 ns) 86.758 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[131\]~58 172 COMB LCCOMB_X29_Y25_N8 2 " "Info: 172: + IC(0.441 ns) + CELL(0.150 ns) = 86.758 ns; Loc. = LCCOMB_X29_Y25_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[131\]~58'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[131]~58 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.414 ns) 87.850 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_19~20 173 COMB LCCOMB_X31_Y25_N24 2 " "Info: 173: + IC(0.678 ns) + CELL(0.414 ns) = 87.850 ns; Loc. = LCCOMB_X31_Y25_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_19~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[131]~58 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.921 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_19~22 174 COMB LCCOMB_X31_Y25_N26 1 " "Info: 174: + IC(0.000 ns) + CELL(0.071 ns) = 87.921 ns; Loc. = LCCOMB_X31_Y25_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_19~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.992 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_19~24 175 COMB LCCOMB_X31_Y25_N28 1 " "Info: 175: + IC(0.000 ns) + CELL(0.071 ns) = 87.992 ns; Loc. = LCCOMB_X31_Y25_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_19~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 88.402 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_19~25 176 COMB LCCOMB_X31_Y25_N30 11 " "Info: 176: + IC(0.000 ns) + CELL(0.410 ns) = 88.402 ns; Loc. = LCCOMB_X31_Y25_N30; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_19~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.415 ns) 89.257 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[136\]~759 177 COMB LCCOMB_X30_Y25_N6 3 " "Info: 177: + IC(0.440 ns) + CELL(0.415 ns) = 89.257 ns; Loc. = LCCOMB_X30_Y25_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[136\]~759'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[136]~759 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.393 ns) 90.331 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_20~20 178 COMB LCCOMB_X32_Y25_N4 2 " "Info: 178: + IC(0.681 ns) + CELL(0.393 ns) = 90.331 ns; Loc. = LCCOMB_X32_Y25_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_20~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[136]~759 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.402 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_20~22 179 COMB LCCOMB_X32_Y25_N6 1 " "Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 90.402 ns; Loc. = LCCOMB_X32_Y25_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_20~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 90.473 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_20~24 180 COMB LCCOMB_X32_Y25_N8 1 " "Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 90.473 ns; Loc. = LCCOMB_X32_Y25_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_20~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 90.883 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_20~25 181 COMB LCCOMB_X32_Y25_N10 11 " "Info: 181: + IC(0.000 ns) + CELL(0.410 ns) = 90.883 ns; Loc. = LCCOMB_X32_Y25_N10; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_20~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.438 ns) 92.067 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[142\]~725 182 COMB LCCOMB_X31_Y25_N16 3 " "Info: 182: + IC(0.746 ns) + CELL(0.438 ns) = 92.067 ns; Loc. = LCCOMB_X31_Y25_N16; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[142\]~725'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[142]~725 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.414 ns) 93.169 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_21~22 183 COMB LCCOMB_X33_Y25_N22 1 " "Info: 183: + IC(0.688 ns) + CELL(0.414 ns) = 93.169 ns; Loc. = LCCOMB_X33_Y25_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_21~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[142]~725 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.240 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_21~24 184 COMB LCCOMB_X33_Y25_N24 1 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 93.240 ns; Loc. = LCCOMB_X33_Y25_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_21~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 93.650 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_21~25 185 COMB LCCOMB_X33_Y25_N26 11 " "Info: 185: + IC(0.000 ns) + CELL(0.410 ns) = 93.650 ns; Loc. = LCCOMB_X33_Y25_N26; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_21~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.419 ns) 94.567 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[145\]~24 186 COMB LCCOMB_X34_Y25_N30 2 " "Info: 186: + IC(0.498 ns) + CELL(0.419 ns) = 94.567 ns; Loc. = LCCOMB_X34_Y25_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[145\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[145]~24 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.393 ns) 95.363 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_23~18 187 COMB LCCOMB_X33_Y25_N2 2 " "Info: 187: + IC(0.403 ns) + CELL(0.393 ns) = 95.363 ns; Loc. = LCCOMB_X33_Y25_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_23~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[145]~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.434 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_23~20 188 COMB LCCOMB_X33_Y25_N4 2 " "Info: 188: + IC(0.000 ns) + CELL(0.071 ns) = 95.434 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_23~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.505 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_23~22 189 COMB LCCOMB_X33_Y25_N6 1 " "Info: 189: + IC(0.000 ns) + CELL(0.071 ns) = 95.505 ns; Loc. = LCCOMB_X33_Y25_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_23~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.576 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_23~24 190 COMB LCCOMB_X33_Y25_N8 1 " "Info: 190: + IC(0.000 ns) + CELL(0.071 ns) = 95.576 ns; Loc. = LCCOMB_X33_Y25_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_23~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 95.986 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_23~25 191 COMB LCCOMB_X33_Y25_N10 11 " "Info: 191: + IC(0.000 ns) + CELL(0.410 ns) = 95.986 ns; Loc. = LCCOMB_X33_Y25_N10; Fanout = 11; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_23~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.438 ns) 96.959 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[150\]~14 192 COMB LCCOMB_X34_Y25_N28 3 " "Info: 192: + IC(0.535 ns) + CELL(0.438 ns) = 96.959 ns; Loc. = LCCOMB_X34_Y25_N28; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[150\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[150]~14 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.414 ns) 97.824 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_24~18 193 COMB LCCOMB_X34_Y25_N2 2 " "Info: 193: + IC(0.451 ns) + CELL(0.414 ns) = 97.824 ns; Loc. = LCCOMB_X34_Y25_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_24~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[150]~14 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.895 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_24~20 194 COMB LCCOMB_X34_Y25_N4 2 " "Info: 194: + IC(0.000 ns) + CELL(0.071 ns) = 97.895 ns; Loc. = LCCOMB_X34_Y25_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_24~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.966 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_24~22 195 COMB LCCOMB_X34_Y25_N6 1 " "Info: 195: + IC(0.000 ns) + CELL(0.071 ns) = 97.966 ns; Loc. = LCCOMB_X34_Y25_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_24~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.037 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_24~24 196 COMB LCCOMB_X34_Y25_N8 1 " "Info: 196: + IC(0.000 ns) + CELL(0.071 ns) = 98.037 ns; Loc. = LCCOMB_X34_Y25_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_24~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 98.447 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_24~25 197 COMB LCCOMB_X34_Y25_N10 9 " "Info: 197: + IC(0.000 ns) + CELL(0.410 ns) = 98.447 ns; Loc. = LCCOMB_X34_Y25_N10; Fanout = 9; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|op_24~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.275 ns) 99.455 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[155\]~9 198 COMB LCCOMB_X35_Y25_N22 2 " "Info: 198: + IC(0.733 ns) + CELL(0.275 ns) = 99.455 ns; Loc. = LCCOMB_X35_Y25_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|alt_u_div_i2f:divider\|StageOut\[155\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[155]~9 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.414 ns) 100.315 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|op_2~10 199 COMB LCCOMB_X35_Y25_N12 2 " "Info: 199: + IC(0.446 ns) + CELL(0.414 ns) = 100.315 ns; Loc. = LCCOMB_X35_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|op_2~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[155]~9 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 100.474 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|op_2~12 200 COMB LCCOMB_X35_Y25_N14 2 " "Info: 200: + IC(0.000 ns) + CELL(0.159 ns) = 100.474 ns; Loc. = LCCOMB_X35_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|op_2~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~10 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.545 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|op_2~14 201 COMB LCCOMB_X35_Y25_N16 1 " "Info: 201: + IC(0.000 ns) + CELL(0.071 ns) = 100.545 ns; Loc. = LCCOMB_X35_Y25_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|op_2~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~12 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 100.955 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|op_2~15 202 COMB LCCOMB_X35_Y25_N18 1 " "Info: 202: + IC(0.000 ns) + CELL(0.410 ns) = 100.955 ns; Loc. = LCCOMB_X35_Y25_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|op_2~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~14 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.271 ns) 101.658 ns lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|remainder\[3\]~6 203 COMB LCCOMB_X35_Y25_N8 30 " "Info: 203: + IC(0.432 ns) + CELL(0.271 ns) = 101.658 ns; Loc. = LCCOMB_X35_Y25_N8; Fanout = 30; COMB Node = 'lpm_divide:Mod2\|lpm_divide_9ko:auto_generated\|abs_divider_jbg:divider\|remainder\[3\]~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~15 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|remainder[3]~6 } "NODE_NAME" } } { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/db/abs_divider_jbg.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.344 ns) + CELL(0.150 ns) 104.152 ns myrand~77 204 COMB LCCOMB_X40_Y14_N6 1 " "Info: 204: + IC(2.344 ns) + CELL(0.150 ns) = 104.152 ns; Loc. = LCCOMB_X40_Y14_N6; Fanout = 1; COMB Node = 'myrand~77'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|remainder[3]~6 myrand~77 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 396 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.875 ns) 105.463 ns myrand\[27\] 205 REG DSPMULT_X39_Y14_N0 11 " "Info: 205: + IC(0.436 ns) + CELL(0.875 ns) = 105.463 ns; Loc. = DSPMULT_X39_Y14_N0; Fanout = 11; REG Node = 'myrand\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { myrand~77 myrand[27] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 578 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "54.869 ns ( 52.03 % ) " "Info: Total cell delay = 54.869 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "50.594 ns ( 47.97 % ) " "Info: Total interconnect delay = 50.594 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "105.463 ns" { myrand[2] lpm_mult:Mult0|mult_cq01:auto_generated|mac_mult1~DATAOUT20 lpm_mult:Mult0|mult_cq01:auto_generated|mac_out2~DATAOUT20 lpm_mult:Mult0|mult_cq01:auto_generated|op_1~44 lpm_mult:Mult0|mult_cq01:auto_generated|op_1~45 Add11~43 Add11~45 Add11~47 Add11~49 Add11~50 lpm_mult:Mult1|mult_eq01:auto_generated|mac_mult3~DATAOUT7 lpm_mult:Mult1|mult_eq01:auto_generated|mac_out4~DATAOUT7 lpm_mult:Mult1|mult_eq01:auto_generated|op_2~24 lpm_mult:Mult1|mult_eq01:auto_generated|op_2~26 lpm_mult:Mult1|mult_eq01:auto_generated|op_2~27 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~58 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~60 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~62 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~64 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~65 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|_~60 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~62 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~64 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~66 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~68 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~70 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~72 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~74 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~76 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~78 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~80 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~82 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~84 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~86 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~88 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~90 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~92 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~94 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~96 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~98 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~100 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~102 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~104 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~106 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~108 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~110 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~112 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~114 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~115 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~10 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~12 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~14 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~15 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[12]~292 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_22~19 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_22~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[18]~286 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_25~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_25~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[20]~279 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[27]~679 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[31]~738 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[37]~683 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[41]~740 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[46]~228 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[51]~218 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[56]~743 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[61]~198 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[65]~189 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[70]~174 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[77]~167 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[81]~158 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[85]~144 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[91]~138 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[96]~128 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[100]~114 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[106]~753 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[110]~94 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[116]~755 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[122]~717 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[126]~757 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[131]~58 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[136]~759 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[142]~725 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[145]~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[150]~14 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[155]~9 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~10 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~12 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~14 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~15 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|remainder[3]~6 myrand~77 myrand[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "105.463 ns" { myrand[2] {} lpm_mult:Mult0|mult_cq01:auto_generated|mac_mult1~DATAOUT20 {} lpm_mult:Mult0|mult_cq01:auto_generated|mac_out2~DATAOUT20 {} lpm_mult:Mult0|mult_cq01:auto_generated|op_1~44 {} lpm_mult:Mult0|mult_cq01:auto_generated|op_1~45 {} Add11~43 {} Add11~45 {} Add11~47 {} Add11~49 {} Add11~50 {} lpm_mult:Mult1|mult_eq01:auto_generated|mac_mult3~DATAOUT7 {} lpm_mult:Mult1|mult_eq01:auto_generated|mac_out4~DATAOUT7 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_2~24 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_2~26 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_2~27 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_1~58 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_1~60 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_1~62 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_1~64 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_1~65 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|_~60 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~62 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~64 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~66 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~68 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~70 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~72 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~74 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~76 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~78 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~80 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~82 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~84 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~86 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~88 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~90 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~92 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~94 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~96 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~98 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~100 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~102 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~104 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~106 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~108 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~110 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~112 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~114 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~115 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~10 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~12 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~14 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~15 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[12]~292 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_22~19 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_22~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[18]~286 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_25~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_25~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[20]~279 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[27]~679 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[31]~738 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[37]~683 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[41]~740 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[46]~228 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[51]~218 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[56]~743 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[61]~198 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[65]~189 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[70]~174 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[77]~167 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[81]~158 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[85]~144 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[91]~138 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[96]~128 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[100]~114 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[106]~753 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[110]~94 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[116]~755 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[122]~717 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[126]~757 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[131]~58 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[136]~759 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[142]~725 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[145]~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[150]~14 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[155]~9 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~10 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~12 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~14 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~15 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|remainder[3]~6 {} myrand~77 {} myrand[27] {} } { 0.000ns 1.258ns 0.000ns 1.139ns 0.000ns 0.457ns 0.000ns 0.000ns 0.000ns 0.000ns 1.230ns 0.000ns 0.635ns 0.000ns 0.000ns 0.980ns 0.000ns 0.000ns 0.000ns 0.000ns 0.258ns 0.995ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.267ns 0.000ns 0.000ns 0.000ns 0.972ns 0.958ns 0.000ns 0.737ns 0.708ns 0.000ns 0.785ns 0.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.767ns 0.954ns 0.000ns 0.000ns 0.414ns 0.667ns 0.000ns 0.000ns 0.000ns 0.490ns 0.675ns 0.000ns 0.000ns 0.481ns 0.981ns 0.000ns 0.000ns 0.000ns 0.684ns 0.678ns 0.000ns 0.000ns 0.000ns 0.743ns 0.960ns 0.000ns 0.000ns 0.000ns 0.795ns 1.006ns 0.000ns 0.000ns 0.000ns 0.735ns 0.669ns 0.000ns 0.000ns 0.000ns 0.487ns 0.686ns 0.000ns 0.000ns 0.000ns 0.000ns 0.509ns 0.259ns 0.000ns 0.000ns 0.000ns 0.000ns 0.812ns 0.701ns 0.000ns 0.000ns 0.773ns 0.471ns 0.000ns 0.000ns 0.000ns 0.686ns 0.923ns 0.000ns 0.000ns 0.000ns 0.000ns 0.878ns 0.479ns 0.000ns 0.000ns 0.000ns 0.471ns 0.687ns 0.000ns 0.000ns 0.000ns 0.887ns 0.249ns 0.000ns 0.000ns 0.000ns 0.000ns 0.492ns 0.461ns 0.000ns 0.000ns 0.000ns 0.291ns 0.855ns 0.000ns 0.000ns 0.000ns 0.000ns 0.917ns 0.760ns 0.000ns 0.000ns 0.000ns 0.486ns 0.709ns 0.000ns 0.000ns 0.434ns 0.940ns 0.000ns 0.000ns 0.000ns 0.441ns 0.678ns 0.000ns 0.000ns 0.000ns 0.440ns 0.681ns 0.000ns 0.000ns 0.000ns 0.746ns 0.688ns 0.000ns 0.000ns 0.498ns 0.403ns 0.000ns 0.000ns 0.000ns 0.000ns 0.535ns 0.451ns 0.000ns 0.000ns 0.000ns 0.000ns 0.733ns 0.446ns 0.000ns 0.000ns 0.000ns 0.432ns 2.344ns 0.436ns } { 0.000ns 2.663ns 0.224ns 0.393ns 0.410ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 2.663ns 0.224ns 0.393ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.410ns 0.378ns 0.393ns 0.410ns 0.398ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.410ns 0.438ns 0.393ns 0.071ns 0.410ns 0.437ns 0.414ns 0.159ns 0.071ns 0.410ns 0.371ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.419ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.414ns 0.071ns 0.410ns 0.398ns 0.414ns 0.071ns 0.071ns 0.410ns 0.393ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.410ns 0.419ns 0.485ns 0.071ns 0.071ns 0.071ns 0.410ns 0.437ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.071ns 0.410ns 0.437ns 0.393ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.415ns 0.393ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.410ns 0.419ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.159ns 0.071ns 0.410ns 0.271ns 0.150ns 0.875ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.037 ns - Smallest " "Info: - Smallest clock skew is 0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.621 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.787 ns) 3.725 ns MYCLOCK\[21\] 2 REG LCFF_X53_Y19_N27 3 " "Info: 2: + IC(1.939 ns) + CELL(0.787 ns) = 3.725 ns; Loc. = LCFF_X53_Y19_N27; Fanout = 3; REG Node = 'MYCLOCK\[21\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { CLOCK_50 MYCLOCK[21] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.000 ns) 5.020 ns MYCLOCK\[21\]~clkctrl 3 COMB CLKCTRL_G7 159 " "Info: 3: + IC(1.295 ns) + CELL(0.000 ns) = 5.020 ns; Loc. = CLKCTRL_G7; Fanout = 159; COMB Node = 'MYCLOCK\[21\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { MYCLOCK[21] MYCLOCK[21]~clkctrl } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.643 ns) 6.621 ns myrand\[27\] 4 REG DSPMULT_X39_Y14_N0 11 " "Info: 4: + IC(0.958 ns) + CELL(0.643 ns) = 6.621 ns; Loc. = DSPMULT_X39_Y14_N0; Fanout = 11; REG Node = 'myrand\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { MYCLOCK[21]~clkctrl myrand[27] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 578 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.429 ns ( 36.69 % ) " "Info: Total cell delay = 2.429 ns ( 36.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.192 ns ( 63.31 % ) " "Info: Total interconnect delay = 4.192 ns ( 63.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.621 ns" { CLOCK_50 MYCLOCK[21] MYCLOCK[21]~clkctrl myrand[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.621 ns" { CLOCK_50 {} CLOCK_50~combout {} MYCLOCK[21] {} MYCLOCK[21]~clkctrl {} myrand[27] {} } { 0.000ns 0.000ns 1.939ns 1.295ns 0.958ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.643ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.584 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.787 ns) 3.725 ns MYCLOCK\[21\] 2 REG LCFF_X53_Y19_N27 3 " "Info: 2: + IC(1.939 ns) + CELL(0.787 ns) = 3.725 ns; Loc. = LCFF_X53_Y19_N27; Fanout = 3; REG Node = 'MYCLOCK\[21\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { CLOCK_50 MYCLOCK[21] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.000 ns) 5.020 ns MYCLOCK\[21\]~clkctrl 3 COMB CLKCTRL_G7 159 " "Info: 3: + IC(1.295 ns) + CELL(0.000 ns) = 5.020 ns; Loc. = CLKCTRL_G7; Fanout = 159; COMB Node = 'MYCLOCK\[21\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { MYCLOCK[21] MYCLOCK[21]~clkctrl } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 6.584 ns myrand\[2\] 4 REG LCFF_X37_Y18_N3 50 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 6.584 ns; Loc. = LCFF_X37_Y18_N3; Fanout = 50; REG Node = 'myrand\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { MYCLOCK[21]~clkctrl myrand[2] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 578 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.28 % ) " "Info: Total cell delay = 2.323 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.261 ns ( 64.72 % ) " "Info: Total interconnect delay = 4.261 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.584 ns" { CLOCK_50 MYCLOCK[21] MYCLOCK[21]~clkctrl myrand[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.584 ns" { CLOCK_50 {} CLOCK_50~combout {} MYCLOCK[21] {} MYCLOCK[21]~clkctrl {} myrand[2] {} } { 0.000ns 0.000ns 1.939ns 1.295ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.621 ns" { CLOCK_50 MYCLOCK[21] MYCLOCK[21]~clkctrl myrand[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.621 ns" { CLOCK_50 {} CLOCK_50~combout {} MYCLOCK[21] {} MYCLOCK[21]~clkctrl {} myrand[27] {} } { 0.000ns 0.000ns 1.939ns 1.295ns 0.958ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.643ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.584 ns" { CLOCK_50 MYCLOCK[21] MYCLOCK[21]~clkctrl myrand[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.584 ns" { CLOCK_50 {} CLOCK_50~combout {} MYCLOCK[21] {} MYCLOCK[21]~clkctrl {} myrand[2] {} } { 0.000ns 0.000ns 1.939ns 1.295ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 578 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns + " "Info: + Micro setup delay of destination is 0.047 ns" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 578 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "105.463 ns" { myrand[2] lpm_mult:Mult0|mult_cq01:auto_generated|mac_mult1~DATAOUT20 lpm_mult:Mult0|mult_cq01:auto_generated|mac_out2~DATAOUT20 lpm_mult:Mult0|mult_cq01:auto_generated|op_1~44 lpm_mult:Mult0|mult_cq01:auto_generated|op_1~45 Add11~43 Add11~45 Add11~47 Add11~49 Add11~50 lpm_mult:Mult1|mult_eq01:auto_generated|mac_mult3~DATAOUT7 lpm_mult:Mult1|mult_eq01:auto_generated|mac_out4~DATAOUT7 lpm_mult:Mult1|mult_eq01:auto_generated|op_2~24 lpm_mult:Mult1|mult_eq01:auto_generated|op_2~26 lpm_mult:Mult1|mult_eq01:auto_generated|op_2~27 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~58 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~60 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~62 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~64 lpm_mult:Mult1|mult_eq01:auto_generated|op_1~65 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|_~60 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~62 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~64 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~66 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~68 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~70 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~72 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~74 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~76 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~78 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~80 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~82 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~84 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~86 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~88 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~90 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~92 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~94 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~96 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~98 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~100 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~102 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~104 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~106 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~108 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~110 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~112 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~114 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~115 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~10 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~12 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~14 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~15 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[12]~292 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_22~19 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_22~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[18]~286 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_25~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_25~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[20]~279 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[27]~679 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[31]~738 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[37]~683 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[41]~740 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[46]~228 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[51]~218 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[56]~743 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[61]~198 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[65]~189 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[70]~174 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[77]~167 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[81]~158 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[85]~144 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[91]~138 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[96]~128 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[100]~114 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[106]~753 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[110]~94 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[116]~755 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[122]~717 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[126]~757 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[131]~58 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[136]~759 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[142]~725 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[145]~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[150]~14 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~18 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~20 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~22 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~24 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~25 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[155]~9 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~10 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~12 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~14 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~15 lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|remainder[3]~6 myrand~77 myrand[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "105.463 ns" { myrand[2] {} lpm_mult:Mult0|mult_cq01:auto_generated|mac_mult1~DATAOUT20 {} lpm_mult:Mult0|mult_cq01:auto_generated|mac_out2~DATAOUT20 {} lpm_mult:Mult0|mult_cq01:auto_generated|op_1~44 {} lpm_mult:Mult0|mult_cq01:auto_generated|op_1~45 {} Add11~43 {} Add11~45 {} Add11~47 {} Add11~49 {} Add11~50 {} lpm_mult:Mult1|mult_eq01:auto_generated|mac_mult3~DATAOUT7 {} lpm_mult:Mult1|mult_eq01:auto_generated|mac_out4~DATAOUT7 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_2~24 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_2~26 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_2~27 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_1~58 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_1~60 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_1~62 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_1~64 {} lpm_mult:Mult1|mult_eq01:auto_generated|op_1~65 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|_~60 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~62 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~64 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~66 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~68 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~70 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~72 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~74 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~76 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~78 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~80 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~82 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~84 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~86 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~88 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~90 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~92 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~94 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~96 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~98 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~100 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~102 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~104 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~106 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~108 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~110 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~112 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~114 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|lpm_abs_0s9:my_abs_num|cs1a[2]~115 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~10 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~12 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~14 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_11~15 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[12]~292 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_22~19 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_22~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[18]~286 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_25~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_25~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[20]~279 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_26~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[27]~679 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_27~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[31]~738 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_28~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[37]~683 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_29~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[41]~740 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_30~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[46]~228 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_1~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[51]~218 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_2~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[56]~743 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_3~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[61]~198 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_4~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[65]~189 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_5~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[70]~174 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_6~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[77]~167 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_7~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[81]~158 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_8~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[85]~144 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_9~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[91]~138 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_10~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[96]~128 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_12~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[100]~114 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_13~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[106]~753 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_14~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[110]~94 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_15~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[116]~755 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_16~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[122]~717 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_17~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[126]~757 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_18~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[131]~58 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_19~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[136]~759 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_20~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[142]~725 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_21~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[145]~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_23~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[150]~14 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~18 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~20 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~22 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~24 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|op_24~25 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|alt_u_div_i2f:divider|StageOut[155]~9 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~10 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~12 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~14 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|op_2~15 {} lpm_divide:Mod2|lpm_divide_9ko:auto_generated|abs_divider_jbg:divider|remainder[3]~6 {} myrand~77 {} myrand[27] {} } { 0.000ns 1.258ns 0.000ns 1.139ns 0.000ns 0.457ns 0.000ns 0.000ns 0.000ns 0.000ns 1.230ns 0.000ns 0.635ns 0.000ns 0.000ns 0.980ns 0.000ns 0.000ns 0.000ns 0.000ns 0.258ns 0.995ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.267ns 0.000ns 0.000ns 0.000ns 0.972ns 0.958ns 0.000ns 0.737ns 0.708ns 0.000ns 0.785ns 0.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.767ns 0.954ns 0.000ns 0.000ns 0.414ns 0.667ns 0.000ns 0.000ns 0.000ns 0.490ns 0.675ns 0.000ns 0.000ns 0.481ns 0.981ns 0.000ns 0.000ns 0.000ns 0.684ns 0.678ns 0.000ns 0.000ns 0.000ns 0.743ns 0.960ns 0.000ns 0.000ns 0.000ns 0.795ns 1.006ns 0.000ns 0.000ns 0.000ns 0.735ns 0.669ns 0.000ns 0.000ns 0.000ns 0.487ns 0.686ns 0.000ns 0.000ns 0.000ns 0.000ns 0.509ns 0.259ns 0.000ns 0.000ns 0.000ns 0.000ns 0.812ns 0.701ns 0.000ns 0.000ns 0.773ns 0.471ns 0.000ns 0.000ns 0.000ns 0.686ns 0.923ns 0.000ns 0.000ns 0.000ns 0.000ns 0.878ns 0.479ns 0.000ns 0.000ns 0.000ns 0.471ns 0.687ns 0.000ns 0.000ns 0.000ns 0.887ns 0.249ns 0.000ns 0.000ns 0.000ns 0.000ns 0.492ns 0.461ns 0.000ns 0.000ns 0.000ns 0.291ns 0.855ns 0.000ns 0.000ns 0.000ns 0.000ns 0.917ns 0.760ns 0.000ns 0.000ns 0.000ns 0.486ns 0.709ns 0.000ns 0.000ns 0.434ns 0.940ns 0.000ns 0.000ns 0.000ns 0.441ns 0.678ns 0.000ns 0.000ns 0.000ns 0.440ns 0.681ns 0.000ns 0.000ns 0.000ns 0.746ns 0.688ns 0.000ns 0.000ns 0.498ns 0.403ns 0.000ns 0.000ns 0.000ns 0.000ns 0.535ns 0.451ns 0.000ns 0.000ns 0.000ns 0.000ns 0.733ns 0.446ns 0.000ns 0.000ns 0.000ns 0.432ns 2.344ns 0.436ns } { 0.000ns 2.663ns 0.224ns 0.393ns 0.410ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 2.663ns 0.224ns 0.393ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.410ns 0.378ns 0.393ns 0.410ns 0.398ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.410ns 0.438ns 0.393ns 0.071ns 0.410ns 0.437ns 0.414ns 0.159ns 0.071ns 0.410ns 0.371ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.419ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.414ns 0.071ns 0.410ns 0.398ns 0.414ns 0.071ns 0.071ns 0.410ns 0.393ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.410ns 0.419ns 0.485ns 0.071ns 0.071ns 0.071ns 0.410ns 0.437ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.071ns 0.410ns 0.437ns 0.393ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.415ns 0.393ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.410ns 0.419ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.159ns 0.071ns 0.410ns 0.271ns 0.150ns 0.875ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.621 ns" { CLOCK_50 MYCLOCK[21] MYCLOCK[21]~clkctrl myrand[27] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.621 ns" { CLOCK_50 {} CLOCK_50~combout {} MYCLOCK[21] {} MYCLOCK[21]~clkctrl {} myrand[27] {} } { 0.000ns 0.000ns 1.939ns 1.295ns 0.958ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.643ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.584 ns" { CLOCK_50 MYCLOCK[21] MYCLOCK[21]~clkctrl myrand[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.584 ns" { CLOCK_50 {} CLOCK_50~combout {} MYCLOCK[21] {} MYCLOCK[21]~clkctrl {} myrand[2] {} } { 0.000ns 0.000ns 1.939ns 1.295ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register VGA_Controller:u1\|oVGA_V_SYNC register VGA_Controller:u1\|oVGA_V_SYNC 391 ps " "Info: Minimum slack time is 391 ps for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:u1\|oVGA_V_SYNC\" and destination register \"VGA_Controller:u1\|oVGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|oVGA_V_SYNC 1 REG LCFF_X19_Y15_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N1; Fanout = 3; REG Node = 'VGA_Controller:u1\|oVGA_V_SYNC'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Controller:u1\|oVGA_V_SYNC~0 2 COMB LCCOMB_X19_Y15_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 1; COMB Node = 'VGA_Controller:u1\|oVGA_V_SYNC~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Controller:u1|oVGA_V_SYNC VGA_Controller:u1|oVGA_V_SYNC~0 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Controller:u1\|oVGA_V_SYNC 3 REG LCFF_X19_Y15_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X19_Y15_N1; Fanout = 3; REG Node = 'VGA_Controller:u1\|oVGA_V_SYNC'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:u1|oVGA_V_SYNC~0 VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:u1|oVGA_V_SYNC VGA_Controller:u1|oVGA_V_SYNC~0 VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:u1|oVGA_V_SYNC {} VGA_Controller:u1|oVGA_V_SYNC~0 {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.628 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 52 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 52; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.628 ns VGA_Controller:u1\|oVGA_V_SYNC 3 REG LCFF_X19_Y15_N1 3 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X19_Y15_N1; Fanout = 3; REG Node = 'VGA_Controller:u1\|oVGA_V_SYNC'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.091 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.628 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 52 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 52; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.628 ns VGA_Controller:u1\|oVGA_V_SYNC 3 REG LCFF_X19_Y15_N1 3 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X19_Y15_N1; Fanout = 3; REG Node = 'VGA_Controller:u1\|oVGA_V_SYNC'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.091 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/VGA_Controller/VGA_Controller.v" 50 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:u1|oVGA_V_SYNC VGA_Controller:u1|oVGA_V_SYNC~0 VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:u1|oVGA_V_SYNC {} VGA_Controller:u1|oVGA_V_SYNC~0 {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "PS2_CLK 45 " "Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock \"PS2_CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PS2_KEYBOARD:keyboard\|keycode_o\[2\] PS2_KEYBOARD:keyboard\|scandata\[2\] PS2_CLK 2.361 ns " "Info: Found hold time violation between source  pin or register \"PS2_KEYBOARD:keyboard\|keycode_o\[2\]\" and destination pin or register \"PS2_KEYBOARD:keyboard\|scandata\[2\]\" for clock \"PS2_CLK\" (Hold time is 2.361 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.888 ns + Largest " "Info: + Largest clock skew is 2.888 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK destination 5.761 ns + Longest register " "Info: + Longest clock path from clock \"PS2_CLK\" to destination register is 5.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns PS2_CLK 1 CLK PIN_D26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 17; CLK Node = 'PS2_CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.787 ns) 2.649 ns PS2_KEYBOARD:keyboard\|keyready 2 REG LCFF_X64_Y30_N17 1 " "Info: 2: + IC(0.990 ns) + CELL(0.787 ns) = 2.649 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'PS2_KEYBOARD:keyboard\|keyready'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keyready } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 4.191 ns PS2_KEYBOARD:keyboard\|keyready~clkctrl 3 COMB CLKCTRL_G5 26 " "Info: 3: + IC(1.542 ns) + CELL(0.000 ns) = 4.191 ns; Loc. = CLKCTRL_G5; Fanout = 26; COMB Node = 'PS2_KEYBOARD:keyboard\|keyready~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 5.761 ns PS2_KEYBOARD:keyboard\|scandata\[2\] 4 REG LCFF_X64_Y31_N29 1 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 5.761 ns; Loc. = LCFF_X64_Y31_N29; Fanout = 1; REG Node = 'PS2_KEYBOARD:keyboard\|scandata\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|scandata[2] } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.196 ns ( 38.12 % ) " "Info: Total cell delay = 2.196 ns ( 38.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.565 ns ( 61.88 % ) " "Info: Total interconnect delay = 3.565 ns ( 61.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.761 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|scandata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.761 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keyready {} PS2_KEYBOARD:keyboard|keyready~clkctrl {} PS2_KEYBOARD:keyboard|scandata[2] {} } { 0.000ns 0.000ns 0.990ns 1.542ns 1.033ns } { 0.000ns 0.872ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK source 2.873 ns - Shortest register " "Info: - Shortest clock path from clock \"PS2_CLK\" to source register is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns PS2_CLK 1 CLK PIN_D26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 17; CLK Node = 'PS2_CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.537 ns) 2.873 ns PS2_KEYBOARD:keyboard\|keycode_o\[2\] 2 REG LCFF_X64_Y31_N11 6 " "Info: 2: + IC(1.464 ns) + CELL(0.537 ns) = 2.873 ns; Loc. = LCFF_X64_Y31_N11; Fanout = 6; REG Node = 'PS2_KEYBOARD:keyboard\|keycode_o\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keycode_o[2] } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 49.04 % ) " "Info: Total cell delay = 1.409 ns ( 49.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.464 ns ( 50.96 % ) " "Info: Total interconnect delay = 1.464 ns ( 50.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keycode_o[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keycode_o[2] {} } { 0.000ns 0.000ns 1.464ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.761 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|scandata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.761 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keyready {} PS2_KEYBOARD:keyboard|keyready~clkctrl {} PS2_KEYBOARD:keyboard|scandata[2] {} } { 0.000ns 0.000ns 0.990ns 1.542ns 1.033ns } { 0.000ns 0.872ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keycode_o[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keycode_o[2] {} } { 0.000ns 0.000ns 1.464ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.543 ns - Shortest register register " "Info: - Shortest register to register delay is 0.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PS2_KEYBOARD:keyboard\|keycode_o\[2\] 1 REG LCFF_X64_Y31_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N11; Fanout = 6; REG Node = 'PS2_KEYBOARD:keyboard\|keycode_o\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KEYBOARD:keyboard|keycode_o[2] } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.149 ns) 0.459 ns PS2_KEYBOARD:keyboard\|scandata\[2\]~feeder 2 COMB LCCOMB_X64_Y31_N28 1 " "Info: 2: + IC(0.310 ns) + CELL(0.149 ns) = 0.459 ns; Loc. = LCCOMB_X64_Y31_N28; Fanout = 1; COMB Node = 'PS2_KEYBOARD:keyboard\|scandata\[2\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { PS2_KEYBOARD:keyboard|keycode_o[2] PS2_KEYBOARD:keyboard|scandata[2]~feeder } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.543 ns PS2_KEYBOARD:keyboard\|scandata\[2\] 3 REG LCFF_X64_Y31_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.543 ns; Loc. = LCFF_X64_Y31_N29; Fanout = 1; REG Node = 'PS2_KEYBOARD:keyboard\|scandata\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { PS2_KEYBOARD:keyboard|scandata[2]~feeder PS2_KEYBOARD:keyboard|scandata[2] } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 42.91 % ) " "Info: Total cell delay = 0.233 ns ( 42.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.310 ns ( 57.09 % ) " "Info: Total interconnect delay = 0.310 ns ( 57.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { PS2_KEYBOARD:keyboard|keycode_o[2] PS2_KEYBOARD:keyboard|scandata[2]~feeder PS2_KEYBOARD:keyboard|scandata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.543 ns" { PS2_KEYBOARD:keyboard|keycode_o[2] {} PS2_KEYBOARD:keyboard|scandata[2]~feeder {} PS2_KEYBOARD:keyboard|scandata[2] {} } { 0.000ns 0.310ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 89 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.761 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keyready PS2_KEYBOARD:keyboard|keyready~clkctrl PS2_KEYBOARD:keyboard|scandata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.761 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keyready {} PS2_KEYBOARD:keyboard|keyready~clkctrl {} PS2_KEYBOARD:keyboard|scandata[2] {} } { 0.000ns 0.000ns 0.990ns 1.542ns 1.033ns } { 0.000ns 0.872ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keycode_o[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keycode_o[2] {} } { 0.000ns 0.000ns 1.464ns } { 0.000ns 0.872ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { PS2_KEYBOARD:keyboard|keycode_o[2] PS2_KEYBOARD:keyboard|scandata[2]~feeder PS2_KEYBOARD:keyboard|scandata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.543 ns" { PS2_KEYBOARD:keyboard|keycode_o[2] {} PS2_KEYBOARD:keyboard|scandata[2]~feeder {} PS2_KEYBOARD:keyboard|scandata[2] {} } { 0.000ns 0.310ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 31 " "Warning: Circuit may not operate. Detected 31 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MYCLOCK\[24\] comedown CLOCK_50 3.184 ns " "Info: Found hold time violation between source  pin or register \"MYCLOCK\[24\]\" and destination pin or register \"comedown\" for clock \"CLOCK_50\" (Hold time is 3.184 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.888 ns + Largest " "Info: + Largest clock skew is 3.888 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.572 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.787 ns) 3.725 ns MYCLOCK\[21\] 2 REG LCFF_X53_Y19_N27 3 " "Info: 2: + IC(1.939 ns) + CELL(0.787 ns) = 3.725 ns; Loc. = LCFF_X53_Y19_N27; Fanout = 3; REG Node = 'MYCLOCK\[21\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { CLOCK_50 MYCLOCK[21] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.000 ns) 5.020 ns MYCLOCK\[21\]~clkctrl 3 COMB CLKCTRL_G7 159 " "Info: 3: + IC(1.295 ns) + CELL(0.000 ns) = 5.020 ns; Loc. = CLKCTRL_G7; Fanout = 159; COMB Node = 'MYCLOCK\[21\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { MYCLOCK[21] MYCLOCK[21]~clkctrl } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 6.572 ns comedown 4 REG LCFF_X54_Y19_N17 2 " "Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 6.572 ns; Loc. = LCFF_X54_Y19_N17; Fanout = 2; REG Node = 'comedown'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { MYCLOCK[21]~clkctrl comedown } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 400 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.35 % ) " "Info: Total cell delay = 2.323 ns ( 35.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.249 ns ( 64.65 % ) " "Info: Total interconnect delay = 4.249 ns ( 64.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.572 ns" { CLOCK_50 MYCLOCK[21] MYCLOCK[21]~clkctrl comedown } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.572 ns" { CLOCK_50 {} CLOCK_50~combout {} MYCLOCK[21] {} MYCLOCK[21]~clkctrl {} comedown {} } { 0.000ns 0.000ns 1.939ns 1.295ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns MYCLOCK\[24\] 3 REG LCFF_X53_Y19_N23 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X53_Y19_N23; Fanout = 3; REG Node = 'MYCLOCK\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CLOCK_50~clkctrl MYCLOCK[24] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl MYCLOCK[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} MYCLOCK[24] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.572 ns" { CLOCK_50 MYCLOCK[21] MYCLOCK[21]~clkctrl comedown } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.572 ns" { CLOCK_50 {} CLOCK_50~combout {} MYCLOCK[21] {} MYCLOCK[21]~clkctrl {} comedown {} } { 0.000ns 0.000ns 1.939ns 1.295ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl MYCLOCK[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} MYCLOCK[24] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.720 ns - Shortest register register " "Info: - Shortest register to register delay is 0.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MYCLOCK\[24\] 1 REG LCFF_X53_Y19_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y19_N23; Fanout = 3; REG Node = 'MYCLOCK\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MYCLOCK[24] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.150 ns) 0.636 ns comedown~6 2 COMB LCCOMB_X54_Y19_N16 1 " "Info: 2: + IC(0.486 ns) + CELL(0.150 ns) = 0.636 ns; Loc. = LCCOMB_X54_Y19_N16; Fanout = 1; COMB Node = 'comedown~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { MYCLOCK[24] comedown~6 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 400 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.720 ns comedown 3 REG LCFF_X54_Y19_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.720 ns; Loc. = LCFF_X54_Y19_N17; Fanout = 2; REG Node = 'comedown'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { comedown~6 comedown } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 400 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 32.50 % ) " "Info: Total cell delay = 0.234 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.486 ns ( 67.50 % ) " "Info: Total interconnect delay = 0.486 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { MYCLOCK[24] comedown~6 comedown } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.720 ns" { MYCLOCK[24] {} comedown~6 {} comedown {} } { 0.000ns 0.486ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 400 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.572 ns" { CLOCK_50 MYCLOCK[21] MYCLOCK[21]~clkctrl comedown } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.572 ns" { CLOCK_50 {} CLOCK_50~combout {} MYCLOCK[21] {} MYCLOCK[21]~clkctrl {} comedown {} } { 0.000ns 0.000ns 1.939ns 1.295ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl MYCLOCK[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} MYCLOCK[24] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { MYCLOCK[24] comedown~6 comedown } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.720 ns" { MYCLOCK[24] {} comedown~6 {} comedown {} } { 0.000ns 0.486ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PS2_KEYBOARD:keyboard\|keycode_o\[3\] PS2_DAT PS2_CLK 3.600 ns register " "Info: tsu for register \"PS2_KEYBOARD:keyboard\|keycode_o\[3\]\" (data pin = \"PS2_DAT\", clock pin = \"PS2_CLK\") is 3.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.489 ns + Longest pin register " "Info: + Longest pin to register delay is 6.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PS2_DAT 1 PIN PIN_C24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C24; Fanout = 1; PIN Node = 'PS2_DAT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns PS2_DAT~0 2 COMB IOC_X65_Y32_N3 8 " "Info: 2: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = IOC_X65_Y32_N3; Fanout = 8; COMB Node = 'PS2_DAT~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { PS2_DAT PS2_DAT~0 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.104 ns) + CELL(0.419 ns) 6.405 ns PS2_KEYBOARD:keyboard\|keycode_o\[3\]~4 3 COMB LCCOMB_X64_Y27_N30 1 " "Info: 3: + IC(5.104 ns) + CELL(0.419 ns) = 6.405 ns; Loc. = LCCOMB_X64_Y27_N30; Fanout = 1; COMB Node = 'PS2_KEYBOARD:keyboard\|keycode_o\[3\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { PS2_DAT~0 PS2_KEYBOARD:keyboard|keycode_o[3]~4 } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.489 ns PS2_KEYBOARD:keyboard\|keycode_o\[3\] 4 REG LCFF_X64_Y27_N31 6 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.489 ns; Loc. = LCFF_X64_Y27_N31; Fanout = 6; REG Node = 'PS2_KEYBOARD:keyboard\|keycode_o\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { PS2_KEYBOARD:keyboard|keycode_o[3]~4 PS2_KEYBOARD:keyboard|keycode_o[3] } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 21.34 % ) " "Info: Total cell delay = 1.385 ns ( 21.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.104 ns ( 78.66 % ) " "Info: Total interconnect delay = 5.104 ns ( 78.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.489 ns" { PS2_DAT PS2_DAT~0 PS2_KEYBOARD:keyboard|keycode_o[3]~4 PS2_KEYBOARD:keyboard|keycode_o[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.489 ns" { PS2_DAT {} PS2_DAT~0 {} PS2_KEYBOARD:keyboard|keycode_o[3]~4 {} PS2_KEYBOARD:keyboard|keycode_o[3] {} } { 0.000ns 0.000ns 5.104ns 0.000ns } { 0.000ns 0.882ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PS2_CLK destination 2.853 ns - Shortest register " "Info: - Shortest clock path from clock \"PS2_CLK\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns PS2_CLK 1 CLK PIN_D26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 17; CLK Node = 'PS2_CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.537 ns) 2.853 ns PS2_KEYBOARD:keyboard\|keycode_o\[3\] 2 REG LCFF_X64_Y27_N31 6 " "Info: 2: + IC(1.444 ns) + CELL(0.537 ns) = 2.853 ns; Loc. = LCFF_X64_Y27_N31; Fanout = 6; REG Node = 'PS2_KEYBOARD:keyboard\|keycode_o\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keycode_o[3] } "NODE_NAME" } } { "keyboard.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/keyboard.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 49.39 % ) " "Info: Total cell delay = 1.409 ns ( 49.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 50.61 % ) " "Info: Total interconnect delay = 1.444 ns ( 50.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keycode_o[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keycode_o[3] {} } { 0.000ns 0.000ns 1.444ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.489 ns" { PS2_DAT PS2_DAT~0 PS2_KEYBOARD:keyboard|keycode_o[3]~4 PS2_KEYBOARD:keyboard|keycode_o[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.489 ns" { PS2_DAT {} PS2_DAT~0 {} PS2_KEYBOARD:keyboard|keycode_o[3]~4 {} PS2_KEYBOARD:keyboard|keycode_o[3] {} } { 0.000ns 0.000ns 5.104ns 0.000ns } { 0.000ns 0.882ns 0.419ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { PS2_CLK PS2_KEYBOARD:keyboard|keycode_o[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { PS2_CLK {} PS2_CLK~combout {} PS2_KEYBOARD:keyboard|keycode_o[3] {} } { 0.000ns 0.000ns 1.444ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 SRAM_DQ\[4\] Y\[2\] 29.212 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"SRAM_DQ\[4\]\" through register \"Y\[2\]\" is 29.212 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.594 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.787 ns) 3.725 ns MYCLOCK\[21\] 2 REG LCFF_X53_Y19_N27 3 " "Info: 2: + IC(1.939 ns) + CELL(0.787 ns) = 3.725 ns; Loc. = LCFF_X53_Y19_N27; Fanout = 3; REG Node = 'MYCLOCK\[21\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { CLOCK_50 MYCLOCK[21] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.000 ns) 5.020 ns MYCLOCK\[21\]~clkctrl 3 COMB CLKCTRL_G7 159 " "Info: 3: + IC(1.295 ns) + CELL(0.000 ns) = 5.020 ns; Loc. = CLKCTRL_G7; Fanout = 159; COMB Node = 'MYCLOCK\[21\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { MYCLOCK[21] MYCLOCK[21]~clkctrl } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 6.594 ns Y\[2\] 4 REG LCFF_X32_Y14_N1 12 " "Info: 4: + IC(1.037 ns) + CELL(0.537 ns) = 6.594 ns; Loc. = LCFF_X32_Y14_N1; Fanout = 12; REG Node = 'Y\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { MYCLOCK[21]~clkctrl Y[2] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 578 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.23 % ) " "Info: Total cell delay = 2.323 ns ( 35.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.271 ns ( 64.77 % ) " "Info: Total interconnect delay = 4.271 ns ( 64.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.594 ns" { CLOCK_50 MYCLOCK[21] MYCLOCK[21]~clkctrl Y[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.594 ns" { CLOCK_50 {} CLOCK_50~combout {} MYCLOCK[21] {} MYCLOCK[21]~clkctrl {} Y[2] {} } { 0.000ns 0.000ns 1.939ns 1.295ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 578 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.368 ns + Longest register pin " "Info: + Longest register to pin delay is 22.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Y\[2\] 1 REG LCFF_X32_Y14_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y14_N1; Fanout = 12; REG Node = 'Y\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[2] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 578 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.393 ns) 1.998 ns Add2~1 2 COMB LCCOMB_X35_Y14_N2 2 " "Info: 2: + IC(1.605 ns) + CELL(0.393 ns) = 1.998 ns; Loc. = LCCOMB_X35_Y14_N2; Fanout = 2; COMB Node = 'Add2~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { Y[2] Add2~1 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.069 ns Add2~3 3 COMB LCCOMB_X35_Y14_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.069 ns; Loc. = LCCOMB_X35_Y14_N4; Fanout = 2; COMB Node = 'Add2~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~1 Add2~3 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.140 ns Add2~5 4 COMB LCCOMB_X35_Y14_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.140 ns; Loc. = LCCOMB_X35_Y14_N6; Fanout = 2; COMB Node = 'Add2~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~3 Add2~5 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.211 ns Add2~7 5 COMB LCCOMB_X35_Y14_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.211 ns; Loc. = LCCOMB_X35_Y14_N8; Fanout = 2; COMB Node = 'Add2~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~5 Add2~7 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.282 ns Add2~9 6 COMB LCCOMB_X35_Y14_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.282 ns; Loc. = LCCOMB_X35_Y14_N10; Fanout = 2; COMB Node = 'Add2~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~7 Add2~9 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.353 ns Add2~11 7 COMB LCCOMB_X35_Y14_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.353 ns; Loc. = LCCOMB_X35_Y14_N12; Fanout = 2; COMB Node = 'Add2~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~9 Add2~11 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.512 ns Add2~13 8 COMB LCCOMB_X35_Y14_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.512 ns; Loc. = LCCOMB_X35_Y14_N14; Fanout = 2; COMB Node = 'Add2~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add2~11 Add2~13 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.583 ns Add2~15 9 COMB LCCOMB_X35_Y14_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.583 ns; Loc. = LCCOMB_X35_Y14_N16; Fanout = 2; COMB Node = 'Add2~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~13 Add2~15 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.654 ns Add2~17 10 COMB LCCOMB_X35_Y14_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.654 ns; Loc. = LCCOMB_X35_Y14_N18; Fanout = 2; COMB Node = 'Add2~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~15 Add2~17 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.725 ns Add2~19 11 COMB LCCOMB_X35_Y14_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.725 ns; Loc. = LCCOMB_X35_Y14_N20; Fanout = 2; COMB Node = 'Add2~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~17 Add2~19 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.796 ns Add2~21 12 COMB LCCOMB_X35_Y14_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.796 ns; Loc. = LCCOMB_X35_Y14_N22; Fanout = 2; COMB Node = 'Add2~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~19 Add2~21 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.867 ns Add2~23 13 COMB LCCOMB_X35_Y14_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.867 ns; Loc. = LCCOMB_X35_Y14_N24; Fanout = 2; COMB Node = 'Add2~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~21 Add2~23 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.938 ns Add2~25 14 COMB LCCOMB_X35_Y14_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.938 ns; Loc. = LCCOMB_X35_Y14_N26; Fanout = 2; COMB Node = 'Add2~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~23 Add2~25 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.009 ns Add2~27 15 COMB LCCOMB_X35_Y14_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.009 ns; Loc. = LCCOMB_X35_Y14_N28; Fanout = 2; COMB Node = 'Add2~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~25 Add2~27 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.155 ns Add2~29 16 COMB LCCOMB_X35_Y14_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 3.155 ns; Loc. = LCCOMB_X35_Y14_N30; Fanout = 2; COMB Node = 'Add2~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add2~27 Add2~29 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.226 ns Add2~31 17 COMB LCCOMB_X35_Y13_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.226 ns; Loc. = LCCOMB_X35_Y13_N0; Fanout = 2; COMB Node = 'Add2~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~29 Add2~31 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.297 ns Add2~33 18 COMB LCCOMB_X35_Y13_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.297 ns; Loc. = LCCOMB_X35_Y13_N2; Fanout = 2; COMB Node = 'Add2~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~31 Add2~33 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.368 ns Add2~35 19 COMB LCCOMB_X35_Y13_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.368 ns; Loc. = LCCOMB_X35_Y13_N4; Fanout = 2; COMB Node = 'Add2~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~33 Add2~35 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.439 ns Add2~37 20 COMB LCCOMB_X35_Y13_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.439 ns; Loc. = LCCOMB_X35_Y13_N6; Fanout = 2; COMB Node = 'Add2~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~35 Add2~37 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.510 ns Add2~39 21 COMB LCCOMB_X35_Y13_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.510 ns; Loc. = LCCOMB_X35_Y13_N8; Fanout = 2; COMB Node = 'Add2~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~37 Add2~39 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.581 ns Add2~41 22 COMB LCCOMB_X35_Y13_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.581 ns; Loc. = LCCOMB_X35_Y13_N10; Fanout = 2; COMB Node = 'Add2~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~39 Add2~41 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.991 ns Add2~42 23 COMB LCCOMB_X35_Y13_N12 4 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 3.991 ns; Loc. = LCCOMB_X35_Y13_N12; Fanout = 4; COMB Node = 'Add2~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add2~41 Add2~42 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.398 ns) 5.417 ns Mux1~3 24 COMB LCCOMB_X38_Y15_N6 1 " "Info: 24: + IC(1.028 ns) + CELL(0.398 ns) = 5.417 ns; Loc. = LCCOMB_X38_Y15_N6; Fanout = 1; COMB Node = 'Mux1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { Add2~42 Mux1~3 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 502 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.150 ns) 7.045 ns Mux1~4 25 COMB LCCOMB_X36_Y14_N20 1 " "Info: 25: + IC(1.478 ns) + CELL(0.150 ns) = 7.045 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 1; COMB Node = 'Mux1~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Mux1~3 Mux1~4 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 502 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 7.573 ns Mux1~6 26 COMB LCCOMB_X36_Y14_N8 9 " "Info: 26: + IC(0.253 ns) + CELL(0.275 ns) = 7.573 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 9; COMB Node = 'Mux1~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Mux1~4 Mux1~6 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 502 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.389 ns) 9.167 ns Mux5~0 27 COMB LCCOMB_X40_Y12_N14 2 " "Info: 27: + IC(1.205 ns) + CELL(0.389 ns) = 9.167 ns; Loc. = LCCOMB_X40_Y12_N14; Fanout = 2; COMB Node = 'Mux5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { Mux1~6 Mux5~0 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 502 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 9.703 ns Mux5~1 28 COMB LCCOMB_X40_Y12_N20 1 " "Info: 28: + IC(0.261 ns) + CELL(0.275 ns) = 9.703 ns; Loc. = LCCOMB_X40_Y12_N20; Fanout = 1; COMB Node = 'Mux5~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Mux5~0 Mux5~1 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 502 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.149 ns) 10.820 ns Mux5~3 29 COMB LCCOMB_X36_Y13_N20 1 " "Info: 29: + IC(0.968 ns) + CELL(0.149 ns) = 10.820 ns; Loc. = LCCOMB_X36_Y13_N20; Fanout = 1; COMB Node = 'Mux5~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { Mux5~1 Mux5~3 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 502 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.436 ns) 11.990 ns Mux7~1 30 COMB LCCOMB_X36_Y12_N16 1 " "Info: 30: + IC(0.734 ns) + CELL(0.436 ns) = 11.990 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 1; COMB Node = 'Mux7~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { Mux5~3 Mux7~1 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 502 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 12.688 ns Mux7~2 31 COMB LCCOMB_X36_Y12_N30 1 " "Info: 31: + IC(0.260 ns) + CELL(0.438 ns) = 12.688 ns; Loc. = LCCOMB_X36_Y12_N30; Fanout = 1; COMB Node = 'Mux7~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { Mux7~1 Mux7~2 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 502 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 13.357 ns Mux7~5 32 COMB LCCOMB_X36_Y12_N24 8 " "Info: 32: + IC(0.249 ns) + CELL(0.420 ns) = 13.357 ns; Loc. = LCCOMB_X36_Y12_N24; Fanout = 8; COMB Node = 'Mux7~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { Mux7~2 Mux7~5 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 502 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.271 ns) 15.115 ns color.raddr_a\[2\]~1 33 COMB LCCOMB_X25_Y14_N10 7 " "Info: 33: + IC(1.487 ns) + CELL(0.271 ns) = 15.115 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 7; COMB Node = 'color.raddr_a\[2\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { Mux7~5 color.raddr_a[2]~1 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.275 ns) 16.103 ns color~0 34 COMB LCCOMB_X21_Y14_N30 2 " "Info: 34: + IC(0.713 ns) + CELL(0.275 ns) = 16.103 ns; Loc. = LCCOMB_X21_Y14_N30; Fanout = 2; COMB Node = 'color~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { color.raddr_a[2]~1 color~0 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 405 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.420 ns) 16.937 ns data\[0\]~64 35 COMB LCCOMB_X20_Y14_N22 5 " "Info: 35: + IC(0.414 ns) + CELL(0.420 ns) = 16.937 ns; Loc. = LCCOMB_X20_Y14_N22; Fanout = 5; COMB Node = 'data\[0\]~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { color~0 data[0]~64 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.420 ns) 17.615 ns data\[4\]~69 36 COMB LCCOMB_X20_Y14_N0 2 " "Info: 36: + IC(0.258 ns) + CELL(0.420 ns) = 17.615 ns; Loc. = LCCOMB_X20_Y14_N0; Fanout = 2; COMB Node = 'data\[4\]~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { data[0]~64 data[4]~69 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.985 ns) + CELL(2.768 ns) 22.368 ns SRAM_DQ\[4\] 37 PIN PIN_AA10 0 " "Info: 37: + IC(1.985 ns) + CELL(2.768 ns) = 22.368 ns; Loc. = PIN_AA10; Fanout = 0; PIN Node = 'SRAM_DQ\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.753 ns" { data[4]~69 SRAM_DQ[4] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.470 ns ( 42.34 % ) " "Info: Total cell delay = 9.470 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.898 ns ( 57.66 % ) " "Info: Total interconnect delay = 12.898 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.368 ns" { Y[2] Add2~1 Add2~3 Add2~5 Add2~7 Add2~9 Add2~11 Add2~13 Add2~15 Add2~17 Add2~19 Add2~21 Add2~23 Add2~25 Add2~27 Add2~29 Add2~31 Add2~33 Add2~35 Add2~37 Add2~39 Add2~41 Add2~42 Mux1~3 Mux1~4 Mux1~6 Mux5~0 Mux5~1 Mux5~3 Mux7~1 Mux7~2 Mux7~5 color.raddr_a[2]~1 color~0 data[0]~64 data[4]~69 SRAM_DQ[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.368 ns" { Y[2] {} Add2~1 {} Add2~3 {} Add2~5 {} Add2~7 {} Add2~9 {} Add2~11 {} Add2~13 {} Add2~15 {} Add2~17 {} Add2~19 {} Add2~21 {} Add2~23 {} Add2~25 {} Add2~27 {} Add2~29 {} Add2~31 {} Add2~33 {} Add2~35 {} Add2~37 {} Add2~39 {} Add2~41 {} Add2~42 {} Mux1~3 {} Mux1~4 {} Mux1~6 {} Mux5~0 {} Mux5~1 {} Mux5~3 {} Mux7~1 {} Mux7~2 {} Mux7~5 {} color.raddr_a[2]~1 {} color~0 {} data[0]~64 {} data[4]~69 {} SRAM_DQ[4] {} } { 0.000ns 1.605ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.028ns 1.478ns 0.253ns 1.205ns 0.261ns 0.968ns 0.734ns 0.260ns 0.249ns 1.487ns 0.713ns 0.414ns 0.258ns 1.985ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.150ns 0.275ns 0.389ns 0.275ns 0.149ns 0.436ns 0.438ns 0.420ns 0.271ns 0.275ns 0.420ns 0.420ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.594 ns" { CLOCK_50 MYCLOCK[21] MYCLOCK[21]~clkctrl Y[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.594 ns" { CLOCK_50 {} CLOCK_50~combout {} MYCLOCK[21] {} MYCLOCK[21]~clkctrl {} Y[2] {} } { 0.000ns 0.000ns 1.939ns 1.295ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.368 ns" { Y[2] Add2~1 Add2~3 Add2~5 Add2~7 Add2~9 Add2~11 Add2~13 Add2~15 Add2~17 Add2~19 Add2~21 Add2~23 Add2~25 Add2~27 Add2~29 Add2~31 Add2~33 Add2~35 Add2~37 Add2~39 Add2~41 Add2~42 Mux1~3 Mux1~4 Mux1~6 Mux5~0 Mux5~1 Mux5~3 Mux7~1 Mux7~2 Mux7~5 color.raddr_a[2]~1 color~0 data[0]~64 data[4]~69 SRAM_DQ[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.368 ns" { Y[2] {} Add2~1 {} Add2~3 {} Add2~5 {} Add2~7 {} Add2~9 {} Add2~11 {} Add2~13 {} Add2~15 {} Add2~17 {} Add2~19 {} Add2~21 {} Add2~23 {} Add2~25 {} Add2~27 {} Add2~29 {} Add2~31 {} Add2~33 {} Add2~35 {} Add2~37 {} Add2~39 {} Add2~41 {} Add2~42 {} Mux1~3 {} Mux1~4 {} Mux1~6 {} Mux5~0 {} Mux5~1 {} Mux5~3 {} Mux7~1 {} Mux7~2 {} Mux7~5 {} color.raddr_a[2]~1 {} color~0 {} data[0]~64 {} data[4]~69 {} SRAM_DQ[4] {} } { 0.000ns 1.605ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.028ns 1.478ns 0.253ns 1.205ns 0.261ns 0.968ns 0.734ns 0.260ns 0.249ns 1.487ns 0.713ns 0.414ns 0.258ns 1.985ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.150ns 0.275ns 0.389ns 0.275ns 0.149ns 0.436ns 0.438ns 0.420ns 0.271ns 0.275ns 0.420ns 0.420ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[1\] SRAM_WE_N 9.786 ns Longest " "Info: Longest tpd from source pin \"KEY\[1\]\" to destination pin \"SRAM_WE_N\" is 9.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'KEY\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.146 ns) + CELL(2.798 ns) 9.786 ns SRAM_WE_N 2 PIN PIN_AE10 0 " "Info: 2: + IC(6.146 ns) + CELL(2.798 ns) = 9.786 ns; Loc. = PIN_AE10; Fanout = 0; PIN Node = 'SRAM_WE_N'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.944 ns" { KEY[1] SRAM_WE_N } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.640 ns ( 37.20 % ) " "Info: Total cell delay = 3.640 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.146 ns ( 62.80 % ) " "Info: Total interconnect delay = 6.146 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.786 ns" { KEY[1] SRAM_WE_N } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.786 ns" { KEY[1] {} KEY[1]~combout {} SRAM_WE_N {} } { 0.000ns 0.000ns 6.146ns } { 0.000ns 0.842ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "X\[3\] SW\[0\] CLOCK_50 4.220 ns register " "Info: th for register \"X\[3\]\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is 4.220 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.585 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.787 ns) 3.725 ns MYCLOCK\[21\] 2 REG LCFF_X53_Y19_N27 3 " "Info: 2: + IC(1.939 ns) + CELL(0.787 ns) = 3.725 ns; Loc. = LCFF_X53_Y19_N27; Fanout = 3; REG Node = 'MYCLOCK\[21\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { CLOCK_50 MYCLOCK[21] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.000 ns) 5.020 ns MYCLOCK\[21\]~clkctrl 3 COMB CLKCTRL_G7 159 " "Info: 3: + IC(1.295 ns) + CELL(0.000 ns) = 5.020 ns; Loc. = CLKCTRL_G7; Fanout = 159; COMB Node = 'MYCLOCK\[21\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { MYCLOCK[21] MYCLOCK[21]~clkctrl } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 471 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 6.585 ns X\[3\] 4 REG LCFF_X47_Y15_N3 14 " "Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 6.585 ns; Loc. = LCFF_X47_Y15_N3; Fanout = 14; REG Node = 'X\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { MYCLOCK[21]~clkctrl X[3] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.28 % ) " "Info: Total cell delay = 2.323 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.262 ns ( 64.72 % ) " "Info: Total interconnect delay = 4.262 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { CLOCK_50 MYCLOCK[21] MYCLOCK[21]~clkctrl X[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.585 ns" { CLOCK_50 {} CLOCK_50~combout {} MYCLOCK[21] {} MYCLOCK[21]~clkctrl {} X[3] {} } { 0.000ns 0.000ns 1.939ns 1.295ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 552 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.631 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 96 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 96; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.275 ns) 2.547 ns X~182 2 COMB LCCOMB_X47_Y15_N2 1 " "Info: 2: + IC(1.273 ns) + CELL(0.275 ns) = 2.547 ns; Loc. = LCCOMB_X47_Y15_N2; Fanout = 1; COMB Node = 'X~182'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { SW[0] X~182 } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.631 ns X\[3\] 3 REG LCFF_X47_Y15_N3 14 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.631 ns; Loc. = LCFF_X47_Y15_N3; Fanout = 14; REG Node = 'X\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { X~182 X[3] } "NODE_NAME" } } { "DE2_Default.v" "" { Text "C:/Users/Niloufar/Documents/uni/course/DSD/project/tetris7/tetris7/DE2_Default.v" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.358 ns ( 51.62 % ) " "Info: Total cell delay = 1.358 ns ( 51.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.273 ns ( 48.38 % ) " "Info: Total interconnect delay = 1.273 ns ( 48.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { SW[0] X~182 X[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { SW[0] {} SW[0]~combout {} X~182 {} X[3] {} } { 0.000ns 0.000ns 1.273ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { CLOCK_50 MYCLOCK[21] MYCLOCK[21]~clkctrl X[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.585 ns" { CLOCK_50 {} CLOCK_50~combout {} MYCLOCK[21] {} MYCLOCK[21]~clkctrl {} X[3] {} } { 0.000ns 0.000ns 1.939ns 1.295ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { SW[0] X~182 X[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { SW[0] {} SW[0]~combout {} X~182 {} X[3] {} } { 0.000ns 0.000ns 1.273ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 15:53:15 2011 " "Info: Processing ended: Tue Dec 27 15:53:15 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 475 s " "Info: Quartus II Full Compilation was successful. 0 errors, 475 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
