SIMULATION OF LOGIC GATES ,ADDERS AND SUBTRACTORS

AIM: 
To simulate Logic Gates ,Adders and Subtractors using Vivado 2023.2.
APPARATUS REQUIRED: 
VIVADO 2023.2
PROCEDURE: 
STEP:1 Start the Xilinx navigator, Select and Name the New project. 
STEP:2 Select the device family, device, package and speed.
STEP:3 Select new source in the New Project and select Verilog Module as the Source type. 
STEP:4 Type the File Name and Click Next and then finish button. Type the code and save it. 
STEP:5 Select the Behavioral Simulation in the Source Window and click the check syntax. 
STEP:6 Click the simulation to simulate the program and give the inputs and verify the outputs as per the truth table. 
Logic Diagram :

Logic Gates:
![318347009-6881dbeb-686d-4a10-a17e-fe9cb11ae4d3](https://github.com/navaneethans/VLSI-LAB-EXP-1/assets/162102402/0db88545-2079-48f8-9d3f-c14092ece396)



Half Adder:
![318347383-8fa622b5-5e52-40f0-9690-833ffb2d832b](https://github.com/navaneethans/VLSI-LAB-EXP-1/assets/162102402/c92ce419-5514-42c9-a6b2-6562f98b5499)


Full adder:
![318347750-592a4aee-fa19-4a49-a089-51045851fe19](https://github.com/navaneethans/VLSI-LAB-EXP-1/assets/162102402/e639b770-cd19-4f0d-86bd-ba989af55904)


Half Subtractor:
![318348072-2d7824ed-0b1f-4ea0-bafc-1753a75d2b74](https://github.com/navaneethans/VLSI-LAB-EXP-1/assets/162102402/647d43c5-e56d-462a-89e1-31e13fc3cb6a)

Full Subtractor:
![318348261-5acb458d-4b6d-418c-bfcb-fba40635778a](https://github.com/navaneethans/VLSI-LAB-EXP-1/assets/162102402/31f0e875-2b17-4da6-9e0a-5d4f2df6f86a)


8 Bit Ripple Carry Adder
![318348492-e7a32599-b9ed-4f79-a00c-ee58657e5e07](https://github.com/navaneethans/VLSI-LAB-EXP-1/assets/162102402/b146d1de-11e7-4d0a-81bb-27fb2d1fbd43)


VERILOG CODE:

----Type Verilog Code

OUTPUT:

-----Place a Waveform Generated from Xilinx ISE

RESULT:

