/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = in_data[117] ? celloutsig_1_6z[2] : celloutsig_1_4z;
  assign celloutsig_1_4z = in_data[168] | ~(in_data[96]);
  assign celloutsig_1_19z = celloutsig_1_9z[5] | celloutsig_1_6z[4];
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_1_2z, celloutsig_1_5z };
  reg [7:0] _05_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _05_ <= 8'h00;
    else _05_ <= in_data[15:8];
  assign out_data[7:0] = _05_;
  assign celloutsig_1_6z = { in_data[140:136], celloutsig_1_2z } / { 1'h1, in_data[137:134], celloutsig_1_4z };
  assign celloutsig_1_1z = in_data[149:146] == in_data[160:157];
  assign celloutsig_1_18z = { celloutsig_1_6z[0], celloutsig_1_8z, celloutsig_1_3z } == { celloutsig_1_10z[2], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_8z ? { celloutsig_1_2z, celloutsig_1_3z } : { in_data[172:167], celloutsig_1_1z };
  assign celloutsig_1_5z = - { in_data[112:109], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = - _00_[5:3];
  assign celloutsig_1_0z = ~^ in_data[167:162];
  assign celloutsig_1_3z = in_data[116:111] >> { in_data[168:165], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[64:56] ^ in_data[49:41];
  assign celloutsig_1_2z = ~((in_data[161] & in_data[163]) | celloutsig_1_0z);
  assign { out_data[128], out_data[96], out_data[40:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z };
endmodule
