<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file top_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Feb 25 22:28:04 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o top_impl1.twr -gui -msgset C:/Users/admin/Desktop/new/-FPGA/top-xu-25/promote.xml top_impl1.ncd top_impl1.prf 
Design file:     top_impl1.ncd
Preference file: top_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "sys_clk" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   39.027MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "sys_clk" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 57.710ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i5  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              22.265ns  (31.6% logic, 68.4% route), 13 logic levels.

 Constraint Details:

     22.265ns physical path delay SLICE_868 to oled1/SLICE_321 meets
     83.333ns delay constraint less
      3.192ns skew and
      0.166ns DIN_SET requirement (totaling 79.975ns) by 57.710ns

 Physical Path Details:

      Data path SLICE_868 to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C23D.CLK to      R8C23D.Q0 SLICE_868 (from clk_1s)
ROUTE         7     3.161      R8C23D.Q0 to      R7C22B.A0 hour_5
CTOF_DEL    ---     0.495      R7C22B.A0 to      R7C22B.F0 SLICE_1165
ROUTE         8     1.741      R7C22B.F0 to      R6C20D.A0 bcd_hour/hundres_1_N_338_2
CTOF_DEL    ---     0.495      R6C20D.A0 to      R6C20D.F0 bcd_hour/SLICE_808
ROUTE         2     0.702      R6C20D.F0 to      R6C20B.B1 bcd_hour/n38266
CTOF_DEL    ---     0.495      R6C20B.B1 to      R6C20B.F1 bcd_hour/SLICE_1162
ROUTE         4     1.092      R6C20B.F1 to      R6C23B.D1 bcd_hour/n38223
CTOF_DEL    ---     0.495      R6C23B.D1 to      R6C23B.F1 bcd_hour/SLICE_907
ROUTE         1     1.450      R6C23B.F1 to      R6C20D.B1 bcd_hour/n38214
CTOF_DEL    ---     0.495      R6C20D.B1 to      R6C20D.F1 bcd_hour/SLICE_808
ROUTE         4     0.791      R6C20D.F1 to      R7C20D.C1 bcd_hour/hundres_1_N_340_1_adj_1906
CTOF_DEL    ---     0.495      R7C20D.C1 to      R7C20D.F1 SLICE_855
ROUTE         4     1.321      R7C20D.F1 to      R6C22B.A0 hundres_0_N_349_3
CTOF_DEL    ---     0.495      R6C22B.A0 to      R6C22B.F0 bcd_hour/SLICE_905
ROUTE         1     0.436      R6C22B.F0 to      R6C22A.C0 bcd_hour/n38160
CTOOFX_DEL  ---     0.721      R6C22A.C0 to    R6C22A.OFX0 oled1/mux_3286_i1/SLICE_576
ROUTE         6     0.790    R6C22A.OFX0 to      R6C22D.C1 n8142
CTOOFX_DEL  ---     0.721      R6C22D.C1 to    R6C22D.OFX0 mux_3190_i4/SLICE_503
ROUTE         1     2.440    R6C22D.OFX0 to     R10C18D.A0 n7443
CTOOFX_DEL  ---     0.721     R10C18D.A0 to   R10C18D.OFX0 oled1/i30707/SLICE_562
ROUTE         1     0.000   R10C18D.OFX0 to    R10C18C.FXA oled1/n36382
FXTOOFX_DE  ---     0.241    R10C18C.FXA to   R10C18C.OFX1 oled1/i30708/SLICE_564
ROUTE         1     1.299   R10C18C.OFX1 to     R10C15D.A0 oled1/n36384
CTOOFX_DEL  ---     0.721     R10C15D.A0 to   R10C15D.OFX0 oled1/SLICE_321
ROUTE         1     0.000   R10C15D.OFX0 to    R10C15D.DI0 oled1/n2104 (to sys_clk_c)
                  --------
                   22.265   (31.6% logic, 68.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.452     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     2.740      R9C31A.Q0 to     R8C23D.CLK clk_1s
                  --------
                    7.608   (24.0% logic, 76.0% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to    R10C15D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 57.710ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i5  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              22.265ns  (31.6% logic, 68.4% route), 13 logic levels.

 Constraint Details:

     22.265ns physical path delay SLICE_868 to oled1/SLICE_321 meets
     83.333ns delay constraint less
      3.192ns skew and
      0.166ns DIN_SET requirement (totaling 79.975ns) by 57.710ns

 Physical Path Details:

      Data path SLICE_868 to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C23D.CLK to      R8C23D.Q0 SLICE_868 (from clk_1s)
ROUTE         7     3.161      R8C23D.Q0 to      R7C22B.A0 hour_5
CTOF_DEL    ---     0.495      R7C22B.A0 to      R7C22B.F0 SLICE_1165
ROUTE         8     1.741      R7C22B.F0 to      R6C20D.A0 bcd_hour/hundres_1_N_338_2
CTOF_DEL    ---     0.495      R6C20D.A0 to      R6C20D.F0 bcd_hour/SLICE_808
ROUTE         2     0.702      R6C20D.F0 to      R6C20B.B1 bcd_hour/n38266
CTOF_DEL    ---     0.495      R6C20B.B1 to      R6C20B.F1 bcd_hour/SLICE_1162
ROUTE         4     1.092      R6C20B.F1 to      R6C23B.D1 bcd_hour/n38223
CTOF_DEL    ---     0.495      R6C23B.D1 to      R6C23B.F1 bcd_hour/SLICE_907
ROUTE         1     1.450      R6C23B.F1 to      R6C20D.B1 bcd_hour/n38214
CTOF_DEL    ---     0.495      R6C20D.B1 to      R6C20D.F1 bcd_hour/SLICE_808
ROUTE         4     0.791      R6C20D.F1 to      R7C20D.C1 bcd_hour/hundres_1_N_340_1_adj_1906
CTOF_DEL    ---     0.495      R7C20D.C1 to      R7C20D.F1 SLICE_855
ROUTE         4     1.321      R7C20D.F1 to      R6C22B.A0 hundres_0_N_349_3
CTOF_DEL    ---     0.495      R6C22B.A0 to      R6C22B.F0 bcd_hour/SLICE_905
ROUTE         1     0.436      R6C22B.F0 to      R6C22A.C0 bcd_hour/n38160
CTOOFX_DEL  ---     0.721      R6C22A.C0 to    R6C22A.OFX0 oled1/mux_3286_i1/SLICE_576
ROUTE         6     0.790    R6C22A.OFX0 to      R6C22D.C0 n8142
CTOOFX_DEL  ---     0.721      R6C22D.C0 to    R6C22D.OFX0 mux_3190_i4/SLICE_503
ROUTE         1     2.440    R6C22D.OFX0 to     R10C18D.A0 n7443
CTOOFX_DEL  ---     0.721     R10C18D.A0 to   R10C18D.OFX0 oled1/i30707/SLICE_562
ROUTE         1     0.000   R10C18D.OFX0 to    R10C18C.FXA oled1/n36382
FXTOOFX_DE  ---     0.241    R10C18C.FXA to   R10C18C.OFX1 oled1/i30708/SLICE_564
ROUTE         1     1.299   R10C18C.OFX1 to     R10C15D.A0 oled1/n36384
CTOOFX_DEL  ---     0.721     R10C15D.A0 to   R10C15D.OFX0 oled1/SLICE_321
ROUTE         1     0.000   R10C15D.OFX0 to    R10C15D.DI0 oled1/n2104 (to sys_clk_c)
                  --------
                   22.265   (31.6% logic, 68.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.452     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     2.740      R9C31A.Q0 to     R8C23D.CLK clk_1s
                  --------
                    7.608   (24.0% logic, 76.0% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to    R10C15D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 57.786ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i6  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              22.189ns  (31.7% logic, 68.3% route), 13 logic levels.

 Constraint Details:

     22.189ns physical path delay SLICE_868 to oled1/SLICE_321 meets
     83.333ns delay constraint less
      3.192ns skew and
      0.166ns DIN_SET requirement (totaling 79.975ns) by 57.786ns

 Physical Path Details:

      Data path SLICE_868 to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C23D.CLK to      R8C23D.Q1 SLICE_868 (from clk_1s)
ROUTE         7     3.185      R8C23D.Q1 to      R6C23C.B1 hour_6
CTOF_DEL    ---     0.495      R6C23C.B1 to      R6C23C.F1 bcd_hour/SLICE_1086
ROUTE         7     1.641      R6C23C.F1 to      R6C20D.C0 bcd_hour/n38283
CTOF_DEL    ---     0.495      R6C20D.C0 to      R6C20D.F0 bcd_hour/SLICE_808
ROUTE         2     0.702      R6C20D.F0 to      R6C20B.B1 bcd_hour/n38266
CTOF_DEL    ---     0.495      R6C20B.B1 to      R6C20B.F1 bcd_hour/SLICE_1162
ROUTE         4     1.092      R6C20B.F1 to      R6C23B.D1 bcd_hour/n38223
CTOF_DEL    ---     0.495      R6C23B.D1 to      R6C23B.F1 bcd_hour/SLICE_907
ROUTE         1     1.450      R6C23B.F1 to      R6C20D.B1 bcd_hour/n38214
CTOF_DEL    ---     0.495      R6C20D.B1 to      R6C20D.F1 bcd_hour/SLICE_808
ROUTE         4     0.791      R6C20D.F1 to      R7C20D.C1 bcd_hour/hundres_1_N_340_1_adj_1906
CTOF_DEL    ---     0.495      R7C20D.C1 to      R7C20D.F1 SLICE_855
ROUTE         4     1.321      R7C20D.F1 to      R6C22B.A0 hundres_0_N_349_3
CTOF_DEL    ---     0.495      R6C22B.A0 to      R6C22B.F0 bcd_hour/SLICE_905
ROUTE         1     0.436      R6C22B.F0 to      R6C22A.C0 bcd_hour/n38160
CTOOFX_DEL  ---     0.721      R6C22A.C0 to    R6C22A.OFX0 oled1/mux_3286_i1/SLICE_576
ROUTE         6     0.790    R6C22A.OFX0 to      R6C22D.C1 n8142
CTOOFX_DEL  ---     0.721      R6C22D.C1 to    R6C22D.OFX0 mux_3190_i4/SLICE_503
ROUTE         1     2.440    R6C22D.OFX0 to     R10C18D.A0 n7443
CTOOFX_DEL  ---     0.721     R10C18D.A0 to   R10C18D.OFX0 oled1/i30707/SLICE_562
ROUTE         1     0.000   R10C18D.OFX0 to    R10C18C.FXA oled1/n36382
FXTOOFX_DE  ---     0.241    R10C18C.FXA to   R10C18C.OFX1 oled1/i30708/SLICE_564
ROUTE         1     1.299   R10C18C.OFX1 to     R10C15D.A0 oled1/n36384
CTOOFX_DEL  ---     0.721     R10C15D.A0 to   R10C15D.OFX0 oled1/SLICE_321
ROUTE         1     0.000   R10C15D.OFX0 to    R10C15D.DI0 oled1/n2104 (to sys_clk_c)
                  --------
                   22.189   (31.7% logic, 68.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.452     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     2.740      R9C31A.Q0 to     R8C23D.CLK clk_1s
                  --------
                    7.608   (24.0% logic, 76.0% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to    R10C15D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 57.786ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i6  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              22.189ns  (31.7% logic, 68.3% route), 13 logic levels.

 Constraint Details:

     22.189ns physical path delay SLICE_868 to oled1/SLICE_321 meets
     83.333ns delay constraint less
      3.192ns skew and
      0.166ns DIN_SET requirement (totaling 79.975ns) by 57.786ns

 Physical Path Details:

      Data path SLICE_868 to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C23D.CLK to      R8C23D.Q1 SLICE_868 (from clk_1s)
ROUTE         7     3.185      R8C23D.Q1 to      R6C23C.B1 hour_6
CTOF_DEL    ---     0.495      R6C23C.B1 to      R6C23C.F1 bcd_hour/SLICE_1086
ROUTE         7     1.641      R6C23C.F1 to      R6C20D.C0 bcd_hour/n38283
CTOF_DEL    ---     0.495      R6C20D.C0 to      R6C20D.F0 bcd_hour/SLICE_808
ROUTE         2     0.702      R6C20D.F0 to      R6C20B.B1 bcd_hour/n38266
CTOF_DEL    ---     0.495      R6C20B.B1 to      R6C20B.F1 bcd_hour/SLICE_1162
ROUTE         4     1.092      R6C20B.F1 to      R6C23B.D1 bcd_hour/n38223
CTOF_DEL    ---     0.495      R6C23B.D1 to      R6C23B.F1 bcd_hour/SLICE_907
ROUTE         1     1.450      R6C23B.F1 to      R6C20D.B1 bcd_hour/n38214
CTOF_DEL    ---     0.495      R6C20D.B1 to      R6C20D.F1 bcd_hour/SLICE_808
ROUTE         4     0.791      R6C20D.F1 to      R7C20D.C1 bcd_hour/hundres_1_N_340_1_adj_1906
CTOF_DEL    ---     0.495      R7C20D.C1 to      R7C20D.F1 SLICE_855
ROUTE         4     1.321      R7C20D.F1 to      R6C22B.A0 hundres_0_N_349_3
CTOF_DEL    ---     0.495      R6C22B.A0 to      R6C22B.F0 bcd_hour/SLICE_905
ROUTE         1     0.436      R6C22B.F0 to      R6C22A.C0 bcd_hour/n38160
CTOOFX_DEL  ---     0.721      R6C22A.C0 to    R6C22A.OFX0 oled1/mux_3286_i1/SLICE_576
ROUTE         6     0.790    R6C22A.OFX0 to      R6C22D.C0 n8142
CTOOFX_DEL  ---     0.721      R6C22D.C0 to    R6C22D.OFX0 mux_3190_i4/SLICE_503
ROUTE         1     2.440    R6C22D.OFX0 to     R10C18D.A0 n7443
CTOOFX_DEL  ---     0.721     R10C18D.A0 to   R10C18D.OFX0 oled1/i30707/SLICE_562
ROUTE         1     0.000   R10C18D.OFX0 to    R10C18C.FXA oled1/n36382
FXTOOFX_DE  ---     0.241    R10C18C.FXA to   R10C18C.OFX1 oled1/i30708/SLICE_564
ROUTE         1     1.299   R10C18C.OFX1 to     R10C15D.A0 oled1/n36384
CTOOFX_DEL  ---     0.721     R10C15D.A0 to   R10C15D.OFX0 oled1/SLICE_321
ROUTE         1     0.000   R10C15D.OFX0 to    R10C15D.DI0 oled1/n2104 (to sys_clk_c)
                  --------
                   22.189   (31.7% logic, 68.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.452     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     2.740      R9C31A.Q0 to     R8C23D.CLK clk_1s
                  --------
                    7.608   (24.0% logic, 76.0% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to    R10C15D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 58.161ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i6  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              21.814ns  (32.3% logic, 67.7% route), 13 logic levels.

 Constraint Details:

     21.814ns physical path delay SLICE_868 to oled1/SLICE_321 meets
     83.333ns delay constraint less
      3.192ns skew and
      0.166ns DIN_SET requirement (totaling 79.975ns) by 58.161ns

 Physical Path Details:

      Data path SLICE_868 to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C23D.CLK to      R8C23D.Q1 SLICE_868 (from clk_1s)
ROUTE         7     2.928      R8C23D.Q1 to      R6C23B.C0 hour_6
CTOF_DEL    ---     0.495      R6C23B.C0 to      R6C23B.F0 bcd_hour/SLICE_907
ROUTE        11     1.523      R6C23B.F0 to      R6C20D.B0 bcd_hour/hundres_1_N_338_1
CTOF_DEL    ---     0.495      R6C20D.B0 to      R6C20D.F0 bcd_hour/SLICE_808
ROUTE         2     0.702      R6C20D.F0 to      R6C20B.B1 bcd_hour/n38266
CTOF_DEL    ---     0.495      R6C20B.B1 to      R6C20B.F1 bcd_hour/SLICE_1162
ROUTE         4     1.092      R6C20B.F1 to      R6C23B.D1 bcd_hour/n38223
CTOF_DEL    ---     0.495      R6C23B.D1 to      R6C23B.F1 bcd_hour/SLICE_907
ROUTE         1     1.450      R6C23B.F1 to      R6C20D.B1 bcd_hour/n38214
CTOF_DEL    ---     0.495      R6C20D.B1 to      R6C20D.F1 bcd_hour/SLICE_808
ROUTE         4     0.791      R6C20D.F1 to      R7C20D.C1 bcd_hour/hundres_1_N_340_1_adj_1906
CTOF_DEL    ---     0.495      R7C20D.C1 to      R7C20D.F1 SLICE_855
ROUTE         4     1.321      R7C20D.F1 to      R6C22B.A0 hundres_0_N_349_3
CTOF_DEL    ---     0.495      R6C22B.A0 to      R6C22B.F0 bcd_hour/SLICE_905
ROUTE         1     0.436      R6C22B.F0 to      R6C22A.C0 bcd_hour/n38160
CTOOFX_DEL  ---     0.721      R6C22A.C0 to    R6C22A.OFX0 oled1/mux_3286_i1/SLICE_576
ROUTE         6     0.790    R6C22A.OFX0 to      R6C22D.C1 n8142
CTOOFX_DEL  ---     0.721      R6C22D.C1 to    R6C22D.OFX0 mux_3190_i4/SLICE_503
ROUTE         1     2.440    R6C22D.OFX0 to     R10C18D.A0 n7443
CTOOFX_DEL  ---     0.721     R10C18D.A0 to   R10C18D.OFX0 oled1/i30707/SLICE_562
ROUTE         1     0.000   R10C18D.OFX0 to    R10C18C.FXA oled1/n36382
FXTOOFX_DE  ---     0.241    R10C18C.FXA to   R10C18C.OFX1 oled1/i30708/SLICE_564
ROUTE         1     1.299   R10C18C.OFX1 to     R10C15D.A0 oled1/n36384
CTOOFX_DEL  ---     0.721     R10C15D.A0 to   R10C15D.OFX0 oled1/SLICE_321
ROUTE         1     0.000   R10C15D.OFX0 to    R10C15D.DI0 oled1/n2104 (to sys_clk_c)
                  --------
                   21.814   (32.3% logic, 67.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.452     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     2.740      R9C31A.Q0 to     R8C23D.CLK clk_1s
                  --------
                    7.608   (24.0% logic, 76.0% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to    R10C15D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 58.161ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i6  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              21.814ns  (32.3% logic, 67.7% route), 13 logic levels.

 Constraint Details:

     21.814ns physical path delay SLICE_868 to oled1/SLICE_321 meets
     83.333ns delay constraint less
      3.192ns skew and
      0.166ns DIN_SET requirement (totaling 79.975ns) by 58.161ns

 Physical Path Details:

      Data path SLICE_868 to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C23D.CLK to      R8C23D.Q1 SLICE_868 (from clk_1s)
ROUTE         7     2.928      R8C23D.Q1 to      R6C23B.C0 hour_6
CTOF_DEL    ---     0.495      R6C23B.C0 to      R6C23B.F0 bcd_hour/SLICE_907
ROUTE        11     1.523      R6C23B.F0 to      R6C20D.B0 bcd_hour/hundres_1_N_338_1
CTOF_DEL    ---     0.495      R6C20D.B0 to      R6C20D.F0 bcd_hour/SLICE_808
ROUTE         2     0.702      R6C20D.F0 to      R6C20B.B1 bcd_hour/n38266
CTOF_DEL    ---     0.495      R6C20B.B1 to      R6C20B.F1 bcd_hour/SLICE_1162
ROUTE         4     1.092      R6C20B.F1 to      R6C23B.D1 bcd_hour/n38223
CTOF_DEL    ---     0.495      R6C23B.D1 to      R6C23B.F1 bcd_hour/SLICE_907
ROUTE         1     1.450      R6C23B.F1 to      R6C20D.B1 bcd_hour/n38214
CTOF_DEL    ---     0.495      R6C20D.B1 to      R6C20D.F1 bcd_hour/SLICE_808
ROUTE         4     0.791      R6C20D.F1 to      R7C20D.C1 bcd_hour/hundres_1_N_340_1_adj_1906
CTOF_DEL    ---     0.495      R7C20D.C1 to      R7C20D.F1 SLICE_855
ROUTE         4     1.321      R7C20D.F1 to      R6C22B.A0 hundres_0_N_349_3
CTOF_DEL    ---     0.495      R6C22B.A0 to      R6C22B.F0 bcd_hour/SLICE_905
ROUTE         1     0.436      R6C22B.F0 to      R6C22A.C0 bcd_hour/n38160
CTOOFX_DEL  ---     0.721      R6C22A.C0 to    R6C22A.OFX0 oled1/mux_3286_i1/SLICE_576
ROUTE         6     0.790    R6C22A.OFX0 to      R6C22D.C0 n8142
CTOOFX_DEL  ---     0.721      R6C22D.C0 to    R6C22D.OFX0 mux_3190_i4/SLICE_503
ROUTE         1     2.440    R6C22D.OFX0 to     R10C18D.A0 n7443
CTOOFX_DEL  ---     0.721     R10C18D.A0 to   R10C18D.OFX0 oled1/i30707/SLICE_562
ROUTE         1     0.000   R10C18D.OFX0 to    R10C18C.FXA oled1/n36382
FXTOOFX_DE  ---     0.241    R10C18C.FXA to   R10C18C.OFX1 oled1/i30708/SLICE_564
ROUTE         1     1.299   R10C18C.OFX1 to     R10C15D.A0 oled1/n36384
CTOOFX_DEL  ---     0.721     R10C15D.A0 to   R10C15D.OFX0 oled1/SLICE_321
ROUTE         1     0.000   R10C15D.OFX0 to    R10C15D.DI0 oled1/n2104 (to sys_clk_c)
                  --------
                   21.814   (32.3% logic, 67.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.452     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     2.740      R9C31A.Q0 to     R8C23D.CLK clk_1s
                  --------
                    7.608   (24.0% logic, 76.0% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to    R10C15D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 58.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i5  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i2  (to sys_clk_c +)

   Delay:              21.775ns  (32.3% logic, 67.7% route), 13 logic levels.

 Constraint Details:

     21.775ns physical path delay SLICE_868 to oled1/SLICE_320 meets
     83.333ns delay constraint less
      3.192ns skew and
      0.166ns DIN_SET requirement (totaling 79.975ns) by 58.200ns

 Physical Path Details:

      Data path SLICE_868 to oled1/SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C23D.CLK to      R8C23D.Q0 SLICE_868 (from clk_1s)
ROUTE         7     3.161      R8C23D.Q0 to      R7C22B.A0 hour_5
CTOF_DEL    ---     0.495      R7C22B.A0 to      R7C22B.F0 SLICE_1165
ROUTE         8     1.741      R7C22B.F0 to      R6C20D.A0 bcd_hour/hundres_1_N_338_2
CTOF_DEL    ---     0.495      R6C20D.A0 to      R6C20D.F0 bcd_hour/SLICE_808
ROUTE         2     0.702      R6C20D.F0 to      R6C20B.B1 bcd_hour/n38266
CTOF_DEL    ---     0.495      R6C20B.B1 to      R6C20B.F1 bcd_hour/SLICE_1162
ROUTE         4     1.092      R6C20B.F1 to      R6C23B.D1 bcd_hour/n38223
CTOF_DEL    ---     0.495      R6C23B.D1 to      R6C23B.F1 bcd_hour/SLICE_907
ROUTE         1     1.450      R6C23B.F1 to      R6C20D.B1 bcd_hour/n38214
CTOF_DEL    ---     0.495      R6C20D.B1 to      R6C20D.F1 bcd_hour/SLICE_808
ROUTE         4     0.791      R6C20D.F1 to      R7C20D.C1 bcd_hour/hundres_1_N_340_1_adj_1906
CTOF_DEL    ---     0.495      R7C20D.C1 to      R7C20D.F1 SLICE_855
ROUTE         4     1.321      R7C20D.F1 to      R6C22B.A0 hundres_0_N_349_3
CTOF_DEL    ---     0.495      R6C22B.A0 to      R6C22B.F0 bcd_hour/SLICE_905
ROUTE         1     0.436      R6C22B.F0 to      R6C22A.C0 bcd_hour/n38160
CTOOFX_DEL  ---     0.721      R6C22A.C0 to    R6C22A.OFX0 oled1/mux_3286_i1/SLICE_576
ROUTE         6     0.799    R6C22A.OFX0 to      R6C21A.C1 n8142
CTOOFX_DEL  ---     0.721      R6C21A.C1 to    R6C21A.OFX0 mux_3190_i3/SLICE_504
ROUTE         1     1.962    R6C21A.OFX0 to      R9C18D.B0 n19395
CTOOFX_DEL  ---     0.721      R9C18D.B0 to    R9C18D.OFX0 oled1/i30700/SLICE_561
ROUTE         1     0.000    R9C18D.OFX0 to     R9C18C.FXA oled1/n36375
FXTOOFX_DE  ---     0.241     R9C18C.FXA to    R9C18C.OFX1 oled1/i30701/SLICE_563
ROUTE         1     1.278    R9C18C.OFX1 to     R10C15C.C0 oled1/n36377
CTOOFX_DEL  ---     0.721     R10C15C.C0 to   R10C15C.OFX0 oled1/SLICE_320
ROUTE         1     0.000   R10C15C.OFX0 to    R10C15C.DI0 oled1/n2105 (to sys_clk_c)
                  --------
                   21.775   (32.3% logic, 67.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.452     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     2.740      R9C31A.Q0 to     R8C23D.CLK clk_1s
                  --------
                    7.608   (24.0% logic, 76.0% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to    R10C15C.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 58.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i5  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i2  (to sys_clk_c +)

   Delay:              21.775ns  (32.3% logic, 67.7% route), 13 logic levels.

 Constraint Details:

     21.775ns physical path delay SLICE_868 to oled1/SLICE_320 meets
     83.333ns delay constraint less
      3.192ns skew and
      0.166ns DIN_SET requirement (totaling 79.975ns) by 58.200ns

 Physical Path Details:

      Data path SLICE_868 to oled1/SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C23D.CLK to      R8C23D.Q0 SLICE_868 (from clk_1s)
ROUTE         7     3.161      R8C23D.Q0 to      R7C22B.A0 hour_5
CTOF_DEL    ---     0.495      R7C22B.A0 to      R7C22B.F0 SLICE_1165
ROUTE         8     1.741      R7C22B.F0 to      R6C20D.A0 bcd_hour/hundres_1_N_338_2
CTOF_DEL    ---     0.495      R6C20D.A0 to      R6C20D.F0 bcd_hour/SLICE_808
ROUTE         2     0.702      R6C20D.F0 to      R6C20B.B1 bcd_hour/n38266
CTOF_DEL    ---     0.495      R6C20B.B1 to      R6C20B.F1 bcd_hour/SLICE_1162
ROUTE         4     1.092      R6C20B.F1 to      R6C23B.D1 bcd_hour/n38223
CTOF_DEL    ---     0.495      R6C23B.D1 to      R6C23B.F1 bcd_hour/SLICE_907
ROUTE         1     1.450      R6C23B.F1 to      R6C20D.B1 bcd_hour/n38214
CTOF_DEL    ---     0.495      R6C20D.B1 to      R6C20D.F1 bcd_hour/SLICE_808
ROUTE         4     0.791      R6C20D.F1 to      R7C20D.C1 bcd_hour/hundres_1_N_340_1_adj_1906
CTOF_DEL    ---     0.495      R7C20D.C1 to      R7C20D.F1 SLICE_855
ROUTE         4     1.321      R7C20D.F1 to      R6C22B.A0 hundres_0_N_349_3
CTOF_DEL    ---     0.495      R6C22B.A0 to      R6C22B.F0 bcd_hour/SLICE_905
ROUTE         1     0.436      R6C22B.F0 to      R6C22A.C0 bcd_hour/n38160
CTOOFX_DEL  ---     0.721      R6C22A.C0 to    R6C22A.OFX0 oled1/mux_3286_i1/SLICE_576
ROUTE         6     0.799    R6C22A.OFX0 to      R6C21A.C0 n8142
CTOOFX_DEL  ---     0.721      R6C21A.C0 to    R6C21A.OFX0 mux_3190_i3/SLICE_504
ROUTE         1     1.962    R6C21A.OFX0 to      R9C18D.B0 n19395
CTOOFX_DEL  ---     0.721      R9C18D.B0 to    R9C18D.OFX0 oled1/i30700/SLICE_561
ROUTE         1     0.000    R9C18D.OFX0 to     R9C18C.FXA oled1/n36375
FXTOOFX_DE  ---     0.241     R9C18C.FXA to    R9C18C.OFX1 oled1/i30701/SLICE_563
ROUTE         1     1.278    R9C18C.OFX1 to     R10C15C.C0 oled1/n36377
CTOOFX_DEL  ---     0.721     R10C15C.C0 to   R10C15C.OFX0 oled1/SLICE_320
ROUTE         1     0.000   R10C15C.OFX0 to    R10C15C.DI0 oled1/n2105 (to sys_clk_c)
                  --------
                   21.775   (32.3% logic, 67.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.452     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     2.740      R9C31A.Q0 to     R8C23D.CLK clk_1s
                  --------
                    7.608   (24.0% logic, 76.0% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to    R10C15C.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 58.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              21.757ns  (32.4% logic, 67.6% route), 13 logic levels.

 Constraint Details:

     21.757ns physical path delay SLICE_1101 to oled1/SLICE_321 meets
     83.333ns delay constraint less
      3.192ns skew and
      0.166ns DIN_SET requirement (totaling 79.975ns) by 58.218ns

 Physical Path Details:

      Data path SLICE_1101 to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C22B.CLK to      R8C22B.Q0 SLICE_1101 (from clk_1s)
ROUTE        10     2.653      R8C22B.Q0 to      R7C22B.B0 hour_7
CTOF_DEL    ---     0.495      R7C22B.B0 to      R7C22B.F0 SLICE_1165
ROUTE         8     1.741      R7C22B.F0 to      R6C20D.A0 bcd_hour/hundres_1_N_338_2
CTOF_DEL    ---     0.495      R6C20D.A0 to      R6C20D.F0 bcd_hour/SLICE_808
ROUTE         2     0.702      R6C20D.F0 to      R6C20B.B1 bcd_hour/n38266
CTOF_DEL    ---     0.495      R6C20B.B1 to      R6C20B.F1 bcd_hour/SLICE_1162
ROUTE         4     1.092      R6C20B.F1 to      R6C23B.D1 bcd_hour/n38223
CTOF_DEL    ---     0.495      R6C23B.D1 to      R6C23B.F1 bcd_hour/SLICE_907
ROUTE         1     1.450      R6C23B.F1 to      R6C20D.B1 bcd_hour/n38214
CTOF_DEL    ---     0.495      R6C20D.B1 to      R6C20D.F1 bcd_hour/SLICE_808
ROUTE         4     0.791      R6C20D.F1 to      R7C20D.C1 bcd_hour/hundres_1_N_340_1_adj_1906
CTOF_DEL    ---     0.495      R7C20D.C1 to      R7C20D.F1 SLICE_855
ROUTE         4     1.321      R7C20D.F1 to      R6C22B.A0 hundres_0_N_349_3
CTOF_DEL    ---     0.495      R6C22B.A0 to      R6C22B.F0 bcd_hour/SLICE_905
ROUTE         1     0.436      R6C22B.F0 to      R6C22A.C0 bcd_hour/n38160
CTOOFX_DEL  ---     0.721      R6C22A.C0 to    R6C22A.OFX0 oled1/mux_3286_i1/SLICE_576
ROUTE         6     0.790    R6C22A.OFX0 to      R6C22D.C1 n8142
CTOOFX_DEL  ---     0.721      R6C22D.C1 to    R6C22D.OFX0 mux_3190_i4/SLICE_503
ROUTE         1     2.440    R6C22D.OFX0 to     R10C18D.A0 n7443
CTOOFX_DEL  ---     0.721     R10C18D.A0 to   R10C18D.OFX0 oled1/i30707/SLICE_562
ROUTE         1     0.000   R10C18D.OFX0 to    R10C18C.FXA oled1/n36382
FXTOOFX_DE  ---     0.241    R10C18C.FXA to   R10C18C.OFX1 oled1/i30708/SLICE_564
ROUTE         1     1.299   R10C18C.OFX1 to     R10C15D.A0 oled1/n36384
CTOOFX_DEL  ---     0.721     R10C15D.A0 to   R10C15D.OFX0 oled1/SLICE_321
ROUTE         1     0.000   R10C15D.OFX0 to    R10C15D.DI0 oled1/n2104 (to sys_clk_c)
                  --------
                   21.757   (32.4% logic, 67.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1101:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.452     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     2.740      R9C31A.Q0 to     R8C22B.CLK clk_1s
                  --------
                    7.608   (24.0% logic, 76.0% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to    R10C15D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 58.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              21.757ns  (32.4% logic, 67.6% route), 13 logic levels.

 Constraint Details:

     21.757ns physical path delay SLICE_1101 to oled1/SLICE_321 meets
     83.333ns delay constraint less
      3.192ns skew and
      0.166ns DIN_SET requirement (totaling 79.975ns) by 58.218ns

 Physical Path Details:

      Data path SLICE_1101 to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C22B.CLK to      R8C22B.Q0 SLICE_1101 (from clk_1s)
ROUTE        10     2.653      R8C22B.Q0 to      R7C22B.B0 hour_7
CTOF_DEL    ---     0.495      R7C22B.B0 to      R7C22B.F0 SLICE_1165
ROUTE         8     1.741      R7C22B.F0 to      R6C20D.A0 bcd_hour/hundres_1_N_338_2
CTOF_DEL    ---     0.495      R6C20D.A0 to      R6C20D.F0 bcd_hour/SLICE_808
ROUTE         2     0.702      R6C20D.F0 to      R6C20B.B1 bcd_hour/n38266
CTOF_DEL    ---     0.495      R6C20B.B1 to      R6C20B.F1 bcd_hour/SLICE_1162
ROUTE         4     1.092      R6C20B.F1 to      R6C23B.D1 bcd_hour/n38223
CTOF_DEL    ---     0.495      R6C23B.D1 to      R6C23B.F1 bcd_hour/SLICE_907
ROUTE         1     1.450      R6C23B.F1 to      R6C20D.B1 bcd_hour/n38214
CTOF_DEL    ---     0.495      R6C20D.B1 to      R6C20D.F1 bcd_hour/SLICE_808
ROUTE         4     0.791      R6C20D.F1 to      R7C20D.C1 bcd_hour/hundres_1_N_340_1_adj_1906
CTOF_DEL    ---     0.495      R7C20D.C1 to      R7C20D.F1 SLICE_855
ROUTE         4     1.321      R7C20D.F1 to      R6C22B.A0 hundres_0_N_349_3
CTOF_DEL    ---     0.495      R6C22B.A0 to      R6C22B.F0 bcd_hour/SLICE_905
ROUTE         1     0.436      R6C22B.F0 to      R6C22A.C0 bcd_hour/n38160
CTOOFX_DEL  ---     0.721      R6C22A.C0 to    R6C22A.OFX0 oled1/mux_3286_i1/SLICE_576
ROUTE         6     0.790    R6C22A.OFX0 to      R6C22D.C0 n8142
CTOOFX_DEL  ---     0.721      R6C22D.C0 to    R6C22D.OFX0 mux_3190_i4/SLICE_503
ROUTE         1     2.440    R6C22D.OFX0 to     R10C18D.A0 n7443
CTOOFX_DEL  ---     0.721     R10C18D.A0 to   R10C18D.OFX0 oled1/i30707/SLICE_562
ROUTE         1     0.000   R10C18D.OFX0 to    R10C18C.FXA oled1/n36382
FXTOOFX_DE  ---     0.241    R10C18C.FXA to   R10C18C.OFX1 oled1/i30708/SLICE_564
ROUTE         1     1.299   R10C18C.OFX1 to     R10C15D.A0 oled1/n36384
CTOOFX_DEL  ---     0.721     R10C15D.A0 to   R10C15D.OFX0 oled1/SLICE_321
ROUTE         1     0.000   R10C15D.OFX0 to    R10C15D.DI0 oled1/n2104 (to sys_clk_c)
                  --------
                   21.757   (32.4% logic, 67.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1101:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.452     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     2.740      R9C31A.Q0 to     R8C22B.CLK clk_1s
                  --------
                    7.608   (24.0% logic, 76.0% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     3.044       C1.PADDI to    R10C15D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

Report:   39.027MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "sys_clk" 12.000000 MHz  |             |             |
;                                       |   12.000 MHz|   39.027 MHz|  13  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: u_DS18B20Z/clk_1mhz   Source: u_DS18B20Z/SLICE_410.Q0   Loads: 11
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: sys_clk_c   Source: sys_clk.PAD
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 21

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 372
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: oled1/clk_in_1Hz   Source: oled1/divide_1Hz/SLICE_253.Q0
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 1

   Clock Domain: clk_1s   Source: devide_1s/SLICE_68.Q0
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 25

Clock Domain: oled1/clk_in_1Hz   Source: oled1/divide_1Hz/SLICE_253.Q0   Loads: 1
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

Clock Domain: clk_1s   Source: devide_1s/SLICE_68.Q0   Loads: 26
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: sys_clk_c   Source: sys_clk.PAD
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 43


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 70926 paths, 4 nets, and 9075 connections (99.19% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Feb 25 22:28:04 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o top_impl1.twr -gui -msgset C:/Users/admin/Desktop/new/-FPGA/top-xu-25/promote.xml top_impl1.ncd top_impl1.prf 
Design file:     top_impl1.ncd
Preference file: top_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "sys_clk" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "sys_clk" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.043ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DS18B20Z/state_i0_i0  (from sys_clk_c +)
   Destination:    FF         Data in        u_DS18B20Z/one_wire_buffer_121  (to u_DS18B20Z/clk_1mhz +)

   Delay:               0.682ns  (49.1% logic, 50.9% route), 3 logic levels.

 Constraint Details:

      0.682ns physical path delay u_DS18B20Z/SLICE_404 to u_DS18B20Z/SLICE_397 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.652ns skew requirement (totaling 0.639ns) by 0.043ns

 Physical Path Details:

      Data path u_DS18B20Z/SLICE_404 to u_DS18B20Z/SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C19B.CLK to     R15C19B.Q0 u_DS18B20Z/SLICE_404 (from sys_clk_c)
ROUTE        52     0.288     R15C19B.Q0 to     R18C20B.C1 state_0
CTOF_DEL    ---     0.101     R18C20B.C1 to     R18C20B.F1 u_DS18B20Z/SLICE_397
ROUTE         3     0.059     R18C20B.F1 to     R18C20B.C0 u_DS18B20Z/n38344
CTOF_DEL    ---     0.101     R18C20B.C0 to     R18C20B.F0 u_DS18B20Z/SLICE_397
ROUTE         1     0.000     R18C20B.F0 to    R18C20B.DI0 u_DS18B20Z/one_wire_N_667 (to u_DS18B20Z/clk_1mhz)
                  --------
                    0.682   (49.1% logic, 50.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to u_DS18B20Z/SLICE_404:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to    R15C19B.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to u_DS18B20Z/SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to    R14C20D.CLK sys_clk_c
REG_DEL     ---     0.154    R14C20D.CLK to     R14C20D.Q0 u_DS18B20Z/SLICE_410
ROUTE        11     0.498     R14C20D.Q0 to    R18C20B.CLK u_DS18B20Z/clk_1mhz
                  --------
                    2.250   (28.3% logic, 71.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.043ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DS18B20Z/state_i0_i2  (from sys_clk_c +)
   Destination:    FF         Data in        u_DS18B20Z/i107_128  (to u_DS18B20Z/clk_1mhz +)

   Delay:               0.530ns  (54.5% logic, 45.5% route), 2 logic levels.

 Constraint Details:

      0.530ns physical path delay u_DS18B20Z/SLICE_408 to u_DS18B20Z/SLICE_437 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.500ns skew requirement (totaling 0.487ns) by 0.043ns

 Physical Path Details:

      Data path u_DS18B20Z/SLICE_408 to u_DS18B20Z/SLICE_437:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q0 u_DS18B20Z/SLICE_408 (from sys_clk_c)
ROUTE        52     0.241     R16C19C.Q0 to     R17C20A.C1 state_back_2_N_515_2
CTOOFX_DEL  ---     0.156     R17C20A.C1 to   R17C20A.OFX0 u_DS18B20Z/SLICE_437
ROUTE         1     0.000   R17C20A.OFX0 to    R17C20A.DI0 u_DS18B20Z/one_wire_N_677 (to u_DS18B20Z/clk_1mhz)
                  --------
                    0.530   (54.5% logic, 45.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to u_DS18B20Z/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to    R16C19C.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to u_DS18B20Z/SLICE_437:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to    R14C20D.CLK sys_clk_c
REG_DEL     ---     0.154    R14C20D.CLK to     R14C20D.Q0 u_DS18B20Z/SLICE_410
ROUTE        11     0.346     R14C20D.Q0 to    R17C20A.CLK u_DS18B20Z/clk_1mhz
                  --------
                    2.098   (30.3% logic, 69.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.082ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DS18B20Z/state_i0_i2  (from sys_clk_c +)
   Destination:    FF         Data in        u_DS18B20Z/one_wire_buffer_121  (to u_DS18B20Z/clk_1mhz +)

   Delay:               0.721ns  (46.5% logic, 53.5% route), 3 logic levels.

 Constraint Details:

      0.721ns physical path delay u_DS18B20Z/SLICE_408 to u_DS18B20Z/SLICE_397 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.652ns skew requirement (totaling 0.639ns) by 0.082ns

 Physical Path Details:

      Data path u_DS18B20Z/SLICE_408 to u_DS18B20Z/SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q0 u_DS18B20Z/SLICE_408 (from sys_clk_c)
ROUTE        52     0.327     R16C19C.Q0 to     R18C20B.B1 state_back_2_N_515_2
CTOF_DEL    ---     0.101     R18C20B.B1 to     R18C20B.F1 u_DS18B20Z/SLICE_397
ROUTE         3     0.059     R18C20B.F1 to     R18C20B.C0 u_DS18B20Z/n38344
CTOF_DEL    ---     0.101     R18C20B.C0 to     R18C20B.F0 u_DS18B20Z/SLICE_397
ROUTE         1     0.000     R18C20B.F0 to    R18C20B.DI0 u_DS18B20Z/one_wire_N_667 (to u_DS18B20Z/clk_1mhz)
                  --------
                    0.721   (46.5% logic, 53.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to u_DS18B20Z/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to    R16C19C.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to u_DS18B20Z/SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to    R14C20D.CLK sys_clk_c
REG_DEL     ---     0.154    R14C20D.CLK to     R14C20D.Q0 u_DS18B20Z/SLICE_410
ROUTE        11     0.498     R14C20D.Q0 to    R18C20B.CLK u_DS18B20Z/clk_1mhz
                  --------
                    2.250   (28.3% logic, 71.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.096ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DS18B20Z/state_i0_i1  (from sys_clk_c +)
   Destination:    FF         Data in        u_DS18B20Z/one_wire_buffer_121  (to u_DS18B20Z/clk_1mhz +)

   Delay:               0.735ns  (45.6% logic, 54.4% route), 3 logic levels.

 Constraint Details:

      0.735ns physical path delay u_DS18B20Z/SLICE_438 to u_DS18B20Z/SLICE_397 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.652ns skew requirement (totaling 0.639ns) by 0.096ns

 Physical Path Details:

      Data path u_DS18B20Z/SLICE_438 to u_DS18B20Z/SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18C.CLK to     R16C18C.Q0 u_DS18B20Z/SLICE_438 (from sys_clk_c)
ROUTE        43     0.341     R16C18C.Q0 to     R18C20B.A1 u_DS18B20Z/state_1
CTOF_DEL    ---     0.101     R18C20B.A1 to     R18C20B.F1 u_DS18B20Z/SLICE_397
ROUTE         3     0.059     R18C20B.F1 to     R18C20B.C0 u_DS18B20Z/n38344
CTOF_DEL    ---     0.101     R18C20B.C0 to     R18C20B.F0 u_DS18B20Z/SLICE_397
ROUTE         1     0.000     R18C20B.F0 to    R18C20B.DI0 u_DS18B20Z/one_wire_N_667 (to u_DS18B20Z/clk_1mhz)
                  --------
                    0.735   (45.6% logic, 54.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to u_DS18B20Z/SLICE_438:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to    R16C18C.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to u_DS18B20Z/SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to    R14C20D.CLK sys_clk_c
REG_DEL     ---     0.154    R14C20D.CLK to     R14C20D.Q0 u_DS18B20Z/SLICE_410
ROUTE        11     0.498     R14C20D.Q0 to    R18C20B.CLK u_DS18B20Z/clk_1mhz
                  --------
                    2.250   (28.3% logic, 71.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_t_i0_i7  (from sys_clk_c +)
   Destination:    FF         Data in        hour_i7  (to clk_1s +)

   Delay:               1.115ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.115ns physical path delay SLICE_40 to SLICE_1101 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.022ns skew requirement (totaling 1.003ns) by 0.112ns

 Physical Path Details:

      Data path SLICE_40 to SLICE_1101:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C25A.CLK to      R8C25A.Q1 SLICE_40 (from sys_clk_c)
ROUTE         3     0.982      R8C25A.Q1 to      R8C22B.M0 hour_t_7 (to clk_1s)
                  --------
                    1.115   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to     R8C25A.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_1101:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.154     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     0.868      R9C31A.Q0 to     R8C22B.CLK clk_1s
                  --------
                    2.620   (24.3% logic, 75.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.113ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_t_i0_i3  (from sys_clk_c +)
   Destination:    FF         Data in        hour_i3  (to clk_1s +)

   Delay:               1.116ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.116ns physical path delay SLICE_0 to SLICE_1168 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.022ns skew requirement (totaling 1.003ns) by 0.113ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_1168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C24C.CLK to      R8C24C.Q1 SLICE_0 (from sys_clk_c)
ROUTE         4     0.983      R8C24C.Q1 to      R7C24D.M0 hour_t_3 (to clk_1s)
                  --------
                    1.116   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to     R8C24C.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_1168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.154     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     0.868      R9C31A.Q0 to     R7C24D.CLK clk_1s
                  --------
                    2.620   (24.3% logic, 75.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.113ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_t_i0_i5  (from sys_clk_c +)
   Destination:    FF         Data in        hour_i5  (to clk_1s +)

   Delay:               1.116ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.116ns physical path delay SLICE_93 to SLICE_868 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.022ns skew requirement (totaling 1.003ns) by 0.113ns

 Physical Path Details:

      Data path SLICE_93 to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C24D.CLK to      R8C24D.Q1 SLICE_93 (from sys_clk_c)
ROUTE         3     0.983      R8C24D.Q1 to      R8C23D.M0 hour_t_5 (to clk_1s)
                  --------
                    1.116   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to     R8C24D.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.154     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     0.868      R9C31A.Q0 to     R8C23D.CLK clk_1s
                  --------
                    2.620   (24.3% logic, 75.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.114ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_t_i0_i6  (from sys_clk_c +)
   Destination:    FF         Data in        hour_i6  (to clk_1s +)

   Delay:               1.117ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.117ns physical path delay SLICE_40 to SLICE_868 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.022ns skew requirement (totaling 1.003ns) by 0.114ns

 Physical Path Details:

      Data path SLICE_40 to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C25A.CLK to      R8C25A.Q0 SLICE_40 (from sys_clk_c)
ROUTE         4     0.984      R8C25A.Q0 to      R8C23D.M1 hour_t_6 (to clk_1s)
                  --------
                    1.117   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to     R8C25A.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.154     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     0.868      R9C31A.Q0 to     R8C23D.CLK clk_1s
                  --------
                    2.620   (24.3% logic, 75.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_t_i0_i2  (from sys_clk_c +)
   Destination:    FF         Data in        hour_i2  (to clk_1s +)

   Delay:               1.118ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.118ns physical path delay SLICE_0 to SLICE_859 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.022ns skew requirement (totaling 1.003ns) by 0.115ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_859:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C24C.CLK to      R8C24C.Q0 SLICE_0 (from sys_clk_c)
ROUTE         4     0.985      R8C24C.Q0 to     R13C20B.M1 hour_t_2 (to clk_1s)
                  --------
                    1.118   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to     R8C24C.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_859:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.154     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     0.868      R9C31A.Q0 to    R13C20B.CLK clk_1s
                  --------
                    2.620   (24.3% logic, 75.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.118ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              min_t_i0_i5  (from sys_clk_c +)
   Destination:    FF         Data in        min_i5  (to clk_1s +)

   Delay:               1.127ns  (20.8% logic, 79.2% route), 2 logic levels.

 Constraint Details:

      1.127ns physical path delay SLICE_7 to SLICE_308 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.022ns skew requirement (totaling 1.009ns) by 0.118ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C23D.CLK to     R10C23D.Q1 SLICE_7 (from sys_clk_c)
ROUTE         4     0.893     R10C23D.Q1 to     R12C22B.A1 min_t_5
CTOF_DEL    ---     0.101     R12C22B.A1 to     R12C22B.F1 SLICE_308
ROUTE         1     0.000     R12C22B.F1 to    R12C22B.DI1 min_7_N_11_5 (to clk_1s)
                  --------
                    1.127   (20.8% logic, 79.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to    R10C23D.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       372     1.116       C1.PADDI to     R9C31A.CLK sys_clk_c
REG_DEL     ---     0.154     R9C31A.CLK to      R9C31A.Q0 devide_1s/SLICE_68
ROUTE        26     0.868      R9C31A.Q0 to    R12C22B.CLK clk_1s
                  --------
                    2.620   (24.3% logic, 75.7% route), 2 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "sys_clk" 12.000000 MHz  |             |             |
;                                       |            -|            -|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: u_DS18B20Z/clk_1mhz   Source: u_DS18B20Z/SLICE_410.Q0   Loads: 11
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: sys_clk_c   Source: sys_clk.PAD
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 21

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 372
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: oled1/clk_in_1Hz   Source: oled1/divide_1Hz/SLICE_253.Q0
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 1

   Clock Domain: clk_1s   Source: devide_1s/SLICE_68.Q0
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 25

Clock Domain: oled1/clk_in_1Hz   Source: oled1/divide_1Hz/SLICE_253.Q0   Loads: 1
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

Clock Domain: clk_1s   Source: devide_1s/SLICE_68.Q0   Loads: 26
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: sys_clk_c   Source: sys_clk.PAD
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 43


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 70926 paths, 4 nets, and 9075 connections (99.19% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
