@W: MT529 :"c:\users\asdf1\documents\digitaldesign\practica3dsd\ejercico3.vhd":16:2:16:3|Found inferred clock SIPO|clk which controls 8 sequential elements including Qn[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
