Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto aa3cc99a182d4aafafeb04adf2ae54e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu_unit_behav xil_defaultlib.alu_unit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.alu_unit
Built simulation snapshot alu_unit_behav
