;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-20
	MOV -7, <-20
	SUB 31, 60
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB -7, <-20
	DJN 4, #-20
	SUB 31, 60
	CMP @194, 803
	SUB @1, 0
	DJN 4, #-20
	SLT 20, @12
	SUB @127, 100
	CMP @127, 106
	SUB @127, 100
	SUB @121, 103
	SUB @127, 106
	SPL -51, @-20
	SUB -7, <-20
	SUB @127, 100
	SLT 125, <100
	CMP @127, 100
	SUB @171, 3
	SUB @121, 103
	CMP -7, <-20
	ADD #270, <1
	SUB 3, @6
	CMP @194, 803
	SLT 125, <100
	SUB @127, 100
	SUB -7, <-20
	SPL 300, 90
	SPL 125, <105
	SLT 125, <100
	SUB @127, 106
	SUB @127, 100
	JMP -7, @-20
	SUB @121, 103
	SUB @-127, 100
	CMP @127, 100
	SPL 0, <-2
	MOV -7, <-20
	JMZ -7, @-20
	SPL 0, <-2
	SLT 125, <100
	MOV -1, <-20
