{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724891818462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724891818463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 19:36:58 2024 " "Processing started: Wed Aug 28 19:36:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724891818463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724891818463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador4Bits -c Sumador4Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador4Bits -c Sumador4Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724891818463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724891818860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724891818860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4b_tb.v 3 3 " "Found 3 design units, including 3 entities, in source file sum4b_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum1b " "Found entity 1: sum1b" {  } { { "sum1b.v" "" { Text "C:/Users/Julia/Documents/GitHub/ECCI-Arquitectura-de-Procesadores-2024-II/laboratorios/2_sum4b/sum1b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724891826287 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum4b " "Found entity 2: sum4b" {  } { { "sum4b.v" "" { Text "C:/Users/Julia/Documents/GitHub/ECCI-Arquitectura-de-Procesadores-2024-II/laboratorios/2_sum4b/sum4b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724891826287 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum4b_tb " "Found entity 3: sum4b_tb" {  } { { "sum4b_tb.v" "" { Text "C:/Users/Julia/Documents/GitHub/ECCI-Arquitectura-de-Procesadores-2024-II/laboratorios/2_sum4b/sum4b_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724891826287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724891826287 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "sum1b sum1b.v(1) " "Verilog HDL error at sum1b.v(1): module \"sum1b\" cannot be declared more than once" {  } { { "sum1b.v" "" { Text "C:/Users/Julia/Documents/GitHub/ECCI-Arquitectura-de-Procesadores-2024-II/laboratorios/2_sum4b/sum1b.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1724891826290 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sum1b sum1b.v(1) " "HDL info at sum1b.v(1): see declaration for object \"sum1b\"" {  } { { "sum1b.v" "" { Text "C:/Users/Julia/Documents/GitHub/ECCI-Arquitectura-de-Procesadores-2024-II/laboratorios/2_sum4b/sum1b.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724891826290 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sum4b sum4b.v(3) " "Ignored design unit \"sum4b\" at sum4b.v(3) due to previous errors" {  } { { "sum4b.v" "" { Text "C:/Users/Julia/Documents/GitHub/ECCI-Arquitectura-de-Procesadores-2024-II/laboratorios/2_sum4b/sum4b.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1724891826290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4b.v 0 0 " "Found 0 design units, including 0 entities, in source file sum4b.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724891826290 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "sum1b sum1b.v(1) " "Verilog HDL error at sum1b.v(1): module \"sum1b\" cannot be declared more than once" {  } { { "sum1b.v" "" { Text "C:/Users/Julia/Documents/GitHub/ECCI-Arquitectura-de-Procesadores-2024-II/laboratorios/2_sum4b/sum1b.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1724891826292 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sum1b sum1b.v(1) " "HDL info at sum1b.v(1): see declaration for object \"sum1b\"" {  } { { "sum1b.v" "" { Text "C:/Users/Julia/Documents/GitHub/ECCI-Arquitectura-de-Procesadores-2024-II/laboratorios/2_sum4b/sum1b.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724891826292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1b.v 0 0 " "Found 0 design units, including 0 entities, in source file sum1b.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724891826292 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724891826362 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 28 19:37:06 2024 " "Processing ended: Wed Aug 28 19:37:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724891826362 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724891826362 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724891826362 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724891826362 ""}
