library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
entity clk_div is
					port (
								clk_50: in std_logic;
								clk_1s: out std_logic
							);
end clk_div;

architecture Behavioral of clk_div is
begin

end Behavioral;