
.model matrix_multiplication 

.inputs matrix_multiplication^clk matrix_multiplication^enable_writing_to_mem matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^data_pi~0 matrix_multiplication^data_pi~1 matrix_multiplication^data_pi~2 \
 matrix_multiplication^data_pi~3 matrix_multiplication^data_pi~4 matrix_multiplication^data_pi~5 \
 matrix_multiplication^data_pi~6 matrix_multiplication^data_pi~7 matrix_multiplication^data_pi~8 \
 matrix_multiplication^data_pi~9 matrix_multiplication^data_pi~10 matrix_multiplication^data_pi~11 \
 matrix_multiplication^data_pi~12 matrix_multiplication^data_pi~13 matrix_multiplication^data_pi~14 \
 matrix_multiplication^data_pi~15 matrix_multiplication^data_pi~16 matrix_multiplication^data_pi~17 \
 matrix_multiplication^data_pi~18 matrix_multiplication^data_pi~19 matrix_multiplication^data_pi~20 \
 matrix_multiplication^data_pi~21 matrix_multiplication^data_pi~22 matrix_multiplication^data_pi~23 \
 matrix_multiplication^data_pi~24 matrix_multiplication^data_pi~25 matrix_multiplication^data_pi~26 \
 matrix_multiplication^data_pi~27 matrix_multiplication^data_pi~28 matrix_multiplication^data_pi~29 \
 matrix_multiplication^data_pi~30 matrix_multiplication^data_pi~31 matrix_multiplication^data_pi~32 \
 matrix_multiplication^data_pi~33 matrix_multiplication^data_pi~34 matrix_multiplication^data_pi~35 \
 matrix_multiplication^data_pi~36 matrix_multiplication^data_pi~37 matrix_multiplication^data_pi~38 \
 matrix_multiplication^data_pi~39 matrix_multiplication^data_pi~40 matrix_multiplication^data_pi~41 \
 matrix_multiplication^data_pi~42 matrix_multiplication^data_pi~43 matrix_multiplication^data_pi~44 \
 matrix_multiplication^data_pi~45 matrix_multiplication^data_pi~46 matrix_multiplication^data_pi~47 \
 matrix_multiplication^data_pi~48 matrix_multiplication^data_pi~49 matrix_multiplication^data_pi~50 \
 matrix_multiplication^data_pi~51 matrix_multiplication^data_pi~52 matrix_multiplication^data_pi~53 \
 matrix_multiplication^data_pi~54 matrix_multiplication^data_pi~55 matrix_multiplication^data_pi~56 \
 matrix_multiplication^data_pi~57 matrix_multiplication^data_pi~58 matrix_multiplication^data_pi~59 \
 matrix_multiplication^data_pi~60 matrix_multiplication^data_pi~61 matrix_multiplication^data_pi~62 \
 matrix_multiplication^data_pi~63 matrix_multiplication^addr_pi~0 matrix_multiplication^addr_pi~1 \
 matrix_multiplication^addr_pi~2 matrix_multiplication^addr_pi~3 matrix_multiplication^addr_pi~4 \
 matrix_multiplication^addr_pi~5 matrix_multiplication^addr_pi~6 matrix_multiplication^we_a matrix_multiplication^we_b \
 matrix_multiplication^we_c matrix_multiplication^reset_0 matrix_multiplication^start_mat_mul_0 

.outputs matrix_multiplication^data_from_out_mat~0 matrix_multiplication^data_from_out_mat~1 \
 matrix_multiplication^data_from_out_mat~2 matrix_multiplication^data_from_out_mat~3 matrix_multiplication^data_from_out_mat~4 \
 matrix_multiplication^data_from_out_mat~5 matrix_multiplication^data_from_out_mat~6 matrix_multiplication^data_from_out_mat~7 \
 matrix_multiplication^data_from_out_mat~8 matrix_multiplication^data_from_out_mat~9 \
 matrix_multiplication^data_from_out_mat~10 matrix_multiplication^data_from_out_mat~11 \
 matrix_multiplication^data_from_out_mat~12 matrix_multiplication^data_from_out_mat~13 \
 matrix_multiplication^data_from_out_mat~14 matrix_multiplication^data_from_out_mat~15 \
 matrix_multiplication^data_from_out_mat~16 matrix_multiplication^data_from_out_mat~17 \
 matrix_multiplication^data_from_out_mat~18 matrix_multiplication^data_from_out_mat~19 \
 matrix_multiplication^data_from_out_mat~20 matrix_multiplication^data_from_out_mat~21 \
 matrix_multiplication^data_from_out_mat~22 matrix_multiplication^data_from_out_mat~23 \
 matrix_multiplication^data_from_out_mat~24 matrix_multiplication^data_from_out_mat~25 \
 matrix_multiplication^data_from_out_mat~26 matrix_multiplication^data_from_out_mat~27 \
 matrix_multiplication^data_from_out_mat~28 matrix_multiplication^data_from_out_mat~29 \
 matrix_multiplication^data_from_out_mat~30 matrix_multiplication^data_from_out_mat~31 \
 matrix_multiplication^data_from_out_mat~32 matrix_multiplication^data_from_out_mat~33 \
 matrix_multiplication^data_from_out_mat~34 matrix_multiplication^data_from_out_mat~35 \
 matrix_multiplication^data_from_out_mat~36 matrix_multiplication^data_from_out_mat~37 \
 matrix_multiplication^data_from_out_mat~38 matrix_multiplication^data_from_out_mat~39 \
 matrix_multiplication^data_from_out_mat~40 matrix_multiplication^data_from_out_mat~41 \
 matrix_multiplication^data_from_out_mat~42 matrix_multiplication^data_from_out_mat~43 \
 matrix_multiplication^data_from_out_mat~44 matrix_multiplication^data_from_out_mat~45 \
 matrix_multiplication^data_from_out_mat~46 matrix_multiplication^data_from_out_mat~47 \
 matrix_multiplication^data_from_out_mat~48 matrix_multiplication^data_from_out_mat~49 \
 matrix_multiplication^data_from_out_mat~50 matrix_multiplication^data_from_out_mat~51 \
 matrix_multiplication^data_from_out_mat~52 matrix_multiplication^data_from_out_mat~53 \
 matrix_multiplication^data_from_out_mat~54 matrix_multiplication^data_from_out_mat~55 \
 matrix_multiplication^data_from_out_mat~56 matrix_multiplication^data_from_out_mat~57 \
 matrix_multiplication^data_from_out_mat~58 matrix_multiplication^data_from_out_mat~59 \
 matrix_multiplication^data_from_out_mat~60 matrix_multiplication^data_from_out_mat~61 \
 matrix_multiplication^data_from_out_mat~62 matrix_multiplication^data_from_out_mat~63 matrix_multiplication^done_mat_mul 


.names gnd 

.names unconn 

.names vcc 
1 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=gnd start_mat_mul=matrix_multiplication^start_mat_mul_0 \
 a_data[0]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~63 \
 b_data[0]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~63 a_data_in[0]=gnd a_data_in[1]=gnd \
 a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd \
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd \
 a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd \
 a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd \
 a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd \
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd \
 a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd \
 a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd \
 a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_data_in[0]=gnd \
 b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd \
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd \
 b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd \
 b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd \
 b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd \
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd \
 b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd \
 b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd \
 b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~300 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~300 matrix_multiplication^c_reg_0~0_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_0~0_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~108 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~108 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~364 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~364 matrix_multiplication^c_reg_1~0_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_1~0_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~172 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~172 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~428 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~428 matrix_multiplication^c_reg_2~0_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_2~0_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~236 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~236 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~492 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~492 matrix_multiplication^c_reg_3~0_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~0_FF_NODE matrix_multiplication^c_reg_3~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~556 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~556 matrix_multiplication^data_from_out_mat~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~301 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~301 matrix_multiplication^c_reg_0~1_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_0~1_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~109 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~109 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~365 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~365 matrix_multiplication^c_reg_1~1_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_1~1_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~173 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~173 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~429 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~429 matrix_multiplication^c_reg_2~1_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_2~1_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~237 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~237 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~493 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~493 matrix_multiplication^c_reg_3~1_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~1_FF_NODE matrix_multiplication^c_reg_3~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~557 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~557 matrix_multiplication^data_from_out_mat~1_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~312 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~312 matrix_multiplication^c_reg_0~2_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_0~2_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~110 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~110 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~376 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~376 matrix_multiplication^c_reg_1~2_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_1~2_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~174 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~174 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~440 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~440 matrix_multiplication^c_reg_2~2_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_2~2_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~238 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~238 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~504 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~504 matrix_multiplication^c_reg_3~2_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~2_FF_NODE matrix_multiplication^c_reg_3~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~568 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~568 matrix_multiplication^data_from_out_mat~2_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~323 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~323 matrix_multiplication^c_reg_0~3_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_0~3_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~111 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~111 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~387 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~387 matrix_multiplication^c_reg_1~3_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_1~3_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~175 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~175 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~451 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~451 matrix_multiplication^c_reg_2~3_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_2~3_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~239 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~239 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~515 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~515 matrix_multiplication^c_reg_3~3_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~3_FF_NODE matrix_multiplication^c_reg_3~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~579 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~579 matrix_multiplication^data_from_out_mat~3_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~334 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~334 matrix_multiplication^c_reg_0~4_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_0~4_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~112 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~112 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~398 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~398 matrix_multiplication^c_reg_1~4_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_1~4_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~176 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~176 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~462 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~462 matrix_multiplication^c_reg_2~4_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_2~4_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~240 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~240 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~526 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~526 matrix_multiplication^c_reg_3~4_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~4_FF_NODE matrix_multiplication^c_reg_3~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~590 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~590 matrix_multiplication^data_from_out_mat~4_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~345 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~345 matrix_multiplication^c_reg_0~5_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_0~5_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~113 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~113 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~409 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~409 matrix_multiplication^c_reg_1~5_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_1~5_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~177 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~177 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~473 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~473 matrix_multiplication^c_reg_2~5_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_2~5_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~241 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~241 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~537 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~537 matrix_multiplication^c_reg_3~5_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~5_FF_NODE matrix_multiplication^c_reg_3~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~601 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~601 matrix_multiplication^data_from_out_mat~5_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~356 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~356 matrix_multiplication^c_reg_0~6_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_0~6_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~114 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~114 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~420 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~420 matrix_multiplication^c_reg_1~6_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_1~6_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~178 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~178 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~484 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~484 matrix_multiplication^c_reg_2~6_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_2~6_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~242 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~242 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~548 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~548 matrix_multiplication^c_reg_3~6_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~6_FF_NODE matrix_multiplication^c_reg_3~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~612 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~612 matrix_multiplication^data_from_out_mat~6_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~7 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~361 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~361 matrix_multiplication^c_reg_0~7_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_0~7_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~115 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~115 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~425 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~425 matrix_multiplication^c_reg_1~7_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_1~7_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~179 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~179 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~489 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~489 matrix_multiplication^c_reg_2~7_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_2~7_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~243 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~243 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~553 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~553 matrix_multiplication^c_reg_3~7_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~7_FF_NODE matrix_multiplication^c_reg_3~7_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~617 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~617 matrix_multiplication^data_from_out_mat~7_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~362 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~362 matrix_multiplication^c_reg_0~8_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_0~8_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~116 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~116 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~426 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~426 matrix_multiplication^c_reg_1~8_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_1~8_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~180 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~180 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~490 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~490 matrix_multiplication^c_reg_2~8_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_2~8_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~244 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~244 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~554 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~554 matrix_multiplication^c_reg_3~8_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~8_FF_NODE matrix_multiplication^c_reg_3~8_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~618 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~618 matrix_multiplication^data_from_out_mat~8_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~363 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~363 matrix_multiplication^c_reg_0~9_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_0~9_FF_NODE matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~117 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~117 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~427 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~427 matrix_multiplication^c_reg_1~9_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_1~9_FF_NODE matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~181 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~181 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~491 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~491 matrix_multiplication^c_reg_2~9_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^c_reg_2~9_FF_NODE matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~245 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~245 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~555 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~555 matrix_multiplication^c_reg_3~9_FF_NODE re matrix_multiplication^clk \
 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~9_FF_NODE matrix_multiplication^c_reg_3~9_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~619 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~619 matrix_multiplication^data_from_out_mat~9_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~302 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~302 matrix_multiplication^c_reg_0~10_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~10_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~118 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~118 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~366 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~366 matrix_multiplication^c_reg_1~10_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~10_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~182 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~182 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~430 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~430 matrix_multiplication^c_reg_2~10_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~10_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~246 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~246 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~494 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~494 matrix_multiplication^c_reg_3~10_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~10_FF_NODE matrix_multiplication^c_reg_3~10_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~558 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~558 matrix_multiplication^data_from_out_mat~10_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~303 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~303 matrix_multiplication^c_reg_0~11_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~11_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~119 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~119 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~367 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~367 matrix_multiplication^c_reg_1~11_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~11_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~183 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~183 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~431 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~431 matrix_multiplication^c_reg_2~11_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~11_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~247 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~247 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~495 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~495 matrix_multiplication^c_reg_3~11_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~11_FF_NODE matrix_multiplication^c_reg_3~11_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~559 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~559 matrix_multiplication^data_from_out_mat~11_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~12 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~304 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~304 matrix_multiplication^c_reg_0~12_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~12_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~120 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~120 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~368 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~368 matrix_multiplication^c_reg_1~12_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~12_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~184 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~184 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~432 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~432 matrix_multiplication^c_reg_2~12_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~12_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~248 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~248 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~496 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~496 matrix_multiplication^c_reg_3~12_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~12_FF_NODE matrix_multiplication^c_reg_3~12_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~560 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~560 matrix_multiplication^data_from_out_mat~12_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~305 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~305 matrix_multiplication^c_reg_0~13_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~13_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~121 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~121 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~369 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~369 matrix_multiplication^c_reg_1~13_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~13_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~185 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~185 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~433 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~433 matrix_multiplication^c_reg_2~13_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~13_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~249 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~249 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~497 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~497 matrix_multiplication^c_reg_3~13_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~13_FF_NODE matrix_multiplication^c_reg_3~13_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~561 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~561 matrix_multiplication^data_from_out_mat~13_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~14 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~306 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~306 matrix_multiplication^c_reg_0~14_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~14_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~122 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~122 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~370 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~370 matrix_multiplication^c_reg_1~14_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~14_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~186 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~186 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~434 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~434 matrix_multiplication^c_reg_2~14_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~14_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~250 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~250 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~498 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~498 matrix_multiplication^c_reg_3~14_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~14_FF_NODE matrix_multiplication^c_reg_3~14_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~562 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~562 matrix_multiplication^data_from_out_mat~14_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~15 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~307 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~307 matrix_multiplication^c_reg_0~15_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~15_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~123 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~123 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~371 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~371 matrix_multiplication^c_reg_1~15_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~15_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~187 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~187 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~435 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~435 matrix_multiplication^c_reg_2~15_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~15_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~251 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~251 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~499 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~499 matrix_multiplication^c_reg_3~15_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~15_FF_NODE matrix_multiplication^c_reg_3~15_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~563 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~563 matrix_multiplication^data_from_out_mat~15_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~308 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~308 matrix_multiplication^c_reg_0~16_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~16_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~124 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~124 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~372 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~372 matrix_multiplication^c_reg_1~16_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~16_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~188 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~188 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~436 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~436 matrix_multiplication^c_reg_2~16_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~16_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~252 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~252 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~500 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~500 matrix_multiplication^c_reg_3~16_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~16_FF_NODE matrix_multiplication^c_reg_3~16_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~564 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~564 matrix_multiplication^data_from_out_mat~16_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~17 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~309 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~309 matrix_multiplication^c_reg_0~17_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~17_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~125 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~125 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~373 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~373 matrix_multiplication^c_reg_1~17_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~17_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~189 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~189 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~437 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~437 matrix_multiplication^c_reg_2~17_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~17_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~253 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~253 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~501 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~501 matrix_multiplication^c_reg_3~17_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~17_FF_NODE matrix_multiplication^c_reg_3~17_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~565 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~565 matrix_multiplication^data_from_out_mat~17_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~310 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~310 matrix_multiplication^c_reg_0~18_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~18_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~126 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~126 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~374 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~374 matrix_multiplication^c_reg_1~18_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~18_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~190 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~190 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~438 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~438 matrix_multiplication^c_reg_2~18_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~18_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~254 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~254 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~502 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~502 matrix_multiplication^c_reg_3~18_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~18_FF_NODE matrix_multiplication^c_reg_3~18_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~566 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~566 matrix_multiplication^data_from_out_mat~18_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~311 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~311 matrix_multiplication^c_reg_0~19_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~19_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~127 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~127 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~375 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~375 matrix_multiplication^c_reg_1~19_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~19_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~191 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~191 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~439 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~439 matrix_multiplication^c_reg_2~19_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~19_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~255 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~255 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~503 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~503 matrix_multiplication^c_reg_3~19_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~19_FF_NODE matrix_multiplication^c_reg_3~19_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~567 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~567 matrix_multiplication^data_from_out_mat~19_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~313 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~313 matrix_multiplication^c_reg_0~20_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~20_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~128 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~128 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~377 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~377 matrix_multiplication^c_reg_1~20_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~20_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~192 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~192 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~441 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~441 matrix_multiplication^c_reg_2~20_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~20_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~256 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~256 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~505 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~505 matrix_multiplication^c_reg_3~20_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~20_FF_NODE matrix_multiplication^c_reg_3~20_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~569 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~569 matrix_multiplication^data_from_out_mat~20_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~314 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~314 matrix_multiplication^c_reg_0~21_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~21_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~129 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~129 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~378 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~378 matrix_multiplication^c_reg_1~21_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~21_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~193 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~193 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~442 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~442 matrix_multiplication^c_reg_2~21_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~21_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~257 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~257 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~506 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~506 matrix_multiplication^c_reg_3~21_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~21_FF_NODE matrix_multiplication^c_reg_3~21_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~570 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~570 matrix_multiplication^data_from_out_mat~21_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~315 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~315 matrix_multiplication^c_reg_0~22_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~22_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~130 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~130 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~379 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~379 matrix_multiplication^c_reg_1~22_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~22_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~194 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~194 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~443 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~443 matrix_multiplication^c_reg_2~22_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~22_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~258 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~258 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~507 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~507 matrix_multiplication^c_reg_3~22_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~22_FF_NODE matrix_multiplication^c_reg_3~22_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~571 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~571 matrix_multiplication^data_from_out_mat~22_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~23 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~316 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~316 matrix_multiplication^c_reg_0~23_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~23_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~131 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~131 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~380 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~380 matrix_multiplication^c_reg_1~23_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~23_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~195 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~195 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~444 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~444 matrix_multiplication^c_reg_2~23_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~23_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~259 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~259 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~508 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~508 matrix_multiplication^c_reg_3~23_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~23_FF_NODE matrix_multiplication^c_reg_3~23_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~572 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~572 matrix_multiplication^data_from_out_mat~23_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~317 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~317 matrix_multiplication^c_reg_0~24_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~24_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~132 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~132 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~381 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~381 matrix_multiplication^c_reg_1~24_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~24_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~196 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~196 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~445 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~445 matrix_multiplication^c_reg_2~24_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~24_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~260 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~260 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~509 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~509 matrix_multiplication^c_reg_3~24_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~24_FF_NODE matrix_multiplication^c_reg_3~24_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~573 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~573 matrix_multiplication^data_from_out_mat~24_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~25 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~318 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~318 matrix_multiplication^c_reg_0~25_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~25_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~133 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~133 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~382 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~382 matrix_multiplication^c_reg_1~25_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~25_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~197 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~197 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~446 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~446 matrix_multiplication^c_reg_2~25_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~25_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~261 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~261 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~510 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~510 matrix_multiplication^c_reg_3~25_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~25_FF_NODE matrix_multiplication^c_reg_3~25_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~574 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~574 matrix_multiplication^data_from_out_mat~25_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~319 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~319 matrix_multiplication^c_reg_0~26_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~26_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~134 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~134 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~383 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~383 matrix_multiplication^c_reg_1~26_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~26_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~198 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~198 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~447 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~447 matrix_multiplication^c_reg_2~26_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~26_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~262 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~262 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~511 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~511 matrix_multiplication^c_reg_3~26_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~26_FF_NODE matrix_multiplication^c_reg_3~26_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~575 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~575 matrix_multiplication^data_from_out_mat~26_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~320 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~320 matrix_multiplication^c_reg_0~27_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~27_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~135 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~135 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~384 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~384 matrix_multiplication^c_reg_1~27_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~27_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~199 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~199 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~448 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~448 matrix_multiplication^c_reg_2~27_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~27_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~263 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~263 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~512 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~512 matrix_multiplication^c_reg_3~27_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~27_FF_NODE matrix_multiplication^c_reg_3~27_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~576 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~576 matrix_multiplication^data_from_out_mat~27_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~28 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~321 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~321 matrix_multiplication^c_reg_0~28_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~28_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~136 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~136 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~385 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~385 matrix_multiplication^c_reg_1~28_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~28_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~200 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~200 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~449 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~449 matrix_multiplication^c_reg_2~28_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~28_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~264 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~264 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~513 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~513 matrix_multiplication^c_reg_3~28_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~28_FF_NODE matrix_multiplication^c_reg_3~28_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~577 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~577 matrix_multiplication^data_from_out_mat~28_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~322 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~322 matrix_multiplication^c_reg_0~29_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~29_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~137 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~137 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~386 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~386 matrix_multiplication^c_reg_1~29_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~29_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~201 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~201 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~450 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~450 matrix_multiplication^c_reg_2~29_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~29_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~265 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~265 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~514 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~514 matrix_multiplication^c_reg_3~29_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~29_FF_NODE matrix_multiplication^c_reg_3~29_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~578 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~578 matrix_multiplication^data_from_out_mat~29_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~324 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~324 matrix_multiplication^c_reg_0~30_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~30_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~138 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~138 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~388 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~388 matrix_multiplication^c_reg_1~30_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~30_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~202 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~202 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~452 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~452 matrix_multiplication^c_reg_2~30_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~30_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~266 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~266 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~516 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~516 matrix_multiplication^c_reg_3~30_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~30_FF_NODE matrix_multiplication^c_reg_3~30_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~580 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~580 matrix_multiplication^data_from_out_mat~30_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~31 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~325 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~325 matrix_multiplication^c_reg_0~31_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~31_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~139 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~139 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~389 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~389 matrix_multiplication^c_reg_1~31_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~31_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~203 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~203 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~453 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~453 matrix_multiplication^c_reg_2~31_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~31_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~267 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~267 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~517 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~517 matrix_multiplication^c_reg_3~31_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~31_FF_NODE matrix_multiplication^c_reg_3~31_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~581 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~581 matrix_multiplication^data_from_out_mat~31_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~326 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~326 matrix_multiplication^c_reg_0~32_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~32_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~140 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~140 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~390 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~390 matrix_multiplication^c_reg_1~32_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~32_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~204 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~204 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~454 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~454 matrix_multiplication^c_reg_2~32_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~32_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~268 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~268 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~518 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~518 matrix_multiplication^c_reg_3~32_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~32_FF_NODE matrix_multiplication^c_reg_3~32_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~582 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~582 matrix_multiplication^data_from_out_mat~32_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~33 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~327 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~327 matrix_multiplication^c_reg_0~33_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~33_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~141 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~141 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~391 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~391 matrix_multiplication^c_reg_1~33_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~33_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~205 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~205 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~455 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~455 matrix_multiplication^c_reg_2~33_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~33_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~269 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~269 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~519 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~519 matrix_multiplication^c_reg_3~33_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~33_FF_NODE matrix_multiplication^c_reg_3~33_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~583 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~583 matrix_multiplication^data_from_out_mat~33_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~34 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~328 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~328 matrix_multiplication^c_reg_0~34_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~34_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~142 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~142 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~392 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~392 matrix_multiplication^c_reg_1~34_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~34_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~206 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~206 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~456 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~456 matrix_multiplication^c_reg_2~34_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~34_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~270 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~270 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~520 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~520 matrix_multiplication^c_reg_3~34_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~34_FF_NODE matrix_multiplication^c_reg_3~34_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~584 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~584 matrix_multiplication^data_from_out_mat~34_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~35 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~329 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~329 matrix_multiplication^c_reg_0~35_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~35_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~143 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~143 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~393 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~393 matrix_multiplication^c_reg_1~35_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~35_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~207 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~207 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~457 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~457 matrix_multiplication^c_reg_2~35_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~35_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~271 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~271 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~521 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~521 matrix_multiplication^c_reg_3~35_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~35_FF_NODE matrix_multiplication^c_reg_3~35_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~585 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~585 matrix_multiplication^data_from_out_mat~35_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~36 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~330 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~330 matrix_multiplication^c_reg_0~36_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~36_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~144 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~144 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~394 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~394 matrix_multiplication^c_reg_1~36_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~36_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~208 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~208 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~458 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~458 matrix_multiplication^c_reg_2~36_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~36_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~272 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~272 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~522 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~522 matrix_multiplication^c_reg_3~36_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~36_FF_NODE matrix_multiplication^c_reg_3~36_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~586 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~586 matrix_multiplication^data_from_out_mat~36_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~37 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~331 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~331 matrix_multiplication^c_reg_0~37_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~37_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~145 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~145 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~395 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~395 matrix_multiplication^c_reg_1~37_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~37_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~209 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~209 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~459 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~459 matrix_multiplication^c_reg_2~37_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~37_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~273 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~273 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~523 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~523 matrix_multiplication^c_reg_3~37_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~37_FF_NODE matrix_multiplication^c_reg_3~37_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~587 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~587 matrix_multiplication^data_from_out_mat~37_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~38 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~332 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~332 matrix_multiplication^c_reg_0~38_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~38_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~146 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~146 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~396 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~396 matrix_multiplication^c_reg_1~38_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~38_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~210 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~210 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~460 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~460 matrix_multiplication^c_reg_2~38_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~38_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~274 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~274 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~524 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~524 matrix_multiplication^c_reg_3~38_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~38_FF_NODE matrix_multiplication^c_reg_3~38_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~588 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~588 matrix_multiplication^data_from_out_mat~38_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~39 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~333 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~333 matrix_multiplication^c_reg_0~39_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~39_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~147 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~147 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~397 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~397 matrix_multiplication^c_reg_1~39_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~39_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~211 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~211 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~461 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~461 matrix_multiplication^c_reg_2~39_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~39_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~275 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~275 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~525 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~525 matrix_multiplication^c_reg_3~39_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~39_FF_NODE matrix_multiplication^c_reg_3~39_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~589 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~589 matrix_multiplication^data_from_out_mat~39_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~40 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~335 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~335 matrix_multiplication^c_reg_0~40_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~40_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~148 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~148 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~399 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~399 matrix_multiplication^c_reg_1~40_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~40_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~212 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~212 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~463 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~463 matrix_multiplication^c_reg_2~40_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~40_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~276 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~276 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~527 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~527 matrix_multiplication^c_reg_3~40_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~40_FF_NODE matrix_multiplication^c_reg_3~40_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~591 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~591 matrix_multiplication^data_from_out_mat~40_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~41 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~336 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~336 matrix_multiplication^c_reg_0~41_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~41_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~149 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~149 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~400 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~400 matrix_multiplication^c_reg_1~41_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~41_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~213 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~213 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~464 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~464 matrix_multiplication^c_reg_2~41_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~41_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~277 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~277 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~528 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~528 matrix_multiplication^c_reg_3~41_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~41_FF_NODE matrix_multiplication^c_reg_3~41_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~592 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~592 matrix_multiplication^data_from_out_mat~41_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~42 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~337 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~337 matrix_multiplication^c_reg_0~42_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~42_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~150 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~150 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~401 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~401 matrix_multiplication^c_reg_1~42_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~42_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~214 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~214 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~465 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~465 matrix_multiplication^c_reg_2~42_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~42_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~278 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~278 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~529 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~529 matrix_multiplication^c_reg_3~42_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~42_FF_NODE matrix_multiplication^c_reg_3~42_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~593 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~593 matrix_multiplication^data_from_out_mat~42_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~338 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~338 matrix_multiplication^c_reg_0~43_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~43_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~151 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~151 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~402 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~402 matrix_multiplication^c_reg_1~43_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~43_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~215 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~215 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~466 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~466 matrix_multiplication^c_reg_2~43_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~43_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~279 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~279 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~530 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~530 matrix_multiplication^c_reg_3~43_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~43_FF_NODE matrix_multiplication^c_reg_3~43_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~594 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~594 matrix_multiplication^data_from_out_mat~43_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~44 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~339 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~339 matrix_multiplication^c_reg_0~44_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~44_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~152 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~152 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~403 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~403 matrix_multiplication^c_reg_1~44_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~44_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~216 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~216 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~467 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~467 matrix_multiplication^c_reg_2~44_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~44_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~280 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~280 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~531 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~531 matrix_multiplication^c_reg_3~44_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~44_FF_NODE matrix_multiplication^c_reg_3~44_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~595 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~595 matrix_multiplication^data_from_out_mat~44_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~340 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~340 matrix_multiplication^c_reg_0~45_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~45_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~153 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~153 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~404 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~404 matrix_multiplication^c_reg_1~45_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~45_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~217 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~217 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~468 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~468 matrix_multiplication^c_reg_2~45_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~45_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~281 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~281 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~532 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~532 matrix_multiplication^c_reg_3~45_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~45_FF_NODE matrix_multiplication^c_reg_3~45_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~596 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~596 matrix_multiplication^data_from_out_mat~45_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~341 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~341 matrix_multiplication^c_reg_0~46_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~46_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~154 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~154 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~405 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~405 matrix_multiplication^c_reg_1~46_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~46_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~218 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~218 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~469 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~469 matrix_multiplication^c_reg_2~46_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~46_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~282 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~282 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~533 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~533 matrix_multiplication^c_reg_3~46_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~46_FF_NODE matrix_multiplication^c_reg_3~46_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~597 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~597 matrix_multiplication^data_from_out_mat~46_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~47 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~342 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~342 matrix_multiplication^c_reg_0~47_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~47_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~155 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~155 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~406 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~406 matrix_multiplication^c_reg_1~47_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~47_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~219 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~219 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~470 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~470 matrix_multiplication^c_reg_2~47_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~47_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~283 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~283 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~534 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~534 matrix_multiplication^c_reg_3~47_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~47_FF_NODE matrix_multiplication^c_reg_3~47_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~598 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~598 matrix_multiplication^data_from_out_mat~47_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~343 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~343 matrix_multiplication^c_reg_0~48_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~48_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~156 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~156 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~407 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~407 matrix_multiplication^c_reg_1~48_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~48_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~220 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~220 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~471 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~471 matrix_multiplication^c_reg_2~48_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~48_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~284 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~284 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~535 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~535 matrix_multiplication^c_reg_3~48_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~48_FF_NODE matrix_multiplication^c_reg_3~48_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~599 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~599 matrix_multiplication^data_from_out_mat~48_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~49 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~344 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~344 matrix_multiplication^c_reg_0~49_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~49_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~157 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~157 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~408 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~408 matrix_multiplication^c_reg_1~49_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~49_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~221 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~221 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~472 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~472 matrix_multiplication^c_reg_2~49_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~49_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~285 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~285 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~536 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~536 matrix_multiplication^c_reg_3~49_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~49_FF_NODE matrix_multiplication^c_reg_3~49_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~600 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~600 matrix_multiplication^data_from_out_mat~49_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~50 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~346 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~346 matrix_multiplication^c_reg_0~50_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~50_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~158 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~158 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~410 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~410 matrix_multiplication^c_reg_1~50_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~50_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~222 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~222 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~474 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~474 matrix_multiplication^c_reg_2~50_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~50_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~286 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~286 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~538 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~538 matrix_multiplication^c_reg_3~50_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~50_FF_NODE matrix_multiplication^c_reg_3~50_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~602 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~602 matrix_multiplication^data_from_out_mat~50_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~51 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~347 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~347 matrix_multiplication^c_reg_0~51_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~51_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~159 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~159 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~411 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~411 matrix_multiplication^c_reg_1~51_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~51_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~223 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~223 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~475 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~475 matrix_multiplication^c_reg_2~51_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~51_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~287 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~287 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~539 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~539 matrix_multiplication^c_reg_3~51_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~51_FF_NODE matrix_multiplication^c_reg_3~51_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~603 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~603 matrix_multiplication^data_from_out_mat~51_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~52 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~348 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~348 matrix_multiplication^c_reg_0~52_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~52_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~160 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~160 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~412 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~412 matrix_multiplication^c_reg_1~52_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~52_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~224 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~224 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~476 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~476 matrix_multiplication^c_reg_2~52_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~52_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~288 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~288 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~540 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~540 matrix_multiplication^c_reg_3~52_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~52_FF_NODE matrix_multiplication^c_reg_3~52_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~604 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~604 matrix_multiplication^data_from_out_mat~52_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~53 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~349 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~349 matrix_multiplication^c_reg_0~53_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~53_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~161 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~161 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~413 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~413 matrix_multiplication^c_reg_1~53_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~53_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~225 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~225 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~477 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~477 matrix_multiplication^c_reg_2~53_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~53_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~289 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~289 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~541 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~541 matrix_multiplication^c_reg_3~53_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~53_FF_NODE matrix_multiplication^c_reg_3~53_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~605 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~605 matrix_multiplication^data_from_out_mat~53_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~54 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~350 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~350 matrix_multiplication^c_reg_0~54_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~54_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~162 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~162 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~414 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~414 matrix_multiplication^c_reg_1~54_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~54_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~226 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~226 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~478 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~478 matrix_multiplication^c_reg_2~54_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~54_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~290 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~290 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~542 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~542 matrix_multiplication^c_reg_3~54_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~54_FF_NODE matrix_multiplication^c_reg_3~54_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~606 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~606 matrix_multiplication^data_from_out_mat~54_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~55 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~351 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~351 matrix_multiplication^c_reg_0~55_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~55_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~163 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~163 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~415 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~415 matrix_multiplication^c_reg_1~55_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~55_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~227 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~227 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~479 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~479 matrix_multiplication^c_reg_2~55_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~55_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~291 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~291 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~543 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~543 matrix_multiplication^c_reg_3~55_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~55_FF_NODE matrix_multiplication^c_reg_3~55_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~607 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~607 matrix_multiplication^data_from_out_mat~55_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~56 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~352 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~352 matrix_multiplication^c_reg_0~56_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~56_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~164 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~164 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~416 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~416 matrix_multiplication^c_reg_1~56_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~56_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~228 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~228 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~480 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~480 matrix_multiplication^c_reg_2~56_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~56_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~292 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~292 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~544 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~544 matrix_multiplication^c_reg_3~56_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~56_FF_NODE matrix_multiplication^c_reg_3~56_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~608 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~608 matrix_multiplication^data_from_out_mat~56_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~57 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~353 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~353 matrix_multiplication^c_reg_0~57_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~57_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~165 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~165 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~417 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~417 matrix_multiplication^c_reg_1~57_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~57_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~229 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~229 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~481 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~481 matrix_multiplication^c_reg_2~57_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~57_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~293 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~293 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~545 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~545 matrix_multiplication^c_reg_3~57_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~57_FF_NODE matrix_multiplication^c_reg_3~57_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~609 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~609 matrix_multiplication^data_from_out_mat~57_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~58 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~354 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~354 matrix_multiplication^c_reg_0~58_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~58_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~166 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~166 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~418 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~418 matrix_multiplication^c_reg_1~58_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~58_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~230 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~230 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~482 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~482 matrix_multiplication^c_reg_2~58_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~58_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~294 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~294 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~546 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~546 matrix_multiplication^c_reg_3~58_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~58_FF_NODE matrix_multiplication^c_reg_3~58_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~610 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~610 matrix_multiplication^data_from_out_mat~58_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~59 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~355 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~355 matrix_multiplication^c_reg_0~59_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~59_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~167 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~167 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~419 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~419 matrix_multiplication^c_reg_1~59_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~59_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~231 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~231 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~483 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~483 matrix_multiplication^c_reg_2~59_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~59_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~295 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~295 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~547 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~547 matrix_multiplication^c_reg_3~59_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~59_FF_NODE matrix_multiplication^c_reg_3~59_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~611 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~611 matrix_multiplication^data_from_out_mat~59_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~60 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~357 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~357 matrix_multiplication^c_reg_0~60_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~60_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~168 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~168 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~421 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~421 matrix_multiplication^c_reg_1~60_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~60_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~232 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~232 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~485 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~485 matrix_multiplication^c_reg_2~60_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~60_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~296 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~296 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~549 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~549 matrix_multiplication^c_reg_3~60_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~60_FF_NODE matrix_multiplication^c_reg_3~60_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~613 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~613 matrix_multiplication^data_from_out_mat~60_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~61 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~358 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~358 matrix_multiplication^c_reg_0~61_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~61_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~169 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~169 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~422 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~422 matrix_multiplication^c_reg_1~61_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~61_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~233 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~233 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~486 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~486 matrix_multiplication^c_reg_2~61_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~61_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~297 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~297 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~550 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~550 matrix_multiplication^c_reg_3~61_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~61_FF_NODE matrix_multiplication^c_reg_3~61_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~614 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~614 matrix_multiplication^data_from_out_mat~61_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~359 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~359 matrix_multiplication^c_reg_0~62_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~62_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~170 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~170 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~423 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~423 matrix_multiplication^c_reg_1~62_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~62_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~234 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~234 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~487 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~487 matrix_multiplication^c_reg_2~62_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~62_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~298 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~298 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~551 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~551 matrix_multiplication^c_reg_3~62_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~62_FF_NODE matrix_multiplication^c_reg_3~62_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~615 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~615 matrix_multiplication^data_from_out_mat~62_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~63 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~360 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~360 matrix_multiplication^c_reg_0~63_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_0~63_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~171 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~98^LOGICAL_OR~171 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~424 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~424 matrix_multiplication^c_reg_1~63_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_1~63_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~235 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~99^LOGICAL_OR~235 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~488 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~488 matrix_multiplication^c_reg_2~63_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^c_reg_2~63_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~299 
1- 1 
-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 gnd \
 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~299 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~552 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~552 matrix_multiplication^c_reg_3~63_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 \
 matrix_multiplication^data_from_out_mat~63_FF_NODE matrix_multiplication^c_reg_3~63_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~616 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~96^MUX_2~616 matrix_multiplication^data_from_out_mat~63_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=gnd start_mat_mul=matrix_multiplication^start_mat_mul_0 \
 a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd \
 a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd \
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd \
 a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd \
 a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd \
 a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd \
 a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd \
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd \
 b_data[0]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~63 \
 a_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~63 \
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd \
 b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd \
 b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd \
 b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd \
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd \
 b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd \
 b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd \
 b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd \
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd \
 b_data_in[63]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=vcc b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~62 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~63 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=gnd start_mat_mul=matrix_multiplication^start_mat_mul_0 \
 a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd \
 a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd \
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd \
 a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd \
 a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd \
 a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd \
 a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd \
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd \
 b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd \
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd \
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd \
 b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd \
 b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd \
 b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd \
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd \
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=vcc b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~62 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~63 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~669 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~669 matrix_multiplication^c_addr_1_1_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_1_1_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~641 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~641 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~697 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~697 matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~670 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~670 matrix_multiplication^c_addr_1_1_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_1_1_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~642 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~642 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~698 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~698 matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~671 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~671 matrix_multiplication^c_addr_1_1_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_1_1_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~643 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~643 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~699 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~699 matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~672 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~672 matrix_multiplication^c_addr_1_1_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_1_1_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~644 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~644 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~700 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~700 matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~673 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~673 matrix_multiplication^c_addr_1_1_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_1_1_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~645 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~645 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~701 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~701 matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~674 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~674 matrix_multiplication^c_addr_1_1_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_1_1_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~646 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~646 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~702 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~702 matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~675 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~675 matrix_multiplication^c_addr_1_1_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_1_1_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~647 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~85^MUX_2~647 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~703 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~703 matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~725 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~725 matrix_multiplication^b_addr_0_1_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~49^LOGICAL_NOT~50 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_0_1_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~711 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~711 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~739 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~739 matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~726 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~726 matrix_multiplication^b_addr_0_1_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~49^LOGICAL_NOT~50 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_0_1_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~712 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~712 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~740 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~740 matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~727 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~727 matrix_multiplication^b_addr_0_1_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~49^LOGICAL_NOT~50 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_0_1_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~713 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~713 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~741 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~741 matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~728 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~728 matrix_multiplication^b_addr_0_1_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~49^LOGICAL_NOT~50 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_0_1_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~714 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~714 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~742 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~742 matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~729 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~729 matrix_multiplication^b_addr_0_1_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~49^LOGICAL_NOT~50 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_0_1_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~715 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~715 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~743 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~743 matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~730 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~730 matrix_multiplication^b_addr_0_1_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~49^LOGICAL_NOT~50 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_0_1_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~716 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~716 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~744 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~744 matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~731 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~731 matrix_multiplication^b_addr_0_1_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~49^LOGICAL_NOT~50 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_0_1_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~717 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~49^MUX_2~717 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~745 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~745 matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~655 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~655 matrix_multiplication^c_addr_0_1_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~67^LOGICAL_NOT~68 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_0_1_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~627 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~627 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~683 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~683 matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~656 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~656 matrix_multiplication^c_addr_0_1_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~67^LOGICAL_NOT~68 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_0_1_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~628 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~628 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~684 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~684 matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~657 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~657 matrix_multiplication^c_addr_0_1_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~67^LOGICAL_NOT~68 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_0_1_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~629 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~629 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~685 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~685 matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~658 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~658 matrix_multiplication^c_addr_0_1_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~67^LOGICAL_NOT~68 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_0_1_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~630 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~630 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~686 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~686 matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~659 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~659 matrix_multiplication^c_addr_0_1_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~67^LOGICAL_NOT~68 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_0_1_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~631 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~631 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~687 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~687 matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~660 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~660 matrix_multiplication^c_addr_0_1_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~67^LOGICAL_NOT~68 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_0_1_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~632 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~632 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~688 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~688 matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~661 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~661 matrix_multiplication^c_addr_0_1_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~67^LOGICAL_NOT~68 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_0_1_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~633 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~67^MUX_2~633 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~689 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~689 matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=gnd start_mat_mul=matrix_multiplication^start_mat_mul_0 \
 a_data[0]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~63 b_data[0]=gnd b_data[1]=gnd \
 b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd \
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd \
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd \
 b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd \
 b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd \
 b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd \
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd \
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data_in[0]=gnd a_data_in[1]=gnd \
 a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd \
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd \
 a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd \
 a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd \
 a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd \
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd \
 a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd \
 a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd \
 a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd \
 b_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~62 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~63 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~753 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~753 matrix_multiplication^a_addr_1_0_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_1_0_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~101 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~101 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~767 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~767 matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~754 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~754 matrix_multiplication^a_addr_1_0_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_1_0_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~102 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~102 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~768 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~768 matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~755 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~755 matrix_multiplication^a_addr_1_0_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_1_0_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~103 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~103 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~769 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~769 matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~756 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~756 matrix_multiplication^a_addr_1_0_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_1_0_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~104 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~104 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~770 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~770 matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~757 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~757 matrix_multiplication^a_addr_1_0_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_1_0_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~105 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~105 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~771 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~771 matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~758 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~758 matrix_multiplication^a_addr_1_0_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_1_0_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~106 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~106 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~772 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~772 matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~759 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~759 matrix_multiplication^a_addr_1_0_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_1_0_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~107 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~107 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~773 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~773 matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~662 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~662 matrix_multiplication^c_addr_1_0_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_1_0_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~634 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~634 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~690 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~690 matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~663 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~663 matrix_multiplication^c_addr_1_0_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_1_0_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~635 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~635 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~691 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~691 matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~664 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~664 matrix_multiplication^c_addr_1_0_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_1_0_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~636 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~636 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~692 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~692 matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~665 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~665 matrix_multiplication^c_addr_1_0_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_1_0_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~637 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~637 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~693 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~693 matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~666 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~666 matrix_multiplication^c_addr_1_0_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_1_0_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~638 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~638 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~694 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~694 matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~667 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~667 matrix_multiplication^c_addr_1_0_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_1_0_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~639 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~639 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~695 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~695 matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~668 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~668 matrix_multiplication^c_addr_1_0_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_1_0_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~640 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~76^MUX_2~640 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~696 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~696 matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~746 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~746 matrix_multiplication^a_addr_0_0_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_0_0_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~774 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~774 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~760 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~760 matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~747 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~747 matrix_multiplication^a_addr_0_0_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_0_0_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~775 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~775 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~761 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~761 matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~748 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~748 matrix_multiplication^a_addr_0_0_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_0_0_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~776 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~776 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~762 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~762 matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~749 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~749 matrix_multiplication^a_addr_0_0_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_0_0_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~777 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~777 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~763 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~763 matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~750 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~750 matrix_multiplication^a_addr_0_0_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_0_0_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~778 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~778 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~764 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~764 matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~751 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~751 matrix_multiplication^a_addr_0_0_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_0_0_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~779 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~779 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~765 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~765 matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~752 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~752 matrix_multiplication^a_addr_0_0_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_0_0_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~780 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd \
 matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~780 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~766 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~766 matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~718 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~718 matrix_multiplication^b_addr_0_0_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_0_0_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~704 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~704 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~732 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~732 matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~719 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~719 matrix_multiplication^b_addr_0_0_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_0_0_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~705 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~705 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~733 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~733 matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~720 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~720 matrix_multiplication^b_addr_0_0_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_0_0_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~706 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~706 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~734 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~734 matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~721 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~721 matrix_multiplication^b_addr_0_0_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_0_0_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~707 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~707 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~735 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~735 matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~722 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~722 matrix_multiplication^b_addr_0_0_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_0_0_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~708 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~708 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~736 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~736 matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~723 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~723 matrix_multiplication^b_addr_0_0_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_0_0_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~709 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~709 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~737 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~737 matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~724 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~724 matrix_multiplication^b_addr_0_0_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_0_0_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~710 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 gnd \
 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~710 matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~738 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~38^MUX_2~738 matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~648 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~648 matrix_multiplication^c_addr_0_0_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_0_0_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~620 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~620 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~676 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~676 matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~649 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~649 matrix_multiplication^c_addr_0_0_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_0_0_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~621 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~621 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~677 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~677 matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~650 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~650 matrix_multiplication^c_addr_0_0_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_0_0_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~622 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~622 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~678 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~678 matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~651 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~651 matrix_multiplication^c_addr_0_0_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_0_0_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~623 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~623 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~679 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~679 matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~652 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~652 matrix_multiplication^c_addr_0_0_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_0_0_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~624 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~624 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~680 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~680 matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~653 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~653 matrix_multiplication^c_addr_0_0_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_0_0_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~625 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~625 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~681 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~681 matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~654 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~654 matrix_multiplication^c_addr_0_0_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_0_0_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~626 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 gnd \
 matrix_multiplication^MULTI_PORT_MUX~58^MUX_2~626 matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~682 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~94^MUX_2~682 matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd \
 matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~788 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~788 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~49^LOGICAL_NOT~50 
0 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd \
 matrix_multiplication^addr_pi~0 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~781 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~781 matrix_multiplication^addr_pi_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd \
 matrix_multiplication^addr_pi~1 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~782 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~782 matrix_multiplication^addr_pi_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd \
 matrix_multiplication^addr_pi~2 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~783 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~783 matrix_multiplication^addr_pi_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd \
 matrix_multiplication^addr_pi~3 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~784 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~784 matrix_multiplication^addr_pi_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd \
 matrix_multiplication^addr_pi~4 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~785 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~785 matrix_multiplication^addr_pi_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd \
 matrix_multiplication^addr_pi~5 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~786 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~786 matrix_multiplication^addr_pi_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd \
 matrix_multiplication^addr_pi~6 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~787 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~787 matrix_multiplication^addr_pi_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~58^LOGICAL_NOT~59 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~67^LOGICAL_NOT~68 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~76^LOGICAL_NOT~77 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~85^LOGICAL_NOT~86 
0 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 
0 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 
0 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~38^LOGICAL_NOT~39 
0 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~94^LOGICAL_NOT~95 
0 1 


.names matrix_multiplication^reset_0 matrix_multiplication^MULTI_PORT_MUX~96^LOGICAL_NOT~97 
0 1 


.names matrix_multiplication^data_from_out_mat~0_FF_NODE matrix_multiplication^data_from_out_mat~0 
1 1 


.names matrix_multiplication^data_from_out_mat~1_FF_NODE matrix_multiplication^data_from_out_mat~1 
1 1 


.names matrix_multiplication^data_from_out_mat~2_FF_NODE matrix_multiplication^data_from_out_mat~2 
1 1 


.names matrix_multiplication^data_from_out_mat~3_FF_NODE matrix_multiplication^data_from_out_mat~3 
1 1 


.names matrix_multiplication^data_from_out_mat~4_FF_NODE matrix_multiplication^data_from_out_mat~4 
1 1 


.names matrix_multiplication^data_from_out_mat~5_FF_NODE matrix_multiplication^data_from_out_mat~5 
1 1 


.names matrix_multiplication^data_from_out_mat~6_FF_NODE matrix_multiplication^data_from_out_mat~6 
1 1 


.names matrix_multiplication^data_from_out_mat~7_FF_NODE matrix_multiplication^data_from_out_mat~7 
1 1 


.names matrix_multiplication^data_from_out_mat~8_FF_NODE matrix_multiplication^data_from_out_mat~8 
1 1 


.names matrix_multiplication^data_from_out_mat~9_FF_NODE matrix_multiplication^data_from_out_mat~9 
1 1 


.names matrix_multiplication^data_from_out_mat~10_FF_NODE matrix_multiplication^data_from_out_mat~10 
1 1 


.names matrix_multiplication^data_from_out_mat~11_FF_NODE matrix_multiplication^data_from_out_mat~11 
1 1 


.names matrix_multiplication^data_from_out_mat~12_FF_NODE matrix_multiplication^data_from_out_mat~12 
1 1 


.names matrix_multiplication^data_from_out_mat~13_FF_NODE matrix_multiplication^data_from_out_mat~13 
1 1 


.names matrix_multiplication^data_from_out_mat~14_FF_NODE matrix_multiplication^data_from_out_mat~14 
1 1 


.names matrix_multiplication^data_from_out_mat~15_FF_NODE matrix_multiplication^data_from_out_mat~15 
1 1 


.names matrix_multiplication^data_from_out_mat~16_FF_NODE matrix_multiplication^data_from_out_mat~16 
1 1 


.names matrix_multiplication^data_from_out_mat~17_FF_NODE matrix_multiplication^data_from_out_mat~17 
1 1 


.names matrix_multiplication^data_from_out_mat~18_FF_NODE matrix_multiplication^data_from_out_mat~18 
1 1 


.names matrix_multiplication^data_from_out_mat~19_FF_NODE matrix_multiplication^data_from_out_mat~19 
1 1 


.names matrix_multiplication^data_from_out_mat~20_FF_NODE matrix_multiplication^data_from_out_mat~20 
1 1 


.names matrix_multiplication^data_from_out_mat~21_FF_NODE matrix_multiplication^data_from_out_mat~21 
1 1 


.names matrix_multiplication^data_from_out_mat~22_FF_NODE matrix_multiplication^data_from_out_mat~22 
1 1 


.names matrix_multiplication^data_from_out_mat~23_FF_NODE matrix_multiplication^data_from_out_mat~23 
1 1 


.names matrix_multiplication^data_from_out_mat~24_FF_NODE matrix_multiplication^data_from_out_mat~24 
1 1 


.names matrix_multiplication^data_from_out_mat~25_FF_NODE matrix_multiplication^data_from_out_mat~25 
1 1 


.names matrix_multiplication^data_from_out_mat~26_FF_NODE matrix_multiplication^data_from_out_mat~26 
1 1 


.names matrix_multiplication^data_from_out_mat~27_FF_NODE matrix_multiplication^data_from_out_mat~27 
1 1 


.names matrix_multiplication^data_from_out_mat~28_FF_NODE matrix_multiplication^data_from_out_mat~28 
1 1 


.names matrix_multiplication^data_from_out_mat~29_FF_NODE matrix_multiplication^data_from_out_mat~29 
1 1 


.names matrix_multiplication^data_from_out_mat~30_FF_NODE matrix_multiplication^data_from_out_mat~30 
1 1 


.names matrix_multiplication^data_from_out_mat~31_FF_NODE matrix_multiplication^data_from_out_mat~31 
1 1 


.names matrix_multiplication^data_from_out_mat~32_FF_NODE matrix_multiplication^data_from_out_mat~32 
1 1 


.names matrix_multiplication^data_from_out_mat~33_FF_NODE matrix_multiplication^data_from_out_mat~33 
1 1 


.names matrix_multiplication^data_from_out_mat~34_FF_NODE matrix_multiplication^data_from_out_mat~34 
1 1 


.names matrix_multiplication^data_from_out_mat~35_FF_NODE matrix_multiplication^data_from_out_mat~35 
1 1 


.names matrix_multiplication^data_from_out_mat~36_FF_NODE matrix_multiplication^data_from_out_mat~36 
1 1 


.names matrix_multiplication^data_from_out_mat~37_FF_NODE matrix_multiplication^data_from_out_mat~37 
1 1 


.names matrix_multiplication^data_from_out_mat~38_FF_NODE matrix_multiplication^data_from_out_mat~38 
1 1 


.names matrix_multiplication^data_from_out_mat~39_FF_NODE matrix_multiplication^data_from_out_mat~39 
1 1 


.names matrix_multiplication^data_from_out_mat~40_FF_NODE matrix_multiplication^data_from_out_mat~40 
1 1 


.names matrix_multiplication^data_from_out_mat~41_FF_NODE matrix_multiplication^data_from_out_mat~41 
1 1 


.names matrix_multiplication^data_from_out_mat~42_FF_NODE matrix_multiplication^data_from_out_mat~42 
1 1 


.names matrix_multiplication^data_from_out_mat~43_FF_NODE matrix_multiplication^data_from_out_mat~43 
1 1 


.names matrix_multiplication^data_from_out_mat~44_FF_NODE matrix_multiplication^data_from_out_mat~44 
1 1 


.names matrix_multiplication^data_from_out_mat~45_FF_NODE matrix_multiplication^data_from_out_mat~45 
1 1 


.names matrix_multiplication^data_from_out_mat~46_FF_NODE matrix_multiplication^data_from_out_mat~46 
1 1 


.names matrix_multiplication^data_from_out_mat~47_FF_NODE matrix_multiplication^data_from_out_mat~47 
1 1 


.names matrix_multiplication^data_from_out_mat~48_FF_NODE matrix_multiplication^data_from_out_mat~48 
1 1 


.names matrix_multiplication^data_from_out_mat~49_FF_NODE matrix_multiplication^data_from_out_mat~49 
1 1 


.names matrix_multiplication^data_from_out_mat~50_FF_NODE matrix_multiplication^data_from_out_mat~50 
1 1 


.names matrix_multiplication^data_from_out_mat~51_FF_NODE matrix_multiplication^data_from_out_mat~51 
1 1 


.names matrix_multiplication^data_from_out_mat~52_FF_NODE matrix_multiplication^data_from_out_mat~52 
1 1 


.names matrix_multiplication^data_from_out_mat~53_FF_NODE matrix_multiplication^data_from_out_mat~53 
1 1 


.names matrix_multiplication^data_from_out_mat~54_FF_NODE matrix_multiplication^data_from_out_mat~54 
1 1 


.names matrix_multiplication^data_from_out_mat~55_FF_NODE matrix_multiplication^data_from_out_mat~55 
1 1 


.names matrix_multiplication^data_from_out_mat~56_FF_NODE matrix_multiplication^data_from_out_mat~56 
1 1 


.names matrix_multiplication^data_from_out_mat~57_FF_NODE matrix_multiplication^data_from_out_mat~57 
1 1 


.names matrix_multiplication^data_from_out_mat~58_FF_NODE matrix_multiplication^data_from_out_mat~58 
1 1 


.names matrix_multiplication^data_from_out_mat~59_FF_NODE matrix_multiplication^data_from_out_mat~59 
1 1 


.names matrix_multiplication^data_from_out_mat~60_FF_NODE matrix_multiplication^data_from_out_mat~60 
1 1 


.names matrix_multiplication^data_from_out_mat~61_FF_NODE matrix_multiplication^data_from_out_mat~61 
1 1 


.names matrix_multiplication^data_from_out_mat~62_FF_NODE matrix_multiplication^data_from_out_mat~62 
1 1 


.names matrix_multiplication^data_from_out_mat~63_FF_NODE matrix_multiplication^data_from_out_mat~63 
1 1 


.names matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic^BUF_NODE~11 matrix_multiplication^done_mat_mul 
1 1 


.subckt CLOCK_GATING I=matrix_multiplication^clk

.end 



.model single_port_ram 

.inputs clk data addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] \
 addr[13] addr[14] we 

.outputs out 

.blackbox 


.end 



.model matmul_4x4_systolic 

.inputs b_data_in[0] b_data_in[1] b_data_in[2] b_data_in[3] b_data_in[4] b_data_in[5] b_data_in[6] b_data_in[7] b_data_in[8] \
 b_data_in[9] b_data_in[10] b_data_in[11] b_data_in[12] b_data_in[13] b_data_in[14] b_data_in[15] b_data_in[16] b_data_in[17] \
 b_data_in[18] b_data_in[19] b_data_in[20] b_data_in[21] b_data_in[22] b_data_in[23] b_data_in[24] b_data_in[25] b_data_in[26] \
 b_data_in[27] b_data_in[28] b_data_in[29] b_data_in[30] b_data_in[31] b_data_in[32] b_data_in[33] b_data_in[34] b_data_in[35] \
 b_data_in[36] b_data_in[37] b_data_in[38] b_data_in[39] b_data_in[40] b_data_in[41] b_data_in[42] b_data_in[43] b_data_in[44] \
 b_data_in[45] b_data_in[46] b_data_in[47] b_data_in[48] b_data_in[49] b_data_in[50] b_data_in[51] b_data_in[52] b_data_in[53] \
 b_data_in[54] b_data_in[55] b_data_in[56] b_data_in[57] b_data_in[58] b_data_in[59] b_data_in[60] b_data_in[61] b_data_in[62] \
 b_data_in[63] a_data_in[0] a_data_in[1] a_data_in[2] a_data_in[3] a_data_in[4] a_data_in[5] a_data_in[6] a_data_in[7] \
 a_data_in[8] a_data_in[9] a_data_in[10] a_data_in[11] a_data_in[12] a_data_in[13] a_data_in[14] a_data_in[15] a_data_in[16] \
 a_data_in[17] a_data_in[18] a_data_in[19] a_data_in[20] a_data_in[21] a_data_in[22] a_data_in[23] a_data_in[24] a_data_in[25] \
 a_data_in[26] a_data_in[27] a_data_in[28] a_data_in[29] a_data_in[30] a_data_in[31] a_data_in[32] a_data_in[33] a_data_in[34] \
 a_data_in[35] a_data_in[36] a_data_in[37] a_data_in[38] a_data_in[39] a_data_in[40] a_data_in[41] a_data_in[42] a_data_in[43] \
 a_data_in[44] a_data_in[45] a_data_in[46] a_data_in[47] a_data_in[48] a_data_in[49] a_data_in[50] a_data_in[51] a_data_in[52] \
 a_data_in[53] a_data_in[54] a_data_in[55] a_data_in[56] a_data_in[57] a_data_in[58] a_data_in[59] a_data_in[60] a_data_in[61] \
 a_data_in[62] a_data_in[63] b_loc[0] b_loc[1] b_loc[2] b_loc[3] b_loc[4] b_loc[5] b_loc[6] b_loc[7] a_loc[0] a_loc[1] \
 a_loc[2] a_loc[3] a_loc[4] a_loc[5] a_loc[6] a_loc[7] final_mat_mul_size[0] final_mat_mul_size[1] final_mat_mul_size[2] \
 final_mat_mul_size[3] final_mat_mul_size[4] final_mat_mul_size[5] final_mat_mul_size[6] final_mat_mul_size[7] b_data[0] \
 b_data[1] b_data[2] b_data[3] b_data[4] b_data[5] b_data[6] b_data[7] b_data[8] b_data[9] b_data[10] b_data[11] b_data[12] \
 b_data[13] b_data[14] b_data[15] b_data[16] b_data[17] b_data[18] b_data[19] b_data[20] b_data[21] b_data[22] b_data[23] \
 b_data[24] b_data[25] b_data[26] b_data[27] b_data[28] b_data[29] b_data[30] b_data[31] b_data[32] b_data[33] b_data[34] \
 b_data[35] b_data[36] b_data[37] b_data[38] b_data[39] b_data[40] b_data[41] b_data[42] b_data[43] b_data[44] b_data[45] \
 b_data[46] b_data[47] b_data[48] b_data[49] b_data[50] b_data[51] b_data[52] b_data[53] b_data[54] b_data[55] b_data[56] \
 b_data[57] b_data[58] b_data[59] b_data[60] b_data[61] b_data[62] b_data[63] a_data[0] a_data[1] a_data[2] a_data[3] \
 a_data[4] a_data[5] a_data[6] a_data[7] a_data[8] a_data[9] a_data[10] a_data[11] a_data[12] a_data[13] a_data[14] a_data[15] \
 a_data[16] a_data[17] a_data[18] a_data[19] a_data[20] a_data[21] a_data[22] a_data[23] a_data[24] a_data[25] a_data[26] \
 a_data[27] a_data[28] a_data[29] a_data[30] a_data[31] a_data[32] a_data[33] a_data[34] a_data[35] a_data[36] a_data[37] \
 a_data[38] a_data[39] a_data[40] a_data[41] a_data[42] a_data[43] a_data[44] a_data[45] a_data[46] a_data[47] a_data[48] \
 a_data[49] a_data[50] a_data[51] a_data[52] a_data[53] a_data[54] a_data[55] a_data[56] a_data[57] a_data[58] a_data[59] \
 a_data[60] a_data[61] a_data[62] a_data[63] start_mat_mul reset clk 

.outputs c_addr[0] c_addr[1] c_addr[2] c_addr[3] c_addr[4] c_addr[5] c_addr[6] b_addr[0] b_addr[1] b_addr[2] b_addr[3] \
 b_addr[4] b_addr[5] b_addr[6] a_addr[0] a_addr[1] a_addr[2] a_addr[3] a_addr[4] a_addr[5] a_addr[6] b_data_out[0] \
 b_data_out[1] b_data_out[2] b_data_out[3] b_data_out[4] b_data_out[5] b_data_out[6] b_data_out[7] b_data_out[8] b_data_out[9] \
 b_data_out[10] b_data_out[11] b_data_out[12] b_data_out[13] b_data_out[14] b_data_out[15] b_data_out[16] b_data_out[17] \
 b_data_out[18] b_data_out[19] b_data_out[20] b_data_out[21] b_data_out[22] b_data_out[23] b_data_out[24] b_data_out[25] \
 b_data_out[26] b_data_out[27] b_data_out[28] b_data_out[29] b_data_out[30] b_data_out[31] b_data_out[32] b_data_out[33] \
 b_data_out[34] b_data_out[35] b_data_out[36] b_data_out[37] b_data_out[38] b_data_out[39] b_data_out[40] b_data_out[41] \
 b_data_out[42] b_data_out[43] b_data_out[44] b_data_out[45] b_data_out[46] b_data_out[47] b_data_out[48] b_data_out[49] \
 b_data_out[50] b_data_out[51] b_data_out[52] b_data_out[53] b_data_out[54] b_data_out[55] b_data_out[56] b_data_out[57] \
 b_data_out[58] b_data_out[59] b_data_out[60] b_data_out[61] b_data_out[62] b_data_out[63] a_data_out[0] a_data_out[1] \
 a_data_out[2] a_data_out[3] a_data_out[4] a_data_out[5] a_data_out[6] a_data_out[7] a_data_out[8] a_data_out[9] \
 a_data_out[10] a_data_out[11] a_data_out[12] a_data_out[13] a_data_out[14] a_data_out[15] a_data_out[16] a_data_out[17] \
 a_data_out[18] a_data_out[19] a_data_out[20] a_data_out[21] a_data_out[22] a_data_out[23] a_data_out[24] a_data_out[25] \
 a_data_out[26] a_data_out[27] a_data_out[28] a_data_out[29] a_data_out[30] a_data_out[31] a_data_out[32] a_data_out[33] \
 a_data_out[34] a_data_out[35] a_data_out[36] a_data_out[37] a_data_out[38] a_data_out[39] a_data_out[40] a_data_out[41] \
 a_data_out[42] a_data_out[43] a_data_out[44] a_data_out[45] a_data_out[46] a_data_out[47] a_data_out[48] a_data_out[49] \
 a_data_out[50] a_data_out[51] a_data_out[52] a_data_out[53] a_data_out[54] a_data_out[55] a_data_out[56] a_data_out[57] \
 a_data_out[58] a_data_out[59] a_data_out[60] a_data_out[61] a_data_out[62] a_data_out[63] c_data[0] c_data[1] c_data[2] \
 c_data[3] c_data[4] c_data[5] c_data[6] c_data[7] c_data[8] c_data[9] c_data[10] c_data[11] c_data[12] c_data[13] c_data[14] \
 c_data[15] c_data[16] c_data[17] c_data[18] c_data[19] c_data[20] c_data[21] c_data[22] c_data[23] c_data[24] c_data[25] \
 c_data[26] c_data[27] c_data[28] c_data[29] c_data[30] c_data[31] c_data[32] c_data[33] c_data[34] c_data[35] c_data[36] \
 c_data[37] c_data[38] c_data[39] c_data[40] c_data[41] c_data[42] c_data[43] c_data[44] c_data[45] c_data[46] c_data[47] \
 c_data[48] c_data[49] c_data[50] c_data[51] c_data[52] c_data[53] c_data[54] c_data[55] c_data[56] c_data[57] c_data[58] \
 c_data[59] c_data[60] c_data[61] c_data[62] c_data[63] done_mat_mul 

.blackbox 


.end 


.model CLOCK_GATING
.inputs I
.blackbox
.end

