/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [18:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~((celloutsig_1_1z[0] | in_data[168]) & (in_data[178] | in_data[98]));
  assign celloutsig_1_15z = ~((celloutsig_1_6z[11] | celloutsig_1_3z[0]) & (celloutsig_1_0z | celloutsig_1_5z[7]));
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, in_data[170:164] };
  assign celloutsig_1_11z = in_data[166:162] / { 1'h1, in_data[179:176] };
  assign celloutsig_0_0z = in_data[47:29] >= in_data[41:23];
  assign celloutsig_1_9z = { in_data[145], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z } >= celloutsig_1_5z[12:3];
  assign celloutsig_1_17z = celloutsig_1_4z >= { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_1_10z = in_data[190:170] <= { celloutsig_1_6z[7:1], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_8z[4], celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_17z } <= { celloutsig_1_13z[3:2], celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_4z = { in_data[47:43], celloutsig_0_2z } < celloutsig_0_1z[17:8];
  assign celloutsig_1_0z = in_data[150:148] < in_data[149:147];
  assign celloutsig_1_14z = celloutsig_1_11z[4] & ~(celloutsig_1_1z[3]);
  assign celloutsig_0_6z = in_data[63:61] % { 1'h1, celloutsig_0_5z[1:0] };
  assign celloutsig_1_3z = - celloutsig_1_1z;
  assign celloutsig_1_6z = - { celloutsig_1_4z[6:1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_3z[7:4] | { celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_3z = { celloutsig_0_1z[13:6], celloutsig_0_2z, celloutsig_0_0z } >> celloutsig_0_1z[18:5];
  assign celloutsig_1_18z = { in_data[114:110], celloutsig_1_17z } >> { in_data[108:104], celloutsig_1_10z };
  assign celloutsig_1_1z = { in_data[106:104], celloutsig_1_0z } - in_data[173:170];
  assign celloutsig_1_5z = { celloutsig_1_4z[2], celloutsig_1_1z, celloutsig_1_4z } - in_data[119:107];
  assign celloutsig_1_8z = celloutsig_1_4z[6:0] - celloutsig_1_6z[7:1];
  assign celloutsig_1_12z = { celloutsig_1_5z[1], celloutsig_1_2z, celloutsig_1_2z } - { celloutsig_1_1z[3], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_2z = in_data[69:65] - in_data[57:53];
  assign celloutsig_1_13z = { celloutsig_1_3z[2:0], celloutsig_1_1z, celloutsig_1_9z } ^ { celloutsig_1_8z[3:0], celloutsig_1_0z, celloutsig_1_12z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_5z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 19'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_1z = in_data[83:65];
  assign { out_data[133:128], out_data[96], out_data[34:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
