{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742656132678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742656132678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 22 22:08:52 2025 " "Processing started: Sat Mar 22 22:08:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742656132678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656132678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aqua_processor -c aqua_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off aqua_processor -c aqua_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656132678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742656133146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742656133146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/half_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/half_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../00_src/datapath_components/half_adder.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/half_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/shifter_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/shifter_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_32bit " "Found entity 1: shifter_32bit" {  } { { "../00_src/datapath_components/shifter/shifter_32bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/shifter/shifter_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/shift_r16_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/shift_r16_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_R16_32bit " "Found entity 1: shift_R16_32bit" {  } { { "../00_src/datapath_components/shifter/shift_R16_32bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/shifter/shift_R16_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/shift_r8_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/shift_r8_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_R8_32bit " "Found entity 1: shift_R8_32bit" {  } { { "../00_src/datapath_components/shifter/shift_R8_32bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/shifter/shift_R8_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/shift_r4_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/shift_r4_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_R4_32bit " "Found entity 1: shift_R4_32bit" {  } { { "../00_src/datapath_components/shifter/shift_R4_32bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/shifter/shift_R4_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/shift_r2_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/shift_r2_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_R2_32bit " "Found entity 1: shift_R2_32bit" {  } { { "../00_src/datapath_components/shifter/shift_R2_32bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/shifter/shift_R2_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/shift_r1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/shift_r1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_R1_32bit " "Found entity 1: shift_R1_32bit" {  } { { "../00_src/datapath_components/shifter/shift_R1_32bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/shifter/shift_R1_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/reverse_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/shifter/reverse_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reverse_32bit " "Found entity 1: reverse_32bit" {  } { { "../00_src/datapath_components/shifter/reverse_32bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/shifter/reverse_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder_128bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder_128bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_128bit " "Found entity 1: full_adder_128bit" {  } { { "../00_src/datapath_components/ripple_Full_adder/full_adder_128bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/ripple_Full_adder/full_adder_128bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_64bit " "Found entity 1: full_adder_64bit" {  } { { "../00_src/datapath_components/ripple_Full_adder/full_adder_64bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/ripple_Full_adder/full_adder_64bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_32bit " "Found entity 1: full_adder_32bit" {  } { { "../00_src/datapath_components/ripple_Full_adder/full_adder_32bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/ripple_Full_adder/full_adder_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_16bit " "Found entity 1: full_adder_16bit" {  } { { "../00_src/datapath_components/ripple_Full_adder/full_adder_16bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/ripple_Full_adder/full_adder_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8bit " "Found entity 1: full_adder_8bit" {  } { { "../00_src/datapath_components/ripple_Full_adder/full_adder_8bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/ripple_Full_adder/full_adder_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Found entity 1: full_adder_4bit" {  } { { "../00_src/datapath_components/ripple_Full_adder/full_adder_4bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/ripple_Full_adder/full_adder_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/ripple_full_adder/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../00_src/datapath_components/ripple_Full_adder/full_adder.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/ripple_Full_adder/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/register/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/register/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../00_src/datapath_components/register/register.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/register/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/register/d_flip_flop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/register/d_flip_flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_flip_flop " "Found entity 1: D_flip_flop" {  } { { "../00_src/datapath_components/register/D_flip_flop.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/register/D_flip_flop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144570 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../00_src/datapath_components/multiplexer/mux.sv " "Entity \"mux\" obtained from \"../00_src/datapath_components/multiplexer/mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "../00_src/datapath_components/multiplexer/mux.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/multiplexer/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1742656144573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/multiplexer/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/multiplexer/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../00_src/datapath_components/multiplexer/mux.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/multiplexer/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/encoder/encoder32_to_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/encoder/encoder32_to_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder32_to_5 " "Found entity 1: encoder32_to_5" {  } { { "../00_src/datapath_components/encoder/encoder32_to_5.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/encoder/encoder32_to_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/encoder/encoder16_to_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/encoder/encoder16_to_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder16_to_4 " "Found entity 1: encoder16_to_4" {  } { { "../00_src/datapath_components/encoder/encoder16_to_4.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/encoder/encoder16_to_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/encoder/encoder8_to_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/encoder/encoder8_to_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder8_to_3 " "Found entity 1: encoder8_to_3" {  } { { "../00_src/datapath_components/encoder/encoder8_to_3.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/encoder/encoder8_to_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/demultiplexer/demux_1x16_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/demultiplexer/demux_1x16_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1X16_32bit " "Found entity 1: demux_1X16_32bit" {  } { { "../00_src/datapath_components/demultiplexer/demux_1X16_32bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/demultiplexer/demux_1X16_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/demultiplexer/demux_1x16.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/demultiplexer/demux_1x16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1X16 " "Found entity 1: demux_1X16" {  } { { "../00_src/datapath_components/demultiplexer/demux_1X16.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/demultiplexer/demux_1X16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/decoder/decoder_5to32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/decoder/decoder_5to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "../00_src/datapath_components/decoder/decoder_5to32.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/decoder/decoder_5to32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/decoder/decoder_4to16.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/decoder/decoder_4to16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4to16 " "Found entity 1: decoder_4to16" {  } { { "../00_src/datapath_components/decoder/decoder_4to16.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/decoder/decoder_4to16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/decoder/decoder_3to8.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/decoder/decoder_3to8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "../00_src/datapath_components/decoder/decoder_3to8.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/decoder/decoder_3to8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/decoder/decoder_2to4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/decoder/decoder_2to4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "../00_src/datapath_components/decoder/decoder_2to4.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/decoder/decoder_2to4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/comparator/equal_comparator_5bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/comparator/equal_comparator_5bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 equal_comparator_5bit " "Found entity 1: equal_comparator_5bit" {  } { { "../00_src/datapath_components/comparator/equal_comparator_5bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/comparator/equal_comparator_5bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/comparator/comparator_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/comparator/comparator_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_32bit " "Found entity 1: comparator_32bit" {  } { { "../00_src/datapath_components/comparator/comparator_32bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/comparator/comparator_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/comparator/comparator_5bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/comparator/comparator_5bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_5bit " "Found entity 1: comparator_5bit" {  } { { "../00_src/datapath_components/comparator/comparator_5bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/comparator/comparator_5bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/comparator/comparator_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/comparator/comparator_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_4bit " "Found entity 1: comparator_4bit" {  } { { "../00_src/datapath_components/comparator/comparator_4bit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/comparator/comparator_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/datapath_components/comparator/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/datapath_components/comparator/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../00_src/datapath_components/comparator/comparator.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/comparator/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/include/aqua_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /onedrive/desktop/ca203/new3/00_src/include/aqua_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aqua_pkg (SystemVerilog) " "Found design unit 1: aqua_pkg (SystemVerilog)" {  } { { "../00_src/include/aqua_pkg.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/include/aqua_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/schedule_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /onedrive/desktop/ca203/new3/00_src/schedule_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 schedule_unit " "Found entity 1: schedule_unit" {  } { { "../00_src/schedule_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/schedule_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144612 ""} { "Info" "ISGN_ENTITY_NAME" "2 schedule_control " "Found entity 2: schedule_control" {  } { { "../00_src/schedule_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/schedule_unit.sv" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file /onedrive/desktop/ca203/new3/00_src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/regfile.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144617 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2X1_32bit " "Found entity 2: mux_2X1_32bit" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/regfile.sv" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/next_pc_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/next_pc_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 next_pc_unit " "Found entity 1: next_pc_unit" {  } { { "../00_src/next_pc_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/next_pc_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/instruction_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/instruction_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache " "Found entity 1: instruction_cache" {  } { { "../00_src/instruction_cache.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/instruction_cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/instr_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/instr_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch " "Found entity 1: instr_fetch" {  } { { "../00_src/instr_fetch.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/instr_fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs1_instr1 RS1_Instr1 forwarding_unit.sv(195) " "Verilog HDL Declaration information at forwarding_unit.sv(195): object \"rs1_instr1\" differs only in case from object \"RS1_Instr1\" in the same scope" {  } { { "../00_src/forwarding_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/forwarding_unit.sv" 195 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742656144631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs2_instr1 RS2_Instr1 forwarding_unit.sv(195) " "Verilog HDL Declaration information at forwarding_unit.sv(195): object \"rs2_instr1\" differs only in case from object \"RS2_Instr1\" in the same scope" {  } { { "../00_src/forwarding_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/forwarding_unit.sv" 195 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742656144631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs1_instr2 RS1_Instr2 forwarding_unit.sv(196) " "Verilog HDL Declaration information at forwarding_unit.sv(196): object \"rs1_instr2\" differs only in case from object \"RS1_Instr2\" in the same scope" {  } { { "../00_src/forwarding_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/forwarding_unit.sv" 196 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742656144631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs2_instr2 RS2_Instr2 forwarding_unit.sv(196) " "Verilog HDL Declaration information at forwarding_unit.sv(196): object \"rs2_instr2\" differs only in case from object \"RS2_Instr2\" in the same scope" {  } { { "../00_src/forwarding_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/forwarding_unit.sv" 196 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742656144631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/forwarding_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /onedrive/desktop/ca203/new3/00_src/forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../00_src/forwarding_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/forwarding_unit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144632 ""} { "Info" "ISGN_ENTITY_NAME" "2 forwarding_cell " "Found entity 2: forwarding_cell" {  } { { "../00_src/forwarding_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/forwarding_unit.sv" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../00_src/dmem.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/dmem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../00_src/decoder.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/decode_queue.sv 2 2 " "Found 2 design units, including 2 entities, in source file /onedrive/desktop/ca203/new3/00_src/decode_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_queue " "Found entity 1: decode_queue" {  } { { "../00_src/decode_queue.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/decode_queue.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144641 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_fifo " "Found entity 2: sync_fifo" {  } { { "../00_src/decode_queue.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/decode_queue.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/bru.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/bru.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bru " "Found entity 1: bru" {  } { { "../00_src/bru.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/bru.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/branch_unit.sv 4 4 " "Found 4 design units, including 4 entities, in source file /onedrive/desktop/ca203/new3/00_src/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "../00_src/branch_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/branch_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144648 ""} { "Info" "ISGN_ENTITY_NAME" "2 BTB " "Found entity 2: BTB" {  } { { "../00_src/branch_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/branch_unit.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144648 ""} { "Info" "ISGN_ENTITY_NAME" "3 dynamic_predictor " "Found entity 3: dynamic_predictor" {  } { { "../00_src/branch_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/branch_unit.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144648 ""} { "Info" "ISGN_ENTITY_NAME" "4 saturation_adder_2bit " "Found entity 4: saturation_adder_2bit" {  } { { "../00_src/branch_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/branch_unit.sv" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/arbitrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbitrator " "Found entity 1: arbitrator" {  } { { "../00_src/arbitrator.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/arbitrator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/aqua_processor.sv 3 3 " "Found 3 design units, including 3 entities, in source file /onedrive/desktop/ca203/new3/00_src/aqua_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aqua_processor " "Found entity 1: aqua_processor" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144653 ""} { "Info" "ISGN_ENTITY_NAME" "2 ex_buffer " "Found entity 2: ex_buffer" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144653 ""} { "Info" "ISGN_ENTITY_NAME" "3 writeback_mux " "Found entity 3: writeback_mux" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../00_src/alu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/ca203/new3/00_src/agu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/ca203/new3/00_src/agu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 agu " "Found entity 1: agu" {  } { { "../00_src/agu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/agu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742656144657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656144657 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aqua_processor " "Elaborating entity \"aqua_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742656144732 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_hex aqua_processor.sv(15) " "Verilog HDL or VHDL warning at aqua_processor.sv(15): object \"o_hex\" assigned a value but never read" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742656144733 "|aqua_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_pc_unit next_pc_unit:next_pc_generator " "Elaborating entity \"next_pc_unit\" for hierarchy \"next_pc_unit:next_pc_generator\"" {  } { { "../00_src/aqua_processor.sv" "next_pc_generator" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit next_pc_unit:next_pc_generator\|branch_unit:branch_prediction " "Elaborating entity \"branch_unit\" for hierarchy \"next_pc_unit:next_pc_generator\|branch_unit:branch_prediction\"" {  } { { "../00_src/next_pc_unit.sv" "branch_prediction" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/next_pc_unit.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTB next_pc_unit:next_pc_generator\|branch_unit:branch_prediction\|BTB:Target_Table " "Elaborating entity \"BTB\" for hierarchy \"next_pc_unit:next_pc_generator\|branch_unit:branch_prediction\|BTB:Target_Table\"" {  } { { "../00_src/branch_unit.sv" "Target_Table" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/branch_unit.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(136) " "Verilog HDL assignment warning at branch_unit.sv(136): truncated value with size 32 to match size of target (1)" {  } { { "../00_src/branch_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/branch_unit.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742656144844 "|aqua_processor|next_pc_unit:next_pc_generator|branch_unit:branch_prediction|BTB:Target_Table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(150) " "Verilog HDL assignment warning at branch_unit.sv(150): truncated value with size 32 to match size of target (1)" {  } { { "../00_src/branch_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/branch_unit.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742656144844 "|aqua_processor|next_pc_unit:next_pc_generator|branch_unit:branch_prediction|BTB:Target_Table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_predictor next_pc_unit:next_pc_generator\|branch_unit:branch_prediction\|dynamic_predictor:predictor " "Elaborating entity \"dynamic_predictor\" for hierarchy \"next_pc_unit:next_pc_generator\|branch_unit:branch_prediction\|dynamic_predictor:predictor\"" {  } { { "../00_src/branch_unit.sv" "predictor" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/branch_unit.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saturation_adder_2bit next_pc_unit:next_pc_generator\|branch_unit:branch_prediction\|dynamic_predictor:predictor\|saturation_adder_2bit:predictor_adder " "Elaborating entity \"saturation_adder_2bit\" for hierarchy \"next_pc_unit:next_pc_generator\|branch_unit:branch_prediction\|dynamic_predictor:predictor\|saturation_adder_2bit:predictor_adder\"" {  } { { "../00_src/branch_unit.sv" "predictor_adder" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/branch_unit.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop next_pc_unit:next_pc_generator\|branch_unit:branch_prediction\|D_flip_flop:prd_ID " "Elaborating entity \"D_flip_flop\" for hierarchy \"next_pc_unit:next_pc_generator\|branch_unit:branch_prediction\|D_flip_flop:prd_ID\"" {  } { { "../00_src/branch_unit.sv" "prd_ID" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/branch_unit.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux next_pc_unit:next_pc_generator\|branch_unit:branch_prediction\|mux:mux_PC_four " "Elaborating entity \"mux\" for hierarchy \"next_pc_unit:next_pc_generator\|branch_unit:branch_prediction\|mux:mux_PC_four\"" {  } { { "../00_src/branch_unit.sv" "mux_PC_four" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/branch_unit.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux next_pc_unit:next_pc_generator\|mux:mux_PC_select " "Elaborating entity \"mux\" for hierarchy \"next_pc_unit:next_pc_generator\|mux:mux_PC_select\"" {  } { { "../00_src/next_pc_unit.sv" "mux_PC_select" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/next_pc_unit.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register next_pc_unit:next_pc_generator\|register:PC_reg " "Elaborating entity \"register\" for hierarchy \"next_pc_unit:next_pc_generator\|register:PC_reg\"" {  } { { "../00_src/next_pc_unit.sv" "PC_reg" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/next_pc_unit.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_fetch instr_fetch:fetch " "Elaborating entity \"instr_fetch\" for hierarchy \"instr_fetch:fetch\"" {  } { { "../00_src/aqua_processor.sv" "fetch" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_cache instr_fetch:fetch\|instruction_cache:aqua_instruction_memory " "Elaborating entity \"instruction_cache\" for hierarchy \"instr_fetch:fetch\|instruction_cache:aqua_instruction_memory\"" {  } { { "../00_src/instr_fetch.sv" "aqua_instruction_memory" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/instr_fetch.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144867 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 2047 instruction_cache.sv(11) " "Verilog HDL warning at instruction_cache.sv(11): number of words (6) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../00_src/instruction_cache.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/instruction_cache.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1742656144869 "|aqua_processor|instr_fetch:fetch|instruction_cache:aqua_instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 jalr_type.hex(15) " "Verilog HDL assignment warning at jalr_type.hex(15): truncated value with size 32 to match size of target (8)" {  } { { "./../../02_test/jalr_type.hex" "" { Text "I:/OneDrive/Desktop/CA203/new3/02_test/jalr_type.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742656144869 "|aqua_processor|instr_fetch:fetch|instruction_cache:aqua_instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 jalr_type.hex(16) " "Verilog HDL assignment warning at jalr_type.hex(16): truncated value with size 32 to match size of target (8)" {  } { { "./../../02_test/jalr_type.hex" "" { Text "I:/OneDrive/Desktop/CA203/new3/02_test/jalr_type.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742656144869 "|aqua_processor|instr_fetch:fetch|instruction_cache:aqua_instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 jalr_type.hex(17) " "Verilog HDL assignment warning at jalr_type.hex(17): truncated value with size 32 to match size of target (8)" {  } { { "./../../02_test/jalr_type.hex" "" { Text "I:/OneDrive/Desktop/CA203/new3/02_test/jalr_type.hex" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742656144869 "|aqua_processor|instr_fetch:fetch|instruction_cache:aqua_instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 jalr_type.hex(18) " "Verilog HDL assignment warning at jalr_type.hex(18): truncated value with size 32 to match size of target (8)" {  } { { "./../../02_test/jalr_type.hex" "" { Text "I:/OneDrive/Desktop/CA203/new3/02_test/jalr_type.hex" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742656144869 "|aqua_processor|instr_fetch:fetch|instruction_cache:aqua_instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 jalr_type.hex(19) " "Verilog HDL assignment warning at jalr_type.hex(19): truncated value with size 32 to match size of target (8)" {  } { { "./../../02_test/jalr_type.hex" "" { Text "I:/OneDrive/Desktop/CA203/new3/02_test/jalr_type.hex" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742656144869 "|aqua_processor|instr_fetch:fetch|instruction_cache:aqua_instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 jalr_type.hex(20) " "Verilog HDL assignment warning at jalr_type.hex(20): truncated value with size 32 to match size of target (8)" {  } { { "./../../02_test/jalr_type.hex" "" { Text "I:/OneDrive/Desktop/CA203/new3/02_test/jalr_type.hex" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742656144869 "|aqua_processor|instr_fetch:fetch|instruction_cache:aqua_instruction_memory"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "imem instruction_cache.sv(11) " "Verilog HDL warning at instruction_cache.sv(11): initial value for variable imem should be constant" {  } { { "../00_src/instruction_cache.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/instruction_cache.sv" 11 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1742656144869 "|aqua_processor|instr_fetch:fetch|instruction_cache:aqua_instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem 0 instruction_cache.sv(9) " "Net \"imem\" at instruction_cache.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/instruction_cache.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/instruction_cache.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742656144869 "|aqua_processor|instr_fetch:fetch|instruction_cache:aqua_instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_instr1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_instr1\"" {  } { { "../00_src/aqua_processor.sv" "decoder_instr1" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ADD decoder.sv(89) " "Verilog HDL or VHDL warning at decoder.sv(89): object \"_ADD\" assigned a value but never read" {  } { { "../00_src/decoder.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/decoder.sv" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742656144873 "|aqua_processor|decoder:decoder_instr1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LUI_db decoder.sv(247) " "Verilog HDL or VHDL warning at decoder.sv(247): object \"LUI_db\" assigned a value but never read" {  } { { "../00_src/decoder.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/decoder.sv" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742656144873 "|aqua_processor|decoder:decoder_instr1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JAL_db decoder.sv(248) " "Verilog HDL or VHDL warning at decoder.sv(248): object \"JAL_db\" assigned a value but never read" {  } { { "../00_src/decoder.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/decoder.sv" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742656144873 "|aqua_processor|decoder:decoder_instr1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JALR_db decoder.sv(249) " "Verilog HDL or VHDL warning at decoder.sv(249): object \"JALR_db\" assigned a value but never read" {  } { { "../00_src/decoder.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/decoder.sv" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742656144873 "|aqua_processor|decoder:decoder_instr1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "decoder.sv(165) " "Verilog HDL Case Statement information at decoder.sv(165): all case item expressions in this case statement are onehot" {  } { { "../00_src/decoder.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/decoder.sv" 165 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742656144873 "|aqua_processor|decoder:decoder_instr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_queue decode_queue:FIFO_queue " "Elaborating entity \"decode_queue\" for hierarchy \"decode_queue:FIFO_queue\"" {  } { { "../00_src/aqua_processor.sv" "FIFO_queue" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo decode_queue:FIFO_queue\|sync_fifo:queue " "Elaborating entity \"sync_fifo\" for hierarchy \"decode_queue:FIFO_queue\|sync_fifo:queue\"" {  } { { "../00_src/decode_queue.sv" "queue" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/decode_queue.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decode_queue.sv(64) " "Verilog HDL assignment warning at decode_queue.sv(64): truncated value with size 32 to match size of target (5)" {  } { { "../00_src/decode_queue.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/decode_queue.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742656144884 "|aqua_processor|decode_queue:FIFO_queue|sync_fifo:queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decode_queue.sv(65) " "Verilog HDL assignment warning at decode_queue.sv(65): truncated value with size 32 to match size of target (5)" {  } { { "../00_src/decode_queue.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/decode_queue.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742656144884 "|aqua_processor|decode_queue:FIFO_queue|sync_fifo:queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schedule_unit schedule_unit:instruction_agent " "Elaborating entity \"schedule_unit\" for hierarchy \"schedule_unit:instruction_agent\"" {  } { { "../00_src/aqua_processor.sv" "instruction_agent" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144886 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct_1_db schedule_unit.sv(146) " "Verilog HDL or VHDL warning at schedule_unit.sv(146): object \"funct_1_db\" assigned a value but never read" {  } { { "../00_src/schedule_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/schedule_unit.sv" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742656144888 "|aqua_processor|schedule_unit:instruction_agent"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct_2_db schedule_unit.sv(147) " "Verilog HDL or VHDL warning at schedule_unit.sv(147): object \"funct_2_db\" assigned a value but never read" {  } { { "../00_src/schedule_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/schedule_unit.sv" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742656144888 "|aqua_processor|schedule_unit:instruction_agent"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_1_db schedule_unit.sv(148) " "Verilog HDL or VHDL warning at schedule_unit.sv(148): object \"valid_1_db\" assigned a value but never read" {  } { { "../00_src/schedule_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/schedule_unit.sv" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742656144888 "|aqua_processor|schedule_unit:instruction_agent"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_2_db schedule_unit.sv(149) " "Verilog HDL or VHDL warning at schedule_unit.sv(149): object \"valid_2_db\" assigned a value but never read" {  } { { "../00_src/schedule_unit.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/schedule_unit.sv" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742656144888 "|aqua_processor|schedule_unit:instruction_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register schedule_unit:instruction_agent\|register:buf0 " "Elaborating entity \"register\" for hierarchy \"schedule_unit:instruction_agent\|register:buf0\"" {  } { { "../00_src/schedule_unit.sv" "buf0" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/schedule_unit.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux schedule_unit:instruction_agent\|mux:mux0 " "Elaborating entity \"mux\" for hierarchy \"schedule_unit:instruction_agent\|mux:mux0\"" {  } { { "../00_src/schedule_unit.sv" "mux0" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/schedule_unit.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schedule_control schedule_unit:instruction_agent\|schedule_control:control_unit_remake " "Elaborating entity \"schedule_control\" for hierarchy \"schedule_unit:instruction_agent\|schedule_control:control_unit_remake\"" {  } { { "../00_src/schedule_unit.sv" "control_unit_remake" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/schedule_unit.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:register_file " "Elaborating entity \"regfile\" for hierarchy \"regfile:register_file\"" {  } { { "../00_src/aqua_processor.sv" "register_file" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux regfile:register_file\|mux:rs1_instr1 " "Elaborating entity \"mux\" for hierarchy \"regfile:register_file\|mux:rs1_instr1\"" {  } { { "../00_src/regfile.sv" "rs1_instr1" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/regfile.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 regfile:register_file\|decoder_5to32:wr_sel_instr1 " "Elaborating entity \"decoder_5to32\" for hierarchy \"regfile:register_file\|decoder_5to32:wr_sel_instr1\"" {  } { { "../00_src/regfile.sv" "wr_sel_instr1" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/regfile.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4to16 regfile:register_file\|decoder_5to32:wr_sel_instr1\|decoder_4to16:Bottom " "Elaborating entity \"decoder_4to16\" for hierarchy \"regfile:register_file\|decoder_5to32:wr_sel_instr1\|decoder_4to16:Bottom\"" {  } { { "../00_src/datapath_components/decoder/decoder_5to32.sv" "Bottom" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/decoder/decoder_5to32.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 regfile:register_file\|decoder_5to32:wr_sel_instr1\|decoder_4to16:Bottom\|decoder_3to8:Bottom " "Elaborating entity \"decoder_3to8\" for hierarchy \"regfile:register_file\|decoder_5to32:wr_sel_instr1\|decoder_4to16:Bottom\|decoder_3to8:Bottom\"" {  } { { "../00_src/datapath_components/decoder/decoder_4to16.sv" "Bottom" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/decoder/decoder_4to16.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2to4 regfile:register_file\|decoder_5to32:wr_sel_instr1\|decoder_4to16:Bottom\|decoder_3to8:Bottom\|decoder_2to4:Bottom " "Elaborating entity \"decoder_2to4\" for hierarchy \"regfile:register_file\|decoder_5to32:wr_sel_instr1\|decoder_4to16:Bottom\|decoder_3to8:Bottom\|decoder_2to4:Bottom\"" {  } { { "../00_src/datapath_components/decoder/decoder_3to8.sv" "Bottom" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/decoder/decoder_3to8.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2X1_32bit regfile:register_file\|mux_2X1_32bit:data_in_reg0 " "Elaborating entity \"mux_2X1_32bit\" for hierarchy \"regfile:register_file\|mux_2X1_32bit:data_in_reg0\"" {  } { { "../00_src/regfile.sv" "data_in_reg0" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/regfile.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile:register_file\|register:reg0 " "Elaborating entity \"register\" for hierarchy \"regfile:register_file\|register:reg0\"" {  } { { "../00_src/regfile.sv" "reg0" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/regfile.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656144982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forwarding " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forwarding\"" {  } { { "../00_src/aqua_processor.sv" "forwarding" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_cell forwarding_unit:forwarding\|forwarding_cell:alu_buff_1 " "Elaborating entity \"forwarding_cell\" for hierarchy \"forwarding_unit:forwarding\|forwarding_cell:alu_buff_1\"" {  } { { "../00_src/forwarding_unit.sv" "alu_buff_1" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/forwarding_unit.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal_comparator_5bit forwarding_unit:forwarding\|forwarding_cell:alu_buff_1\|equal_comparator_5bit:RS1_Instr1 " "Elaborating entity \"equal_comparator_5bit\" for hierarchy \"forwarding_unit:forwarding\|forwarding_cell:alu_buff_1\|equal_comparator_5bit:RS1_Instr1\"" {  } { { "../00_src/forwarding_unit.sv" "RS1_Instr1" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/forwarding_unit.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder16_to_4 forwarding_unit:forwarding\|encoder16_to_4:wr_enc_1 " "Elaborating entity \"encoder16_to_4\" for hierarchy \"forwarding_unit:forwarding\|encoder16_to_4:wr_enc_1\"" {  } { { "../00_src/forwarding_unit.sv" "wr_enc_1" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/forwarding_unit.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbitrator arbitrator:arbitrating " "Elaborating entity \"arbitrator\" for hierarchy \"arbitrator:arbitrating\"" {  } { { "../00_src/aqua_processor.sv" "arbitrating" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr1_tmp_agu_pkg arbitrator.sv(116) " "Verilog HDL or VHDL warning at arbitrator.sv(116): object \"instr1_tmp_agu_pkg\" assigned a value but never read" {  } { { "../00_src/arbitrator.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/arbitrator.sv" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742656145065 "|aqua_processor|arbitrator:arbitrating"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux arbitrator:arbitrating\|mux:fwd_mux_1 " "Elaborating entity \"mux\" for hierarchy \"arbitrator:arbitrating\|mux:fwd_mux_1\"" {  } { { "../00_src/arbitrator.sv" "fwd_mux_1" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/arbitrator.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux arbitrator:arbitrating\|mux:mux0 " "Elaborating entity \"mux\" for hierarchy \"arbitrator:arbitrating\|mux:mux0\"" {  } { { "../00_src/arbitrator.sv" "mux0" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/arbitrator.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux arbitrator:arbitrating\|mux:mux1 " "Elaborating entity \"mux\" for hierarchy \"arbitrator:arbitrating\|mux:mux1\"" {  } { { "../00_src/arbitrator.sv" "mux1" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/arbitrator.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux arbitrator:arbitrating\|mux:mux2 " "Elaborating entity \"mux\" for hierarchy \"arbitrator:arbitrating\|mux:mux2\"" {  } { { "../00_src/arbitrator.sv" "mux2" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/arbitrator.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register arbitrator:arbitrating\|register:ALU_input_buffer " "Elaborating entity \"register\" for hierarchy \"arbitrator:arbitrating\|register:ALU_input_buffer\"" {  } { { "../00_src/arbitrator.sv" "ALU_input_buffer" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/arbitrator.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register arbitrator:arbitrating\|register:BRU_input_buffer " "Elaborating entity \"register\" for hierarchy \"arbitrator:arbitrating\|register:BRU_input_buffer\"" {  } { { "../00_src/arbitrator.sv" "BRU_input_buffer" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/arbitrator.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register arbitrator:arbitrating\|register:AGU_input_buffer " "Elaborating entity \"register\" for hierarchy \"arbitrator:arbitrating\|register:AGU_input_buffer\"" {  } { { "../00_src/arbitrator.sv" "AGU_input_buffer" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/arbitrator.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ex_alu " "Elaborating entity \"alu\" for hierarchy \"alu:ex_alu\"" {  } { { "../00_src/aqua_processor.sv" "ex_alu" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_32bit alu:ex_alu\|full_adder_32bit:ADD_SUB " "Elaborating entity \"full_adder_32bit\" for hierarchy \"alu:ex_alu\|full_adder_32bit:ADD_SUB\"" {  } { { "../00_src/alu.sv" "ADD_SUB" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/alu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_16bit alu:ex_alu\|full_adder_32bit:ADD_SUB\|full_adder_16bit:First " "Elaborating entity \"full_adder_16bit\" for hierarchy \"alu:ex_alu\|full_adder_32bit:ADD_SUB\|full_adder_16bit:First\"" {  } { { "../00_src/datapath_components/ripple_Full_adder/full_adder_32bit.sv" "First" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/ripple_Full_adder/full_adder_32bit.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_8bit alu:ex_alu\|full_adder_32bit:ADD_SUB\|full_adder_16bit:First\|full_adder_8bit:First " "Elaborating entity \"full_adder_8bit\" for hierarchy \"alu:ex_alu\|full_adder_32bit:ADD_SUB\|full_adder_16bit:First\|full_adder_8bit:First\"" {  } { { "../00_src/datapath_components/ripple_Full_adder/full_adder_16bit.sv" "First" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/ripple_Full_adder/full_adder_16bit.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_4bit alu:ex_alu\|full_adder_32bit:ADD_SUB\|full_adder_16bit:First\|full_adder_8bit:First\|full_adder_4bit:fisrt " "Elaborating entity \"full_adder_4bit\" for hierarchy \"alu:ex_alu\|full_adder_32bit:ADD_SUB\|full_adder_16bit:First\|full_adder_8bit:First\|full_adder_4bit:fisrt\"" {  } { { "../00_src/datapath_components/ripple_Full_adder/full_adder_8bit.sv" "fisrt" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/ripple_Full_adder/full_adder_8bit.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:ex_alu\|full_adder_32bit:ADD_SUB\|full_adder_16bit:First\|full_adder_8bit:First\|full_adder_4bit:fisrt\|full_adder:digit1 " "Elaborating entity \"full_adder\" for hierarchy \"alu:ex_alu\|full_adder_32bit:ADD_SUB\|full_adder_16bit:First\|full_adder_8bit:First\|full_adder_4bit:fisrt\|full_adder:digit1\"" {  } { { "../00_src/datapath_components/ripple_Full_adder/full_adder_4bit.sv" "digit1" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/ripple_Full_adder/full_adder_4bit.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_32bit alu:ex_alu\|comparator_32bit:Ins_SLT_U " "Elaborating entity \"comparator_32bit\" for hierarchy \"alu:ex_alu\|comparator_32bit:Ins_SLT_U\"" {  } { { "../00_src/alu.sv" "Ins_SLT_U" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/alu.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_4bit alu:ex_alu\|comparator_32bit:Ins_SLT_U\|comparator_4bit:Layer1_7 " "Elaborating entity \"comparator_4bit\" for hierarchy \"alu:ex_alu\|comparator_32bit:Ins_SLT_U\|comparator_4bit:Layer1_7\"" {  } { { "../00_src/datapath_components/comparator/comparator_32bit.sv" "Layer1_7" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/comparator/comparator_32bit.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_32bit alu:ex_alu\|shifter_32bit:Ins_S_3mode " "Elaborating entity \"shifter_32bit\" for hierarchy \"alu:ex_alu\|shifter_32bit:Ins_S_3mode\"" {  } { { "../00_src/alu.sv" "Ins_S_3mode" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/alu.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_32bit alu:ex_alu\|shifter_32bit:Ins_S_3mode\|reverse_32bit:reverse_in " "Elaborating entity \"reverse_32bit\" for hierarchy \"alu:ex_alu\|shifter_32bit:Ins_S_3mode\|reverse_32bit:reverse_in\"" {  } { { "../00_src/datapath_components/shifter/shifter_32bit.sv" "reverse_in" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/shifter/shifter_32bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R1_32bit alu:ex_alu\|shifter_32bit:Ins_S_3mode\|shift_R1_32bit:shift_1 " "Elaborating entity \"shift_R1_32bit\" for hierarchy \"alu:ex_alu\|shifter_32bit:Ins_S_3mode\|shift_R1_32bit:shift_1\"" {  } { { "../00_src/datapath_components/shifter/shifter_32bit.sv" "shift_1" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/shifter/shifter_32bit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R2_32bit alu:ex_alu\|shifter_32bit:Ins_S_3mode\|shift_R2_32bit:shift_2 " "Elaborating entity \"shift_R2_32bit\" for hierarchy \"alu:ex_alu\|shifter_32bit:Ins_S_3mode\|shift_R2_32bit:shift_2\"" {  } { { "../00_src/datapath_components/shifter/shifter_32bit.sv" "shift_2" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/shifter/shifter_32bit.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R4_32bit alu:ex_alu\|shifter_32bit:Ins_S_3mode\|shift_R4_32bit:shift_4 " "Elaborating entity \"shift_R4_32bit\" for hierarchy \"alu:ex_alu\|shifter_32bit:Ins_S_3mode\|shift_R4_32bit:shift_4\"" {  } { { "../00_src/datapath_components/shifter/shifter_32bit.sv" "shift_4" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/shifter/shifter_32bit.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R8_32bit alu:ex_alu\|shifter_32bit:Ins_S_3mode\|shift_R8_32bit:shift_8 " "Elaborating entity \"shift_R8_32bit\" for hierarchy \"alu:ex_alu\|shifter_32bit:Ins_S_3mode\|shift_R8_32bit:shift_8\"" {  } { { "../00_src/datapath_components/shifter/shifter_32bit.sv" "shift_8" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/shifter/shifter_32bit.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R16_32bit alu:ex_alu\|shifter_32bit:Ins_S_3mode\|shift_R16_32bit:shift_16 " "Elaborating entity \"shift_R16_32bit\" for hierarchy \"alu:ex_alu\|shifter_32bit:Ins_S_3mode\|shift_R16_32bit:shift_16\"" {  } { { "../00_src/datapath_components/shifter/shifter_32bit.sv" "shift_16" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/datapath_components/shifter/shifter_32bit.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux alu:ex_alu\|mux:ALU_out " "Elaborating entity \"mux\" for hierarchy \"alu:ex_alu\|mux:ALU_out\"" {  } { { "../00_src/alu.sv" "ALU_out" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/alu.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bru bru:ex_alu_bru " "Elaborating entity \"bru\" for hierarchy \"bru:ex_alu_bru\"" {  } { { "../00_src/aqua_processor.sv" "ex_alu_bru" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_addr bru.sv(12) " "Verilog HDL or VHDL warning at bru.sv(12): object \"rd_addr\" assigned a value but never read" {  } { { "../00_src/bru.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/bru.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742656145185 "|aqua_processor|bru:ex_alu_bru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agu agu:ex_agu " "Elaborating entity \"agu\" for hierarchy \"agu:ex_agu\"" {  } { { "../00_src/aqua_processor.sv" "ex_agu" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:br_prd_pkd_buff " "Elaborating entity \"register\" for hierarchy \"register:br_prd_pkd_buff\"" {  } { { "../00_src/aqua_processor.sv" "br_prd_pkd_buff" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_buffer ex_buffer:alu_buff2 " "Elaborating entity \"ex_buffer\" for hierarchy \"ex_buffer:alu_buff2\"" {  } { { "../00_src/aqua_processor.sv" "alu_buff2" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ex_buffer:alu_buff2\|register:buff_addr " "Elaborating entity \"register\" for hierarchy \"ex_buffer:alu_buff2\|register:buff_addr\"" {  } { { "../00_src/aqua_processor.sv" "buff_addr" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu lsu:mem_buff1 " "Elaborating entity \"lsu\" for hierarchy \"lsu:mem_buff1\"" {  } { { "../00_src/aqua_processor.sv" "mem_buff1" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsu_wren_db lsu.sv(194) " "Verilog HDL or VHDL warning at lsu.sv(194): object \"lsu_wren_db\" assigned a value but never read" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742656145361 "|aqua_processor|lsu:mem_buff1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_instr2_db lsu.sv(195) " "Verilog HDL or VHDL warning at lsu.sv(195): object \"is_instr2_db\" assigned a value but never read" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742656145361 "|aqua_processor|lsu:mem_buff1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lsu.sv(34) " "Verilog HDL warning at lsu.sv(34): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 34 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1742656145361 "|aqua_processor|lsu:mem_buff1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lsu.sv(35) " "Verilog HDL warning at lsu.sv(35): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 35 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1742656145361 "|aqua_processor|lsu:mem_buff1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lsu.sv(36) " "Verilog HDL warning at lsu.sv(36): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 36 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1742656145361 "|aqua_processor|lsu:mem_buff1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lsu.sv(37) " "Verilog HDL warning at lsu.sv(37): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 37 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1742656145361 "|aqua_processor|lsu:mem_buff1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lsu.sv(38) " "Verilog HDL warning at lsu.sv(38): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 38 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1742656145361 "|aqua_processor|lsu:mem_buff1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lsu.sv(39) " "Verilog HDL warning at lsu.sv(39): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 39 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1742656145361 "|aqua_processor|lsu:mem_buff1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lsu.sv(40) " "Verilog HDL warning at lsu.sv(40): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 40 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1742656145361 "|aqua_processor|lsu:mem_buff1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lsu.sv(41) " "Verilog HDL warning at lsu.sv(41): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 41 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1742656145361 "|aqua_processor|lsu:mem_buff1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lsu.sv(42) " "Verilog HDL warning at lsu.sv(42): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 42 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1742656145361 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[255\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[255\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145361 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[255\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[255\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145361 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[255\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[255\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[255\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[255\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[255\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[255\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[255\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[255\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[255\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[255\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[255\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[255\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[254\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[254\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[254\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[254\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[254\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[254\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[254\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[254\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[254\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[254\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[254\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[254\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[254\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[254\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[254\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[254\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[253\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[253\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[253\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[253\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[253\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[253\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[253\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[253\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145362 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[253\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[253\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[253\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[253\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[253\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[253\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[253\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[253\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[252\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[252\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[252\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[252\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[252\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[252\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[252\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[252\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[252\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[252\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[252\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[252\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[252\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[252\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[252\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[252\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[251\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[251\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[251\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[251\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[251\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[251\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[251\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[251\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[251\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[251\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[251\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[251\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[251\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[251\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[251\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[251\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[250\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[250\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[250\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[250\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[250\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[250\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[250\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[250\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[250\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[250\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[250\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[250\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[250\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[250\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[250\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[250\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[249\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[249\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[249\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[249\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[249\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[249\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[249\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[249\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145363 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[249\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[249\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[249\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[249\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[249\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[249\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[249\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[249\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[248\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[248\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[248\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[248\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[248\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[248\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[248\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[248\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[248\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[248\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[248\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[248\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[248\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[248\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[248\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[248\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[247\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[247\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[247\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[247\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[247\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[247\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[247\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[247\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[247\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[247\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[247\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[247\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[247\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[247\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[247\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[247\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[246\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[246\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[246\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[246\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[246\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[246\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[246\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[246\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[246\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[246\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[246\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[246\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[246\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[246\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[246\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[246\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[245\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[245\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[245\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[245\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[245\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[245\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145364 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[245\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[245\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[245\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[245\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[245\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[245\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[245\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[245\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[245\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[245\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[244\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[244\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[244\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[244\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[244\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[244\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[244\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[244\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[244\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[244\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[244\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[244\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[244\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[244\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[244\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[244\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[243\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[243\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[243\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[243\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[243\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[243\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[243\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[243\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[243\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[243\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[243\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[243\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[243\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[243\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[243\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[243\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[242\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[242\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[242\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[242\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[242\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[242\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[242\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[242\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[242\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[242\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[242\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[242\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[242\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[242\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[242\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[242\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145365 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[241\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[241\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[241\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[241\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[241\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[241\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[241\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[241\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[241\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[241\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[241\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[241\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[241\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[241\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[241\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[241\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[240\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[240\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[240\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[240\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[240\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[240\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[240\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[240\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[240\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[240\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[240\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[240\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[240\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[240\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[240\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[240\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[239\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[239\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[239\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[239\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[239\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[239\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[239\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[239\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[239\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[239\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[239\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[239\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[239\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[239\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[239\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[239\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[238\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[238\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[238\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[238\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[238\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[238\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[238\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[238\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[238\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[238\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[238\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[238\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[238\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[238\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[238\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[238\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[237\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[237\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[237\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[237\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[237\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[237\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145366 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[237\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[237\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[237\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[237\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[237\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[237\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[237\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[237\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[237\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[237\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[236\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[236\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[236\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[236\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[236\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[236\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[236\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[236\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[236\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[236\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[236\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[236\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[236\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[236\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[236\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[236\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[235\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[235\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[235\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[235\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[235\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[235\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[235\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[235\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[235\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[235\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[235\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[235\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[235\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[235\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[235\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[235\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[234\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[234\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[234\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[234\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[234\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[234\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[234\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[234\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[234\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[234\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[234\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[234\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[234\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[234\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[234\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[234\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[233\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[233\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[233\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[233\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[233\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[233\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[233\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[233\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[233\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[233\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[233\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[233\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[233\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[233\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[233\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[233\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[232\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[232\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[232\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[232\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[232\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[232\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145367 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[232\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[232\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[232\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[232\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[232\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[232\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[232\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[232\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[232\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[232\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[231\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[231\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[231\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[231\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[231\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[231\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[231\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[231\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[231\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[231\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[231\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[231\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[231\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[231\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[231\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[231\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[230\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[230\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[230\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[230\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[230\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[230\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[230\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[230\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[230\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[230\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[230\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[230\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[230\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[230\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[230\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[230\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[229\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[229\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[229\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[229\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[229\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[229\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[229\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[229\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[229\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[229\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[229\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[229\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[229\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[229\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[229\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[229\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[228\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[228\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[228\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[228\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[228\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[228\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[228\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[228\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[228\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[228\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[228\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[228\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[228\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[228\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[228\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[228\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[227\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[227\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[227\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[227\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145368 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[227\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[227\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[227\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[227\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[227\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[227\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[227\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[227\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[227\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[227\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[227\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[227\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[226\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[226\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[226\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[226\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[226\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[226\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[226\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[226\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[226\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[226\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[226\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[226\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[226\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[226\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[226\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[226\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[225\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[225\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[225\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[225\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[225\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[225\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[225\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[225\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[225\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[225\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[225\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[225\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[225\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[225\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[225\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[225\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[224\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[224\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[224\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[224\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[224\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[224\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[224\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[224\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[224\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[224\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[224\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[224\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[224\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[224\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[224\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[224\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[223\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[223\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[223\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[223\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[223\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[223\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145369 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[223\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[223\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[223\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[223\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[223\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[223\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[223\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[223\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[223\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[223\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[222\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[222\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[222\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[222\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[222\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[222\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[222\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[222\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[222\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[222\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[222\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[222\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[222\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[222\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[222\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[222\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[221\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[221\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[221\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[221\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[221\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[221\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[221\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[221\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[221\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[221\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[221\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[221\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[221\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[221\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[221\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[221\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[220\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[220\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[220\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[220\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[220\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[220\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[220\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[220\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[220\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[220\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[220\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[220\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[220\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[220\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[220\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[220\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[219\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[219\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[219\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[219\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[219\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[219\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[219\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[219\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[219\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[219\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[219\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[219\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[219\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[219\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[219\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[219\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[218\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[218\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[218\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[218\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[218\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[218\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[218\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[218\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[218\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[218\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[218\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[218\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145370 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[218\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[218\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[218\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[218\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[217\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[217\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[217\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[217\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[217\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[217\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[217\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[217\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[217\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[217\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[217\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[217\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[217\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[217\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[217\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[217\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[216\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[216\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[216\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[216\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[216\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[216\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[216\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[216\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[216\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[216\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[216\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[216\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[216\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[216\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[216\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[216\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[215\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[215\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[215\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[215\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[215\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[215\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[215\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[215\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[215\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[215\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[215\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[215\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[215\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[215\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[215\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[215\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[214\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[214\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[214\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[214\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[214\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[214\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[214\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[214\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[214\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[214\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[214\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[214\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[214\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[214\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[214\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[214\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[213\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[213\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[213\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[213\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[213\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[213\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[213\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[213\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[213\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[213\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[213\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[213\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[213\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[213\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[213\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[213\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145371 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[212\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[212\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[212\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[212\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[212\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[212\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[212\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[212\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[212\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[212\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[212\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[212\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[212\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[212\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[212\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[212\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[211\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[211\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[211\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[211\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[211\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[211\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[211\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[211\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[211\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[211\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[211\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[211\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[211\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[211\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[211\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[211\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[210\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[210\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[210\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[210\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[210\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[210\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[210\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[210\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[210\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[210\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[210\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[210\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[210\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[210\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[210\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[210\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[209\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[209\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[209\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[209\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[209\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[209\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[209\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[209\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[209\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[209\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[209\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[209\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[209\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[209\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[209\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[209\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[208\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[208\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[208\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[208\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[208\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[208\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[208\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[208\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[208\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[208\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145372 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[208\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[208\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[208\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[208\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[208\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[208\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[207\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[207\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[207\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[207\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[207\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[207\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[207\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[207\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[207\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[207\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[207\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[207\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[207\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[207\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[207\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[207\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[206\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[206\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[206\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[206\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[206\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[206\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[206\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[206\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[206\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[206\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[206\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[206\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[206\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[206\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[206\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[206\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[205\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[205\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[205\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[205\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[205\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[205\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[205\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[205\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[205\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[205\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[205\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[205\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[205\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[205\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[205\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[205\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[204\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[204\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[204\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[204\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[204\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[204\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[204\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[204\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[204\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[204\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[204\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[204\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[204\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[204\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[204\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[204\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[203\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[203\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[203\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[203\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[203\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[203\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[203\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[203\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[203\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[203\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[203\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[203\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[203\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[203\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[203\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[203\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[202\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[202\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145373 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[202\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[202\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[202\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[202\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[202\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[202\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[202\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[202\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[202\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[202\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[202\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[202\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[202\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[202\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[201\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[201\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[201\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[201\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[201\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[201\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[201\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[201\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[201\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[201\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[201\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[201\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[201\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[201\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[201\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[201\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[200\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[200\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[200\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[200\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[200\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[200\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[200\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[200\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[200\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[200\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[200\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[200\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[200\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[200\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[200\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[200\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[199\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[199\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[199\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[199\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[199\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[199\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[199\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[199\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[199\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[199\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[199\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[199\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[199\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[199\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[199\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[199\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[198\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[198\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[198\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[198\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[198\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[198\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[198\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[198\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[198\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[198\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[198\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[198\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[198\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[198\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[198\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[198\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[197\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[197\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[197\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[197\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[197\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[197\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[197\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[197\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[197\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[197\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[197\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[197\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145374 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[197\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[197\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[197\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[197\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[196\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[196\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[196\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[196\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[196\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[196\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[196\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[196\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[196\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[196\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[196\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[196\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[196\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[196\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[196\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[196\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[195\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[195\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[195\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[195\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[195\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[195\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[195\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[195\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[195\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[195\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[195\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[195\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[195\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[195\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[195\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[195\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[194\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[194\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[194\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[194\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145375 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[194\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[194\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[194\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[194\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[194\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[194\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[194\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[194\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[194\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[194\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[194\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[194\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[193\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[193\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[193\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[193\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[193\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[193\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[193\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[193\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[193\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[193\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[193\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[193\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[193\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[193\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[193\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[193\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[192\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[192\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[192\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[192\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[192\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[192\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[192\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[192\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[192\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[192\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[192\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[192\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[192\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[192\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145376 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[192\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[192\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[191\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[191\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[191\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[191\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[191\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[191\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[191\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[191\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[191\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[191\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[191\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[191\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[191\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[191\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[191\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[191\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[190\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[190\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[190\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[190\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[190\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[190\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[190\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[190\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[190\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[190\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[190\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[190\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[190\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[190\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[190\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[190\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[189\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[189\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[189\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[189\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[189\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[189\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[189\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[189\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[189\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[189\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[189\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[189\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[189\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[189\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[189\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[189\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[188\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[188\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[188\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[188\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[188\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[188\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145377 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[188\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[188\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[188\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[188\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[188\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[188\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[188\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[188\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[188\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[188\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[187\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[187\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[187\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[187\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[187\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[187\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[187\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[187\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[187\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[187\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[187\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[187\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[187\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[187\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[187\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[187\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[186\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[186\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[186\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[186\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[186\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[186\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[186\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[186\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[186\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[186\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[186\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[186\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[186\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[186\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[186\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[186\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[185\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[185\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[185\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[185\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[185\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[185\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[185\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[185\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[185\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[185\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[185\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[185\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[185\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[185\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[185\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[185\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[184\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[184\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[184\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[184\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[184\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[184\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[184\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[184\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[184\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[184\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[184\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[184\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145378 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[184\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[184\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[184\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[184\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[183\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[183\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[183\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[183\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[183\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[183\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[183\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[183\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[183\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[183\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[183\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[183\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[183\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[183\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[183\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[183\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[182\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[182\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[182\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[182\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[182\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[182\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[182\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[182\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[182\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[182\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[182\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[182\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[182\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[182\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[182\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[182\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[181\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[181\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[181\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[181\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[181\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[181\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[181\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[181\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[181\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[181\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[181\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[181\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[181\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[181\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[181\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[181\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[180\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[180\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[180\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[180\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145379 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[180\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[180\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[180\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[180\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[180\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[180\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[180\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[180\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[180\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[180\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[180\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[180\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[179\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[179\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[179\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[179\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[179\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[179\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[179\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[179\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[179\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[179\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[179\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[179\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[179\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[179\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[179\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[179\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[178\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[178\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[178\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[178\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[178\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[178\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[178\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[178\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[178\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[178\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[178\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[178\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[178\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[178\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[178\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[178\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[177\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[177\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[177\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[177\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[177\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[177\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[177\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[177\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[177\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[177\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[177\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[177\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[177\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[177\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[177\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[177\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[176\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[176\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[176\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[176\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[176\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[176\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[176\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[176\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[176\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[176\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[176\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[176\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[176\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[176\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145380 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[176\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[176\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[175\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[175\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[175\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[175\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[175\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[175\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[175\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[175\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[175\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[175\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[175\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[175\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[175\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[175\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[175\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[175\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[174\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[174\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[174\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[174\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[174\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[174\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[174\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[174\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[174\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[174\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[174\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[174\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[174\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[174\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[174\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[174\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[173\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[173\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[173\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[173\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[173\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[173\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[173\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[173\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[173\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[173\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[173\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[173\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[173\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[173\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[173\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[173\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[172\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[172\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[172\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[172\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[172\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[172\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[172\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[172\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[172\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[172\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[172\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[172\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[172\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[172\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[172\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[172\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[171\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[171\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[171\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[171\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[171\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[171\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[171\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[171\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[171\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[171\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[171\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[171\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[171\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[171\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[171\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[171\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[170\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[170\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[170\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[170\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145381 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[170\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[170\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[170\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[170\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[170\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[170\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[170\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[170\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[170\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[170\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[170\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[170\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[169\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[169\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[169\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[169\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[169\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[169\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[169\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[169\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[169\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[169\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[169\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[169\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[169\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[169\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[169\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[169\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[168\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[168\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[168\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[168\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[168\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[168\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[168\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[168\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[168\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[168\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[168\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[168\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[168\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[168\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[168\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[168\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[167\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[167\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[167\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[167\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[167\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[167\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[167\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[167\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[167\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[167\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[167\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[167\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[167\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[167\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[167\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[167\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[166\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[166\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[166\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[166\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[166\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[166\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[166\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[166\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[166\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[166\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[166\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[166\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[166\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[166\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[166\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[166\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[165\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[165\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[165\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[165\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[165\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[165\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145382 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[165\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[165\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[165\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[165\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[165\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[165\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[165\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[165\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[165\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[165\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[164\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[164\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[164\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[164\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[164\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[164\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[164\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[164\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[164\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[164\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[164\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[164\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[164\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[164\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[164\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[164\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[163\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[163\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[163\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[163\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[163\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[163\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[163\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[163\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[163\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[163\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[163\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[163\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[163\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[163\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[163\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[163\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[162\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[162\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[162\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[162\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[162\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[162\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[162\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[162\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[162\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[162\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[162\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[162\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[162\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[162\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[162\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[162\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[161\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[161\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[161\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[161\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[161\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[161\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[161\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[161\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[161\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[161\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[161\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[161\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[161\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[161\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[161\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[161\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[160\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[160\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[160\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[160\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[160\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[160\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[160\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[160\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[160\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[160\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[160\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[160\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[160\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[160\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145383 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[160\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[160\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[159\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[159\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[159\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[159\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[159\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[159\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[159\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[159\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[159\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[159\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[159\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[159\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[159\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[159\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[159\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[159\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[158\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[158\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[158\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[158\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[158\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[158\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[158\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[158\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[158\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[158\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[158\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[158\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[158\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[158\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[158\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[158\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[157\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[157\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[157\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[157\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[157\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[157\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[157\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[157\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[157\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[157\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[157\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[157\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[157\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[157\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[157\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[157\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[156\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[156\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[156\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[156\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[156\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[156\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[156\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[156\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[156\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[156\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[156\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[156\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[156\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[156\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[156\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[156\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[155\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[155\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[155\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[155\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[155\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[155\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[155\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[155\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[155\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[155\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[155\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[155\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[155\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[155\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[155\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[155\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[154\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[154\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[154\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[154\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[154\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[154\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[154\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[154\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145384 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[154\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[154\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[154\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[154\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[154\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[154\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[154\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[154\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[153\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[153\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[153\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[153\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[153\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[153\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[153\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[153\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[153\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[153\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[153\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[153\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[153\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[153\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[153\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[153\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[152\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[152\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[152\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[152\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[152\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[152\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[152\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[152\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[152\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[152\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[152\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[152\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[152\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[152\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[152\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[152\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[151\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[151\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[151\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[151\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[151\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[151\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[151\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[151\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[151\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[151\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[151\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[151\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[151\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[151\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[151\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[151\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[150\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[150\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[150\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[150\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[150\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[150\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[150\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[150\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[150\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[150\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[150\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[150\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[150\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[150\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[150\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[150\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[149\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[149\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[149\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[149\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[149\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[149\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[149\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[149\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[149\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[149\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145385 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[149\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[149\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[149\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[149\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[149\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[149\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[148\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[148\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[148\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[148\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[148\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[148\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[148\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[148\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[148\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[148\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[148\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[148\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[148\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[148\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[148\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[148\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[147\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[147\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[147\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[147\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[147\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[147\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[147\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[147\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[147\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[147\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[147\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[147\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[147\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[147\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[147\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[147\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[146\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[146\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[146\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[146\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[146\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[146\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[146\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[146\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[146\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[146\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[146\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[146\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[146\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[146\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[146\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[146\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[145\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[145\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[145\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[145\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[145\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[145\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[145\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[145\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[145\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[145\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[145\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[145\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[145\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[145\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145386 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[145\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[145\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[144\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[144\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[144\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[144\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[144\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[144\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[144\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[144\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[144\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[144\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[144\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[144\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[144\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[144\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[144\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[144\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[143\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[143\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[143\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[143\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[143\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[143\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[143\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[143\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[143\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[143\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[143\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[143\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[143\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[143\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[143\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[143\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[142\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[142\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[142\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[142\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[142\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[142\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[142\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[142\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145387 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[142\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[142\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[142\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[142\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[142\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[142\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[142\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[142\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[141\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[141\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[141\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[141\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[141\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[141\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[141\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[141\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[141\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[141\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[141\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[141\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[141\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[141\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[141\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[141\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[140\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[140\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[140\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[140\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[140\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[140\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[140\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[140\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[140\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[140\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[140\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[140\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[140\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[140\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[140\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[140\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[139\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[139\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145388 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[139\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[139\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[139\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[139\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[139\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[139\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[139\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[139\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[139\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[139\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[139\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[139\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[139\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[139\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[138\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[138\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[138\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[138\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[138\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[138\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[138\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[138\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[138\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[138\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[138\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[138\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[138\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[138\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[138\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[138\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[137\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[137\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[137\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[137\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[137\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[137\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[137\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[137\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[137\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[137\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[137\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[137\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[137\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[137\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[137\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[137\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[136\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[136\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[136\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[136\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145389 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[136\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[136\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[136\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[136\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[136\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[136\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[136\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[136\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[136\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[136\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[136\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[136\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[135\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[135\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[135\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[135\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[135\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[135\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[135\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[135\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[135\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[135\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[135\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[135\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[135\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[135\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[135\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[135\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[134\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[134\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[134\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[134\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[134\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[134\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[134\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[134\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[134\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[134\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[134\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[134\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[134\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[134\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[134\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[134\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[133\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[133\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[133\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[133\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[133\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[133\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145390 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[133\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[133\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[133\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[133\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[133\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[133\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[133\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[133\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[133\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[133\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[132\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[132\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[132\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[132\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[132\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[132\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[132\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[132\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[132\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[132\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[132\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[132\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[132\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[132\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[132\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[132\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[131\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[131\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[131\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[131\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[131\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[131\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[131\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[131\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[131\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[131\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[131\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[131\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[131\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[131\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[131\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[131\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[130\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[130\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[130\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[130\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[130\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[130\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145391 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[130\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[130\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[130\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[130\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[130\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[130\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[130\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[130\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[130\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[130\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[129\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[129\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[129\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[129\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[129\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[129\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[129\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[129\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[129\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[129\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[129\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[129\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[129\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[129\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[129\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[129\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[128\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[128\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[128\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[128\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[128\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[128\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[128\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[128\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145392 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[128\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[128\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[128\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[128\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[128\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[128\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[128\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[128\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[127\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[127\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[127\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[127\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[127\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[127\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[127\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[127\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[127\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[127\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[127\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[127\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[127\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[127\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[127\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[127\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[126\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[126\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[126\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[126\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[126\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[126\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[126\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[126\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[126\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[126\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[126\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[126\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[126\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[126\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[126\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[126\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[125\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[125\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[125\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[125\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[125\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[125\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[125\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[125\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145393 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[125\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[125\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[125\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[125\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[125\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[125\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[125\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[125\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[124\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[124\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[124\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[124\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[124\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[124\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[124\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[124\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[124\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[124\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[124\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[124\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[124\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[124\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[124\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[124\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[123\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[123\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[123\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[123\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[123\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[123\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[123\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[123\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[123\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[123\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[123\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[123\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[123\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[123\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145394 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[123\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[123\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[122\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[122\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[122\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[122\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[122\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[122\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[122\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[122\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[122\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[122\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[122\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[122\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[122\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[122\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[122\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[122\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[121\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[121\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[121\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[121\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[121\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[121\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[121\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[121\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[121\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[121\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[121\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[121\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[121\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[121\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[121\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[121\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145395 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[120\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[120\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[120\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[120\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[120\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[120\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[120\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[120\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[120\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[120\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[120\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[120\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[120\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[120\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[120\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[120\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[119\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[119\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[119\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[119\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[119\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[119\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[119\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[119\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[119\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[119\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[119\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[119\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[119\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[119\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[119\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[119\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145396 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[118\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[118\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[118\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[118\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[118\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[118\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[118\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[118\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[118\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[118\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[118\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[118\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[118\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[118\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[118\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[118\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[117\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[117\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[117\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[117\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[117\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[117\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[117\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[117\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[117\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[117\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[117\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[117\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[117\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[117\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[117\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[117\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[116\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[116\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[116\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[116\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[116\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[116\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[116\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[116\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[116\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[116\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[116\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[116\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[116\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[116\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[116\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[116\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[115\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[115\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[115\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[115\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[115\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[115\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[115\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[115\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[115\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[115\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145397 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[115\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[115\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[115\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[115\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[115\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[115\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[114\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[114\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[114\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[114\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[114\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[114\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[114\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[114\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[114\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[114\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[114\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[114\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[114\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[114\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[114\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[114\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[113\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[113\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[113\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[113\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[113\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[113\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[113\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[113\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[113\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[113\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[113\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[113\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[113\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[113\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[113\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[113\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[112\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[112\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[112\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[112\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[112\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[112\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[112\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[112\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[112\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[112\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[112\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[112\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[112\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[112\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145398 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[112\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[112\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[111\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[111\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[111\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[111\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[111\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[111\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[111\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[111\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[111\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[111\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[111\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[111\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[111\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[111\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[111\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[111\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[110\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[110\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[110\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[110\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[110\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[110\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[110\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[110\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[110\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[110\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[110\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[110\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[110\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[110\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[110\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[110\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[109\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[109\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[109\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[109\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[109\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[109\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[109\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[109\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[109\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[109\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[109\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[109\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145399 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[109\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[109\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[109\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[109\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[108\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[108\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[108\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[108\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[108\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[108\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[108\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[108\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[108\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[108\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[108\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[108\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[108\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[108\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[108\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[108\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[107\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[107\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[107\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[107\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[107\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[107\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[107\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[107\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[107\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[107\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[107\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[107\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[107\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[107\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[107\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[107\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[106\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[106\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[106\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[106\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[106\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[106\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[106\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[106\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[106\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[106\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[106\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[106\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[106\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[106\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[106\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[106\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145400 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[105\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[105\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[105\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[105\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[105\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[105\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[105\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[105\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[105\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[105\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[105\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[105\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[105\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[105\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[105\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[105\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[104\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[104\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[104\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[104\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[104\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[104\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[104\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[104\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[104\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[104\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[104\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[104\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[104\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[104\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[104\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[104\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[103\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[103\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[103\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[103\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[103\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[103\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[103\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[103\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[103\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[103\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[103\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[103\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[103\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[103\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[103\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[103\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[102\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[102\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[102\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[102\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[102\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[102\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[102\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[102\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[102\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[102\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[102\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[102\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[102\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[102\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[102\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[102\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145401 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[101\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[101\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[101\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[101\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[101\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[101\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[101\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[101\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[101\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[101\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[101\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[101\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[101\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[101\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[101\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[101\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[100\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[100\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[100\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[100\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[100\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[100\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[100\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[100\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[100\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[100\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[100\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[100\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[100\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[100\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[100\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[100\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[99\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[99\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[99\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[99\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[99\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[99\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[99\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[99\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[99\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[99\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[99\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[99\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[99\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[99\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[99\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[99\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[98\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[98\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[98\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[98\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[98\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[98\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[98\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[98\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[98\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[98\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[98\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[98\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[98\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[98\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[98\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[98\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[97\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[97\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[97\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[97\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[97\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[97\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[97\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[97\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[97\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[97\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[97\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[97\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[97\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[97\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[97\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[97\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[96\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[96\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[96\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[96\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[96\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[96\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145402 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[96\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[96\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[96\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[96\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[96\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[96\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[96\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[96\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[96\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[96\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[95\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[95\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[95\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[95\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[95\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[95\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[95\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[95\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[95\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[95\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[95\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[95\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[95\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[95\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[95\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[95\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[94\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[94\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[94\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[94\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[94\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[94\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[94\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[94\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[94\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[94\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[94\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[94\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[94\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[94\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145403 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[94\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[94\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[93\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[93\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[93\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[93\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[93\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[93\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[93\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[93\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[93\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[93\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[93\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[93\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[93\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[93\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[93\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[93\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[92\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[92\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[92\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[92\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[92\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[92\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[92\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[92\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[92\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[92\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[92\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[92\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[92\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[92\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[92\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[92\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[91\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[91\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[91\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[91\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[91\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[91\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[91\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[91\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[91\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[91\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[91\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[91\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[91\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[91\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[91\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[91\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[90\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[90\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[90\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[90\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[90\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[90\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[90\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[90\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[90\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[90\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[90\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[90\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[90\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[90\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[90\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[90\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[89\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[89\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145404 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[89\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[89\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[89\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[89\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[89\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[89\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[89\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[89\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[89\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[89\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[89\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[89\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[89\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[89\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[88\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[88\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[88\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[88\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[88\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[88\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[88\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[88\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[88\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[88\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[88\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[88\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[88\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[88\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[88\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[88\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[87\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[87\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[87\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[87\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[87\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[87\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[87\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[87\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[87\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[87\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[87\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[87\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[87\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[87\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[87\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[87\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[86\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[86\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[86\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[86\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[86\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[86\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[86\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[86\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[86\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[86\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[86\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[86\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145405 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[86\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[86\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[86\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[86\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[85\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[85\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[85\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[85\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[85\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[85\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[85\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[85\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[85\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[85\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[85\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[85\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[85\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[85\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[85\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[85\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[84\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[84\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[84\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[84\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[84\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[84\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[84\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[84\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[84\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[84\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[84\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[84\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[84\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[84\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[84\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[84\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[83\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[83\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[83\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[83\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[83\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[83\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[83\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[83\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[83\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[83\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[83\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[83\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[83\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[83\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[83\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[83\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[82\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[82\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[82\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[82\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145406 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[82\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[82\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[82\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[82\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[82\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[82\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[82\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[82\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[82\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[82\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[82\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[82\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[81\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[81\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[81\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[81\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[81\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[81\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[81\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[81\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[81\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[81\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[81\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[81\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[81\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[81\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[81\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[81\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[80\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[80\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[80\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[80\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[80\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[80\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[80\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[80\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[80\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[80\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[80\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[80\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[80\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[80\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[80\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[80\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[79\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[79\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[79\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[79\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[79\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[79\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[79\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[79\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[79\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[79\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145407 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[79\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[79\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[79\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[79\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[79\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[79\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[78\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[78\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[78\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[78\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[78\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[78\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[78\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[78\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[78\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[78\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[78\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[78\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[78\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[78\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[78\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[78\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[77\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[77\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[77\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[77\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[77\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[77\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[77\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[77\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[77\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[77\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[77\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[77\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[77\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[77\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[77\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[77\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[76\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[76\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[76\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[76\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[76\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[76\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[76\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[76\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[76\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[76\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[76\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[76\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145408 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[76\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[76\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145409 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[76\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[76\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145409 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[75\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[75\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145409 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[75\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[75\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145409 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[75\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[75\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145409 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[75\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[75\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145409 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[75\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[75\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145409 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[75\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[75\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145409 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[75\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[75\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145409 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[75\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[75\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145409 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[74\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[74\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145409 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[74\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[74\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145409 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[74\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[74\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145409 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[74\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[74\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[74\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[74\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[74\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[74\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[74\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[74\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[74\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[74\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[73\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[73\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[73\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[73\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[73\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[73\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[73\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[73\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[73\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[73\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[73\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[73\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[73\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[73\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[73\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[73\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[72\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[72\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[72\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[72\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[72\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[72\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[72\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[72\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[72\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[72\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[72\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[72\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[72\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[72\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145410 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[72\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[72\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[71\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[71\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[71\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[71\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[71\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[71\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[71\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[71\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[71\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[71\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[71\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[71\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[71\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[71\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[71\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[71\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[70\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[70\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[70\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[70\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[70\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[70\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[70\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[70\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[70\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[70\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[70\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[70\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[70\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[70\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[70\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[70\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[69\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[69\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[69\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[69\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[69\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[69\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[69\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[69\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[69\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[69\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[69\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[69\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145411 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[69\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[69\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[69\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[69\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[68\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[68\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[68\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[68\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[68\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[68\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[68\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[68\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[68\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[68\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[68\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[68\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[68\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[68\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[68\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[68\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[67\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[67\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[67\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[67\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[67\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[67\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[67\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[67\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[67\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[67\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[67\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[67\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[67\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[67\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[67\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[67\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[66\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[66\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[66\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[66\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[66\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[66\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[66\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[66\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[66\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[66\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[66\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[66\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145412 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[66\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[66\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[66\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[66\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[65\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[65\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[65\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[65\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[65\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[65\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[65\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[65\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[65\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[65\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[65\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[65\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[65\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[65\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[65\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[65\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[64\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[64\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[64\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[64\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[64\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[64\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[64\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[64\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[64\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[64\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[64\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[64\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[64\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[64\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[64\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[64\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[63\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[63\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[63\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[63\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[63\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[63\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[63\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[63\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[63\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[63\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[63\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[63\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[63\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[63\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[63\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[63\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145413 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[62\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[62\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[62\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[62\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[62\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[62\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[62\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[62\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[62\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[62\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[62\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[62\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[62\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[62\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[62\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[62\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[61\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[61\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[61\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[61\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[61\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[61\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[61\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[61\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[61\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[61\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[61\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[61\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[61\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[61\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[61\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[61\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[60\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[60\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[60\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[60\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[60\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[60\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[60\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[60\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[60\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[60\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[60\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[60\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[60\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[60\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[60\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[60\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[59\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[59\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145414 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[59\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[59\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[59\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[59\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[59\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[59\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[59\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[59\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[59\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[59\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[59\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[59\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[59\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[59\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[58\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[58\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[58\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[58\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[58\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[58\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[58\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[58\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[58\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[58\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[58\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[58\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[58\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[58\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[58\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[58\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[57\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[57\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[57\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[57\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[57\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[57\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[57\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[57\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[57\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[57\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[57\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[57\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[57\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[57\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[57\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[57\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[56\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[56\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[56\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[56\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[56\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[56\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[56\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[56\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[56\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[56\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[56\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[56\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[56\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[56\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[56\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[56\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[55\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[55\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[55\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[55\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[55\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[55\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[55\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[55\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[55\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[55\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145415 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[55\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[55\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[55\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[55\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[55\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[55\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[54\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[54\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[54\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[54\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[54\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[54\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[54\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[54\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[54\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[54\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[54\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[54\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[54\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[54\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[54\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[54\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[53\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[53\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[53\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[53\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[53\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[53\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[53\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[53\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[53\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[53\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[53\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[53\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[53\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[53\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[53\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[53\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[52\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[52\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[52\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[52\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[52\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[52\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[52\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[52\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[52\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[52\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[52\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[52\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[52\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[52\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[52\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[52\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[51\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[51\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[51\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[51\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[51\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[51\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[51\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[51\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[51\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[51\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[51\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[51\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[51\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[51\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[51\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[51\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[50\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[50\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[50\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[50\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[50\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[50\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[50\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[50\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[50\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[50\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[50\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[50\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[50\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[50\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[50\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[50\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[49\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[49\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145416 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[49\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[49\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[49\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[49\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[49\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[49\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[49\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[49\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[49\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[49\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[49\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[49\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[49\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[49\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[48\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[48\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[48\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[48\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[48\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[48\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[48\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[48\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[48\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[48\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[48\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[48\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[48\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[48\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[48\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[48\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[47\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[47\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[47\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[47\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[47\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[47\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[47\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[47\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[47\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[47\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[47\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[47\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[47\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[47\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[47\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[47\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[46\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[46\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[46\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[46\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[46\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[46\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[46\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[46\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[46\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[46\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[46\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[46\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[46\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[46\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[46\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[46\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[45\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[45\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[45\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[45\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[45\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[45\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[45\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[45\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[45\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[45\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[45\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[45\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[45\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[45\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[45\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[45\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[44\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[44\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[44\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[44\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[44\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[44\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[44\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[44\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[44\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[44\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145417 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[44\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[44\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[44\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[44\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[44\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[44\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[43\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[43\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[43\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[43\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[43\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[43\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[43\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[43\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[43\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[43\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[43\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[43\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[43\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[43\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[43\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[43\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[42\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[42\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[42\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[42\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[42\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[42\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[42\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[42\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[42\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[42\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[42\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[42\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[42\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[42\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[42\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[42\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[41\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[41\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[41\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[41\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[41\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[41\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[41\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[41\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[41\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[41\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[41\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[41\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[41\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[41\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[41\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[41\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[40\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[40\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[40\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[40\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[40\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[40\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[40\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[40\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[40\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[40\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[40\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[40\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[40\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[40\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[40\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[40\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[39\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[39\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[39\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[39\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[39\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[39\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[39\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[39\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[39\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[39\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[39\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[39\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[39\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[39\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[39\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[39\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[38\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[38\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145418 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[38\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[38\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[38\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[38\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[38\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[38\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[38\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[38\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[38\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[38\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[38\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[38\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[38\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[38\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[37\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[37\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[37\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[37\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[37\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[37\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[37\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[37\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[37\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[37\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[37\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[37\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[37\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[37\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[37\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[37\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[36\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[36\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[36\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[36\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[36\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[36\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[36\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[36\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[36\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[36\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[36\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[36\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[36\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[36\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[36\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[36\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[35\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[35\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145419 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[35\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[35\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[35\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[35\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[35\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[35\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[35\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[35\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[35\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[35\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[35\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[35\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[35\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[35\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[34\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[34\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[34\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[34\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[34\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[34\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[34\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[34\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[34\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[34\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[34\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[34\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[34\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[34\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[34\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[34\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[33\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[33\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[33\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[33\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[33\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[33\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[33\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[33\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[33\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[33\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[33\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[33\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[33\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[33\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[33\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[33\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[32\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[32\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[32\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[32\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[32\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[32\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[32\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[32\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[32\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[32\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[32\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[32\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[32\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[32\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145420 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[32\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[32\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[31\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[31\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[31\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[31\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[31\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[31\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[31\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[31\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[31\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[31\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[31\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[31\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[31\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[31\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[31\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[31\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[30\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[30\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[30\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[30\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[30\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[30\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[30\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[30\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[30\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[30\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[30\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[30\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[30\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[30\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[30\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[30\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[29\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[29\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[29\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[29\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[29\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[29\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[29\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[29\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[29\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[29\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[29\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[29\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[29\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[29\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[29\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[29\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[28\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[28\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[28\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[28\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[28\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[28\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[28\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[28\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145421 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[28\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[28\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[28\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[28\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[28\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[28\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[28\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[28\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[27\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[27\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[27\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[27\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[27\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[27\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[27\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[27\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[27\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[27\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[27\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[27\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[27\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[27\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[27\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[27\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[26\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[26\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[26\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[26\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[26\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[26\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[26\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[26\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[26\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[26\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[26\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[26\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[26\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[26\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[26\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[26\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[25\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[25\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[25\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[25\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[25\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[25\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[25\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[25\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[25\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[25\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[25\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[25\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[25\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[25\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[25\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[25\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[24\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[24\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[24\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[24\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[24\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[24\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145422 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[24\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[24\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[24\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[24\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[24\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[24\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[24\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[24\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[24\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[24\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[23\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[23\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[23\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[23\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[23\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[23\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[23\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[23\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[23\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[23\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[23\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[23\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[23\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[23\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[23\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[23\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[22\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[22\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[22\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[22\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[22\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[22\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[22\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[22\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[22\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[22\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[22\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[22\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[22\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[22\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[22\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[22\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[21\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[21\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[21\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[21\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[21\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[21\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[21\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[21\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145423 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[21\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[21\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[21\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[21\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[21\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[21\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[21\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[21\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[20\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[20\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[20\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[20\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[20\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[20\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[20\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[20\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[20\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[20\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[20\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[20\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[20\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[20\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[20\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[20\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[19\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[19\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[19\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[19\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[19\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[19\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[19\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[19\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[19\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[19\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[19\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[19\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[19\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[19\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[19\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[19\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[18\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[18\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[18\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[18\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[18\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[18\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[18\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[18\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[18\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[18\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[18\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[18\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[18\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[18\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145424 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[18\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[18\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145425 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[17\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[17\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145425 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[17\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[17\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145425 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[17\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[17\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145425 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[17\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[17\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145425 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[17\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[17\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145425 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[17\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[17\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145425 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[17\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[17\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145425 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[17\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[17\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145426 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[16\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[16\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145426 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[16\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[16\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145426 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[16\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[16\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145426 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[16\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[16\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145426 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[16\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[16\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145426 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[16\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[16\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145426 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[16\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[16\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145426 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[16\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[16\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145426 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[15\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[15\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145426 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[15\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[15\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145426 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[15\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[15\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145426 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[15\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[15\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145426 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[15\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[15\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[15\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[15\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[15\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[15\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[15\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[15\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[14\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[14\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[14\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[14\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[14\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[14\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[14\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[14\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[14\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[14\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[14\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[14\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[14\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[14\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[14\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[14\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[13\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[13\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[13\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[13\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[13\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[13\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[13\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[13\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[13\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[13\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145427 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[13\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[13\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[13\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[13\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[13\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[13\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[12\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[12\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[12\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[12\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[12\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[12\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[12\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[12\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[12\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[12\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[12\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[12\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[12\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[12\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[12\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[12\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[11\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[11\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[11\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[11\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[11\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[11\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[11\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[11\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[11\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[11\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145428 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[11\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[11\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[11\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[11\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[11\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[11\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[10\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[10\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[10\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[10\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[10\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[10\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[10\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[10\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[10\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[10\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[10\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[10\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[10\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[10\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[10\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[10\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[9\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[9\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[9\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[9\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[9\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[9\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[9\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[9\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[9\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[9\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[9\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[9\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[9\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[9\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[9\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[9\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[8\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[8\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145429 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[8\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[8\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[8\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[8\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[8\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[8\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[8\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[8\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[8\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[8\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[8\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[8\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[8\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[8\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[7\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[7\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[7\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[7\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[7\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[7\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[7\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[7\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[7\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[7\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[7\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[7\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[7\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[7\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[7\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[7\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[6\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[6\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[6\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[6\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[6\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[6\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[6\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[6\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[6\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[6\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[6\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[6\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[6\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[6\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145430 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[6\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[6\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[5\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[5\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[5\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[5\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[5\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[5\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[5\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[5\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[5\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[5\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[5\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[5\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[5\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[5\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[5\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[5\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[4\]\[0\] lsu.sv(131) " "Inferred latch for \"input_mem\[4\]\[0\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[4\]\[1\] lsu.sv(131) " "Inferred latch for \"input_mem\[4\]\[1\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[4\]\[2\] lsu.sv(131) " "Inferred latch for \"input_mem\[4\]\[2\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[4\]\[3\] lsu.sv(131) " "Inferred latch for \"input_mem\[4\]\[3\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[4\]\[4\] lsu.sv(131) " "Inferred latch for \"input_mem\[4\]\[4\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[4\]\[5\] lsu.sv(131) " "Inferred latch for \"input_mem\[4\]\[5\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[4\]\[6\] lsu.sv(131) " "Inferred latch for \"input_mem\[4\]\[6\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_mem\[4\]\[7\] lsu.sv(131) " "Inferred latch for \"input_mem\[4\]\[7\]\" at lsu.sv(131)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[255\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[255\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[255\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[255\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[255\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[255\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[255\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[255\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[255\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[255\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[255\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[255\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[255\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[255\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[255\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[255\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145431 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[254\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[254\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[254\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[254\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[254\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[254\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[254\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[254\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[254\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[254\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[254\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[254\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[254\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[254\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[254\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[254\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[253\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[253\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[253\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[253\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[253\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[253\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[253\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[253\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[253\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[253\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[253\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[253\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[253\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[253\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[253\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[253\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[252\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[252\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[252\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[252\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[252\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[252\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[252\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[252\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[252\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[252\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[252\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[252\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[252\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[252\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[252\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[252\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[251\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[251\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145432 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[251\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[251\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[251\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[251\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[251\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[251\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[251\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[251\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[251\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[251\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[251\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[251\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[251\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[251\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[250\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[250\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[250\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[250\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[250\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[250\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[250\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[250\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[250\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[250\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[250\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[250\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[250\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[250\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[250\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[250\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[249\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[249\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[249\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[249\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[249\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[249\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[249\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[249\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[249\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[249\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[249\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[249\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[249\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[249\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[249\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[249\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[248\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[248\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145433 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[248\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[248\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[248\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[248\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[248\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[248\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[248\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[248\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[248\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[248\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[248\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[248\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[248\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[248\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[247\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[247\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[247\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[247\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[247\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[247\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[247\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[247\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[247\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[247\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[247\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[247\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[247\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[247\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[247\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[247\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[246\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[246\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[246\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[246\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[246\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[246\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[246\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[246\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[246\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[246\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[246\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[246\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[246\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[246\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[246\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[246\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[245\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[245\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[245\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[245\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145434 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[245\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[245\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[245\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[245\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[245\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[245\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[245\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[245\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[245\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[245\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[245\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[245\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[244\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[244\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[244\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[244\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[244\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[244\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[244\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[244\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[244\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[244\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[244\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[244\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[244\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[244\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[244\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[244\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[243\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[243\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[243\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[243\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[243\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[243\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[243\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[243\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[243\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[243\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[243\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[243\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[243\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[243\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[243\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[243\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[242\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[242\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[242\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[242\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[242\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[242\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[242\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[242\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145435 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[242\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[242\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[242\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[242\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[242\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[242\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[242\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[242\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[241\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[241\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[241\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[241\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[241\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[241\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[241\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[241\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[241\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[241\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[241\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[241\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[241\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[241\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[241\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[241\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[240\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[240\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[240\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[240\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[240\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[240\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[240\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[240\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[240\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[240\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[240\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[240\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[240\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[240\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[240\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[240\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[239\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[239\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[239\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[239\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[239\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[239\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[239\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[239\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[239\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[239\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145436 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[239\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[239\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[239\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[239\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[239\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[239\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[238\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[238\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[238\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[238\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[238\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[238\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[238\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[238\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[238\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[238\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[238\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[238\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[238\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[238\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[238\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[238\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[237\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[237\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[237\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[237\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[237\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[237\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[237\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[237\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[237\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[237\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[237\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[237\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[237\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[237\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[237\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[237\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[236\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[236\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[236\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[236\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[236\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[236\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[236\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[236\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[236\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[236\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[236\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[236\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[236\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[236\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145437 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[236\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[236\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[235\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[235\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[235\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[235\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[235\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[235\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[235\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[235\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[235\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[235\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[235\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[235\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[235\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[235\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[235\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[235\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[234\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[234\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[234\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[234\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[234\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[234\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[234\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[234\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[234\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[234\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[234\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[234\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[234\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[234\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[234\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[234\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[233\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[233\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[233\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[233\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[233\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[233\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[233\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[233\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[233\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[233\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[233\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[233\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[233\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[233\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145438 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[233\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[233\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[232\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[232\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[232\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[232\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[232\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[232\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[232\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[232\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[232\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[232\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[232\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[232\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[232\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[232\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[232\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[232\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[231\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[231\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[231\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[231\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[231\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[231\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[231\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[231\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[231\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[231\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[231\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[231\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[231\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[231\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[231\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[231\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[230\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[230\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[230\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[230\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[230\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[230\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[230\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[230\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[230\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[230\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[230\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[230\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145439 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[230\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[230\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[230\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[230\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[229\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[229\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[229\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[229\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[229\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[229\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[229\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[229\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[229\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[229\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[229\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[229\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[229\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[229\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[229\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[229\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[228\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[228\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[228\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[228\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[228\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[228\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[228\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[228\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[228\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[228\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[228\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[228\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[228\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[228\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[228\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[228\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145440 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[227\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[227\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[227\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[227\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[227\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[227\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[227\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[227\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[227\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[227\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[227\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[227\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[227\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[227\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[227\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[227\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[226\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[226\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[226\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[226\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[226\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[226\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[226\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[226\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[226\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[226\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[226\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[226\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[226\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[226\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[226\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[226\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[225\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[225\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[225\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[225\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[225\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[225\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[225\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[225\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[225\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[225\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145441 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[225\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[225\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[225\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[225\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[225\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[225\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[224\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[224\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[224\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[224\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[224\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[224\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[224\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[224\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[224\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[224\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[224\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[224\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[224\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[224\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[224\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[224\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[223\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[223\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[223\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[223\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[223\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[223\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[223\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[223\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[223\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[223\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[223\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[223\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145442 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[223\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[223\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[223\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[223\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[222\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[222\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[222\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[222\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[222\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[222\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[222\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[222\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[222\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[222\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[222\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[222\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[222\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[222\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[222\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[222\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[221\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[221\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[221\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[221\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[221\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[221\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[221\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[221\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[221\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[221\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[221\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[221\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[221\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[221\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145443 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[221\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[221\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[220\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[220\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[220\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[220\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[220\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[220\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[220\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[220\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[220\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[220\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[220\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[220\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[220\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[220\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[220\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[220\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[219\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[219\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[219\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[219\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[219\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[219\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[219\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[219\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[219\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[219\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[219\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[219\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[219\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[219\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[219\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[219\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[218\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[218\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[218\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[218\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[218\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[218\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[218\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[218\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[218\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[218\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[218\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[218\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[218\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[218\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[218\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[218\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[217\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[217\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[217\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[217\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145444 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[217\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[217\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[217\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[217\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[217\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[217\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[217\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[217\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[217\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[217\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[217\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[217\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[216\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[216\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[216\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[216\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[216\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[216\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[216\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[216\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[216\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[216\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[216\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[216\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[216\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[216\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[216\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[216\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[215\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[215\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[215\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[215\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[215\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[215\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[215\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[215\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[215\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[215\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[215\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[215\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[215\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[215\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[215\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[215\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[214\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[214\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[214\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[214\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[214\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[214\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[214\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[214\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[214\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[214\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[214\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[214\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[214\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[214\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[214\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[214\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[213\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[213\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[213\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[213\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[213\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[213\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145445 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[213\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[213\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[213\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[213\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[213\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[213\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[213\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[213\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[213\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[213\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[212\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[212\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[212\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[212\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[212\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[212\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[212\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[212\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[212\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[212\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[212\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[212\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[212\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[212\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[212\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[212\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[211\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[211\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[211\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[211\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[211\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[211\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[211\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[211\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[211\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[211\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[211\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[211\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[211\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[211\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[211\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[211\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[210\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[210\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[210\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[210\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[210\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[210\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[210\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[210\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[210\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[210\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[210\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[210\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[210\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[210\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[210\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[210\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[209\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[209\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[209\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[209\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[209\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[209\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[209\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[209\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[209\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[209\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[209\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[209\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[209\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[209\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[209\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[209\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[208\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[208\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[208\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[208\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[208\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[208\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[208\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[208\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[208\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[208\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[208\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[208\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[208\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[208\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145446 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[208\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[208\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[207\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[207\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[207\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[207\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[207\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[207\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[207\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[207\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[207\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[207\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[207\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[207\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[207\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[207\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[207\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[207\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[206\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[206\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[206\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[206\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[206\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[206\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[206\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[206\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[206\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[206\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[206\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[206\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[206\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[206\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[206\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[206\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[205\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[205\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[205\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[205\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[205\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[205\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[205\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[205\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[205\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[205\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[205\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[205\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[205\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[205\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[205\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[205\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[204\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[204\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[204\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[204\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[204\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[204\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[204\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[204\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[204\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[204\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[204\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[204\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[204\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[204\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[204\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[204\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[203\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[203\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[203\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[203\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[203\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[203\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[203\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[203\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[203\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[203\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[203\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[203\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[203\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[203\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[203\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[203\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[202\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[202\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[202\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[202\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145447 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[202\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[202\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[202\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[202\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[202\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[202\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[202\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[202\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[202\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[202\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[202\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[202\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[201\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[201\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[201\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[201\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[201\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[201\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[201\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[201\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[201\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[201\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[201\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[201\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[201\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[201\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[201\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[201\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[200\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[200\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[200\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[200\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[200\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[200\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[200\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[200\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[200\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[200\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[200\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[200\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[200\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[200\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[200\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[200\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[199\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[199\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[199\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[199\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[199\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[199\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[199\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[199\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[199\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[199\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[199\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[199\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[199\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[199\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[199\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[199\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[198\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[198\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[198\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[198\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[198\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[198\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[198\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[198\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[198\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[198\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[198\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[198\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[198\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[198\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[198\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[198\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[197\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[197\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[197\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[197\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[197\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[197\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[197\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[197\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[197\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[197\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145448 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[197\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[197\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[197\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[197\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[197\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[197\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[196\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[196\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[196\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[196\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[196\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[196\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[196\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[196\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[196\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[196\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[196\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[196\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[196\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[196\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[196\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[196\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[195\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[195\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[195\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[195\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[195\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[195\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[195\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[195\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[195\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[195\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[195\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[195\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[195\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[195\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[195\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[195\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[194\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[194\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[194\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[194\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[194\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[194\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[194\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[194\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[194\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[194\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[194\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[194\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[194\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[194\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[194\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[194\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[193\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[193\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[193\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[193\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145449 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[193\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[193\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[193\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[193\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[193\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[193\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[193\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[193\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[193\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[193\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[193\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[193\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[192\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[192\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[192\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[192\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[192\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[192\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[192\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[192\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[192\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[192\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[192\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[192\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[192\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[192\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[192\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[192\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[191\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[191\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[191\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[191\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[191\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[191\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[191\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[191\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[191\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[191\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145450 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[191\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[191\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[191\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[191\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[191\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[191\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[190\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[190\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[190\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[190\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[190\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[190\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[190\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[190\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[190\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[190\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[190\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[190\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[190\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[190\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[190\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[190\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[189\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[189\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[189\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[189\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[189\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[189\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[189\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[189\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[189\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[189\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[189\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[189\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[189\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[189\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[189\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[189\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[188\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[188\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[188\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[188\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[188\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[188\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[188\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[188\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[188\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[188\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[188\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[188\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[188\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[188\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[188\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[188\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[187\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[187\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[187\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[187\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[187\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[187\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[187\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[187\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[187\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[187\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[187\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[187\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145451 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[187\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[187\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[187\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[187\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[186\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[186\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[186\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[186\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[186\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[186\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[186\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[186\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[186\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[186\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[186\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[186\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[186\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[186\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[186\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[186\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[185\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[185\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[185\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[185\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[185\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[185\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[185\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[185\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[185\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[185\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[185\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[185\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[185\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[185\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[185\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[185\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[184\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[184\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[184\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[184\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[184\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[184\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[184\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[184\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[184\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[184\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[184\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[184\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[184\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[184\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[184\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[184\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[183\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[183\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[183\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[183\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[183\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[183\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[183\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[183\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[183\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[183\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[183\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[183\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[183\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[183\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[183\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[183\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[182\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[182\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[182\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[182\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[182\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[182\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145452 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[182\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[182\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[182\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[182\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[182\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[182\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[182\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[182\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[182\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[182\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[181\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[181\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[181\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[181\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[181\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[181\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[181\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[181\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[181\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[181\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[181\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[181\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[181\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[181\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[181\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[181\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[180\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[180\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[180\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[180\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[180\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[180\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[180\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[180\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[180\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[180\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[180\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[180\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[180\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[180\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[180\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[180\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[179\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[179\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[179\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[179\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[179\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[179\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[179\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[179\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[179\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[179\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[179\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[179\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[179\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[179\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[179\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[179\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145453 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[178\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[178\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[178\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[178\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[178\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[178\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[178\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[178\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[178\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[178\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[178\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[178\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[178\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[178\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[178\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[178\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[177\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[177\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[177\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[177\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[177\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[177\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[177\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[177\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[177\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[177\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[177\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[177\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[177\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[177\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[177\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[177\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[176\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[176\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[176\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[176\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[176\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[176\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[176\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[176\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[176\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[176\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[176\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[176\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[176\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[176\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[176\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[176\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[175\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[175\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[175\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[175\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[175\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[175\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[175\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[175\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[175\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[175\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[175\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[175\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[175\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[175\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[175\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[175\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[174\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[174\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[174\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[174\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[174\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[174\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[174\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[174\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[174\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[174\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[174\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[174\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145454 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[174\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[174\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[174\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[174\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[173\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[173\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[173\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[173\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[173\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[173\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[173\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[173\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[173\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[173\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[173\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[173\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[173\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[173\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[173\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[173\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[172\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[172\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[172\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[172\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[172\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[172\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[172\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[172\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[172\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[172\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[172\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[172\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[172\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[172\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[172\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[172\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[171\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[171\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[171\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[171\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[171\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[171\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[171\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[171\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[171\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[171\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[171\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[171\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[171\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[171\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[171\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[171\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[170\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[170\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[170\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[170\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[170\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[170\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[170\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[170\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[170\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[170\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[170\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[170\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[170\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[170\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[170\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[170\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[169\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[169\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[169\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[169\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[169\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[169\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[169\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[169\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[169\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[169\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[169\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[169\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[169\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[169\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145455 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[169\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[169\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[168\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[168\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[168\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[168\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[168\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[168\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[168\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[168\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[168\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[168\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[168\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[168\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[168\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[168\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[168\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[168\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[167\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[167\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[167\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[167\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[167\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[167\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[167\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[167\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[167\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[167\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[167\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[167\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[167\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[167\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[167\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[167\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[166\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[166\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[166\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[166\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[166\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[166\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[166\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[166\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[166\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[166\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[166\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[166\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[166\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[166\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[166\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[166\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[165\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[165\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[165\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[165\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[165\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[165\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[165\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[165\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[165\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[165\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[165\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[165\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[165\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[165\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[165\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[165\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[164\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[164\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[164\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[164\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[164\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[164\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145456 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[164\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[164\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[164\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[164\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[164\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[164\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[164\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[164\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[164\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[164\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[163\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[163\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[163\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[163\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[163\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[163\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[163\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[163\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[163\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[163\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[163\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[163\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[163\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[163\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[163\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[163\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[162\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[162\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[162\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[162\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[162\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[162\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[162\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[162\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[162\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[162\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[162\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[162\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[162\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[162\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[162\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[162\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145457 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[161\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[161\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[161\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[161\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[161\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[161\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[161\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[161\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[161\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[161\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[161\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[161\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[161\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[161\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[161\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[161\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[160\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[160\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[160\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[160\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[160\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[160\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[160\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[160\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[160\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[160\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[160\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[160\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[160\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[160\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[160\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[160\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[159\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[159\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[159\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[159\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[159\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[159\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[159\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[159\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[159\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[159\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[159\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[159\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[159\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[159\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[159\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[159\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[158\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[158\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[158\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[158\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145458 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[158\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[158\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[158\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[158\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[158\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[158\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[158\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[158\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[158\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[158\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[158\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[158\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[157\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[157\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[157\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[157\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[157\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[157\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[157\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[157\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[157\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[157\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[157\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[157\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[157\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[157\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[157\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[157\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[156\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[156\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145459 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[156\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[156\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[156\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[156\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[156\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[156\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[156\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[156\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[156\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[156\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[156\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[156\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[156\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[156\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[155\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[155\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[155\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[155\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[155\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[155\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[155\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[155\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[155\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[155\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[155\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[155\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[155\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[155\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145460 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[155\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[155\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[154\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[154\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[154\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[154\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[154\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[154\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[154\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[154\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[154\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[154\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[154\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[154\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[154\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[154\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[154\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[154\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[153\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[153\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[153\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[153\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[153\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[153\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[153\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[153\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[153\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[153\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[153\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[153\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[153\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[153\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[153\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[153\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[152\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[152\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[152\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[152\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[152\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[152\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[152\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[152\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[152\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[152\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[152\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[152\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[152\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[152\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[152\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[152\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[151\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[151\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[151\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[151\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[151\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[151\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[151\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[151\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[151\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[151\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[151\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[151\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[151\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[151\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[151\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[151\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[150\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[150\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[150\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[150\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[150\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[150\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[150\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[150\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[150\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[150\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[150\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[150\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[150\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[150\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145461 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[150\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[150\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[149\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[149\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[149\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[149\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[149\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[149\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[149\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[149\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[149\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[149\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[149\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[149\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[149\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[149\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[149\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[149\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[148\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[148\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[148\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[148\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[148\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[148\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[148\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[148\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[148\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[148\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[148\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[148\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[148\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[148\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[148\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[148\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[147\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[147\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[147\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[147\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[147\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[147\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[147\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[147\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[147\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[147\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[147\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[147\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[147\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[147\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[147\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[147\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[146\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[146\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[146\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[146\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[146\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[146\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[146\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[146\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[146\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[146\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[146\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[146\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[146\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[146\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[146\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[146\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[145\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[145\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[145\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[145\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[145\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[145\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[145\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[145\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[145\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[145\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145462 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[145\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[145\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[145\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[145\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[145\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[145\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[144\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[144\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[144\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[144\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[144\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[144\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[144\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[144\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[144\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[144\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[144\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[144\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[144\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[144\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[144\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[144\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[143\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[143\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[143\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[143\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[143\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[143\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[143\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[143\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[143\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[143\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[143\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[143\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[143\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[143\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[143\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[143\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[142\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[142\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[142\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[142\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[142\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[142\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[142\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[142\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[142\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[142\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[142\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[142\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[142\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[142\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[142\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[142\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[141\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[141\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[141\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[141\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[141\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[141\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[141\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[141\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[141\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[141\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[141\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[141\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[141\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[141\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[141\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[141\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[140\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[140\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[140\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[140\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[140\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[140\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[140\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[140\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[140\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[140\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[140\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[140\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145463 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[140\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[140\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[140\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[140\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[139\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[139\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[139\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[139\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[139\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[139\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[139\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[139\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[139\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[139\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[139\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[139\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[139\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[139\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[139\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[139\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[138\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[138\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[138\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[138\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[138\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[138\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[138\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[138\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[138\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[138\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[138\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[138\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[138\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[138\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[138\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[138\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[137\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[137\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[137\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[137\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[137\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[137\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[137\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[137\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[137\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[137\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[137\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[137\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[137\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[137\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[137\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[137\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[136\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[136\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[136\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[136\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[136\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[136\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[136\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[136\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[136\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[136\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[136\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[136\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[136\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[136\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[136\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[136\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[135\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[135\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145464 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[135\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[135\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[135\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[135\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[135\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[135\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[135\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[135\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[135\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[135\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[135\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[135\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[135\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[135\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[134\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[134\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[134\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[134\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[134\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[134\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[134\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[134\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[134\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[134\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[134\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[134\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[134\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[134\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[134\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[134\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[133\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[133\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[133\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[133\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[133\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[133\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[133\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[133\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[133\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[133\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[133\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[133\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[133\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[133\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[133\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[133\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[132\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[132\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[132\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[132\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[132\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[132\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[132\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[132\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[132\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[132\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145465 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[132\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[132\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[132\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[132\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[132\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[132\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[131\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[131\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[131\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[131\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[131\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[131\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[131\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[131\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[131\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[131\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[131\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[131\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[131\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[131\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[131\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[131\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[130\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[130\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[130\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[130\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[130\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[130\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[130\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[130\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[130\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[130\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[130\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[130\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[130\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[130\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[130\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[130\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[129\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[129\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[129\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[129\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[129\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[129\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[129\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[129\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[129\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[129\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[129\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[129\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[129\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[129\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[129\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[129\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[128\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[128\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[128\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[128\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[128\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[128\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[128\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[128\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[128\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[128\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145466 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[128\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[128\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[128\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[128\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[128\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[128\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[127\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[127\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[127\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[127\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[127\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[127\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[127\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[127\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[127\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[127\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[127\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[127\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[127\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[127\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[127\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[127\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[126\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[126\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[126\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[126\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[126\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[126\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[126\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[126\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[126\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[126\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[126\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[126\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[126\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[126\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[126\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[126\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[125\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[125\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[125\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[125\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[125\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[125\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[125\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[125\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[125\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[125\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[125\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[125\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[125\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[125\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[125\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[125\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[124\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[124\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[124\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[124\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[124\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[124\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[124\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[124\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[124\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[124\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[124\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[124\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[124\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[124\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[124\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[124\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[123\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[123\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[123\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[123\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[123\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[123\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[123\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[123\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145467 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[123\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[123\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[123\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[123\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[123\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[123\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[123\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[123\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[122\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[122\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[122\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[122\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[122\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[122\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[122\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[122\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[122\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[122\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[122\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[122\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[122\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[122\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[122\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[122\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[121\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[121\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[121\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[121\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[121\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[121\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[121\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[121\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[121\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[121\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[121\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[121\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[121\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[121\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[121\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[121\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[120\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[120\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[120\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[120\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[120\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[120\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[120\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[120\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[120\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[120\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[120\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[120\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[120\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[120\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[120\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[120\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[119\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[119\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[119\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[119\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[119\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[119\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[119\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[119\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[119\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[119\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[119\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[119\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[119\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[119\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[119\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[119\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[118\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[118\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[118\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[118\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[118\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[118\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[118\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[118\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[118\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[118\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145468 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[118\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[118\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[118\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[118\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[118\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[118\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[117\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[117\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[117\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[117\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[117\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[117\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[117\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[117\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[117\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[117\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[117\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[117\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[117\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[117\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[117\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[117\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[116\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[116\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[116\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[116\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[116\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[116\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[116\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[116\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[116\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[116\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[116\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[116\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[116\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[116\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[116\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[116\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[115\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[115\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[115\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[115\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145469 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[115\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[115\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[115\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[115\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[115\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[115\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[115\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[115\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[115\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[115\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[115\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[115\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[114\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[114\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[114\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[114\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[114\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[114\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[114\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[114\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[114\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[114\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[114\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[114\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[114\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[114\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[114\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[114\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[113\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[113\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[113\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[113\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[113\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[113\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[113\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[113\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[113\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[113\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[113\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[113\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[113\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[113\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[113\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[113\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[112\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[112\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[112\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[112\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[112\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[112\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[112\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[112\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[112\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[112\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[112\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[112\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[112\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[112\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[112\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[112\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[111\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[111\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[111\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[111\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[111\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[111\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145470 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[111\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[111\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[111\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[111\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[111\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[111\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[111\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[111\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[111\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[111\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[110\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[110\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[110\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[110\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[110\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[110\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[110\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[110\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[110\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[110\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[110\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[110\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[110\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[110\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[110\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[110\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[109\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[109\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[109\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[109\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[109\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[109\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[109\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[109\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[109\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[109\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[109\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[109\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[109\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[109\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[109\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[109\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[108\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[108\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[108\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[108\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[108\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[108\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[108\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[108\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[108\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[108\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[108\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[108\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[108\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[108\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[108\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[108\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[107\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[107\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[107\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[107\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[107\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[107\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[107\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[107\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[107\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[107\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[107\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[107\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145471 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[107\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[107\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[107\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[107\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[106\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[106\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[106\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[106\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[106\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[106\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[106\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[106\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[106\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[106\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[106\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[106\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[106\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[106\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[106\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[106\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[105\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[105\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[105\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[105\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[105\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[105\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[105\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[105\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[105\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[105\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[105\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[105\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[105\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[105\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[105\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[105\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[104\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[104\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[104\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[104\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[104\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[104\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[104\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[104\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[104\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[104\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[104\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[104\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[104\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[104\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[104\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[104\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[103\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[103\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[103\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[103\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[103\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[103\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[103\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[103\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[103\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[103\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[103\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[103\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[103\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[103\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[103\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[103\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[102\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[102\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[102\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[102\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[102\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[102\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[102\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[102\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[102\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[102\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[102\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[102\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[102\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[102\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[102\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[102\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145472 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[101\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[101\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[101\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[101\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[101\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[101\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[101\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[101\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[101\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[101\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[101\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[101\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[101\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[101\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[101\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[101\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[100\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[100\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[100\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[100\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[100\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[100\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[100\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[100\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[100\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[100\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[100\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[100\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[100\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[100\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[100\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[100\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[99\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[99\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[99\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[99\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[99\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[99\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[99\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[99\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[99\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[99\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[99\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[99\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[99\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[99\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[99\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[99\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[98\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[98\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[98\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[98\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[98\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[98\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[98\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[98\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[98\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[98\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[98\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[98\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[98\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[98\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[98\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[98\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[97\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[97\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[97\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[97\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[97\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[97\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[97\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[97\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145473 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[97\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[97\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[97\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[97\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[97\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[97\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[97\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[97\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[96\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[96\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[96\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[96\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[96\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[96\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[96\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[96\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[96\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[96\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[96\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[96\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[96\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[96\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[96\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[96\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[95\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[95\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[95\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[95\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[95\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[95\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[95\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[95\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[95\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[95\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[95\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[95\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[95\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[95\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[95\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[95\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[94\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[94\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[94\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[94\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[94\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[94\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[94\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[94\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[94\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[94\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[94\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[94\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[94\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[94\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145474 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[94\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[94\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[93\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[93\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[93\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[93\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[93\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[93\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[93\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[93\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[93\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[93\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[93\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[93\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[93\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[93\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[93\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[93\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[92\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[92\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[92\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[92\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[92\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[92\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[92\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[92\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[92\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[92\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[92\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[92\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[92\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[92\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[92\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[92\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[91\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[91\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[91\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[91\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[91\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[91\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[91\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[91\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[91\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[91\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[91\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[91\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[91\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[91\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[91\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[91\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[90\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[90\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[90\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[90\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[90\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[90\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[90\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[90\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[90\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[90\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[90\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[90\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145475 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[90\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[90\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[90\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[90\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[89\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[89\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[89\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[89\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[89\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[89\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[89\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[89\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[89\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[89\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[89\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[89\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[89\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[89\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[89\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[89\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[88\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[88\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[88\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[88\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[88\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[88\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[88\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[88\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[88\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[88\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[88\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[88\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[88\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[88\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[88\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[88\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[87\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[87\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[87\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[87\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[87\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[87\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145476 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[87\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[87\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[87\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[87\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[87\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[87\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[87\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[87\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[87\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[87\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[86\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[86\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[86\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[86\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[86\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[86\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[86\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[86\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[86\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[86\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[86\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[86\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[86\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[86\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[86\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[86\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[85\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[85\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[85\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[85\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[85\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[85\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[85\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[85\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[85\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[85\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[85\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[85\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[85\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[85\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[85\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[85\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[84\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[84\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[84\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[84\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[84\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[84\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[84\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[84\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[84\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[84\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[84\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[84\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[84\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[84\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[84\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[84\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[83\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[83\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[83\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[83\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[83\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[83\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145477 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[83\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[83\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[83\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[83\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[83\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[83\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[83\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[83\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[83\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[83\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[82\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[82\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[82\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[82\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[82\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[82\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[82\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[82\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[82\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[82\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[82\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[82\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[82\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[82\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[82\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[82\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[81\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[81\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[81\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[81\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[81\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[81\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[81\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[81\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[81\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[81\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[81\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[81\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[81\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[81\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[81\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[81\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[80\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[80\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[80\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[80\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[80\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[80\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[80\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[80\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[80\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[80\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[80\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[80\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[80\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[80\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[80\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[80\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[79\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[79\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[79\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[79\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[79\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[79\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145478 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[79\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[79\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[79\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[79\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[79\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[79\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[79\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[79\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[79\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[79\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[78\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[78\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[78\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[78\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[78\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[78\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[78\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[78\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[78\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[78\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[78\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[78\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[78\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[78\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[78\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[78\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[77\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[77\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[77\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[77\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[77\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[77\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[77\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[77\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[77\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[77\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[77\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[77\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[77\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[77\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[77\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[77\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[76\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[76\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[76\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[76\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[76\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[76\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[76\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[76\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[76\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[76\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[76\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[76\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[76\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[76\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[76\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[76\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[75\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[75\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145479 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[75\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[75\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[75\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[75\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[75\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[75\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[75\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[75\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[75\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[75\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[75\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[75\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[75\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[75\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[74\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[74\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[74\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[74\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[74\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[74\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[74\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[74\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[74\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[74\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[74\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[74\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[74\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[74\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[74\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[74\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[73\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[73\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[73\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[73\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[73\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[73\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[73\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[73\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[73\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[73\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[73\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[73\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[73\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[73\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[73\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[73\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[72\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[72\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[72\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[72\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[72\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[72\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[72\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[72\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145480 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[72\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[72\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[72\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[72\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[72\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[72\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[72\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[72\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[71\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[71\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[71\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[71\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[71\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[71\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[71\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[71\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[71\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[71\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[71\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[71\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[71\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[71\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[71\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[71\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[70\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[70\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[70\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[70\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[70\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[70\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[70\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[70\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[70\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[70\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[70\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[70\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[70\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[70\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[70\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[70\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[69\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[69\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[69\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[69\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[69\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[69\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[69\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[69\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[69\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[69\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[69\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[69\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[69\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[69\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[69\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[69\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[68\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[68\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[68\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[68\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[68\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[68\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[68\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[68\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[68\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[68\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[68\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[68\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[68\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[68\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[68\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[68\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[67\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[67\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[67\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[67\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[67\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[67\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145481 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[67\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[67\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[67\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[67\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[67\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[67\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[67\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[67\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[67\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[67\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[66\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[66\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[66\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[66\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[66\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[66\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[66\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[66\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[66\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[66\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[66\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[66\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[66\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[66\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[66\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[66\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[65\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[65\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[65\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[65\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[65\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[65\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[65\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[65\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[65\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[65\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[65\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[65\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[65\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[65\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[65\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[65\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[64\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[64\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[64\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[64\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[64\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[64\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[64\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[64\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145482 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[64\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[64\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[64\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[64\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[64\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[64\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[64\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[64\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[63\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[63\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[63\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[63\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[63\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[63\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[63\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[63\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[63\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[63\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[63\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[63\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[63\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[63\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[63\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[63\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[62\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[62\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[62\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[62\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[62\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[62\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[62\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[62\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[62\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[62\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[62\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[62\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[62\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[62\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[62\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[62\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[61\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[61\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145483 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[61\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[61\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[61\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[61\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[61\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[61\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[61\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[61\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[61\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[61\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[61\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[61\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[61\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[61\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[60\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[60\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[60\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[60\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[60\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[60\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[60\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[60\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[60\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[60\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[60\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[60\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[60\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[60\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[60\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[60\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[59\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[59\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[59\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[59\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[59\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[59\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[59\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[59\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[59\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[59\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[59\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[59\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[59\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[59\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[59\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[59\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[58\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[58\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[58\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[58\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[58\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[58\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[58\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[58\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145484 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[58\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[58\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[58\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[58\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[58\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[58\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[58\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[58\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[57\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[57\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[57\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[57\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[57\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[57\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[57\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[57\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[57\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[57\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[57\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[57\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[57\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[57\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[57\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[57\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[56\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[56\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[56\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[56\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[56\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[56\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[56\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[56\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[56\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[56\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[56\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[56\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[56\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[56\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[56\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[56\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[55\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[55\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[55\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[55\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[55\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[55\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[55\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[55\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[55\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[55\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[55\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[55\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[55\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[55\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[55\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[55\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[54\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[54\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[54\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[54\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145485 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[54\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[54\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[54\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[54\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[54\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[54\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[54\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[54\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[54\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[54\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[54\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[54\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[53\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[53\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[53\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[53\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[53\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[53\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[53\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[53\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[53\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[53\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[53\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[53\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[53\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[53\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[53\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[53\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[52\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[52\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[52\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[52\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[52\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[52\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[52\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[52\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[52\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[52\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[52\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[52\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[52\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[52\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[52\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[52\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[51\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[51\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[51\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[51\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[51\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[51\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[51\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[51\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[51\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[51\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[51\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[51\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[51\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[51\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[51\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[51\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[50\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[50\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145486 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[50\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[50\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[50\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[50\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[50\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[50\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[50\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[50\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[50\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[50\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[50\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[50\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[50\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[50\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[49\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[49\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[49\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[49\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[49\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[49\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[49\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[49\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[49\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[49\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[49\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[49\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[49\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[49\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[49\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[49\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[48\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[48\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[48\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[48\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[48\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[48\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[48\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[48\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[48\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[48\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[48\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[48\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[48\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[48\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[48\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[48\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[47\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[47\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[47\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[47\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[47\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[47\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[47\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[47\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[47\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[47\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[47\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[47\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[47\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[47\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[47\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[47\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[46\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[46\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[46\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[46\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[46\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[46\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[46\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[46\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[46\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[46\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[46\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[46\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[46\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[46\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145487 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[46\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[46\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[45\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[45\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[45\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[45\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[45\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[45\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[45\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[45\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[45\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[45\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[45\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[45\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[45\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[45\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[45\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[45\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[44\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[44\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[44\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[44\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[44\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[44\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[44\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[44\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[44\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[44\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[44\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[44\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[44\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[44\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[44\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[44\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[43\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[43\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[43\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[43\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[43\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[43\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[43\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[43\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[43\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[43\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[43\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[43\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[43\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[43\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[43\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[43\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[42\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[42\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[42\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[42\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[42\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[42\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[42\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[42\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[42\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[42\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145488 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[42\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[42\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[42\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[42\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[42\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[42\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[41\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[41\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[41\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[41\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[41\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[41\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[41\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[41\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[41\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[41\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[41\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[41\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[41\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[41\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[41\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[41\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[40\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[40\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[40\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[40\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[40\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[40\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[40\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[40\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[40\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[40\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[40\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[40\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[40\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[40\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[40\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[40\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[39\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[39\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[39\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[39\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[39\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[39\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[39\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[39\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[39\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[39\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[39\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[39\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[39\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[39\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[39\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[39\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[38\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[38\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[38\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[38\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[38\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[38\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[38\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[38\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[38\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[38\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[38\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[38\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[38\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[38\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[38\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[38\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[37\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[37\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[37\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[37\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[37\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[37\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[37\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[37\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[37\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[37\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[37\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[37\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145489 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[37\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[37\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[37\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[37\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[36\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[36\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[36\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[36\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[36\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[36\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[36\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[36\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[36\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[36\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[36\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[36\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[36\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[36\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[36\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[36\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[35\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[35\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[35\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[35\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[35\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[35\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[35\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[35\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[35\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[35\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[35\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[35\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[35\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[35\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[35\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[35\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[34\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[34\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[34\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[34\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[34\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[34\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[34\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[34\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[34\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[34\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[34\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[34\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[34\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[34\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[34\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[34\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[33\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[33\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[33\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[33\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[33\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[33\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[33\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[33\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[33\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[33\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[33\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[33\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[33\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[33\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[33\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[33\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[32\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[32\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[32\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[32\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[32\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[32\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[32\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[32\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[32\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[32\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[32\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[32\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145490 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[32\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[32\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[32\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[32\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[31\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[31\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[31\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[31\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[31\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[31\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[31\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[31\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[31\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[31\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[31\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[31\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[31\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[31\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[31\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[31\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[30\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[30\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[30\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[30\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[30\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[30\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[30\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[30\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[30\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[30\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[30\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[30\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[30\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[30\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[30\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[30\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[29\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[29\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[29\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[29\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[29\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[29\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[29\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[29\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[29\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[29\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[29\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[29\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[29\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[29\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[29\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[29\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[28\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[28\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[28\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[28\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[28\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[28\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[28\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[28\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[28\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[28\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[28\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[28\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[28\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[28\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[28\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[28\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[27\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[27\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[27\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[27\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[27\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[27\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[27\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[27\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[27\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[27\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[27\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[27\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[27\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[27\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[27\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[27\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[26\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[26\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[26\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[26\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145491 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[26\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[26\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[26\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[26\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[26\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[26\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[26\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[26\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[26\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[26\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[26\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[26\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[25\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[25\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[25\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[25\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[25\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[25\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[25\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[25\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[25\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[25\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[25\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[25\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[25\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[25\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[25\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[25\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[24\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[24\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[24\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[24\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[24\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[24\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[24\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[24\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[24\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[24\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[24\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[24\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[24\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[24\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[24\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[24\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[23\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[23\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[23\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[23\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145492 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[23\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[23\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[23\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[23\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[23\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[23\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[23\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[23\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[23\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[23\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[23\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[23\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[22\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[22\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[22\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[22\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[22\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[22\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[22\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[22\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[22\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[22\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[22\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[22\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[22\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[22\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[22\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[22\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[21\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[21\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[21\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[21\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[21\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[21\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[21\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[21\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145493 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[21\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[21\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[21\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[21\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[21\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[21\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[21\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[21\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[20\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[20\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[20\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[20\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[20\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[20\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[20\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[20\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[20\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[20\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[20\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[20\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[20\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[20\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[20\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[20\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[19\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[19\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[19\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[19\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[19\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[19\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[19\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[19\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[19\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[19\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145494 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[19\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[19\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[19\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[19\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[19\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[19\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[18\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[18\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[18\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[18\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[18\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[18\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[18\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[18\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[18\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[18\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[18\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[18\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[18\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[18\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[18\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[18\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[17\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[17\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[17\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[17\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[17\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[17\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[17\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[17\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[17\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[17\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[17\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[17\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[17\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[17\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[17\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[17\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145495 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[16\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[16\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[16\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[16\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[16\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[16\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[16\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[16\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[16\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[16\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[16\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[16\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[16\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[16\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[16\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[16\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[15\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[15\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[15\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[15\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[15\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[15\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[15\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[15\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[15\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[15\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[15\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[15\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[15\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[15\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[15\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[15\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[14\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[14\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[14\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[14\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[14\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[14\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[14\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[14\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[14\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[14\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[14\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[14\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[14\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[14\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145496 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[14\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[14\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[13\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[13\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[13\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[13\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[13\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[13\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[13\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[13\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[13\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[13\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[13\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[13\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[13\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[13\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[13\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[13\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[12\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[12\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[12\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[12\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[12\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[12\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[12\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[12\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[12\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[12\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[12\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[12\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[12\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[12\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[12\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[12\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[11\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[11\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[11\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[11\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[11\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[11\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[11\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[11\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[11\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[11\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[11\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[11\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[11\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[11\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[11\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[11\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[10\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[10\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[10\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[10\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[10\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[10\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[10\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[10\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[10\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[10\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[10\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[10\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145497 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[10\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[10\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[10\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[10\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[9\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[9\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[9\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[9\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[9\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[9\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[9\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[9\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[9\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[9\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[9\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[9\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[9\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[9\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[9\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[9\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[8\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[8\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[8\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[8\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[8\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[8\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[8\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[8\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[8\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[8\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[8\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[8\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[8\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[8\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[8\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[8\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145498 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[7\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[7\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[7\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[7\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[7\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[7\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[7\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[7\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[7\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[7\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[7\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[7\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[7\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[7\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[7\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[7\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[6\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[6\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[6\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[6\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[6\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[6\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[6\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[6\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[6\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[6\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[6\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[6\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[6\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[6\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[6\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[6\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[5\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[5\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[5\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[5\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[5\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[5\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[5\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[5\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[5\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[5\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[5\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[5\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145499 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[5\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[5\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[5\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[5\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[4\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[4\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[4\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[4\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[4\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[4\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[4\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[4\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[4\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[4\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[4\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[4\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[4\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[4\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[4\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[4\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[3\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[3\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[3\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[3\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[3\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[3\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[3\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[3\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[3\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[3\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[3\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[3\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[3\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[3\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[3\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[3\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[2\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[2\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[2\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[2\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[2\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[2\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[2\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[2\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[2\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[2\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[2\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[2\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[2\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[2\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[2\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[2\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[1\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[1\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[1\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[1\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[1\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[1\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[1\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[1\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[1\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[1\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145500 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[1\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[1\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145501 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[1\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[1\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145501 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[1\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[1\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145501 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[0\]\[0\] lsu.sv(99) " "Inferred latch for \"output_mem\[0\]\[0\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145501 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[0\]\[1\] lsu.sv(99) " "Inferred latch for \"output_mem\[0\]\[1\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145501 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[0\]\[2\] lsu.sv(99) " "Inferred latch for \"output_mem\[0\]\[2\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145501 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[0\]\[3\] lsu.sv(99) " "Inferred latch for \"output_mem\[0\]\[3\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145501 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[0\]\[4\] lsu.sv(99) " "Inferred latch for \"output_mem\[0\]\[4\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145501 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[0\]\[5\] lsu.sv(99) " "Inferred latch for \"output_mem\[0\]\[5\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145501 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[0\]\[6\] lsu.sv(99) " "Inferred latch for \"output_mem\[0\]\[6\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145501 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_mem\[0\]\[7\] lsu.sv(99) " "Inferred latch for \"output_mem\[0\]\[7\]\" at lsu.sv(99)" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656145501 "|aqua_processor|lsu:mem_buff1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem lsu:mem_buff1\|dmem:ex_dmem " "Elaborating entity \"dmem\" for hierarchy \"lsu:mem_buff1\|dmem:ex_dmem\"" {  } { { "../00_src/lsu.sv" "ex_dmem" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/lsu.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656145505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_mux writeback_mux:writeback_instr1 " "Elaborating entity \"writeback_mux\" for hierarchy \"writeback_mux:writeback_instr1\"" {  } { { "../00_src/aqua_processor.sv" "writeback_instr1" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656146218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[0\] GND " "Pin \"o_ledg\[0\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[1\] GND " "Pin \"o_ledg\[1\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[2\] GND " "Pin \"o_ledg\[2\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[3\] GND " "Pin \"o_ledg\[3\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[4\] GND " "Pin \"o_ledg\[4\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[5\] GND " "Pin \"o_ledg\[5\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[6\] GND " "Pin \"o_ledg\[6\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[7\] GND " "Pin \"o_ledg\[7\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[8\] GND " "Pin \"o_ledg\[8\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[9\] GND " "Pin \"o_ledg\[9\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[10\] GND " "Pin \"o_ledg\[10\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[11\] GND " "Pin \"o_ledg\[11\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[12\] GND " "Pin \"o_ledg\[12\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[13\] GND " "Pin \"o_ledg\[13\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[14\] GND " "Pin \"o_ledg\[14\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[15\] GND " "Pin \"o_ledg\[15\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[16\] GND " "Pin \"o_ledg\[16\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[17\] GND " "Pin \"o_ledg\[17\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[18\] GND " "Pin \"o_ledg\[18\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[19\] GND " "Pin \"o_ledg\[19\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[20\] GND " "Pin \"o_ledg\[20\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[21\] GND " "Pin \"o_ledg\[21\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[22\] GND " "Pin \"o_ledg\[22\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[23\] GND " "Pin \"o_ledg\[23\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[24\] GND " "Pin \"o_ledg\[24\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[25\] GND " "Pin \"o_ledg\[25\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[26\] GND " "Pin \"o_ledg\[26\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[27\] GND " "Pin \"o_ledg\[27\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[28\] GND " "Pin \"o_ledg\[28\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[29\] GND " "Pin \"o_ledg\[29\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[30\] GND " "Pin \"o_ledg\[30\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledg\[31\] GND " "Pin \"o_ledg\[31\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledg[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[0\] GND " "Pin \"o_ledr\[0\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[1\] GND " "Pin \"o_ledr\[1\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[2\] GND " "Pin \"o_ledr\[2\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[3\] GND " "Pin \"o_ledr\[3\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[4\] GND " "Pin \"o_ledr\[4\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[5\] GND " "Pin \"o_ledr\[5\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[6\] GND " "Pin \"o_ledr\[6\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[7\] GND " "Pin \"o_ledr\[7\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[8\] GND " "Pin \"o_ledr\[8\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[9\] GND " "Pin \"o_ledr\[9\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[10\] GND " "Pin \"o_ledr\[10\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[11\] GND " "Pin \"o_ledr\[11\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[12\] GND " "Pin \"o_ledr\[12\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[13\] GND " "Pin \"o_ledr\[13\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[14\] GND " "Pin \"o_ledr\[14\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[15\] GND " "Pin \"o_ledr\[15\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[16\] GND " "Pin \"o_ledr\[16\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[17\] GND " "Pin \"o_ledr\[17\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[18\] GND " "Pin \"o_ledr\[18\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[19\] GND " "Pin \"o_ledr\[19\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[20\] GND " "Pin \"o_ledr\[20\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[21\] GND " "Pin \"o_ledr\[21\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[22\] GND " "Pin \"o_ledr\[22\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[23\] GND " "Pin \"o_ledr\[23\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[24\] GND " "Pin \"o_ledr\[24\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[25\] GND " "Pin \"o_ledr\[25\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[26\] GND " "Pin \"o_ledr\[26\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[27\] GND " "Pin \"o_ledr\[27\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[28\] GND " "Pin \"o_ledr\[28\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[29\] GND " "Pin \"o_ledr\[29\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[30\] GND " "Pin \"o_ledr\[30\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ledr\[31\] GND " "Pin \"o_ledr\[31\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_ledr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[0\] GND " "Pin \"o_lcd\[0\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[1\] GND " "Pin \"o_lcd\[1\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[2\] GND " "Pin \"o_lcd\[2\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[3\] GND " "Pin \"o_lcd\[3\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[4\] GND " "Pin \"o_lcd\[4\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[5\] GND " "Pin \"o_lcd\[5\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[6\] GND " "Pin \"o_lcd\[6\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[7\] GND " "Pin \"o_lcd\[7\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[8\] GND " "Pin \"o_lcd\[8\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[9\] GND " "Pin \"o_lcd\[9\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[10\] GND " "Pin \"o_lcd\[10\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[11\] GND " "Pin \"o_lcd\[11\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[12\] GND " "Pin \"o_lcd\[12\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[13\] GND " "Pin \"o_lcd\[13\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[14\] GND " "Pin \"o_lcd\[14\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[15\] GND " "Pin \"o_lcd\[15\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[16\] GND " "Pin \"o_lcd\[16\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[17\] GND " "Pin \"o_lcd\[17\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[18\] GND " "Pin \"o_lcd\[18\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[19\] GND " "Pin \"o_lcd\[19\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[20\] GND " "Pin \"o_lcd\[20\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[21\] GND " "Pin \"o_lcd\[21\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[22\] GND " "Pin \"o_lcd\[22\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[23\] GND " "Pin \"o_lcd\[23\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[24\] GND " "Pin \"o_lcd\[24\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[25\] GND " "Pin \"o_lcd\[25\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[26\] GND " "Pin \"o_lcd\[26\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[27\] GND " "Pin \"o_lcd\[27\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[28\] GND " "Pin \"o_lcd\[28\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[29\] GND " "Pin \"o_lcd\[29\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[30\] GND " "Pin \"o_lcd\[30\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_lcd\[31\] GND " "Pin \"o_lcd\[31\]\" is stuck at GND" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742656159384 "|aqua_processor|o_lcd[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742656159384 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5273 " "5273 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742656159530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/OneDrive/Desktop/CA203/new3/20_quartus/output_files/aqua_processor.map.smsg " "Generated suppressed messages file I:/OneDrive/Desktop/CA203/new3/20_quartus/output_files/aqua_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656160308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742656160548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742656160548 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[0\] " "No output dependent on input pin \"i_sw\[0\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[1\] " "No output dependent on input pin \"i_sw\[1\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[2\] " "No output dependent on input pin \"i_sw\[2\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[3\] " "No output dependent on input pin \"i_sw\[3\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[4\] " "No output dependent on input pin \"i_sw\[4\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[5\] " "No output dependent on input pin \"i_sw\[5\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[6\] " "No output dependent on input pin \"i_sw\[6\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[7\] " "No output dependent on input pin \"i_sw\[7\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[8\] " "No output dependent on input pin \"i_sw\[8\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[9\] " "No output dependent on input pin \"i_sw\[9\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[10\] " "No output dependent on input pin \"i_sw\[10\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[11\] " "No output dependent on input pin \"i_sw\[11\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[12\] " "No output dependent on input pin \"i_sw\[12\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[13\] " "No output dependent on input pin \"i_sw\[13\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[14\] " "No output dependent on input pin \"i_sw\[14\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[15\] " "No output dependent on input pin \"i_sw\[15\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[16\] " "No output dependent on input pin \"i_sw\[16\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[17\] " "No output dependent on input pin \"i_sw\[17\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[18\] " "No output dependent on input pin \"i_sw\[18\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[19\] " "No output dependent on input pin \"i_sw\[19\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[20\] " "No output dependent on input pin \"i_sw\[20\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[21\] " "No output dependent on input pin \"i_sw\[21\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[22\] " "No output dependent on input pin \"i_sw\[22\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[23\] " "No output dependent on input pin \"i_sw\[23\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[24\] " "No output dependent on input pin \"i_sw\[24\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[25\] " "No output dependent on input pin \"i_sw\[25\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[26\] " "No output dependent on input pin \"i_sw\[26\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[27\] " "No output dependent on input pin \"i_sw\[27\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[28\] " "No output dependent on input pin \"i_sw\[28\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[29\] " "No output dependent on input pin \"i_sw\[29\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[30\] " "No output dependent on input pin \"i_sw\[30\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sw\[31\] " "No output dependent on input pin \"i_sw\[31\]\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|i_sw[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_i " "No output dependent on input pin \"clk_i\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|clk_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "../00_src/aqua_processor.sv" "" { Text "I:/OneDrive/Desktop/CA203/new3/00_src/aqua_processor.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742656161276 "|aqua_processor|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742656161276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742656161285 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742656161285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742656161285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 169 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5022 " "Peak virtual memory: 5022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742656161455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 22 22:09:21 2025 " "Processing ended: Sat Mar 22 22:09:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742656161455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742656161455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742656161455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742656161455 ""}
