$date
	Sat Oct 22 20:14:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#661185
b100 !
1"
#661186
b100 &
b100 %
1$
#661187
0"
#661190
b10 &
b10 %
#661194
b1 &
b1 %
1#
#661198
b0 &
0#
b0 %
0$
#1675573
b10110 !
1"
#1675574
b10110 &
b10110 %
1$
#1675575
0"
#1675578
b1011 &
b1011 %
#1675582
b100010 &
b100010 %
#1675586
b10001 &
b10001 %
#1675590
b110100 &
b110100 %
#1675594
b11010 &
b11010 %
#1675598
b1101 &
b1101 %
#1675602
b101000 &
b101000 %
#1675606
b10100 &
b10100 %
#1675610
b1010 &
b1010 %
#1675614
b101 &
b101 %
#1675618
b10000 &
b10000 %
#1675622
b1000 &
b1000 %
#1675626
b100 &
b100 %
#1675630
b10 &
b10 %
#1675634
b1 &
b1 %
1#
#1675638
b0 &
0#
b0 %
0$
#2742815
b1110 !
1"
#2742818
b1110 &
b1110 %
1$
#2742819
0"
#2742822
b111 &
b111 %
#2742826
b10110 &
b10110 %
#2742830
b1011 &
b1011 %
#2742834
b100010 &
b100010 %
#2742838
b10001 &
b10001 %
#2742842
b110100 &
b110100 %
#2742846
b11010 &
b11010 %
#2742850
b1101 &
b1101 %
#2742854
b101000 &
b101000 %
#2742858
b10100 &
b10100 %
#2742862
b1010 &
b1010 %
#2742866
b101 &
b101 %
#2742870
b10000 &
b10000 %
#2742874
b1000 &
b1000 %
#2742878
b100 &
b100 %
#2742882
b10 &
b10 %
#2742886
b1 &
1#
b1 %
#2742890
b0 &
b0 %
0#
0$
#4500012
