// Seed: 3306783610
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  logic id_3;
  assign module_1.id_8 = 0;
  parameter id_4 = 1 >= 1;
  logic id_5, id_6;
endmodule
module module_1 #(
    parameter id_6 = 32'd55
) (
    output tri1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wor id_4,
    output supply0 id_5,
    output tri0 _id_6,
    output supply0 id_7,
    input wor id_8
    , id_15,
    output supply1 id_9,
    input wor id_10,
    output wire id_11,
    output uwire id_12,
    input supply0 id_13[id_6 : 1]
);
  wire [-1 : -1] id_16;
  module_0 modCall_1 (
      id_8,
      id_2
  );
  wire id_17;
  ;
endmodule
