{"vcs1":{"timestamp_begin":1680153631.024633312, "rt":0.59, "ut":0.20, "st":0.09}}
{"vcselab":{"timestamp_begin":1680153631.680573880, "rt":0.49, "ut":0.25, "st":0.09}}
{"link":{"timestamp_begin":1680153632.223200843, "rt":0.21, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680153630.649381865}
{"VCS_COMP_START_TIME": 1680153630.649381865}
{"VCS_COMP_END_TIME": 1680153632.498313374}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339260}}
{"stitch_vcselab": {"peak_mem": 230984}}
