Information: Updating design information... (UID-85)
Warning: Design 'rv32_cpu_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : rv32_cpu_top
Version: V-2023.12-SP5
Date   : Wed May  7 20:46:48 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:        489.89
  Critical Path Slack:           0.01
  Critical Path Clk Period:    500.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:        -21.14
  Total Hold Violation:       -773.19
  No. of Hold Violations:       64.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               8705
  Buf/Inv Cell Count:            1147
  Buf Cell Count:                 161
  Inv Cell Count:                 986
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      7349
  Sequential Cell Count:         1356
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      539.809920
  Noncombinational Area:   510.883196
  Buf/Inv Area:             56.526661
  Total Buffer Area:            11.52
  Total Inverter Area:          45.01
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1050.693116
  Design Area:            1050.693116


  Design Rules
  -----------------------------------
  Total Number of Nets:          8773
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-126

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.14
  Mapping Optimization:                5.71
  -----------------------------------------
  Overall Compile Time:               49.36
  Overall Compile Wall Clock Time:    50.16

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 21.14  TNS: 773.19  Number of Violating Paths: 64

  --------------------------------------------------------------------


1
