# References: Unit 13 â€” System Integration

1. [Top-down and bottom-up design](https://en.wikipedia.org/wiki/Top-down_and_bottom-up_design) - Wikipedia - Overview of hierarchical design methodologies covering decomposition strategies, modular design principles, and their application in digital system engineering.

2. [Datapath](https://en.wikipedia.org/wiki/Datapath) - Wikipedia - Explanation of datapath architecture including registers, ALUs, multiplexers, and buses, with coverage of datapath-controller separation in digital system design.

3. [Static timing analysis](https://en.wikipedia.org/wiki/Static_timing_analysis) - Wikipedia - Comprehensive coverage of STA including setup time, hold time, clock-to-q delay, critical path analysis, and maximum clock frequency calculation.

4. [Pipeline (computing)](https://en.wikipedia.org/wiki/Pipeline_(computing)) - Wikipedia - Detailed explanation of pipelining concepts including throughput vs latency trade-offs, pipeline hazards, and applications in digital hardware design.

5. Digital Design (6th Edition) - M. Morris Mano, Michael D. Ciletti - Pearson - Final chapters cover system-level design integrating combinational and sequential components into complete digital systems with verification strategies.

6. [Universal asynchronous receiver-transmitter](https://en.wikipedia.org/wiki/Universal_asynchronous_receiver-transmitter) - Wikipedia - Coverage of UART protocol including frame format, baud rate, start/stop bits, parity, and shift register implementation for serial communication.

7. [Algorithmic state machine](https://en.wikipedia.org/wiki/Algorithmic_state_machine) - Wikipedia - Explanation of ASM charts as a design tool for digital controllers, covering state boxes, decision boxes, and conditional output boxes for FSM specification.

8. [Design for testability](https://en.wikipedia.org/wiki/Design_for_testability) - Wikipedia - Overview of DFT techniques including scan chains, built-in self-test (BIST), and boundary scan (JTAG) for ensuring manufactured digital circuits can be verified.

9. [Clock skew](https://en.wikipedia.org/wiki/Clock_skew) - Wikipedia - Explanation of clock distribution challenges including positive and negative skew, their effects on setup and hold timing margins, and mitigation techniques.

10. Computer Organization and Design (6th Edition) - David A. Patterson, John L. Hennessy - Morgan Kaufmann - Classic textbook covering datapath and control unit design, pipelining, and system-level integration of digital components with emphasis on design trade-offs.
