#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bbe8aed840 .scope module, "single_cycle_rv_tb" "single_cycle_rv_tb" 2 3;
 .timescale -9 -12;
v0x55bbe8b1d9e0_0 .var "clk", 0 0;
v0x55bbe8b1db10_0 .var "rst_n", 0 0;
S_0x55bbe8af5c60 .scope module, "dut" "single_cycle_rv" 2 10, 3 1 0, S_0x55bbe8aed840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
P_0x55bbe8ab5bb0 .param/str "NAME" 0 3 2, "single_cycle";
L_0x55bbe8abbb80 .functor AND 1, v0x55bbe8b12490_0, L_0x55bbe8b306e0, C4<1>, C4<1>;
L_0x55bbe8acdda0 .functor NOT 1, L_0x55bbe8b306e0, C4<0>, C4<0>, C4<0>;
L_0x55bbe8af1490 .functor AND 1, v0x55bbe8b12490_0, L_0x55bbe8acdda0, C4<1>, C4<1>;
L_0x55bbe8b30230 .functor OR 1, L_0x55bbe8b300a0, v0x55bbe8b12980_0, C4<0>, C4<0>;
v0x55bbe8b1b4f0_0 .net *"_s10", 0 0, L_0x55bbe8abbb80;  1 drivers
L_0x7fc0068584e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b1b5d0_0 .net/2u *"_s12", 2 0, L_0x7fc0068584e0;  1 drivers
v0x55bbe8b1b6b0_0 .net *"_s14", 0 0, L_0x55bbe8b2fe20;  1 drivers
v0x55bbe8b1b750_0 .net *"_s16", 0 0, L_0x55bbe8acdda0;  1 drivers
v0x55bbe8b1b830_0 .net *"_s18", 0 0, L_0x55bbe8af1490;  1 drivers
L_0x7fc006858528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b1b940_0 .net/2u *"_s20", 0 0, L_0x7fc006858528;  1 drivers
v0x55bbe8b1ba20_0 .net *"_s22", 0 0, L_0x55bbe8b2ff10;  1 drivers
L_0x7fc006858498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b1bb00_0 .net/2u *"_s6", 2 0, L_0x7fc006858498;  1 drivers
v0x55bbe8b1bbe0_0 .net *"_s8", 0 0, L_0x55bbe8b2fce0;  1 drivers
v0x55bbe8b1bd30_0 .net "alu_result", 31 0, v0x55bbe8ad5bd0_0;  1 drivers
v0x55bbe8b1bdf0_0 .net "branch_taken", 0 0, L_0x55bbe8b300a0;  1 drivers
v0x55bbe8b1beb0_0 .net "clk", 0 0, v0x55bbe8b1d9e0_0;  1 drivers
v0x55bbe8b1bf50_0 .net "cs_alu_ctrl", 2 0, v0x55bbe8b118c0_0;  1 drivers
v0x55bbe8b1c010_0 .net "cs_alu_src", 0 0, v0x55bbe8b12530_0;  1 drivers
v0x55bbe8b1c0b0_0 .net "cs_branch", 0 0, v0x55bbe8b12490_0;  1 drivers
v0x55bbe8b1c150_0 .net "cs_imm_src", 1 0, v0x55bbe8b12630_0;  1 drivers
v0x55bbe8b1c210_0 .net "cs_jump", 0 0, v0x55bbe8b12980_0;  1 drivers
v0x55bbe8b1c300_0 .net "cs_mem_write", 0 0, v0x55bbe8b126d0_0;  1 drivers
v0x55bbe8b1c3a0_0 .net "cs_pc_src", 0 0, L_0x55bbe8b30230;  1 drivers
v0x55bbe8b1c440_0 .net "cs_reg_write", 0 0, v0x55bbe8b127e0_0;  1 drivers
v0x55bbe8b1c4e0_0 .net "cs_result_src", 1 0, v0x55bbe8b128a0_0;  1 drivers
v0x55bbe8b1c580_0 .net "cs_zero", 0 0, L_0x55bbe8b306e0;  1 drivers
v0x55bbe8b1c620_0 .net "funct3", 2 0, L_0x55bbe8b2e9b0;  1 drivers
v0x55bbe8b1c6c0_0 .net "funct7", 6 0, L_0x55bbe8b2ec20;  1 drivers
v0x55bbe8b1c780_0 .net "imm", 24 0, L_0x55bbe8b2ed00;  1 drivers
v0x55bbe8b1c870_0 .net "imm_ext", 31 0, v0x55bbe8b15710_0;  1 drivers
v0x55bbe8b1c930_0 .net "instr", 31 0, L_0x55bbe8b2e490;  1 drivers
v0x55bbe8b1ca40_0 .net "mem_read_data", 31 0, v0x55bbe8b144b0_0;  1 drivers
v0x55bbe8b1cb50_0 .net "opcode", 6 0, L_0x55bbe8b2e750;  1 drivers
v0x55bbe8b1cc10_0 .net "pc", 31 0, v0x55bbe8b18530_0;  1 drivers
v0x55bbe8b1ccd0_0 .net "pc_next", 31 0, L_0x55bbe8b2de10;  1 drivers
v0x55bbe8b1cd90_0 .net "pc_plus4", 31 0, L_0x55bbe8b2e660;  1 drivers
v0x55bbe8b1ce50_0 .net "pc_target", 31 0, L_0x55bbe8b308a0;  1 drivers
v0x55bbe8b1d170_0 .net "rd", 4 0, L_0x55bbe8b2e910;  1 drivers
v0x55bbe8b1d280_0 .net "rs1", 4 0, L_0x55bbe8b2eae0;  1 drivers
v0x55bbe8b1d390_0 .net "rs1_data", 31 0, L_0x55bbe8b2f380;  1 drivers
v0x55bbe8b1d4a0_0 .net "rs2", 4 0, L_0x55bbe8b2eb80;  1 drivers
v0x55bbe8b1d5b0_0 .net "rs2_data", 31 0, L_0x55bbe8b2f9f0;  1 drivers
v0x55bbe8b1d670_0 .net "rst_n", 0 0, v0x55bbe8b1db10_0;  1 drivers
v0x55bbe8b1d760_0 .net "srcB", 31 0, L_0x55bbe8b30560;  1 drivers
v0x55bbe8b1d870_0 .net "writeback_result", 31 0, L_0x55bbe8b31230;  1 drivers
L_0x55bbe8b2eee0 .part L_0x55bbe8b2ec20, 5, 1;
L_0x55bbe8b2fce0 .cmp/eq 3, L_0x55bbe8b2e9b0, L_0x7fc006858498;
L_0x55bbe8b2fe20 .cmp/eq 3, L_0x55bbe8b2e9b0, L_0x7fc0068584e0;
L_0x55bbe8b2ff10 .functor MUXZ 1, L_0x7fc006858528, L_0x55bbe8af1490, L_0x55bbe8b2fe20, C4<>;
L_0x55bbe8b300a0 .functor MUXZ 1, L_0x55bbe8b2ff10, L_0x55bbe8abbb80, L_0x55bbe8b2fce0, C4<>;
S_0x55bbe8ae76c0 .scope module, "alu_inst" "alu" 3 125, 4 3 0, S_0x55bbe8af5c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "srcA"
    .port_info 1 /INPUT 32 "srcB"
    .port_info 2 /INPUT 3 "alu_ctrl"
    .port_info 3 /OUTPUT 32 "res"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fc006858600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8af7ef0_0 .net/2u *"_s0", 31 0, L_0x7fc006858600;  1 drivers
v0x55bbe8ae8bc0_0 .net "alu_ctrl", 2 0, v0x55bbe8b118c0_0;  alias, 1 drivers
v0x55bbe8ad5bd0_0 .var "res", 31 0;
v0x55bbe8b10550_0 .net "srcA", 31 0, L_0x55bbe8b2f380;  alias, 1 drivers
v0x55bbe8b10630_0 .net "srcB", 31 0, L_0x55bbe8b30560;  alias, 1 drivers
v0x55bbe8b10760_0 .net "zero", 0 0, L_0x55bbe8b306e0;  alias, 1 drivers
E_0x55bbe8ad0680 .event edge, v0x55bbe8ae8bc0_0, v0x55bbe8b10550_0, v0x55bbe8b10630_0;
L_0x55bbe8b306e0 .cmp/eq 32, v0x55bbe8ad5bd0_0, L_0x7fc006858600;
S_0x55bbe8b108c0 .scope module, "alu_srcB_mux" "mux2_to_1" 3 118, 5 1 0, S_0x55bbe8af5c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d_in_0"
    .port_info 1 /INPUT 32 "d_in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "d_out"
P_0x55bbe8b10ab0 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x55bbe8b10b50_0 .net *"_s0", 31 0, L_0x55bbe8b302f0;  1 drivers
L_0x7fc006858570 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b10c30_0 .net *"_s3", 30 0, L_0x7fc006858570;  1 drivers
L_0x7fc0068585b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b10d10_0 .net/2u *"_s4", 31 0, L_0x7fc0068585b8;  1 drivers
v0x55bbe8b10dd0_0 .net *"_s6", 0 0, L_0x55bbe8b30420;  1 drivers
v0x55bbe8b10e90_0 .net "d_in_0", 31 0, L_0x55bbe8b2f9f0;  alias, 1 drivers
v0x55bbe8b10fc0_0 .net "d_in_1", 31 0, v0x55bbe8b15710_0;  alias, 1 drivers
v0x55bbe8b110a0_0 .net "d_out", 31 0, L_0x55bbe8b30560;  alias, 1 drivers
v0x55bbe8b11160_0 .net "sel", 0 0, v0x55bbe8b12530_0;  alias, 1 drivers
L_0x55bbe8b302f0 .concat [ 1 31 0 0], v0x55bbe8b12530_0, L_0x7fc006858570;
L_0x55bbe8b30420 .cmp/eq 32, L_0x55bbe8b302f0, L_0x7fc0068585b8;
L_0x55bbe8b30560 .functor MUXZ 32, v0x55bbe8b15710_0, L_0x55bbe8b2f9f0, L_0x55bbe8b30420, C4<>;
S_0x55bbe8b11280 .scope module, "cu_sc" "cu_single_cycle" 3 71, 6 3 0, S_0x55bbe8af5c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /INPUT 3 "funct3"
    .port_info 2 /INPUT 1 "funct7_5"
    .port_info 3 /INPUT 1 "zero"
    .port_info 4 /OUTPUT 1 "cs_mem_write"
    .port_info 5 /OUTPUT 1 "cs_alu_src"
    .port_info 6 /OUTPUT 1 "cs_reg_write"
    .port_info 7 /OUTPUT 1 "cs_branch"
    .port_info 8 /OUTPUT 1 "cs_jump"
    .port_info 9 /OUTPUT 2 "cs_imm_src"
    .port_info 10 /OUTPUT 2 "cs_result_src"
    .port_info 11 /OUTPUT 3 "cs_alu_ctrl"
v0x55bbe8b12c40_0 .net "alu_op", 1 0, v0x55bbe8b123b0_0;  1 drivers
v0x55bbe8b12d20_0 .net "cs_alu_ctrl", 2 0, v0x55bbe8b118c0_0;  alias, 1 drivers
v0x55bbe8b12e30_0 .net "cs_alu_src", 0 0, v0x55bbe8b12530_0;  alias, 1 drivers
v0x55bbe8b12f20_0 .net "cs_branch", 0 0, v0x55bbe8b12490_0;  alias, 1 drivers
v0x55bbe8b12fc0_0 .net "cs_imm_src", 1 0, v0x55bbe8b12630_0;  alias, 1 drivers
v0x55bbe8b130b0_0 .net "cs_jump", 0 0, v0x55bbe8b12980_0;  alias, 1 drivers
v0x55bbe8b13150_0 .net "cs_mem_write", 0 0, v0x55bbe8b126d0_0;  alias, 1 drivers
v0x55bbe8b131f0_0 .net "cs_reg_write", 0 0, v0x55bbe8b127e0_0;  alias, 1 drivers
v0x55bbe8b132c0_0 .net "cs_result_src", 1 0, v0x55bbe8b128a0_0;  alias, 1 drivers
v0x55bbe8b13420_0 .net "funct3", 2 0, L_0x55bbe8b2e9b0;  alias, 1 drivers
v0x55bbe8b134f0_0 .net "funct7_5", 0 0, L_0x55bbe8b2eee0;  1 drivers
v0x55bbe8b135c0_0 .net "opcode", 6 0, L_0x55bbe8b2e750;  alias, 1 drivers
o0x7fc0068a1918 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bbe8b13690_0 .net "zero", 0 0, o0x7fc0068a1918;  0 drivers
L_0x55bbe8b2ee40 .part L_0x55bbe8b2e750, 5, 1;
S_0x55bbe8b11580 .scope module, "alu_decoder" "cu_single_cycle_alu_decoder" 6 30, 7 3 0, S_0x55bbe8b11280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "opcode_5"
    .port_info 1 /INPUT 1 "funct7_5"
    .port_info 2 /INPUT 3 "funct3"
    .port_info 3 /INPUT 2 "alu_op"
    .port_info 4 /OUTPUT 3 "cs_alu_ctrl"
v0x55bbe8b117c0_0 .net "alu_op", 1 0, v0x55bbe8b123b0_0;  alias, 1 drivers
v0x55bbe8b118c0_0 .var "cs_alu_ctrl", 2 0;
v0x55bbe8b119b0_0 .net "funct3", 2 0, L_0x55bbe8b2e9b0;  alias, 1 drivers
v0x55bbe8b11a80_0 .net "funct7_5", 0 0, L_0x55bbe8b2eee0;  alias, 1 drivers
v0x55bbe8b11b40_0 .net "op_func_internal_ctrl", 1 0, L_0x55bbe8b2eda0;  1 drivers
v0x55bbe8b11c70_0 .net "opcode_5", 0 0, L_0x55bbe8b2ee40;  1 drivers
E_0x55bbe8ab2e40 .event edge, v0x55bbe8b117c0_0, v0x55bbe8b119b0_0, v0x55bbe8b11b40_0;
L_0x55bbe8b2eda0 .concat [ 1 1 0 0], L_0x55bbe8b2eee0, L_0x55bbe8b2ee40;
S_0x55bbe8b11dd0 .scope module, "main_decoder" "cu_single_cycle_main_decoder" 6 17, 8 3 0, S_0x55bbe8b11280;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /OUTPUT 1 "branch"
    .port_info 2 /OUTPUT 1 "cs_mem_write"
    .port_info 3 /OUTPUT 1 "cs_alu_src"
    .port_info 4 /OUTPUT 1 "cs_reg_write"
    .port_info 5 /OUTPUT 1 "jump"
    .port_info 6 /OUTPUT 2 "cs_imm_src"
    .port_info 7 /OUTPUT 2 "cs_result_src"
    .port_info 8 /OUTPUT 2 "alu_op"
P_0x55bbe8a858d0 .param/l "OP_ADDI" 1 8 16, C4<0010011>;
P_0x55bbe8a85910 .param/l "OP_BRANCH" 1 8 14, C4<1100011>;
P_0x55bbe8a85950 .param/l "OP_JAL" 1 8 17, C4<1101111>;
P_0x55bbe8a85990 .param/l "OP_LW" 1 8 12, C4<0000011>;
P_0x55bbe8a859d0 .param/l "OP_R_TYPE" 1 8 15, C4<0110011>;
P_0x55bbe8a85a10 .param/l "OP_SW" 1 8 13, C4<0100011>;
v0x55bbe8b123b0_0 .var "alu_op", 1 0;
v0x55bbe8b12490_0 .var "branch", 0 0;
v0x55bbe8b12530_0 .var "cs_alu_src", 0 0;
v0x55bbe8b12630_0 .var "cs_imm_src", 1 0;
v0x55bbe8b126d0_0 .var "cs_mem_write", 0 0;
v0x55bbe8b127e0_0 .var "cs_reg_write", 0 0;
v0x55bbe8b128a0_0 .var "cs_result_src", 1 0;
v0x55bbe8b12980_0 .var "jump", 0 0;
v0x55bbe8b12a40_0 .net "opcode", 6 0, L_0x55bbe8b2e750;  alias, 1 drivers
E_0x55bbe8ab3260 .event edge, v0x55bbe8b12a40_0;
S_0x55bbe8b13810 .scope module, "data_mem_instance" "data_mem" 3 145, 9 1 0, S_0x55bbe8af5c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "cs_mem_write"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 32 "addr"
    .port_info 4 /OUTPUT 32 "read_data"
P_0x55bbe8b13990 .param/l "DATA_WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
P_0x55bbe8b139d0 .param/l "MEM_DEPTH" 0 9 2, +C4<00000000000000000000000100000000>;
L_0x7fc006858648 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b13c20_0 .net/2u *"_s0", 31 0, L_0x7fc006858648;  1 drivers
v0x55bbe8b13d20_0 .net *"_s2", 0 0, L_0x55bbe8b30b50;  1 drivers
L_0x7fc006858690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b13de0_0 .net/2u *"_s4", 31 0, L_0x7fc006858690;  1 drivers
v0x55bbe8b13ed0_0 .net *"_s6", 31 0, L_0x55bbe8b30bf0;  1 drivers
v0x55bbe8b13fb0_0 .net "addr", 31 0, v0x55bbe8ad5bd0_0;  alias, 1 drivers
v0x55bbe8b140c0_0 .net "clk", 0 0, v0x55bbe8b1d9e0_0;  alias, 1 drivers
v0x55bbe8b14160_0 .net "cs_mem_write", 0 0, v0x55bbe8b126d0_0;  alias, 1 drivers
v0x55bbe8b14250_0 .net "data_addr", 0 0, L_0x55bbe8b30c90;  1 drivers
v0x55bbe8b14310_0 .var/i "i", 31 0;
v0x55bbe8b143f0 .array "memory", 255 0, 31 0;
v0x55bbe8b144b0_0 .var "read_data", 31 0;
v0x55bbe8b14590_0 .net "write_data", 31 0, L_0x55bbe8b2f9f0;  alias, 1 drivers
E_0x55bbe8ab3640 .event posedge, v0x55bbe8b140c0_0;
L_0x55bbe8b30b50 .cmp/gt 32, L_0x7fc006858648, v0x55bbe8ad5bd0_0;
L_0x55bbe8b30bf0 .functor MUXZ 32, L_0x7fc006858690, v0x55bbe8ad5bd0_0, L_0x55bbe8b30b50, C4<>;
L_0x55bbe8b30c90 .part L_0x55bbe8b30bf0, 0, 1;
S_0x55bbe8b14700 .scope module, "id" "instr_decode" 3 59, 10 5 0, S_0x55bbe8af5c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 7 "opcode"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
    .port_info 5 /OUTPUT 7 "funct7"
    .port_info 6 /OUTPUT 3 "funct3"
    .port_info 7 /OUTPUT 25 "imm"
v0x55bbe8b149f0_0 .net "funct3", 2 0, L_0x55bbe8b2e9b0;  alias, 1 drivers
v0x55bbe8b14b20_0 .net "funct7", 6 0, L_0x55bbe8b2ec20;  alias, 1 drivers
v0x55bbe8b14c00_0 .net "imm", 24 0, L_0x55bbe8b2ed00;  alias, 1 drivers
v0x55bbe8b14cc0_0 .net "instr", 31 0, L_0x55bbe8b2e490;  alias, 1 drivers
v0x55bbe8b14da0_0 .net "opcode", 6 0, L_0x55bbe8b2e750;  alias, 1 drivers
v0x55bbe8b14f00_0 .net "rd", 4 0, L_0x55bbe8b2e910;  alias, 1 drivers
v0x55bbe8b14fe0_0 .net "rs1", 4 0, L_0x55bbe8b2eae0;  alias, 1 drivers
v0x55bbe8b150c0_0 .net "rs2", 4 0, L_0x55bbe8b2eb80;  alias, 1 drivers
L_0x55bbe8b2e750 .part L_0x55bbe8b2e490, 0, 7;
L_0x55bbe8b2e910 .part L_0x55bbe8b2e490, 7, 5;
L_0x55bbe8b2e9b0 .part L_0x55bbe8b2e490, 12, 3;
L_0x55bbe8b2eae0 .part L_0x55bbe8b2e490, 15, 5;
L_0x55bbe8b2eb80 .part L_0x55bbe8b2e490, 20, 5;
L_0x55bbe8b2ec20 .part L_0x55bbe8b2e490, 25, 7;
L_0x55bbe8b2ed00 .part L_0x55bbe8b2e490, 7, 25;
S_0x55bbe8b152f0 .scope module, "imm_ext_instance" "imm_extender" 3 101, 11 3 0, S_0x55bbe8af5c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "cs_imm_src"
    .port_info 1 /INPUT 25 "imm"
    .port_info 2 /OUTPUT 32 "imm_ext"
v0x55bbe8b15520_0 .net "cs_imm_src", 1 0, v0x55bbe8b12630_0;  alias, 1 drivers
v0x55bbe8b15650_0 .net "imm", 31 7, L_0x55bbe8b2ed00;  alias, 1 drivers
v0x55bbe8b15710_0 .var "imm_ext", 31 0;
E_0x55bbe8af7fd0 .event edge, v0x55bbe8b12630_0, v0x55bbe8b14c00_0;
S_0x55bbe8b157f0 .scope module, "instr_mem_instance" "instr_mem" 3 39, 12 1 0, S_0x55bbe8af5c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instr"
P_0x55bbe8b159c0 .param/l "MEM_DEPTH" 0 12 2, +C4<00000000000000000000000100000000>;
P_0x55bbe8b15a00 .param/str "MEM_FILE" 1 12 9, "sw/mem/loads_and_stores.mem";
P_0x55bbe8b15a40 .param/l "START_ADDR" 0 12 3, C4<00000000000000000000000000100000>;
L_0x7fc0068580f0 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b15cc0_0 .net/2u *"_s0", 31 0, L_0x7fc0068580f0;  1 drivers
L_0x7fc006858180 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b15dc0_0 .net/2u *"_s10", 31 0, L_0x7fc006858180;  1 drivers
v0x55bbe8b15ea0_0 .net *"_s12", 0 0, L_0x55bbe8b2e2b0;  1 drivers
v0x55bbe8b15f70_0 .net *"_s14", 31 0, L_0x55bbe8b2e3f0;  1 drivers
L_0x7fc0068581c8 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b16050_0 .net/2u *"_s16", 31 0, L_0x7fc0068581c8;  1 drivers
v0x55bbe8b16180_0 .net *"_s6", 31 0, L_0x55bbe8b2e120;  1 drivers
L_0x7fc006858138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b16260_0 .net *"_s9", 1 0, L_0x7fc006858138;  1 drivers
v0x55bbe8b16340_0 .net "addr", 31 0, v0x55bbe8b18530_0;  alias, 1 drivers
v0x55bbe8b16420_0 .var/i "i", 31 0;
v0x55bbe8b16500_0 .net "instr", 31 0, L_0x55bbe8b2e490;  alias, 1 drivers
v0x55bbe8b165c0 .array "memory", 255 0, 31 0;
v0x55bbe8b16660_0 .net "offset", 31 0, L_0x55bbe8b2df90;  1 drivers
v0x55bbe8b16740_0 .net "word_index", 31 2, L_0x55bbe8b2e030;  1 drivers
L_0x55bbe8b2df90 .arith/sub 32, v0x55bbe8b18530_0, L_0x7fc0068580f0;
L_0x55bbe8b2e030 .part L_0x55bbe8b2df90, 2, 30;
L_0x55bbe8b2e120 .concat [ 30 2 0 0], L_0x55bbe8b2e030, L_0x7fc006858138;
L_0x55bbe8b2e2b0 .cmp/gt 32, L_0x7fc006858180, L_0x55bbe8b2e120;
L_0x55bbe8b2e3f0 .array/port v0x55bbe8b165c0, L_0x55bbe8b2e030;
L_0x55bbe8b2e490 .functor MUXZ 32, L_0x7fc0068581c8, L_0x55bbe8b2e3f0, L_0x55bbe8b2e2b0, C4<>;
S_0x55bbe8b16880 .scope module, "pc_adder" "adder32" 3 44, 13 2 0, S_0x55bbe8af5c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "sum"
v0x55bbe8b16a50_0 .net "a", 31 0, v0x55bbe8b18530_0;  alias, 1 drivers
L_0x7fc006858210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b16b60_0 .net "b", 31 0, L_0x7fc006858210;  1 drivers
v0x55bbe8b16c20_0 .net "sum", 31 0, L_0x55bbe8b2e660;  alias, 1 drivers
L_0x55bbe8b2e660 .arith/sum 32, v0x55bbe8b18530_0, L_0x7fc006858210;
S_0x55bbe8b16d90 .scope module, "pc_mux" "mux2_to_1" 3 16, 5 1 0, S_0x55bbe8af5c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d_in_0"
    .port_info 1 /INPUT 32 "d_in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "d_out"
P_0x55bbe8b14880 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x55bbe8b17130_0 .net *"_s0", 31 0, L_0x55bbe8b1dbd0;  1 drivers
L_0x7fc006858018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b17210_0 .net *"_s3", 30 0, L_0x7fc006858018;  1 drivers
L_0x7fc006858060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b172f0_0 .net/2u *"_s4", 31 0, L_0x7fc006858060;  1 drivers
v0x55bbe8b173e0_0 .net *"_s6", 0 0, L_0x55bbe8b2dcd0;  1 drivers
v0x55bbe8b174a0_0 .net "d_in_0", 31 0, L_0x55bbe8b2e660;  alias, 1 drivers
v0x55bbe8b175b0_0 .net "d_in_1", 31 0, L_0x55bbe8b308a0;  alias, 1 drivers
v0x55bbe8b17670_0 .net "d_out", 31 0, L_0x55bbe8b2de10;  alias, 1 drivers
v0x55bbe8b17750_0 .net "sel", 0 0, L_0x55bbe8b30230;  alias, 1 drivers
L_0x55bbe8b1dbd0 .concat [ 1 31 0 0], L_0x55bbe8b30230, L_0x7fc006858018;
L_0x55bbe8b2dcd0 .cmp/eq 32, L_0x55bbe8b1dbd0, L_0x7fc006858060;
L_0x55bbe8b2de10 .functor MUXZ 32, L_0x55bbe8b308a0, L_0x55bbe8b2e660, L_0x55bbe8b2dcd0, C4<>;
S_0x55bbe8b178c0 .scope module, "pc_target_adder" "adder32" 3 133, 13 2 0, S_0x55bbe8af5c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "sum"
v0x55bbe8b17b00_0 .net "a", 31 0, v0x55bbe8b18530_0;  alias, 1 drivers
v0x55bbe8b17c30_0 .net "b", 31 0, v0x55bbe8b15710_0;  alias, 1 drivers
v0x55bbe8b17d40_0 .net "sum", 31 0, L_0x55bbe8b308a0;  alias, 1 drivers
L_0x55bbe8b308a0 .arith/sum 32, v0x55bbe8b18530_0, v0x55bbe8b15710_0;
S_0x55bbe8b17e40 .scope module, "program_counter" "register" 3 27, 14 1 0, S_0x55bbe8af5c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d_in"
    .port_info 4 /OUTPUT 32 "d_out"
P_0x55bbe8b17040 .param/l "RESET_VALUE" 0 14 3, C4<00000000000000000000000000100000>;
P_0x55bbe8b17080 .param/l "WIDTH" 0 14 2, +C4<00000000000000000000000000100000>;
v0x55bbe8b18220_0 .net "clk", 0 0, v0x55bbe8b1d9e0_0;  alias, 1 drivers
v0x55bbe8b182f0_0 .net "d_in", 31 0, L_0x55bbe8b2de10;  alias, 1 drivers
v0x55bbe8b183c0_0 .net "d_out", 31 0, v0x55bbe8b18530_0;  alias, 1 drivers
L_0x7fc0068580a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b18490_0 .net "en", 0 0, L_0x7fc0068580a8;  1 drivers
v0x55bbe8b18530_0 .var "reg_val", 31 0;
v0x55bbe8b18660_0 .net "rst_n", 0 0, v0x55bbe8b1db10_0;  alias, 1 drivers
S_0x55bbe8b187c0 .scope module, "rf" "register_file" 3 87, 15 3 0, S_0x55bbe8af5c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 5 "rs1"
    .port_info 4 /INPUT 5 "rs2"
    .port_info 5 /INPUT 5 "rd"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "rs1_data"
    .port_info 8 /OUTPUT 32 "rs2_data"
P_0x55bbe8b18990 .param/l "ADDR_WIDTH" 0 15 6, +C4<00000000000000000000000000000101>;
P_0x55bbe8b189d0 .param/l "DATA_WIDTH" 0 15 5, +C4<00000000000000000000000000100000>;
P_0x55bbe8b18a10 .param/l "REG_COUNT" 0 15 4, +C4<00000000000000000000000000100000>;
v0x55bbe8b18ce0_0 .net *"_s0", 31 0, L_0x55bbe8b2ef80;  1 drivers
v0x55bbe8b18de0_0 .net *"_s10", 31 0, L_0x55bbe8b2f1a0;  1 drivers
v0x55bbe8b18ec0_0 .net *"_s12", 6 0, L_0x55bbe8b2f240;  1 drivers
L_0x7fc006858330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b18fb0_0 .net *"_s15", 1 0, L_0x7fc006858330;  1 drivers
v0x55bbe8b19090_0 .net *"_s18", 31 0, L_0x55bbe8b2f510;  1 drivers
L_0x7fc006858378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b191c0_0 .net *"_s21", 26 0, L_0x7fc006858378;  1 drivers
L_0x7fc0068583c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b192a0_0 .net/2u *"_s22", 31 0, L_0x7fc0068583c0;  1 drivers
v0x55bbe8b19380_0 .net *"_s24", 0 0, L_0x55bbe8b2f680;  1 drivers
L_0x7fc006858408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b19440_0 .net/2u *"_s26", 31 0, L_0x7fc006858408;  1 drivers
v0x55bbe8b19520_0 .net *"_s28", 31 0, L_0x55bbe8b2f7c0;  1 drivers
L_0x7fc006858258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b19600_0 .net *"_s3", 26 0, L_0x7fc006858258;  1 drivers
v0x55bbe8b196e0_0 .net *"_s30", 6 0, L_0x55bbe8b2f8b0;  1 drivers
L_0x7fc006858450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b197c0_0 .net *"_s33", 1 0, L_0x7fc006858450;  1 drivers
L_0x7fc0068582a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b198a0_0 .net/2u *"_s4", 31 0, L_0x7fc0068582a0;  1 drivers
v0x55bbe8b19980_0 .net *"_s6", 0 0, L_0x55bbe8b2f0b0;  1 drivers
L_0x7fc0068582e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b19a40_0 .net/2u *"_s8", 31 0, L_0x7fc0068582e8;  1 drivers
v0x55bbe8b19b20_0 .net "clk", 0 0, v0x55bbe8b1d9e0_0;  alias, 1 drivers
v0x55bbe8b19bc0_0 .var/i "i", 31 0;
v0x55bbe8b19ca0_0 .net "rd", 4 0, L_0x55bbe8b2e910;  alias, 1 drivers
v0x55bbe8b19d60 .array "regfile", 31 0, 31 0;
v0x55bbe8b19e00_0 .net "rs1", 4 0, L_0x55bbe8b2eae0;  alias, 1 drivers
v0x55bbe8b19ec0_0 .net "rs1_data", 31 0, L_0x55bbe8b2f380;  alias, 1 drivers
v0x55bbe8b19f90_0 .net "rs2", 4 0, L_0x55bbe8b2eb80;  alias, 1 drivers
v0x55bbe8b1a060_0 .net "rs2_data", 31 0, L_0x55bbe8b2f9f0;  alias, 1 drivers
v0x55bbe8b1a150_0 .net "rst_n", 0 0, v0x55bbe8b1db10_0;  alias, 1 drivers
v0x55bbe8b1a1f0_0 .net "write_data", 31 0, L_0x55bbe8b31230;  alias, 1 drivers
v0x55bbe8b1a2b0_0 .net "write_enable", 0 0, v0x55bbe8b127e0_0;  alias, 1 drivers
L_0x55bbe8b2ef80 .concat [ 5 27 0 0], L_0x55bbe8b2eae0, L_0x7fc006858258;
L_0x55bbe8b2f0b0 .cmp/eq 32, L_0x55bbe8b2ef80, L_0x7fc0068582a0;
L_0x55bbe8b2f1a0 .array/port v0x55bbe8b19d60, L_0x55bbe8b2f240;
L_0x55bbe8b2f240 .concat [ 5 2 0 0], L_0x55bbe8b2eae0, L_0x7fc006858330;
L_0x55bbe8b2f380 .functor MUXZ 32, L_0x55bbe8b2f1a0, L_0x7fc0068582e8, L_0x55bbe8b2f0b0, C4<>;
L_0x55bbe8b2f510 .concat [ 5 27 0 0], L_0x55bbe8b2eb80, L_0x7fc006858378;
L_0x55bbe8b2f680 .cmp/eq 32, L_0x55bbe8b2f510, L_0x7fc0068583c0;
L_0x55bbe8b2f7c0 .array/port v0x55bbe8b19d60, L_0x55bbe8b2f8b0;
L_0x55bbe8b2f8b0 .concat [ 5 2 0 0], L_0x55bbe8b2eb80, L_0x7fc006858450;
L_0x55bbe8b2f9f0 .functor MUXZ 32, L_0x55bbe8b2f7c0, L_0x7fc006858408, L_0x55bbe8b2f680, C4<>;
S_0x55bbe8b1a510 .scope module, "wb_mux" "mux4_to_1" 3 155, 16 1 0, S_0x55bbe8af5c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d_in_0"
    .port_info 1 /INPUT 32 "d_in_1"
    .port_info 2 /INPUT 32 "d_in_2"
    .port_info 3 /INPUT 32 "d_in_3"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 32 "d_out"
P_0x55bbe8b1a690 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
L_0x7fc0068586d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b1a7d0_0 .net/2u *"_s0", 1 0, L_0x7fc0068586d8;  1 drivers
v0x55bbe8b1a8d0_0 .net *"_s10", 0 0, L_0x55bbe8b30f10;  1 drivers
v0x55bbe8b1a990_0 .net *"_s12", 31 0, L_0x55bbe8b31000;  1 drivers
v0x55bbe8b1aa80_0 .net *"_s14", 31 0, L_0x55bbe8b310f0;  1 drivers
v0x55bbe8b1ab60_0 .net *"_s2", 0 0, L_0x55bbe8b30d80;  1 drivers
L_0x7fc006858720 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b1ac70_0 .net/2u *"_s4", 1 0, L_0x7fc006858720;  1 drivers
v0x55bbe8b1ad50_0 .net *"_s6", 0 0, L_0x55bbe8b30e20;  1 drivers
L_0x7fc006858768 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b1ae10_0 .net/2u *"_s8", 1 0, L_0x7fc006858768;  1 drivers
v0x55bbe8b1aef0_0 .net "d_in_0", 31 0, v0x55bbe8ad5bd0_0;  alias, 1 drivers
v0x55bbe8b1afb0_0 .net "d_in_1", 31 0, v0x55bbe8b144b0_0;  alias, 1 drivers
v0x55bbe8b1b070_0 .net "d_in_2", 31 0, L_0x55bbe8b2e660;  alias, 1 drivers
L_0x7fc0068587b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbe8b1b160_0 .net "d_in_3", 31 0, L_0x7fc0068587b0;  1 drivers
v0x55bbe8b1b240_0 .net "d_out", 31 0, L_0x55bbe8b31230;  alias, 1 drivers
v0x55bbe8b1b300_0 .net "sel", 1 0, v0x55bbe8b128a0_0;  alias, 1 drivers
L_0x55bbe8b30d80 .cmp/eq 2, v0x55bbe8b128a0_0, L_0x7fc0068586d8;
L_0x55bbe8b30e20 .cmp/eq 2, v0x55bbe8b128a0_0, L_0x7fc006858720;
L_0x55bbe8b30f10 .cmp/eq 2, v0x55bbe8b128a0_0, L_0x7fc006858768;
L_0x55bbe8b31000 .functor MUXZ 32, L_0x7fc0068587b0, L_0x55bbe8b2e660, L_0x55bbe8b30f10, C4<>;
L_0x55bbe8b310f0 .functor MUXZ 32, L_0x55bbe8b31000, v0x55bbe8b144b0_0, L_0x55bbe8b30e20, C4<>;
L_0x55bbe8b31230 .functor MUXZ 32, L_0x55bbe8b310f0, v0x55bbe8ad5bd0_0, L_0x55bbe8b30d80, C4<>;
    .scope S_0x55bbe8b17e40;
T_0 ;
    %wait E_0x55bbe8ab3640;
    %load/vec4 v0x55bbe8b18660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x55bbe8b18530_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55bbe8b18490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55bbe8b182f0_0;
    %assign/vec4 v0x55bbe8b18530_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55bbe8b157f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bbe8b16420_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55bbe8b16420_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bbe8b16420_0;
    %store/vec4a v0x55bbe8b165c0, 4, 0;
    %load/vec4 v0x55bbe8b16420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bbe8b16420_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 12 30 "$display", "Loading memory from: %s", P_0x55bbe8b15a00 {0 0 0};
    %vpi_call 12 31 "$readmemh", P_0x55bbe8b15a00, v0x55bbe8b165c0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55bbe8b11dd0;
T_2 ;
    %wait E_0x55bbe8ab3260;
    %load/vec4 v0x55bbe8b12a40_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbe8b127e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bbe8b12630_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbe8b12530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b126d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bbe8b128a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b12490_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bbe8b123b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b12980_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55bbe8b12a40_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b127e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bbe8b12630_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbe8b12530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbe8b126d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bbe8b128a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b12490_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bbe8b123b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b12980_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55bbe8b12a40_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbe8b127e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bbe8b12630_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b12530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b126d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bbe8b128a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b12490_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55bbe8b123b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b12980_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55bbe8b12a40_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b127e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55bbe8b12630_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b12530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b126d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bbe8b128a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbe8b12490_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55bbe8b123b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b12980_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x55bbe8b12a40_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbe8b127e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bbe8b12630_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbe8b12530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b126d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bbe8b128a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b12490_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55bbe8b123b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b12980_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x55bbe8b12a40_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbe8b127e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55bbe8b12630_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b12530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b126d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55bbe8b128a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b12490_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55bbe8b123b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbe8b12980_0, 0, 1;
T_2.10 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55bbe8b11580;
T_3 ;
    %wait E_0x55bbe8ab2e40;
    %load/vec4 v0x55bbe8b117c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bbe8b118c0_0, 0, 3;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55bbe8b117c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bbe8b118c0_0, 0, 3;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55bbe8b117c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x55bbe8b119b0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x55bbe8b11b40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bbe8b118c0_0, 0, 3;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bbe8b118c0_0, 0, 3;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55bbe8b119b0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55bbe8b118c0_0, 0, 3;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x55bbe8b119b0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55bbe8b118c0_0, 0, 3;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x55bbe8b119b0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55bbe8b118c0_0, 0, 3;
T_3.14 ;
T_3.13 ;
T_3.11 ;
T_3.7 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55bbe8b187c0;
T_4 ;
    %wait E_0x55bbe8ab3640;
    %load/vec4 v0x55bbe8b1a150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bbe8b19bc0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55bbe8b19bc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55bbe8b19bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbe8b19d60, 0, 4;
    %load/vec4 v0x55bbe8b19bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bbe8b19bc0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55bbe8b1a2b0_0;
    %load/vec4 v0x55bbe8b19ca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55bbe8b1a1f0_0;
    %load/vec4 v0x55bbe8b19ca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbe8b19d60, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55bbe8b152f0;
T_5 ;
    %wait E_0x55bbe8af7fd0;
    %load/vec4 v0x55bbe8b15520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bbe8b15710_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bbe8b15710_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bbe8b15710_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b15710_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbe8b15650_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b15710_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55bbe8ae76c0;
T_6 ;
    %wait E_0x55bbe8ad0680;
    %load/vec4 v0x55bbe8ae8bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bbe8ad5bd0_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x55bbe8b10550_0;
    %load/vec4 v0x55bbe8b10630_0;
    %add;
    %store/vec4 v0x55bbe8ad5bd0_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x55bbe8b10550_0;
    %load/vec4 v0x55bbe8b10630_0;
    %sub;
    %store/vec4 v0x55bbe8ad5bd0_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x55bbe8b10550_0;
    %load/vec4 v0x55bbe8b10630_0;
    %and;
    %store/vec4 v0x55bbe8ad5bd0_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x55bbe8b10550_0;
    %load/vec4 v0x55bbe8b10630_0;
    %or;
    %store/vec4 v0x55bbe8ad5bd0_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x55bbe8b10550_0;
    %load/vec4 v0x55bbe8b10630_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v0x55bbe8ad5bd0_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55bbe8b13810;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bbe8b14310_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55bbe8b14310_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bbe8b14310_0;
    %store/vec4a v0x55bbe8b143f0, 4, 0;
    %load/vec4 v0x55bbe8b14310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bbe8b14310_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x55bbe8b13810;
T_8 ;
    %wait E_0x55bbe8ab3640;
    %load/vec4 v0x55bbe8b14160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55bbe8b14590_0;
    %load/vec4 v0x55bbe8b14250_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbe8b143f0, 0, 4;
T_8.0 ;
    %load/vec4 v0x55bbe8b14250_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55bbe8b143f0, 4;
    %assign/vec4 v0x55bbe8b144b0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55bbe8aed840;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x55bbe8b1d9e0_0;
    %inv;
    %store/vec4 v0x55bbe8b1d9e0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55bbe8aed840;
T_10 ;
    %vpi_call 2 19 "$display", "[TB] Starting single_cycle_rv_tb testbench" {0 0 0};
    %vpi_call 2 22 "$dumpfile", "sim/waves/single_cycle_rv.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bbe8aed840 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbe8b1d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbe8b1db10_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbe8b1db10_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55bbe8ab3640;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call 2 32 "$display", "[TB] Finished simulation" {0 0 0};
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbench/core/single_cycle_rv_tb.v";
    "rtl/core/single_cycle_rv.v";
    "rtl/alu/alu.v";
    "rtl/control/mux2_to_1.v";
    "rtl/control/cu_single_cycle.v";
    "rtl/control/cu_single_cycle_alu_decoder.v";
    "rtl/control/cu_single_cycle_main_decoder.v";
    "rtl/memory/data_mem.v";
    "rtl/basic/instr_decode.v";
    "rtl/basic/imm_extender.v";
    "rtl/memory/instr_mem.v";
    "rtl/basic/adder32.v";
    "rtl/basic/register.v";
    "rtl/basic/register_file.v";
    "rtl/control/mux4_to_1.v";
