INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Documents/Banulescu_Eduard/project_3/project_3.srcs/sources_1/new/afisare_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afisare_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Documents/Banulescu_Eduard/project_3/project_3.srcs/sources_1/new/bin2bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Documents/Banulescu_Eduard/project_3/project_3.srcs/sources_1/new/divizor_ceas.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divizor_ceas
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Documents/Banulescu_Eduard/project_3/project_3.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Documents/Banulescu_Eduard/project_3/project_3.srcs/sim_1/new/my_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_sim
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/student/Documents/Banulescu_Eduard/project_3/project_3.srcs/sim_1/new/my_sim.v:34]
ERROR: [VRFC 10-2989] 'reset' is not declared [C:/Users/student/Documents/Banulescu_Eduard/project_3/project_3.srcs/sim_1/new/my_sim.v:36]
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/student/Documents/Banulescu_Eduard/project_3/project_3.srcs/sim_1/new/my_sim.v:37]
ERROR: [VRFC 10-2989] 'reset' is not declared [C:/Users/student/Documents/Banulescu_Eduard/project_3/project_3.srcs/sim_1/new/my_sim.v:38]
ERROR: [VRFC 10-2989] 'pauza' is not declared [C:/Users/student/Documents/Banulescu_Eduard/project_3/project_3.srcs/sim_1/new/my_sim.v:39]
ERROR: [VRFC 10-2989] 'pauza' is not declared [C:/Users/student/Documents/Banulescu_Eduard/project_3/project_3.srcs/sim_1/new/my_sim.v:40]
ERROR: [VRFC 10-8530] module 'my_sim' is ignored due to previous errors [C:/Users/student/Documents/Banulescu_Eduard/project_3/project_3.srcs/sim_1/new/my_sim.v:23]
