ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB134:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 71 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 71 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 3


  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 71 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 71 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 72 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 72 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 72 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 72 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 72 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 79 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE134:
  84              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_UART_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_UART_MspInit:
  92              	.LVL0:
  93              	.LFB135:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 88 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 88 1 is_stmt 0 view .LVU15
  99 0000 00B5     		push	{lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 4
 102              		.cfi_offset 14, -4
 103 0002 89B0     		sub	sp, sp, #36
 104              	.LCFI3:
 105              		.cfi_def_cfa_offset 40
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 106              		.loc 1 89 3 is_stmt 1 view .LVU16
 107              		.loc 1 89 20 is_stmt 0 view .LVU17
 108 0004 0023     		movs	r3, #0
 109 0006 0393     		str	r3, [sp, #12]
 110 0008 0493     		str	r3, [sp, #16]
 111 000a 0593     		str	r3, [sp, #20]
 112 000c 0693     		str	r3, [sp, #24]
 113 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART3)
 114              		.loc 1 90 3 is_stmt 1 view .LVU18
 115              		.loc 1 90 11 is_stmt 0 view .LVU19
 116 0010 0268     		ldr	r2, [r0]
 117              		.loc 1 90 5 view .LVU20
 118 0012 154B     		ldr	r3, .L9
 119 0014 9A42     		cmp	r2, r3
 120 0016 02D0     		beq	.L8
 121              	.LVL1:
 122              	.L5:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 100:Core/Src/stm32f4xx_hal_msp.c ****     PD8     ------> USART3_TX
 101:Core/Src/stm32f4xx_hal_msp.c ****     PD9     ------> USART3_RX
 102:Core/Src/stm32f4xx_hal_msp.c ****     */
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 109:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 5


 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****   }
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c **** }
 123              		.loc 1 116 1 view .LVU21
 124 0018 09B0     		add	sp, sp, #36
 125              	.LCFI4:
 126              		.cfi_remember_state
 127              		.cfi_def_cfa_offset 4
 128              		@ sp needed
 129 001a 5DF804FB 		ldr	pc, [sp], #4
 130              	.LVL2:
 131              	.L8:
 132              	.LCFI5:
 133              		.cfi_restore_state
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 134              		.loc 1 96 5 is_stmt 1 view .LVU22
 135              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 136              		.loc 1 96 5 view .LVU23
 137 001e 0021     		movs	r1, #0
 138 0020 0191     		str	r1, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 139              		.loc 1 96 5 view .LVU24
 140 0022 03F5F833 		add	r3, r3, #126976
 141 0026 1A6C     		ldr	r2, [r3, #64]
 142 0028 42F48022 		orr	r2, r2, #262144
 143 002c 1A64     		str	r2, [r3, #64]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 96 5 view .LVU25
 145 002e 1A6C     		ldr	r2, [r3, #64]
 146 0030 02F48022 		and	r2, r2, #262144
 147 0034 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 96 5 view .LVU26
 149 0036 019A     		ldr	r2, [sp, #4]
 150              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 151              		.loc 1 96 5 view .LVU27
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 152              		.loc 1 98 5 view .LVU28
 153              	.LBB5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 154              		.loc 1 98 5 view .LVU29
 155 0038 0291     		str	r1, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 156              		.loc 1 98 5 view .LVU30
 157 003a 1A6B     		ldr	r2, [r3, #48]
 158 003c 42F00802 		orr	r2, r2, #8
 159 0040 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 160              		.loc 1 98 5 view .LVU31
 161 0042 1B6B     		ldr	r3, [r3, #48]
 162 0044 03F00803 		and	r3, r3, #8
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 6


 163 0048 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 164              		.loc 1 98 5 view .LVU32
 165 004a 029B     		ldr	r3, [sp, #8]
 166              	.LBE5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 167              		.loc 1 98 5 view .LVU33
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 168              		.loc 1 103 5 view .LVU34
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 169              		.loc 1 103 25 is_stmt 0 view .LVU35
 170 004c 4FF44073 		mov	r3, #768
 171 0050 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 104 5 is_stmt 1 view .LVU36
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 104 26 is_stmt 0 view .LVU37
 174 0052 0223     		movs	r3, #2
 175 0054 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 176              		.loc 1 105 5 is_stmt 1 view .LVU38
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 177              		.loc 1 106 5 view .LVU39
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 178              		.loc 1 106 27 is_stmt 0 view .LVU40
 179 0056 0323     		movs	r3, #3
 180 0058 0693     		str	r3, [sp, #24]
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 181              		.loc 1 107 5 is_stmt 1 view .LVU41
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 182              		.loc 1 107 31 is_stmt 0 view .LVU42
 183 005a 0723     		movs	r3, #7
 184 005c 0793     		str	r3, [sp, #28]
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 185              		.loc 1 108 5 is_stmt 1 view .LVU43
 186 005e 03A9     		add	r1, sp, #12
 187 0060 0248     		ldr	r0, .L9+4
 188              	.LVL3:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 189              		.loc 1 108 5 is_stmt 0 view .LVU44
 190 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL4:
 192              		.loc 1 116 1 view .LVU45
 193 0066 D7E7     		b	.L5
 194              	.L10:
 195              		.align	2
 196              	.L9:
 197 0068 00480040 		.word	1073760256
 198 006c 000C0240 		.word	1073875968
 199              		.cfi_endproc
 200              	.LFE135:
 202              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 203              		.align	1
 204              		.global	HAL_UART_MspDeInit
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 7


 209              	HAL_UART_MspDeInit:
 210              	.LVL5:
 211              	.LFB136:
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c **** /**
 119:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 120:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 121:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 122:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 123:Core/Src/stm32f4xx_hal_msp.c **** */
 124:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 125:Core/Src/stm32f4xx_hal_msp.c **** {
 212              		.loc 1 125 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		.loc 1 125 1 is_stmt 0 view .LVU47
 217 0000 08B5     		push	{r3, lr}
 218              	.LCFI6:
 219              		.cfi_def_cfa_offset 8
 220              		.cfi_offset 3, -8
 221              		.cfi_offset 14, -4
 126:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART3)
 222              		.loc 1 126 3 is_stmt 1 view .LVU48
 223              		.loc 1 126 11 is_stmt 0 view .LVU49
 224 0002 0268     		ldr	r2, [r0]
 225              		.loc 1 126 5 view .LVU50
 226 0004 074B     		ldr	r3, .L15
 227 0006 9A42     		cmp	r2, r3
 228 0008 00D0     		beq	.L14
 229              	.LVL6:
 230              	.L11:
 127:Core/Src/stm32f4xx_hal_msp.c ****   {
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 131:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 132:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 135:Core/Src/stm32f4xx_hal_msp.c ****     PD8     ------> USART3_TX
 136:Core/Src/stm32f4xx_hal_msp.c ****     PD9     ------> USART3_RX
 137:Core/Src/stm32f4xx_hal_msp.c ****     */
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c ****   }
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** }
 231              		.loc 1 145 1 view .LVU51
 232 000a 08BD     		pop	{r3, pc}
 233              	.LVL7:
 234              	.L14:
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 235              		.loc 1 132 5 is_stmt 1 view .LVU52
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 8


 236 000c 064A     		ldr	r2, .L15+4
 237 000e 136C     		ldr	r3, [r2, #64]
 238 0010 23F48023 		bic	r3, r3, #262144
 239 0014 1364     		str	r3, [r2, #64]
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 240              		.loc 1 138 5 view .LVU53
 241 0016 4FF44071 		mov	r1, #768
 242 001a 0448     		ldr	r0, .L15+8
 243              	.LVL8:
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 244              		.loc 1 138 5 is_stmt 0 view .LVU54
 245 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 246              	.LVL9:
 247              		.loc 1 145 1 view .LVU55
 248 0020 F3E7     		b	.L11
 249              	.L16:
 250 0022 00BF     		.align	2
 251              	.L15:
 252 0024 00480040 		.word	1073760256
 253 0028 00380240 		.word	1073887232
 254 002c 000C0240 		.word	1073875968
 255              		.cfi_endproc
 256              	.LFE136:
 258              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 259              		.align	1
 260              		.global	HAL_PCD_MspInit
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 265              	HAL_PCD_MspInit:
 266              	.LVL10:
 267              	.LFB137:
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c **** /**
 148:Core/Src/stm32f4xx_hal_msp.c **** * @brief PCD MSP Initialization
 149:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 150:Core/Src/stm32f4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 151:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32f4xx_hal_msp.c **** */
 153:Core/Src/stm32f4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 154:Core/Src/stm32f4xx_hal_msp.c **** {
 268              		.loc 1 154 1 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 120
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272              		.loc 1 154 1 is_stmt 0 view .LVU57
 273 0000 70B5     		push	{r4, r5, r6, lr}
 274              	.LCFI7:
 275              		.cfi_def_cfa_offset 16
 276              		.cfi_offset 4, -16
 277              		.cfi_offset 5, -12
 278              		.cfi_offset 6, -8
 279              		.cfi_offset 14, -4
 280 0002 9EB0     		sub	sp, sp, #120
 281              	.LCFI8:
 282              		.cfi_def_cfa_offset 136
 283 0004 0446     		mov	r4, r0
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 9


 155:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 284              		.loc 1 155 3 is_stmt 1 view .LVU58
 285              		.loc 1 155 20 is_stmt 0 view .LVU59
 286 0006 0021     		movs	r1, #0
 287 0008 1991     		str	r1, [sp, #100]
 288 000a 1A91     		str	r1, [sp, #104]
 289 000c 1B91     		str	r1, [sp, #108]
 290 000e 1C91     		str	r1, [sp, #112]
 291 0010 1D91     		str	r1, [sp, #116]
 156:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 292              		.loc 1 156 3 is_stmt 1 view .LVU60
 293              		.loc 1 156 28 is_stmt 0 view .LVU61
 294 0012 5C22     		movs	r2, #92
 295 0014 02A8     		add	r0, sp, #8
 296              	.LVL11:
 297              		.loc 1 156 28 view .LVU62
 298 0016 FFF7FEFF 		bl	memset
 299              	.LVL12:
 157:Core/Src/stm32f4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 300              		.loc 1 157 3 is_stmt 1 view .LVU63
 301              		.loc 1 157 10 is_stmt 0 view .LVU64
 302 001a 2368     		ldr	r3, [r4]
 303              		.loc 1 157 5 view .LVU65
 304 001c B3F1A04F 		cmp	r3, #1342177280
 305 0020 01D0     		beq	.L21
 306              	.LVL13:
 307              	.L17:
 158:Core/Src/stm32f4xx_hal_msp.c ****   {
 159:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 164:Core/Src/stm32f4xx_hal_msp.c ****   */
 165:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 166:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 167:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 168:Core/Src/stm32f4xx_hal_msp.c ****     {
 169:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 170:Core/Src/stm32f4xx_hal_msp.c ****     }
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 173:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 174:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 175:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 176:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 177:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 178:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 179:Core/Src/stm32f4xx_hal_msp.c ****     */
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_VBUS_Pin;
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 10


 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 193:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 194:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****   }
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 200:Core/Src/stm32f4xx_hal_msp.c **** }
 308              		.loc 1 200 1 view .LVU66
 309 0022 1EB0     		add	sp, sp, #120
 310              	.LCFI9:
 311              		.cfi_remember_state
 312              		.cfi_def_cfa_offset 16
 313              		@ sp needed
 314 0024 70BD     		pop	{r4, r5, r6, pc}
 315              	.LVL14:
 316              	.L21:
 317              	.LCFI10:
 318              		.cfi_restore_state
 165:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 319              		.loc 1 165 5 is_stmt 1 view .LVU67
 165:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 320              		.loc 1 165 46 is_stmt 0 view .LVU68
 321 0026 4FF48073 		mov	r3, #256
 322 002a 0293     		str	r3, [sp, #8]
 166:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 323              		.loc 1 166 5 is_stmt 1 view .LVU69
 167:Core/Src/stm32f4xx_hal_msp.c ****     {
 324              		.loc 1 167 5 view .LVU70
 167:Core/Src/stm32f4xx_hal_msp.c ****     {
 325              		.loc 1 167 9 is_stmt 0 view .LVU71
 326 002c 02A8     		add	r0, sp, #8
 327 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 328              	.LVL15:
 167:Core/Src/stm32f4xx_hal_msp.c ****     {
 329              		.loc 1 167 8 view .LVU72
 330 0032 0028     		cmp	r0, #0
 331 0034 32D1     		bne	.L22
 332              	.L19:
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 333              		.loc 1 172 5 is_stmt 1 view .LVU73
 334              	.LBB6:
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 335              		.loc 1 172 5 view .LVU74
 336 0036 0025     		movs	r5, #0
 337 0038 0095     		str	r5, [sp]
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 338              		.loc 1 172 5 view .LVU75
 339 003a 1A4C     		ldr	r4, .L23
 340              	.LVL16:
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 341              		.loc 1 172 5 is_stmt 0 view .LVU76
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 11


 342 003c 236B     		ldr	r3, [r4, #48]
 343 003e 43F00103 		orr	r3, r3, #1
 344 0042 2363     		str	r3, [r4, #48]
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 345              		.loc 1 172 5 is_stmt 1 view .LVU77
 346 0044 236B     		ldr	r3, [r4, #48]
 347 0046 03F00103 		and	r3, r3, #1
 348 004a 0093     		str	r3, [sp]
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 349              		.loc 1 172 5 view .LVU78
 350 004c 009B     		ldr	r3, [sp]
 351              	.LBE6:
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 352              		.loc 1 172 5 view .LVU79
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 353              		.loc 1 180 5 view .LVU80
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354              		.loc 1 180 25 is_stmt 0 view .LVU81
 355 004e 4FF4E853 		mov	r3, #7424
 356 0052 1993     		str	r3, [sp, #100]
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 357              		.loc 1 181 5 is_stmt 1 view .LVU82
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 358              		.loc 1 181 26 is_stmt 0 view .LVU83
 359 0054 0223     		movs	r3, #2
 360 0056 1A93     		str	r3, [sp, #104]
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 361              		.loc 1 182 5 is_stmt 1 view .LVU84
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 362              		.loc 1 182 26 is_stmt 0 view .LVU85
 363 0058 1B95     		str	r5, [sp, #108]
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 364              		.loc 1 183 5 is_stmt 1 view .LVU86
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 365              		.loc 1 183 27 is_stmt 0 view .LVU87
 366 005a 0323     		movs	r3, #3
 367 005c 1C93     		str	r3, [sp, #112]
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 368              		.loc 1 184 5 is_stmt 1 view .LVU88
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 369              		.loc 1 184 31 is_stmt 0 view .LVU89
 370 005e 0A23     		movs	r3, #10
 371 0060 1D93     		str	r3, [sp, #116]
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 372              		.loc 1 185 5 is_stmt 1 view .LVU90
 373 0062 114E     		ldr	r6, .L23+4
 374 0064 19A9     		add	r1, sp, #100
 375 0066 3046     		mov	r0, r6
 376 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 377              	.LVL17:
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 378              		.loc 1 187 5 view .LVU91
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 379              		.loc 1 187 25 is_stmt 0 view .LVU92
 380 006c 4FF40073 		mov	r3, #512
 381 0070 1993     		str	r3, [sp, #100]
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 12


 382              		.loc 1 188 5 is_stmt 1 view .LVU93
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 383              		.loc 1 188 26 is_stmt 0 view .LVU94
 384 0072 1A95     		str	r5, [sp, #104]
 189:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 385              		.loc 1 189 5 is_stmt 1 view .LVU95
 189:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 386              		.loc 1 189 26 is_stmt 0 view .LVU96
 387 0074 1B95     		str	r5, [sp, #108]
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 388              		.loc 1 190 5 is_stmt 1 view .LVU97
 389 0076 19A9     		add	r1, sp, #100
 390 0078 3046     		mov	r0, r6
 391 007a FFF7FEFF 		bl	HAL_GPIO_Init
 392              	.LVL18:
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 393              		.loc 1 193 5 view .LVU98
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 394              		.loc 1 193 5 view .LVU99
 395 007e 636B     		ldr	r3, [r4, #52]
 396 0080 43F08003 		orr	r3, r3, #128
 397 0084 6363     		str	r3, [r4, #52]
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 398              		.loc 1 193 5 view .LVU100
 399              	.LBB7:
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 400              		.loc 1 193 5 view .LVU101
 401 0086 0195     		str	r5, [sp, #4]
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 402              		.loc 1 193 5 view .LVU102
 403 0088 636C     		ldr	r3, [r4, #68]
 404 008a 43F48043 		orr	r3, r3, #16384
 405 008e 6364     		str	r3, [r4, #68]
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 406              		.loc 1 193 5 view .LVU103
 407 0090 636C     		ldr	r3, [r4, #68]
 408 0092 03F48043 		and	r3, r3, #16384
 409 0096 0193     		str	r3, [sp, #4]
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 410              		.loc 1 193 5 view .LVU104
 411 0098 019B     		ldr	r3, [sp, #4]
 412              	.LBE7:
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 413              		.loc 1 193 5 view .LVU105
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 414              		.loc 1 193 5 view .LVU106
 415              		.loc 1 200 1 is_stmt 0 view .LVU107
 416 009a C2E7     		b	.L17
 417              	.LVL19:
 418              	.L22:
 169:Core/Src/stm32f4xx_hal_msp.c ****     }
 419              		.loc 1 169 7 is_stmt 1 view .LVU108
 420 009c FFF7FEFF 		bl	Error_Handler
 421              	.LVL20:
 422 00a0 C9E7     		b	.L19
 423              	.L24:
 424 00a2 00BF     		.align	2
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 13


 425              	.L23:
 426 00a4 00380240 		.word	1073887232
 427 00a8 00000240 		.word	1073872896
 428              		.cfi_endproc
 429              	.LFE137:
 431              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 432              		.align	1
 433              		.global	HAL_PCD_MspDeInit
 434              		.syntax unified
 435              		.thumb
 436              		.thumb_func
 438              	HAL_PCD_MspDeInit:
 439              	.LVL21:
 440              	.LFB138:
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c **** /**
 203:Core/Src/stm32f4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 204:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 205:Core/Src/stm32f4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 206:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 207:Core/Src/stm32f4xx_hal_msp.c **** */
 208:Core/Src/stm32f4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 209:Core/Src/stm32f4xx_hal_msp.c **** {
 441              		.loc 1 209 1 view -0
 442              		.cfi_startproc
 443              		@ args = 0, pretend = 0, frame = 0
 444              		@ frame_needed = 0, uses_anonymous_args = 0
 445              		.loc 1 209 1 is_stmt 0 view .LVU110
 446 0000 08B5     		push	{r3, lr}
 447              	.LCFI11:
 448              		.cfi_def_cfa_offset 8
 449              		.cfi_offset 3, -8
 450              		.cfi_offset 14, -4
 210:Core/Src/stm32f4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 451              		.loc 1 210 3 is_stmt 1 view .LVU111
 452              		.loc 1 210 10 is_stmt 0 view .LVU112
 453 0002 0368     		ldr	r3, [r0]
 454              		.loc 1 210 5 view .LVU113
 455 0004 B3F1A04F 		cmp	r3, #1342177280
 456 0008 00D0     		beq	.L28
 457              	.LVL22:
 458              	.L25:
 211:Core/Src/stm32f4xx_hal_msp.c ****   {
 212:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 215:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 216:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 219:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 220:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 221:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 222:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 223:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 224:Core/Src/stm32f4xx_hal_msp.c ****     */
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USB_SOF_Pin|USB_VBUS_Pin|USB_ID_Pin|USB_DM_Pin
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 14


 226:Core/Src/stm32f4xx_hal_msp.c ****                           |USB_DP_Pin);
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 231:Core/Src/stm32f4xx_hal_msp.c ****   }
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 233:Core/Src/stm32f4xx_hal_msp.c **** }
 459              		.loc 1 233 1 view .LVU114
 460 000a 08BD     		pop	{r3, pc}
 461              	.LVL23:
 462              	.L28:
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 463              		.loc 1 216 5 is_stmt 1 view .LVU115
 464 000c 054A     		ldr	r2, .L29
 465 000e 536B     		ldr	r3, [r2, #52]
 466 0010 23F08003 		bic	r3, r3, #128
 467 0014 5363     		str	r3, [r2, #52]
 225:Core/Src/stm32f4xx_hal_msp.c ****                           |USB_DP_Pin);
 468              		.loc 1 225 5 view .LVU116
 469 0016 4FF4F851 		mov	r1, #7936
 470 001a 0348     		ldr	r0, .L29+4
 471              	.LVL24:
 225:Core/Src/stm32f4xx_hal_msp.c ****                           |USB_DP_Pin);
 472              		.loc 1 225 5 is_stmt 0 view .LVU117
 473 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 474              	.LVL25:
 475              		.loc 1 233 1 view .LVU118
 476 0020 F3E7     		b	.L25
 477              	.L30:
 478 0022 00BF     		.align	2
 479              	.L29:
 480 0024 00380240 		.word	1073887232
 481 0028 00000240 		.word	1073872896
 482              		.cfi_endproc
 483              	.LFE138:
 485              		.text
 486              	.Letext0:
 487              		.file 2 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.10/gcc/arm-none-eabi/include/machine/_de
 488              		.file 3 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.10/gcc/arm-none-eabi/include/sys/_stdint
 489              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 490              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 491              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 492              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 493              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 494              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 495              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 496              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 497              		.file 12 "Core/Inc/main.h"
 498              		.file 13 "<built-in>"
ARM GAS  /var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:20     .text.HAL_MspInit:0000000000000000 $t
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:80     .text.HAL_MspInit:0000000000000034 $d
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:85     .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:91     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:197    .text.HAL_UART_MspInit:0000000000000068 $d
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:203    .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:209    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:252    .text.HAL_UART_MspDeInit:0000000000000024 $d
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:259    .text.HAL_PCD_MspInit:0000000000000000 $t
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:265    .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:426    .text.HAL_PCD_MspInit:00000000000000a4 $d
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:432    .text.HAL_PCD_MspDeInit:0000000000000000 $t
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:438    .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
/var/folders/3f/97v4jx99335dpqmnp4yp92440000gn/T//ccrbh7Zt.s:480    .text.HAL_PCD_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
