

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Thu May 19 16:04:54 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_40_1                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_46_2                   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_62_3                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_63_4                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        |  ++ LOOP2                          |        ?|        ?|         6|          1|          1|      ?|       yes|
        | + VITIS_LOOP_83_5                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_84_6                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_89_7_VITIS_LOOP_90_8  |        ?|        ?|         8|          2|          1|      ?|       yes|
        | + VITIS_LOOP_96_9                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_100_10                |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_101_11              |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 7
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 31 32 33 }
  Pipeline-2 : II = 2, D = 8, States = { 36 37 38 39 40 41 42 43 }
  Pipeline-3 : II = 1, D = 3, States = { 45 46 47 }
  Pipeline-4 : II = 1, D = 3, States = { 55 56 57 }
  Pipeline-5 : II = 1, D = 3, States = { 73 74 75 }
  Pipeline-6 : II = 1, D = 6, States = { 81 82 83 84 85 86 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 44 21 49 63 
21 --> 22 35 
22 --> 23 
23 --> 24 34 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 21 
35 --> 36 
36 --> 44 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 36 
44 --> 45 
45 --> 48 46 
46 --> 47 
47 --> 45 
48 --> 49 
49 --> 50 17 
50 --> 51 
51 --> 52 62 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 58 56 
56 --> 57 
57 --> 55 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 49 
63 --> 64 77 
64 --> 65 
65 --> 66 76 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 76 74 
74 --> 75 
75 --> 73 
76 --> 63 
77 --> 78 49 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 87 86 
86 --> 81 
87 --> 77 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 88 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 89 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 90 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 91 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 92 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 93 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (3.25ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:32]   --->   Operation 94 'alloca' 'wbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 95 [1/1] (3.25ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:33]   --->   Operation 95 'alloca' 'bbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 96 [1/1] (3.25ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 96 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 97 [1/1] (3.25ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:36]   --->   Operation 97 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ydim_read, i32 31" [fcc_combined/main.cpp:38]   --->   Operation 98 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i32 %ydim_read" [fcc_combined/main.cpp:38]   --->   Operation 99 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (6.91ns)   --->   "%mul_ln38 = mul i65 %sext_ln38, i65 5497558139" [fcc_combined/main.cpp:38]   --->   Operation 100 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 101 [1/2] (6.91ns)   --->   "%mul_ln38 = mul i65 %sext_ln38, i65 5497558139" [fcc_combined/main.cpp:38]   --->   Operation 101 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %mul_ln38, i32 38, i32 64" [fcc_combined/main.cpp:38]   --->   Operation 102 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 103 [1/1] (3.54ns)   --->   "%sub_ln38 = sub i65 0, i65 %mul_ln38" [fcc_combined/main.cpp:38]   --->   Operation 103 'sub' 'sub_ln38' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%tmp_1 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %sub_ln38, i32 38, i32 64" [fcc_combined/main.cpp:38]   --->   Operation 104 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%select_ln38 = select i1 %tmp, i27 %tmp_1, i27 %tmp_2" [fcc_combined/main.cpp:38]   --->   Operation 105 'select' 'select_ln38' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (2.40ns) (out node of the LUT)   --->   "%sub_ln38_1 = sub i27 0, i27 %select_ln38" [fcc_combined/main.cpp:38]   --->   Operation 106 'sub' 'sub_ln38_1' <Predicate = (tmp)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:40]   --->   Operation 107 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19"   --->   Operation 108 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_14, void @empty_24, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_16, i32 0, i32 0, void @empty_22, i32 2, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_16, i32 0, i32 0, void @empty_22, i32 2, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_7, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_4, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_3, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_2, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_16, i32 0, i32 0, void @empty_22, i32 2, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 126 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_16, i32 0, i32 0, void @empty_22, i32 2, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 129 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_1, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_0, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_26, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%select_ln38_1 = select i1 %tmp, i27 %sub_ln38_1, i27 %tmp_2" [fcc_combined/main.cpp:38]   --->   Operation 141 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (2.40ns) (out node of the LUT)   --->   "%num_iters = add i27 %select_ln38_1, i27 1" [fcc_combined/main.cpp:38]   --->   Operation 142 'add' 'num_iters' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %._crit_edge282, void %.lr.ph281" [fcc_combined/main.cpp:40]   --->   Operation 143 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:40]   --->   Operation 144 'partselect' 'trunc_ln' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i31 %trunc_ln" [fcc_combined/main.cpp:40]   --->   Operation 145 'sext' 'sext_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln40" [fcc_combined/main.cpp:40]   --->   Operation 146 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 147 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 147 'readreq' 'empty' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 148 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 149 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 150 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 151 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 152 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 153 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 155 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [fcc_combined/main.cpp:40]   --->   Operation 155 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln40, void %.split25, i31 0, void %.lr.ph281" [fcc_combined/main.cpp:40]   --->   Operation 156 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (2.52ns)   --->   "%add_ln40 = add i31 %i, i31 1" [fcc_combined/main.cpp:40]   --->   Operation 157 'add' 'add_ln40' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 158 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (2.47ns)   --->   "%icmp_ln40_1 = icmp_eq  i31 %i, i31 %trunc_ln40" [fcc_combined/main.cpp:40]   --->   Operation 159 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 160 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40_1, void %.split25, void %._crit_edge282.loopexit" [fcc_combined/main.cpp:40]   --->   Operation 161 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i31 %i" [fcc_combined/main.cpp:41]   --->   Operation 162 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 163 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [fcc_combined/main.cpp:41]   --->   Operation 163 'read' 'gmem_addr_read' <Predicate = (!icmp_ln40_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [fcc_combined/main.cpp:40]   --->   Operation 164 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %trunc_ln41" [fcc_combined/main.cpp:41]   --->   Operation 165 'zext' 'zext_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln41" [fcc_combined/main.cpp:41]   --->   Operation 166 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln41 = store i16 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:41]   --->   Operation 167 'store' 'store_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 168 'br' 'br_ln0' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 6.91>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge282"   --->   Operation 169 'br' 'br_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %xdim_read" [fcc_combined/main.cpp:46]   --->   Operation 170 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [2/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %trunc_ln46, i31 50" [fcc_combined/main.cpp:50]   --->   Operation 171 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.91>
ST_16 : Operation 172 [1/1] (2.47ns)   --->   "%cmp37252 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 172 'icmp' 'cmp37252' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i32 %ydim_read" [fcc_combined/main.cpp:46]   --->   Operation 173 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i27 %num_iters" [fcc_combined/main.cpp:46]   --->   Operation 174 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %trunc_ln46, i31 50" [fcc_combined/main.cpp:50]   --->   Operation 175 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i32 %xdim_read" [fcc_combined/main.cpp:89]   --->   Operation 176 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (1.58ns)   --->   "%br_ln46 = br void" [fcc_combined/main.cpp:46]   --->   Operation 177 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 17 <SV = 14> <Delay = 2.55>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %._crit_edge282, i32 %add_ln50, void %._crit_edge271" [fcc_combined/main.cpp:50]   --->   Operation 178 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %k, i32 1" [fcc_combined/main.cpp:50]   --->   Operation 179 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp_eq  i32 %k, i32 %sext_ln46_1" [fcc_combined/main.cpp:46]   --->   Operation 180 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.91>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 0, void %._crit_edge282, i38 %add_ln46, void %._crit_edge271" [fcc_combined/main.cpp:46]   --->   Operation 181 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (2.79ns)   --->   "%add_ln46 = add i38 %phi_mul, i38 50" [fcc_combined/main.cpp:46]   --->   Operation 182 'add' 'add_ln46' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split23, void %._crit_edge277.loopexit" [fcc_combined/main.cpp:46]   --->   Operation 183 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i32 %k" [fcc_combined/main.cpp:46]   --->   Operation 184 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 185 [2/2] (6.91ns)   --->   "%mul_ln50_1 = mul i31 %mul_ln50, i31 %trunc_ln46_1" [fcc_combined/main.cpp:50]   --->   Operation 185 'mul' 'mul_ln50_1' <Predicate = (!icmp_ln46)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %add_ln50" [fcc_combined/main.cpp:50]   --->   Operation 186 'zext' 'zext_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 187 [2/2] (6.91ns)   --->   "%mul_ln50_2 = mul i38 %zext_ln50, i38 50" [fcc_combined/main.cpp:50]   --->   Operation 187 'mul' 'mul_ln50_2' <Predicate = (!icmp_ln46)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [fcc_combined/main.cpp:115]   --->   Operation 188 'ret' 'ret_ln115' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 19 <SV = 16> <Delay = 6.91>
ST_19 : Operation 189 [1/2] (6.91ns)   --->   "%mul_ln50_1 = mul i31 %mul_ln50, i31 %trunc_ln46_1" [fcc_combined/main.cpp:50]   --->   Operation 189 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/2] (6.91ns)   --->   "%mul_ln50_2 = mul i38 %zext_ln50, i38 50" [fcc_combined/main.cpp:50]   --->   Operation 190 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 5.72>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [fcc_combined/main.cpp:46]   --->   Operation 191 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i38 %mul_ln50_2" [fcc_combined/main.cpp:50]   --->   Operation 192 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (2.51ns)   --->   "%icmp_ln50 = icmp_slt  i39 %sext_ln46, i39 %zext_ln50_1" [fcc_combined/main.cpp:50]   --->   Operation 193 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i38 %phi_mul" [fcc_combined/main.cpp:51]   --->   Operation 194 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i38 %phi_mul" [fcc_combined/main.cpp:51]   --->   Operation 195 'trunc' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (2.55ns)   --->   "%sub_ln50 = sub i32 %ydim_read, i32 %trunc_ln51_1" [fcc_combined/main.cpp:50]   --->   Operation 196 'sub' 'sub_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 197 [1/1] (0.69ns)   --->   "%ub = select i1 %icmp_ln50, i32 %sub_ln50, i32 50" [fcc_combined/main.cpp:50]   --->   Operation 197 'select' 'ub' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 198 [1/1] (2.47ns)   --->   "%cmp36257 = icmp_sgt  i32 %ub, i32 0" [fcc_combined/main.cpp:50]   --->   Operation 198 'icmp' 'cmp36257' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %fwprop_read, void, void" [fcc_combined/main.cpp:60]   --->   Operation 199 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %cmp36257, void %._crit_edge236, void %.lr.ph225" [fcc_combined/main.cpp:83]   --->   Operation 200 'br' 'br_ln83' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %ub" [fcc_combined/main.cpp:83]   --->   Operation 201 'trunc' 'trunc_ln83' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln83 = br void" [fcc_combined/main.cpp:83]   --->   Operation 202 'br' 'br_ln83' <Predicate = (!fwprop_read & cmp36257)> <Delay = 1.58>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %cmp36257, void %._crit_edge271, void %.lr.ph260" [fcc_combined/main.cpp:62]   --->   Operation 203 'br' 'br_ln62' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %ub" [fcc_combined/main.cpp:62]   --->   Operation 204 'trunc' 'trunc_ln62' <Predicate = (fwprop_read & cmp36257)> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (1.58ns)   --->   "%br_ln62 = br void" [fcc_combined/main.cpp:62]   --->   Operation 205 'br' 'br_ln62' <Predicate = (fwprop_read & cmp36257)> <Delay = 1.58>

State 21 <SV = 18> <Delay = 6.91>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln83, void %._crit_edge, i31 0, void %.lr.ph225" [fcc_combined/main.cpp:83]   --->   Operation 206 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (2.52ns)   --->   "%add_ln83 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:83]   --->   Operation 207 'add' 'add_ln83' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 208 [1/1] (2.47ns)   --->   "%icmp_ln83 = icmp_eq  i31 %i_2, i31 %trunc_ln83" [fcc_combined/main.cpp:83]   --->   Operation 208 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 209 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split6, void %.lr.ph235.preheader" [fcc_combined/main.cpp:83]   --->   Operation 210 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 211 [2/2] (6.91ns)   --->   "%empty_46 = mul i31 %i_2, i31 %trunc_ln46" [fcc_combined/main.cpp:83]   --->   Operation 211 'mul' 'empty_46' <Predicate = (!icmp_ln83)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i31 %trunc_ln83" [fcc_combined/main.cpp:89]   --->   Operation 212 'zext' 'zext_ln89_1' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 213 [2/2] (6.91ns)   --->   "%mul_ln89 = mul i63 %zext_ln89_1, i63 %zext_ln89" [fcc_combined/main.cpp:89]   --->   Operation 213 'mul' 'mul_ln89' <Predicate = (icmp_ln83)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 6.91>
ST_22 : Operation 214 [1/2] (6.91ns)   --->   "%empty_46 = mul i31 %i_2, i31 %trunc_ln46" [fcc_combined/main.cpp:83]   --->   Operation 214 'mul' 'empty_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 5.07>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [fcc_combined/main.cpp:83]   --->   Operation 215 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (2.52ns)   --->   "%empty_47 = add i31 %empty_46, i31 %mul_ln50_1" [fcc_combined/main.cpp:83]   --->   Operation 216 'add' 'empty_47' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_47, i1 0" [fcc_combined/main.cpp:83]   --->   Operation 217 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (2.55ns)   --->   "%empty_48 = add i32 %tmp_5, i32 %dwt_read" [fcc_combined/main.cpp:83]   --->   Operation 218 'add' 'empty_48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %cmp37252, void %._crit_edge, void %.lr.ph" [fcc_combined/main.cpp:84]   --->   Operation 219 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_48, i32 1, i32 31" [fcc_combined/main.cpp:84]   --->   Operation 220 'partselect' 'trunc_ln9' <Predicate = (cmp37252)> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i31 %trunc_ln9" [fcc_combined/main.cpp:84]   --->   Operation 221 'sext' 'sext_ln84' <Predicate = (cmp37252)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln84" [fcc_combined/main.cpp:84]   --->   Operation 222 'getelementptr' 'gmem_addr_2' <Predicate = (cmp37252)> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i31 %i_2" [fcc_combined/main.cpp:85]   --->   Operation 223 'trunc' 'trunc_ln85' <Predicate = (cmp37252)> <Delay = 0.00>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 224 [7/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 224 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 225 [6/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 225 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 226 [5/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 226 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 227 [4/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 227 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i6 %trunc_ln85" [fcc_combined/main.cpp:85]   --->   Operation 228 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 229 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 229 'mul' 'mul_ln85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 25> <Delay = 7.30>
ST_28 : Operation 230 [3/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 230 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 231 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 231 'mul' 'mul_ln85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 26> <Delay = 7.30>
ST_29 : Operation 232 [2/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 232 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 233 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 233 'mul' 'mul_ln85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 27> <Delay = 7.30>
ST_30 : Operation 234 [1/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 234 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 235 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 235 'mul' 'mul_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 236 [1/1] (1.58ns)   --->   "%br_ln84 = br void" [fcc_combined/main.cpp:84]   --->   Operation 236 'br' 'br_ln84' <Predicate = true> <Delay = 1.58>

State 31 <SV = 28> <Delay = 2.52>
ST_31 : Operation 237 [1/1] (0.00ns)   --->   "%j_1 = phi i31 %add_ln84, void %.split, i31 0, void %.lr.ph" [fcc_combined/main.cpp:84]   --->   Operation 237 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 238 [1/1] (2.52ns)   --->   "%add_ln84 = add i31 %j_1, i31 1" [fcc_combined/main.cpp:84]   --->   Operation 238 'add' 'add_ln84' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 239 [1/1] (0.00ns)   --->   "%j_1_cast = zext i31 %j_1" [fcc_combined/main.cpp:84]   --->   Operation 239 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 240 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 240 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 241 [1/1] (2.47ns)   --->   "%icmp_ln84 = icmp_eq  i32 %j_1_cast, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 241 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 242 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 242 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:84]   --->   Operation 243 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i31 %j_1" [fcc_combined/main.cpp:85]   --->   Operation 244 'trunc' 'trunc_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_31 : Operation 245 [1/1] (2.07ns)   --->   "%add_ln85 = add i16 %mul_ln85, i16 %trunc_ln85_1" [fcc_combined/main.cpp:85]   --->   Operation 245 'add' 'add_ln85' <Predicate = (!icmp_ln84)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 7.30>
ST_32 : Operation 246 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [fcc_combined/main.cpp:85]   --->   Operation 246 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln84)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 3.25>
ST_33 : Operation 247 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fcc_combined/main.cpp:84]   --->   Operation 247 'specloopname' 'specloopname_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i16 %add_ln85" [fcc_combined/main.cpp:85]   --->   Operation 248 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln85_1" [fcc_combined/main.cpp:85]   --->   Operation 249 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 250 [1/1] (3.25ns)   --->   "%store_ln85 = store i16 %gmem_addr_2_read, i16 %dwbuf_V_addr" [fcc_combined/main.cpp:85]   --->   Operation 250 'store' 'store_ln85' <Predicate = (!icmp_ln84)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_33 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 251 'br' 'br_ln0' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 0.00>
ST_34 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 252 'br' 'br_ln0' <Predicate = (cmp37252)> <Delay = 0.00>
ST_34 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 253 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 19> <Delay = 6.91>
ST_35 : Operation 254 [1/2] (6.91ns)   --->   "%mul_ln89 = mul i63 %zext_ln89_1, i63 %zext_ln89" [fcc_combined/main.cpp:89]   --->   Operation 254 'mul' 'mul_ln89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 255 [1/1] (1.58ns)   --->   "%br_ln89 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [fcc_combined/main.cpp:89]   --->   Operation 255 'br' 'br_ln89' <Predicate = true> <Delay = 1.58>

State 36 <SV = 20> <Delay = 4.85>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph235.preheader, i63 %add_ln89_2, void %._crit_edge231.loopexit" [fcc_combined/main.cpp:89]   --->   Operation 256 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%i_4 = phi i31 0, void %.lr.ph235.preheader, i31 %select_ln89_3, void %._crit_edge231.loopexit" [fcc_combined/main.cpp:89]   --->   Operation 257 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%j_3 = phi i32 0, void %.lr.ph235.preheader, i32 %add_ln90, void %._crit_edge231.loopexit" [fcc_combined/main.cpp:90]   --->   Operation 258 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 259 [1/1] (3.49ns)   --->   "%add_ln89_2 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:89]   --->   Operation 259 'add' 'add_ln89_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 260 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 260 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 261 [1/1] (2.78ns)   --->   "%icmp_ln89 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln89" [fcc_combined/main.cpp:89]   --->   Operation 261 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %._crit_edge231.loopexit, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:89]   --->   Operation 262 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 263 [1/1] (2.52ns)   --->   "%add_ln89 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:89]   --->   Operation 263 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 264 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_eq  i32 %j_3, i32 %xdim_read" [fcc_combined/main.cpp:90]   --->   Operation 264 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 265 [1/1] (0.69ns)   --->   "%select_ln89 = select i1 %icmp_ln90, i32 0, i32 %j_3" [fcc_combined/main.cpp:89]   --->   Operation 265 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i31 %add_ln89" [fcc_combined/main.cpp:89]   --->   Operation 266 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i31 %i_4" [fcc_combined/main.cpp:89]   --->   Operation 267 'trunc' 'trunc_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 268 [1/1] (0.68ns)   --->   "%select_ln89_2 = select i1 %icmp_ln90, i10 %trunc_ln89, i10 %trunc_ln89_1" [fcc_combined/main.cpp:89]   --->   Operation 268 'select' 'select_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 269 [1/1] (0.00ns)   --->   "%select_ln89_1_v_cast = zext i10 %select_ln89_2" [fcc_combined/main.cpp:89]   --->   Operation 269 'zext' 'select_ln89_1_v_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 270 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln89_1_v_cast, i16 1000" [fcc_combined/main.cpp:89]   --->   Operation 270 'mul' 'mul_ln1118' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %select_ln89"   --->   Operation 271 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i16 %trunc_ln1118"   --->   Operation 272 'zext' 'zext_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 273 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 273 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 274 [3/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 274 'load' 'x_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 37 <SV = 21> <Delay = 3.41>
ST_37 : Operation 275 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln89_1_v_cast, i16 1000" [fcc_combined/main.cpp:89]   --->   Operation 275 'mul' 'mul_ln1118' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 276 [1/1] (1.73ns)   --->   "%add_ln89_1 = add i10 %select_ln89_2, i10 %trunc_ln51" [fcc_combined/main.cpp:89]   --->   Operation 276 'add' 'add_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i10 %add_ln89_1" [fcc_combined/main.cpp:89]   --->   Operation 277 'zext' 'zext_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 278 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i16 %dy, i32 0, i32 %zext_ln89_2" [fcc_combined/main.cpp:89]   --->   Operation 278 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 279 [3/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:89]   --->   Operation 279 'load' 'dy_load_2' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 280 [1/1] (0.73ns)   --->   "%select_ln89_3 = select i1 %icmp_ln90, i31 %add_ln89, i31 %i_4" [fcc_combined/main.cpp:89]   --->   Operation 280 'select' 'select_ln89_3' <Predicate = (!icmp_ln89)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 281 [2/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 281 'load' 'x_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 282 [1/1] (2.55ns)   --->   "%add_ln90 = add i32 %select_ln89, i32 1" [fcc_combined/main.cpp:90]   --->   Operation 282 'add' 'add_ln90' <Predicate = (!icmp_ln89)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 22> <Delay = 2.10>
ST_38 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i10 %select_ln89_2" [fcc_combined/main.cpp:89]   --->   Operation 283 'zext' 'zext_ln89_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 284 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln89_1_v_cast, i16 1000" [fcc_combined/main.cpp:89]   --->   Operation 284 'mul' 'mul_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 285 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln89_3" [fcc_combined/main.cpp:89]   --->   Operation 285 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 286 [3/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:89]   --->   Operation 286 'load' 'dy_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 287 [2/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:89]   --->   Operation 287 'load' 'dy_load_2' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 288 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i16 %mul_ln1118, i16 %trunc_ln1118"   --->   Operation 288 'add' 'add_ln1118' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 289 [1/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 289 'load' 'x_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 39 <SV = 23> <Delay = 5.35>
ST_39 : Operation 290 [2/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:89]   --->   Operation 290 'load' 'dy_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 291 [1/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:89]   --->   Operation 291 'load' 'dy_load_2' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i16 %dy_load_2" [fcc_combined/main.cpp:89]   --->   Operation 292 'sext' 'sext_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 293 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i16 %mul_ln1118, i16 %trunc_ln1118"   --->   Operation 293 'add' 'add_ln1118' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i16 %add_ln1118"   --->   Operation 294 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 295 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 295 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 296 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 296 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 297 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 297 'load' 'wbuf_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_39 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %x_load_1"   --->   Operation 298 'sext' 'sext_ln1192' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 299 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln89_1"   --->   Operation 299 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 300 [2/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 300 'load' 'lhs' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 40 <SV = 24> <Delay = 5.40>
ST_40 : Operation 301 [1/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:89]   --->   Operation 301 'load' 'dy_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_40 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i16 %dy_load_1" [fcc_combined/main.cpp:89]   --->   Operation 302 'sext' 'sext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 303 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 303 'load' 'wbuf_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_40 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i16 %wbuf_V_load"   --->   Operation 304 'sext' 'sext_ln1115' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 305 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln89"   --->   Operation 305 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 306 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln89_1"   --->   Operation 306 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 307 [1/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 307 'load' 'lhs' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 41 <SV = 25> <Delay = 2.15>
ST_41 : Operation 308 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln89"   --->   Operation 308 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 309 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln89_1"   --->   Operation 309 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 310 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 310 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 311 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 311 'add' 'ret_V_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 26> <Delay = 5.35>
ST_42 : Operation 312 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln89"   --->   Operation 312 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 313 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 313 'add' 'ret_V_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 314 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 315 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_2, i16 %dwbuf_V_addr_1"   --->   Operation 315 'store' 'store_ln708' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 43 <SV = 27> <Delay = 3.25>
ST_43 : Operation 316 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_7_VITIS_LOOP_90_8_str"   --->   Operation 316 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 317 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 317 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 318 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [fcc_combined/main.cpp:90]   --->   Operation 318 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 319 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln89"   --->   Operation 319 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115, i32 13, i32 28"   --->   Operation 320 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 321 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1118" [fcc_combined/main.cpp:91]   --->   Operation 321 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 322 [1/1] (3.25ns)   --->   "%store_ln91 = store i16 %trunc_ln708_1, i10 %dx_addr" [fcc_combined/main.cpp:91]   --->   Operation 322 'store' 'store_ln91' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_43 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 323 'br' 'br_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 44 <SV = 21> <Delay = 1.58>
ST_44 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge236"   --->   Operation 324 'br' 'br_ln0' <Predicate = (cmp36257)> <Delay = 0.00>
ST_44 : Operation 325 [1/1] (1.58ns)   --->   "%br_ln96 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fcc_combined/main.cpp:96]   --->   Operation 325 'br' 'br_ln96' <Predicate = true> <Delay = 1.58>

State 45 <SV = 22> <Delay = 3.25>
ST_45 : Operation 326 [1/1] (0.00ns)   --->   "%i_5 = phi i31 0, void %._crit_edge236, i31 %add_ln96, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [fcc_combined/main.cpp:96]   --->   Operation 326 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 327 [1/1] (2.52ns)   --->   "%add_ln96 = add i31 %i_5, i31 1" [fcc_combined/main.cpp:96]   --->   Operation 327 'add' 'add_ln96' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 328 [1/1] (0.00ns)   --->   "%i_5_cast = zext i31 %i_5" [fcc_combined/main.cpp:96]   --->   Operation 328 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 329 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 329 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 330 [1/1] (2.47ns)   --->   "%icmp_ln96 = icmp_eq  i32 %i_5_cast, i32 %ydim_read" [fcc_combined/main.cpp:96]   --->   Operation 330 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 331 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 331 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge241.loopexit" [fcc_combined/main.cpp:96]   --->   Operation 332 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_5"   --->   Operation 333 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 334 'zext' 'zext_ln703' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 335 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 335 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 336 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 336 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_45 : Operation 337 [1/1] (0.00ns)   --->   "%dy_addr_2 = getelementptr i16 %dy, i32 0, i32 %zext_ln703"   --->   Operation 337 'getelementptr' 'dy_addr_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 338 [3/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 338 'load' 'dy_load' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 46 <SV = 23> <Delay = 3.25>
ST_46 : Operation 339 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 339 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 340 [2/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 340 'load' 'dy_load' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 47 <SV = 24> <Delay = 7.01>
ST_47 : Operation 341 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:96]   --->   Operation 341 'specloopname' 'specloopname_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_47 : Operation 342 [1/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 342 'load' 'dy_load' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_47 : Operation 343 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dy_load, i16 %dbbuf_V_load"   --->   Operation 343 'add' 'add_ln703' <Predicate = (!icmp_ln96)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 344 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 344 'store' 'store_ln703' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_47 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 345 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 48 <SV = 23> <Delay = 1.58>
ST_48 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %cmp36257, void %._crit_edge271, void %.lr.ph250" [fcc_combined/main.cpp:100]   --->   Operation 346 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %ub" [fcc_combined/main.cpp:100]   --->   Operation 347 'trunc' 'trunc_ln100' <Predicate = (cmp36257)> <Delay = 0.00>
ST_48 : Operation 348 [1/1] (1.58ns)   --->   "%br_ln100 = br void" [fcc_combined/main.cpp:100]   --->   Operation 348 'br' 'br_ln100' <Predicate = (cmp36257)> <Delay = 1.58>

State 49 <SV = 24> <Delay = 6.91>
ST_49 : Operation 349 [1/1] (0.00ns)   --->   "%i_6 = phi i31 %add_ln100, void %._crit_edge246, i31 0, void %.lr.ph250" [fcc_combined/main.cpp:100]   --->   Operation 349 'phi' 'i_6' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_49 : Operation 350 [1/1] (2.52ns)   --->   "%add_ln100 = add i31 %i_6, i31 1" [fcc_combined/main.cpp:100]   --->   Operation 350 'add' 'add_ln100' <Predicate = (!fwprop_read & cmp36257)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 351 [1/1] (2.47ns)   --->   "%icmp_ln100 = icmp_eq  i31 %i_6, i31 %trunc_ln100" [fcc_combined/main.cpp:100]   --->   Operation 351 'icmp' 'icmp_ln100' <Predicate = (!fwprop_read & cmp36257)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 352 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 352 'speclooptripcount' 'empty_52' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_49 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %.split14, void %._crit_edge271.loopexit" [fcc_combined/main.cpp:100]   --->   Operation 353 'br' 'br_ln100' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_49 : Operation 354 [2/2] (6.91ns)   --->   "%empty_53 = mul i31 %i_6, i31 %trunc_ln46" [fcc_combined/main.cpp:100]   --->   Operation 354 'mul' 'empty_53' <Predicate = (!fwprop_read & cmp36257 & !icmp_ln100)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge271"   --->   Operation 355 'br' 'br_ln0' <Predicate = (!fwprop_read & cmp36257 & icmp_ln100)> <Delay = 0.00>
ST_49 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 356 'br' 'br_ln0' <Predicate = (icmp_ln100) | (!cmp36257) | (fwprop_read)> <Delay = 0.00>

State 50 <SV = 25> <Delay = 6.91>
ST_50 : Operation 357 [1/2] (6.91ns)   --->   "%empty_53 = mul i31 %i_6, i31 %trunc_ln46" [fcc_combined/main.cpp:100]   --->   Operation 357 'mul' 'empty_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 5.07>
ST_51 : Operation 358 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [fcc_combined/main.cpp:100]   --->   Operation 358 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 359 [1/1] (2.52ns)   --->   "%empty_54 = add i31 %empty_53, i31 %mul_ln50_1" [fcc_combined/main.cpp:100]   --->   Operation 359 'add' 'empty_54' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_54, i1 0" [fcc_combined/main.cpp:100]   --->   Operation 360 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 361 [1/1] (2.55ns)   --->   "%empty_55 = add i32 %tmp_6, i32 %dwt_read" [fcc_combined/main.cpp:100]   --->   Operation 361 'add' 'empty_55' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %cmp37252, void %._crit_edge246, void %.lr.ph245" [fcc_combined/main.cpp:101]   --->   Operation 362 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_55, i32 1, i32 31" [fcc_combined/main.cpp:101]   --->   Operation 363 'partselect' 'trunc_ln2' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i31 %trunc_ln2" [fcc_combined/main.cpp:101]   --->   Operation 364 'sext' 'sext_ln101' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 365 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln101" [fcc_combined/main.cpp:101]   --->   Operation 365 'getelementptr' 'gmem_addr_3' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i31 %i_6" [fcc_combined/main.cpp:102]   --->   Operation 366 'trunc' 'trunc_ln102' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i6 %trunc_ln102" [fcc_combined/main.cpp:102]   --->   Operation 367 'zext' 'zext_ln102' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 368 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 368 'mul' 'mul_ln102' <Predicate = (cmp37252)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 27> <Delay = 7.30>
ST_52 : Operation 369 [1/1] (7.30ns)   --->   "%empty_56 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:101]   --->   Operation 369 'writereq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 370 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 370 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 28> <Delay = 2.15>
ST_53 : Operation 371 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 371 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 29> <Delay = 1.58>
ST_54 : Operation 372 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 372 'mul' 'mul_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 373 [1/1] (1.58ns)   --->   "%br_ln101 = br void" [fcc_combined/main.cpp:101]   --->   Operation 373 'br' 'br_ln101' <Predicate = true> <Delay = 1.58>

State 55 <SV = 30> <Delay = 5.33>
ST_55 : Operation 374 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln101, void %.split12, i31 0, void %.lr.ph245" [fcc_combined/main.cpp:101]   --->   Operation 374 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 375 [1/1] (2.52ns)   --->   "%add_ln101 = add i31 %j_4, i31 1" [fcc_combined/main.cpp:101]   --->   Operation 375 'add' 'add_ln101' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 376 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [fcc_combined/main.cpp:101]   --->   Operation 376 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 377 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 377 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 378 [1/1] (2.47ns)   --->   "%icmp_ln101 = icmp_eq  i32 %j_4_cast, i32 %xdim_read" [fcc_combined/main.cpp:101]   --->   Operation 378 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 379 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 379 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split12, void %._crit_edge246.loopexit" [fcc_combined/main.cpp:101]   --->   Operation 380 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i31 %j_4" [fcc_combined/main.cpp:102]   --->   Operation 381 'trunc' 'trunc_ln102_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_55 : Operation 382 [1/1] (2.07ns)   --->   "%add_ln102 = add i16 %mul_ln102, i16 %trunc_ln102_1" [fcc_combined/main.cpp:102]   --->   Operation 382 'add' 'add_ln102' <Predicate = (!icmp_ln101)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i16 %add_ln102" [fcc_combined/main.cpp:102]   --->   Operation 383 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_55 : Operation 384 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln102_1" [fcc_combined/main.cpp:102]   --->   Operation 384 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_55 : Operation 385 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:102]   --->   Operation 385 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 56 <SV = 31> <Delay = 3.25>
ST_56 : Operation 386 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:102]   --->   Operation 386 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 57 <SV = 32> <Delay = 7.30>
ST_57 : Operation 387 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:101]   --->   Operation 387 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_57 : Operation 388 [1/1] (7.30ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dwbuf_V_load, i2 3" [fcc_combined/main.cpp:102]   --->   Operation 388 'write' 'write_ln102' <Predicate = (!icmp_ln101)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 389 'br' 'br_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 58 <SV = 31> <Delay = 7.30>
ST_58 : Operation 390 [5/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 390 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 32> <Delay = 7.30>
ST_59 : Operation 391 [4/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 391 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 33> <Delay = 7.30>
ST_60 : Operation 392 [3/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 392 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 34> <Delay = 7.30>
ST_61 : Operation 393 [2/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 393 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 35> <Delay = 7.30>
ST_62 : Operation 394 [1/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 394 'writeresp' 'empty_58' <Predicate = (cmp37252)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln100 = br void %._crit_edge246" [fcc_combined/main.cpp:100]   --->   Operation 395 'br' 'br_ln100' <Predicate = (cmp37252)> <Delay = 0.00>
ST_62 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 396 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 63 <SV = 18> <Delay = 6.91>
ST_63 : Operation 397 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln62, void %._crit_edge256, i31 0, void %.lr.ph260" [fcc_combined/main.cpp:62]   --->   Operation 397 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 398 [1/1] (2.52ns)   --->   "%add_ln62 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:62]   --->   Operation 398 'add' 'add_ln62' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 399 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp_eq  i31 %i_1, i31 %trunc_ln62" [fcc_combined/main.cpp:62]   --->   Operation 399 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 400 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 400 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %.split18, void %.lr.ph270.preheader" [fcc_combined/main.cpp:62]   --->   Operation 401 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 402 [2/2] (6.91ns)   --->   "%empty_39 = mul i31 %i_1, i31 %trunc_ln46" [fcc_combined/main.cpp:62]   --->   Operation 402 'mul' 'empty_39' <Predicate = (!icmp_ln62)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 403 [1/1] (1.58ns)   --->   "%br_ln69 = br void %.lr.ph270" [fcc_combined/main.cpp:69]   --->   Operation 403 'br' 'br_ln69' <Predicate = (icmp_ln62)> <Delay = 1.58>

State 64 <SV = 19> <Delay = 6.91>
ST_64 : Operation 404 [1/2] (6.91ns)   --->   "%empty_39 = mul i31 %i_1, i31 %trunc_ln46" [fcc_combined/main.cpp:62]   --->   Operation 404 'mul' 'empty_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 20> <Delay = 5.07>
ST_65 : Operation 405 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fcc_combined/main.cpp:62]   --->   Operation 405 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 406 [1/1] (2.52ns)   --->   "%empty_40 = add i31 %empty_39, i31 %mul_ln50_1" [fcc_combined/main.cpp:62]   --->   Operation 406 'add' 'empty_40' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_40, i1 0" [fcc_combined/main.cpp:62]   --->   Operation 407 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 408 [1/1] (2.55ns)   --->   "%empty_41 = add i32 %tmp_4, i32 %wt_read" [fcc_combined/main.cpp:62]   --->   Operation 408 'add' 'empty_41' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %cmp37252, void %._crit_edge256, void %.lr.ph255" [fcc_combined/main.cpp:63]   --->   Operation 409 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_41, i32 1, i32 31" [fcc_combined/main.cpp:63]   --->   Operation 410 'partselect' 'trunc_ln6' <Predicate = (cmp37252)> <Delay = 0.00>
ST_65 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i31 %trunc_ln6" [fcc_combined/main.cpp:63]   --->   Operation 411 'sext' 'sext_ln63' <Predicate = (cmp37252)> <Delay = 0.00>
ST_65 : Operation 412 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln63" [fcc_combined/main.cpp:63]   --->   Operation 412 'getelementptr' 'gmem_addr_1' <Predicate = (cmp37252)> <Delay = 0.00>
ST_65 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i31 %i_1" [fcc_combined/main.cpp:64]   --->   Operation 413 'trunc' 'trunc_ln64' <Predicate = (cmp37252)> <Delay = 0.00>

State 66 <SV = 21> <Delay = 7.30>
ST_66 : Operation 414 [7/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 414 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 22> <Delay = 7.30>
ST_67 : Operation 415 [6/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 415 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 23> <Delay = 7.30>
ST_68 : Operation 416 [5/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 416 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 24> <Delay = 7.30>
ST_69 : Operation 417 [4/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 417 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %trunc_ln64" [fcc_combined/main.cpp:64]   --->   Operation 418 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 419 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 419 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 25> <Delay = 7.30>
ST_70 : Operation 420 [3/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 420 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 421 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 421 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 26> <Delay = 7.30>
ST_71 : Operation 422 [2/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 422 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 423 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 423 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 27> <Delay = 7.30>
ST_72 : Operation 424 [1/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 424 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 425 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 425 'mul' 'mul_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 426 [1/1] (1.58ns)   --->   "%br_ln63 = br void" [fcc_combined/main.cpp:63]   --->   Operation 426 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>

State 73 <SV = 28> <Delay = 2.52>
ST_73 : Operation 427 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln63, void %.split16, i31 0, void %.lr.ph255" [fcc_combined/main.cpp:63]   --->   Operation 427 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 428 [1/1] (2.52ns)   --->   "%add_ln63 = add i31 %j, i31 1" [fcc_combined/main.cpp:63]   --->   Operation 428 'add' 'add_ln63' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 429 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:63]   --->   Operation 429 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 430 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 430 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 431 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 431 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 432 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 432 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %.split16, void %._crit_edge256.loopexit" [fcc_combined/main.cpp:63]   --->   Operation 433 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i31 %j" [fcc_combined/main.cpp:64]   --->   Operation 434 'trunc' 'trunc_ln64_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_73 : Operation 435 [1/1] (2.07ns)   --->   "%add_ln64 = add i16 %mul_ln64, i16 %trunc_ln64_1" [fcc_combined/main.cpp:64]   --->   Operation 435 'add' 'add_ln64' <Predicate = (!icmp_ln63)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 29> <Delay = 7.30>
ST_74 : Operation 436 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [fcc_combined/main.cpp:64]   --->   Operation 436 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 30> <Delay = 3.25>
ST_75 : Operation 437 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:63]   --->   Operation 437 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_75 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i16 %add_ln64" [fcc_combined/main.cpp:64]   --->   Operation 438 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_75 : Operation 439 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln64_1" [fcc_combined/main.cpp:64]   --->   Operation 439 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_75 : Operation 440 [1/1] (3.25ns)   --->   "%store_ln64 = store i16 %gmem_addr_1_read, i16 %wbuf_V_addr" [fcc_combined/main.cpp:64]   --->   Operation 440 'store' 'store_ln64' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_75 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 441 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 76 <SV = 29> <Delay = 0.00>
ST_76 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge256"   --->   Operation 442 'br' 'br_ln0' <Predicate = (cmp37252)> <Delay = 0.00>
ST_76 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 443 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 77 <SV = 19> <Delay = 2.52>
ST_77 : Operation 444 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln69, void %._crit_edge266.loopexit, i31 0, void %.lr.ph270.preheader" [fcc_combined/main.cpp:69]   --->   Operation 444 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 445 [1/1] (2.52ns)   --->   "%add_ln69 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:69]   --->   Operation 445 'add' 'add_ln69' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 446 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_eq  i31 %i_3, i31 %trunc_ln62" [fcc_combined/main.cpp:69]   --->   Operation 446 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 447 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 447 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %.split21, void %._crit_edge271.loopexit50" [fcc_combined/main.cpp:69]   --->   Operation 448 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i31 %i_3" [fcc_combined/main.cpp:69]   --->   Operation 449 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_77 : Operation 450 [1/1] (1.73ns)   --->   "%add_ln71 = add i10 %trunc_ln69, i10 %trunc_ln51" [fcc_combined/main.cpp:71]   --->   Operation 450 'add' 'add_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i31 %i_3"   --->   Operation 451 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_77 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %trunc_ln1116"   --->   Operation 452 'zext' 'zext_ln1116' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_77 : Operation 453 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 453 'mul' 'mul_ln1116' <Predicate = (!icmp_ln69)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge271"   --->   Operation 454 'br' 'br_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 78 <SV = 20> <Delay = 2.15>
ST_78 : Operation 455 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 455 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 21> <Delay = 3.25>
ST_79 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i10 %add_ln71" [fcc_combined/main.cpp:71]   --->   Operation 456 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 457 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln71" [fcc_combined/main.cpp:71]   --->   Operation 457 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 458 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:71]   --->   Operation 458 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_79 : Operation 459 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln71" [fcc_combined/main.cpp:71]   --->   Operation 459 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 460 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 460 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 22> <Delay = 6.50>
ST_80 : Operation 461 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [fcc_combined/main.cpp:69]   --->   Operation 461 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 462 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:71]   --->   Operation 462 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 463 [1/1] (3.25ns)   --->   "%store_ln71 = store i16 %bbuf_V_load, i10 %y_addr" [fcc_combined/main.cpp:71]   --->   Operation 463 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 464 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 464 'mul' 'mul_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 465 [1/1] (1.58ns)   --->   "%br_ln73 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:73]   --->   Operation 465 'br' 'br_ln73' <Predicate = true> <Delay = 1.58>

State 81 <SV = 23> <Delay = 2.55>
ST_81 : Operation 466 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.split21, i32 %add_ln73, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:73]   --->   Operation 466 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 467 [1/1] (2.55ns)   --->   "%add_ln73 = add i32 %j_2, i32 1" [fcc_combined/main.cpp:73]   --->   Operation 467 'add' 'add_ln73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 468 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_eq  i32 %j_2, i32 %xdim_read" [fcc_combined/main.cpp:73]   --->   Operation 468 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge266.loopexit" [fcc_combined/main.cpp:73]   --->   Operation 469 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln1116_1 = trunc i32 %j_2"   --->   Operation 470 'trunc' 'trunc_ln1116_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i16 %trunc_ln1116_1"   --->   Operation 471 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 472 [1/1] (2.07ns)   --->   "%add_ln1116 = add i16 %mul_ln1116, i16 %trunc_ln1116_1"   --->   Operation 472 'add' 'add_ln1116' <Predicate = (!icmp_ln73)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 473 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1116_1"   --->   Operation 473 'getelementptr' 'x_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 474 [3/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 474 'load' 'x_load' <Predicate = (!icmp_ln73)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 82 <SV = 24> <Delay = 3.25>
ST_82 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i16 %add_ln1116"   --->   Operation 475 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_82 : Operation 476 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_2"   --->   Operation 476 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_82 : Operation 477 [2/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 477 'load' 'r_V' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_82 : Operation 478 [2/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 478 'load' 'x_load' <Predicate = (!icmp_ln73)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 83 <SV = 25> <Delay = 4.30>
ST_83 : Operation 479 [1/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 479 'load' 'r_V' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_83 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 480 'sext' 'sext_ln727' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_83 : Operation 481 [1/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 481 'load' 'x_load' <Predicate = (!icmp_ln73)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_83 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %x_load"   --->   Operation 482 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_83 : Operation 483 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 483 'mul' 'mul_ln727' <Predicate = (!icmp_ln73)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 26> <Delay = 1.05>
ST_84 : Operation 484 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 484 'mul' 'mul_ln727' <Predicate = (!icmp_ln73)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 27> <Delay = 2.10>
ST_85 : Operation 485 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.split21, i16 %trunc_ln1, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:71]   --->   Operation 485 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 486 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 486 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 487 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 487 'mul' 'mul_ln727' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 488 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %rhs, i13 0"   --->   Operation 488 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_85 : Operation 489 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 489 'add' 'ret_V' <Predicate = (!icmp_ln73)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 28> <Delay = 5.35>
ST_86 : Operation 490 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [fcc_combined/main.cpp:73]   --->   Operation 490 'specloopname' 'specloopname_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_86 : Operation 491 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 491 'add' 'ret_V' <Predicate = (!icmp_ln73)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 492 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_86 : Operation 493 [1/1] (3.25ns)   --->   "%store_ln74 = store i16 %trunc_ln1, i10 %y_addr" [fcc_combined/main.cpp:74]   --->   Operation 493 'store' 'store_ln74' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_86 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 494 'br' 'br_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 87 <SV = 28> <Delay = 0.00>
ST_87 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph270"   --->   Operation 495 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ dx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
Port [ wt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dwt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ db]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
Port [ dy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ xdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ydim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fwprop_read          (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
ydim_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
xdim_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
b_read               (read             ) [ 0011110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwt_read             (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
wt_read              (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
wbuf_V               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
bbuf_V               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
dwbuf_V              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
dbbuf_V              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp                  (bitselect        ) [ 0011110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln38            (sext             ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln38             (mul              ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                (partselect       ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln38             (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln38          (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln38_1           (sub              ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln40            (icmp             ) [ 0000011111111111000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln38_1        (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
num_iters            (add              ) [ 0000001111111111100000000000000000000000000000000000000000000000000000000000000000000000]
br_ln40              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln40            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr            (getelementptr    ) [ 0000001111111110000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln40           (trunc            ) [ 0000000000001110000000000000000000000000000000000000000000000000000000000000000000000000]
empty                (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln40              (br               ) [ 0000000000011110000000000000000000000000000000000000000000000000000000000000000000000000]
i                    (phi              ) [ 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln40             (add              ) [ 0000000000011110000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln40_1          (icmp             ) [ 0000000000001110000000000000000000000000000000000000000000000000000000000000000000000000]
empty_37             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln40              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln41           (trunc            ) [ 0000000000001110000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read       (read             ) [ 0000000000001010000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln40    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln41            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln41           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000011110000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln46           (trunc            ) [ 0000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
cmp37252             (icmp             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln46            (sext             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln46_1          (sext             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
mul_ln50             (mul              ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln89            (zext             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln46              (br               ) [ 0000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
k                    (phi              ) [ 0000000000000000011000000000000000000000000000000000000000000000000000000000000000000000]
add_ln50             (add              ) [ 0000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln46            (icmp             ) [ 0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul              (phi              ) [ 0000000000000000011110000000000000000000000000000000000000000000000000000000000000000000]
add_ln46             (add              ) [ 0000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln46              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln46_1         (trunc            ) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
zext_ln50            (zext             ) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
ret_ln115            (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln50_1           (mul              ) [ 0000000000000000000011111111111111111111111111111111111111111111111111111111111111111111]
mul_ln50_2           (mul              ) [ 0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln46    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln50_1          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln50            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln51           (trunc            ) [ 0000000000000000000001111111111111111111111100000000000000000001111111111111111111111111]
trunc_ln51_1         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln50             (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ub                   (select           ) [ 0000000000000000000001111111111111111111111111111000000000000000000000000000000000000000]
cmp36257             (icmp             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln60              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln83              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln83           (trunc            ) [ 0000000000000000000001111111111111100000000000000000000000000000000000000000000000000000]
br_ln83              (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln62              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln62           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000001111111111111111111111111]
br_ln62              (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
i_2                  (phi              ) [ 0000000000000000000001110000000000000000000000000000000000000000000000000000000000000000]
add_ln83             (add              ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln83            (icmp             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
empty_45             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln83              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln89_1          (zext             ) [ 0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
empty_46             (mul              ) [ 0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln83    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_47             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_48             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln84              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln9            (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln84            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2          (getelementptr    ) [ 0000000000000000000000001111111111000000000000000000000000000000000000000000000000000000]
trunc_ln85           (trunc            ) [ 0000000000000000000000001111000000000000000000000000000000000000000000000000000000000000]
zext_ln85            (zext             ) [ 0000000000000000000000000000111000000000000000000000000000000000000000000000000000000000]
empty_49             (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln85             (mul              ) [ 0000000000000000000000000000000111000000000000000000000000000000000000000000000000000000]
br_ln84              (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
j_1                  (phi              ) [ 0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
add_ln84             (add              ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
j_1_cast             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln84            (icmp             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
empty_50             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln84              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln85_1         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln85             (add              ) [ 0000000000000000000000000000000111000000000000000000000000000000000000000000000000000000]
gmem_addr_2_read     (read             ) [ 0000000000000000000000000000000101000000000000000000000000000000000000000000000000000000]
specloopname_ln84    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln85_1          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
mul_ln89             (mul              ) [ 0000000000000000000000000000000000001111111100000000000000000000000000000000000000000000]
br_ln89              (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten       (phi              ) [ 0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
i_4                  (phi              ) [ 0000000000000000000000000000000000001100000000000000000000000000000000000000000000000000]
j_3                  (phi              ) [ 0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
add_ln89_2           (add              ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
specpipeline_ln0     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln89            (icmp             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln89              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln89             (add              ) [ 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
icmp_ln90            (icmp             ) [ 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
select_ln89          (select           ) [ 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
trunc_ln89           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln89_1         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln89_2        (select           ) [ 0000000000000000000000000000000000001110000000000000000000000000000000000000000000000000]
select_ln89_1_v_cast (zext             ) [ 0000000000000000000000000000000000001110000000000000000000000000000000000000000000000000]
trunc_ln1118         (trunc            ) [ 0000000000000000000000000000000000001111000000000000000000000000000000000000000000000000]
zext_ln1118          (zext             ) [ 0000000000000000000000000000000000001111111100000000000000000000000000000000000000000000]
x_addr_1             (getelementptr    ) [ 0000000000000000000000000000000000001110000000000000000000000000000000000000000000000000]
add_ln89_1           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln89_2          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_addr_1            (getelementptr    ) [ 0000000000000000000000000000000000001111000000000000000000000000000000000000000000000000]
select_ln89_3        (select           ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
add_ln90             (add              ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln89_3          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1118           (mul              ) [ 0000000000000000000000000000000000000101000000000000000000000000000000000000000000000000]
dy_addr              (getelementptr    ) [ 0000000000000000000000000000000000001101100000000000000000000000000000000000000000000000]
x_load_1             (load             ) [ 0000000000000000000000000000000000000101000000000000000000000000000000000000000000000000]
dy_load_2            (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln89_1          (sext             ) [ 0000000000000000000000000000000000001100110000000000000000000000000000000000000000000000]
add_ln1118           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1118_1        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_2        (getelementptr    ) [ 0000000000000000000000000000000000001000100000000000000000000000000000000000000000000000]
dwbuf_V_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000001100111000000000000000000000000000000000000000000000]
sext_ln1192          (sext             ) [ 0000000000000000000000000000000000001100110000000000000000000000000000000000000000000000]
dy_load_1            (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln89            (sext             ) [ 0000000000000000000000000000000000001100011100000000000000000000000000000000000000000000]
wbuf_V_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1115          (sext             ) [ 0000000000000000000000000000000000001100011100000000000000000000000000000000000000000000]
lhs                  (load             ) [ 0000000000000000000000000000000000000100010000000000000000000000000000000000000000000000]
mul_ln1192           (mul              ) [ 0000000000000000000000000000000000001000001000000000000000000000000000000000000000000000]
lhs_1                (bitconcatenate   ) [ 0000000000000000000000000000000000001000001000000000000000000000000000000000000000000000]
ret_V_1              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_2        (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln708          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln90    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1115           (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_1        (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dx_addr              (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln91           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln96              (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
i_5                  (phi              ) [ 0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
add_ln96             (add              ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
i_5_cast             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln96            (icmp             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
empty_51             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln96              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln703          (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln703           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dbbuf_V_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000001110000000000000000000000000000000000000000]
dy_addr_2            (getelementptr    ) [ 0000000000000000000000000000000000000000000001110000000000000000000000000000000000000000]
dbbuf_V_load         (load             ) [ 0000000000000000000000000000000000000000000001010000000000000000000000000000000000000000]
specloopname_ln96    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_load              (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln703            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln703          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln100             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln100          (trunc            ) [ 0000000000000000011110000000000000000000000000000111111111111111111111111111111111111111]
br_ln100             (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
i_6                  (phi              ) [ 0000000000000000011110000000000000000000000000000111000000000001111111111111111111111111]
add_ln100            (add              ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln100           (icmp             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
empty_52             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln100             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
empty_53             (mul              ) [ 0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
specloopname_ln100   (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_54             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_55             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln101             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2            (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln101           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000111111111110000000000000000000000000]
trunc_ln102          (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln102           (zext             ) [ 0000000000000000000000000000000000000000000000000000111000000000000000000000000000000000]
empty_56             (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln102            (mul              ) [ 0000000000000000000000000000000000000000000000000000000111000000000000000000000000000000]
br_ln101             (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
j_4                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000]
add_ln101            (add              ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
j_4_cast             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln101           (icmp             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
empty_57             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln101             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln102_1        (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln102            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln102_1         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_2       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000110000000000000000000000000000000]
dwbuf_V_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000101000000000000000000000000000000]
specloopname_ln101   (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln102          (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
empty_58             (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln100             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
i_1                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000001110000000000000000000000]
add_ln62             (add              ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln62            (icmp             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
empty_38             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln62              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln69              (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
empty_39             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
specloopname_ln62    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_40             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_41             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln63              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln6            (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln63            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000001111111111000000000000]
trunc_ln64           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000001111000000000000000000]
zext_ln64            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111000000000000000]
empty_42             (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln64             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000111000000000000]
br_ln63              (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
j                    (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
add_ln63             (add              ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
j_cast               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln63            (icmp             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
empty_43             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln63              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln64_1         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln64             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000111000000000000]
gmem_addr_1_read     (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000101000000000000]
specloopname_ln63    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln64_1          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln64           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
i_3                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
add_ln69             (add              ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln69            (icmp             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
empty_44             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln69              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln69           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln71             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001100000000]
trunc_ln1116         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1116          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001110000000]
br_ln0               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln71            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr_1        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
y_addr               (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111110]
specloopname_ln69    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_load          (load             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
store_ln71           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1116           (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111110]
br_ln73              (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
j_2                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
add_ln73             (add              ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln73            (icmp             ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln73              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1116_1       (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1116_1        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1116           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001100000]
x_addr               (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001110000]
zext_ln1116_2        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_1        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001010000]
r_V                  (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln727           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001001100]
x_load               (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln727_1         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001001100]
rhs                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111100]
specpipeline_ln0     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln727            (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000010]
rhs_1                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000010]
specloopname_ln73    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1            (partselect       ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
store_ln74           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0               (br               ) [ 0000000000000000011111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wt">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dwt">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dwt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="db">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="db"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dy">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xdim">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xdim"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ydim">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydim"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fwprop">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i16.i13"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_89_7_VITIS_LOOP_90_8_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="wbuf_V_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wbuf_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="bbuf_V_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bbuf_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="dwbuf_V_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dwbuf_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="dbbuf_V_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dbbuf_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="fwprop_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="ydim_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ydim_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xdim_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xdim_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="b_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="dwt_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dwt_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="wt_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_readreq_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="4"/>
<pin id="246" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="gmem_addr_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="8"/>
<pin id="251" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/13 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_readreq_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="1"/>
<pin id="256" dir="0" index="2" bw="32" slack="21"/>
<pin id="257" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_49/24 "/>
</bind>
</comp>

<comp id="259" class="1004" name="gmem_addr_2_read_read_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="9"/>
<pin id="262" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/32 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_writeresp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="1"/>
<pin id="267" dir="0" index="2" bw="32" slack="27"/>
<pin id="268" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_56/52 empty_58/58 "/>
</bind>
</comp>

<comp id="270" class="1004" name="write_ln102_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="6"/>
<pin id="273" dir="0" index="2" bw="16" slack="1"/>
<pin id="274" dir="0" index="3" bw="1" slack="0"/>
<pin id="275" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln102/57 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_readreq_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="1"/>
<pin id="282" dir="0" index="2" bw="32" slack="21"/>
<pin id="283" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_42/66 "/>
</bind>
</comp>

<comp id="285" class="1004" name="gmem_addr_1_read_read_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="9"/>
<pin id="288" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/74 "/>
</bind>
</comp>

<comp id="290" class="1004" name="bbuf_V_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr/14 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="1"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln41/14 bbuf_V_load/79 "/>
</bind>
</comp>

<comp id="302" class="1004" name="dwbuf_V_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="16" slack="0"/>
<pin id="306" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr/33 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln85/33 lhs/39 store_ln708/42 dwbuf_V_load/55 "/>
</bind>
</comp>

<comp id="314" class="1004" name="x_addr_1_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="16" slack="0"/>
<pin id="318" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/36 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load_1/36 x_load/81 "/>
</bind>
</comp>

<comp id="327" class="1004" name="dy_addr_1_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="10" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr_1/37 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dy_load_2/37 dy_load_1/38 dy_load/45 "/>
</bind>
</comp>

<comp id="340" class="1004" name="dy_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="10" slack="0"/>
<pin id="344" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr/38 "/>
</bind>
</comp>

<comp id="348" class="1004" name="wbuf_V_addr_2_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="16" slack="0"/>
<pin id="352" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_2/39 "/>
</bind>
</comp>

<comp id="354" class="1004" name="dwbuf_V_addr_1_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="16" slack="0"/>
<pin id="358" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_1/39 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="1"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="wbuf_V_load/39 store_ln64/75 r_V/82 "/>
</bind>
</comp>

<comp id="367" class="1004" name="dx_addr_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="16" slack="7"/>
<pin id="371" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr/43 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln91_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/43 "/>
</bind>
</comp>

<comp id="380" class="1004" name="dbbuf_V_addr_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="10" slack="0"/>
<pin id="384" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dbbuf_V_addr/45 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="2"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="0" index="2" bw="0" slack="0"/>
<pin id="391" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="392" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="393" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="394" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dbbuf_V_load/45 store_ln703/47 "/>
</bind>
</comp>

<comp id="396" class="1004" name="dy_addr_2_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="10" slack="0"/>
<pin id="400" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr_2/45 "/>
</bind>
</comp>

<comp id="404" class="1004" name="dwbuf_V_addr_2_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="16" slack="0"/>
<pin id="408" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_2/55 "/>
</bind>
</comp>

<comp id="411" class="1004" name="wbuf_V_addr_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="16" slack="0"/>
<pin id="415" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr/75 "/>
</bind>
</comp>

<comp id="418" class="1004" name="bbuf_V_addr_1_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="10" slack="0"/>
<pin id="422" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr_1/79 "/>
</bind>
</comp>

<comp id="425" class="1004" name="y_addr_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="10" slack="0"/>
<pin id="429" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/79 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="1"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/80 store_ln74/86 "/>
</bind>
</comp>

<comp id="438" class="1004" name="x_addr_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="16" slack="0"/>
<pin id="442" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/81 "/>
</bind>
</comp>

<comp id="446" class="1004" name="wbuf_V_addr_1_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="16" slack="0"/>
<pin id="450" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_1/82 "/>
</bind>
</comp>

<comp id="453" class="1005" name="i_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="31" slack="1"/>
<pin id="455" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="i_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="31" slack="0"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="1" slack="1"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="464" class="1005" name="k_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="k_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="32" slack="0"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/17 "/>
</bind>
</comp>

<comp id="476" class="1005" name="phi_mul_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="38" slack="2"/>
<pin id="478" dir="1" index="1" bw="38" slack="2"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="phi_mul_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="2"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="38" slack="0"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/18 "/>
</bind>
</comp>

<comp id="488" class="1005" name="i_2_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="31" slack="1"/>
<pin id="490" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="i_2_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="31" slack="0"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="1" slack="1"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/21 "/>
</bind>
</comp>

<comp id="500" class="1005" name="j_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="31" slack="1"/>
<pin id="502" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="j_1_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="31" slack="0"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="1" slack="1"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/31 "/>
</bind>
</comp>

<comp id="511" class="1005" name="indvar_flatten_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="63" slack="1"/>
<pin id="513" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="indvar_flatten_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="63" slack="0"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/36 "/>
</bind>
</comp>

<comp id="522" class="1005" name="i_4_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="31" slack="1"/>
<pin id="524" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="i_4_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="31" slack="1"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/36 "/>
</bind>
</comp>

<comp id="534" class="1005" name="j_3_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="538" class="1004" name="j_3_phi_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="32" slack="1"/>
<pin id="542" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/36 "/>
</bind>
</comp>

<comp id="545" class="1005" name="i_5_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="31" slack="1"/>
<pin id="547" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="549" class="1004" name="i_5_phi_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="2" bw="31" slack="0"/>
<pin id="553" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/45 "/>
</bind>
</comp>

<comp id="556" class="1005" name="i_6_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="31" slack="1"/>
<pin id="558" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="560" class="1004" name="i_6_phi_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="31" slack="0"/>
<pin id="562" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="1" slack="1"/>
<pin id="564" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="565" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_6/49 "/>
</bind>
</comp>

<comp id="568" class="1005" name="j_4_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="31" slack="1"/>
<pin id="570" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="572" class="1004" name="j_4_phi_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="31" slack="0"/>
<pin id="574" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="575" dir="0" index="2" bw="1" slack="1"/>
<pin id="576" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="577" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/55 "/>
</bind>
</comp>

<comp id="579" class="1005" name="i_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="31" slack="1"/>
<pin id="581" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="583" class="1004" name="i_1_phi_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="31" slack="0"/>
<pin id="585" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="2" bw="1" slack="1"/>
<pin id="587" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/63 "/>
</bind>
</comp>

<comp id="591" class="1005" name="j_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="31" slack="1"/>
<pin id="593" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="595" class="1004" name="j_phi_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="31" slack="0"/>
<pin id="597" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="1" slack="1"/>
<pin id="599" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="600" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/73 "/>
</bind>
</comp>

<comp id="602" class="1005" name="i_3_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="31" slack="1"/>
<pin id="604" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="i_3_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="31" slack="0"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="1" slack="1"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/77 "/>
</bind>
</comp>

<comp id="613" class="1005" name="j_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="617" class="1004" name="j_2_phi_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="620" dir="0" index="2" bw="32" slack="0"/>
<pin id="621" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="622" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/81 "/>
</bind>
</comp>

<comp id="624" class="1005" name="rhs_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="626" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="rhs (phireg) "/>
</bind>
</comp>

<comp id="627" class="1004" name="rhs_phi_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="5"/>
<pin id="629" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="630" dir="0" index="2" bw="16" slack="1"/>
<pin id="631" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="632" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs/85 "/>
</bind>
</comp>

<comp id="633" class="1005" name="reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="1"/>
<pin id="635" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lhs dwbuf_V_load "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="0" index="2" bw="6" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln38_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="grp_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="0" index="1" bw="34" slack="0"/>
<pin id="652" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="27" slack="0"/>
<pin id="657" dir="0" index="1" bw="65" slack="0"/>
<pin id="658" dir="0" index="2" bw="7" slack="0"/>
<pin id="659" dir="0" index="3" bw="8" slack="0"/>
<pin id="660" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sub_ln38_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="65" slack="1"/>
<pin id="668" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="27" slack="0"/>
<pin id="672" dir="0" index="1" bw="65" slack="0"/>
<pin id="673" dir="0" index="2" bw="7" slack="0"/>
<pin id="674" dir="0" index="3" bw="8" slack="0"/>
<pin id="675" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="select_ln38_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="3"/>
<pin id="682" dir="0" index="1" bw="27" slack="0"/>
<pin id="683" dir="0" index="2" bw="27" slack="1"/>
<pin id="684" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sub_ln38_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="27" slack="0"/>
<pin id="689" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38_1/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="icmp_ln40_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="3"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="select_ln38_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="4"/>
<pin id="699" dir="0" index="1" bw="27" slack="1"/>
<pin id="700" dir="0" index="2" bw="27" slack="2"/>
<pin id="701" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="num_iters_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="27" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="27" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_iters/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="trunc_ln_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="31" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="4"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="0" index="3" bw="6" slack="0"/>
<pin id="713" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sext_ln40_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="31" slack="0"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="gmem_addr_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="16" slack="0"/>
<pin id="723" dir="0" index="1" bw="31" slack="0"/>
<pin id="724" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln40_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="10"/>
<pin id="730" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/11 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln40_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="31" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/12 "/>
</bind>
</comp>

<comp id="737" class="1004" name="icmp_ln40_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="31" slack="0"/>
<pin id="739" dir="0" index="1" bw="31" slack="1"/>
<pin id="740" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_1/12 "/>
</bind>
</comp>

<comp id="742" class="1004" name="trunc_ln41_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="31" slack="0"/>
<pin id="744" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/12 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln41_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="10" slack="2"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/14 "/>
</bind>
</comp>

<comp id="750" class="1004" name="trunc_ln46_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="12"/>
<pin id="752" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/15 "/>
</bind>
</comp>

<comp id="753" class="1004" name="grp_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="31" slack="0"/>
<pin id="755" dir="0" index="1" bw="7" slack="0"/>
<pin id="756" dir="1" index="2" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/15 "/>
</bind>
</comp>

<comp id="759" class="1004" name="cmp37252_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="13"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp37252/16 "/>
</bind>
</comp>

<comp id="764" class="1004" name="sext_ln46_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="13"/>
<pin id="766" dir="1" index="1" bw="39" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/16 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln46_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="27" slack="9"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/16 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln89_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="13"/>
<pin id="772" dir="1" index="1" bw="63" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/16 "/>
</bind>
</comp>

<comp id="773" class="1004" name="add_ln50_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/17 "/>
</bind>
</comp>

<comp id="779" class="1004" name="icmp_ln46_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="27" slack="1"/>
<pin id="782" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/17 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln46_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="38" slack="0"/>
<pin id="786" dir="0" index="1" bw="7" slack="0"/>
<pin id="787" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/18 "/>
</bind>
</comp>

<comp id="790" class="1004" name="trunc_ln46_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/18 "/>
</bind>
</comp>

<comp id="794" class="1004" name="grp_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="31" slack="2"/>
<pin id="796" dir="0" index="1" bw="31" slack="0"/>
<pin id="797" dir="1" index="2" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_1/18 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln50_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/18 "/>
</bind>
</comp>

<comp id="802" class="1004" name="grp_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="0" index="1" bw="7" slack="0"/>
<pin id="805" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_2/18 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln50_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="38" slack="1"/>
<pin id="810" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/20 "/>
</bind>
</comp>

<comp id="811" class="1004" name="icmp_ln50_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="4"/>
<pin id="813" dir="0" index="1" bw="38" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/20 "/>
</bind>
</comp>

<comp id="816" class="1004" name="trunc_ln51_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="38" slack="2"/>
<pin id="818" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/20 "/>
</bind>
</comp>

<comp id="820" class="1004" name="trunc_ln51_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="38" slack="2"/>
<pin id="822" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51_1/20 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sub_ln50_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="17"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50/20 "/>
</bind>
</comp>

<comp id="829" class="1004" name="ub_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="0"/>
<pin id="832" dir="0" index="2" bw="7" slack="0"/>
<pin id="833" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ub/20 "/>
</bind>
</comp>

<comp id="837" class="1004" name="cmp36257_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp36257/20 "/>
</bind>
</comp>

<comp id="843" class="1004" name="trunc_ln83_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/20 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln62_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/20 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln83_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="31" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/21 "/>
</bind>
</comp>

<comp id="857" class="1004" name="icmp_ln83_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="31" slack="0"/>
<pin id="859" dir="0" index="1" bw="31" slack="1"/>
<pin id="860" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/21 "/>
</bind>
</comp>

<comp id="862" class="1004" name="grp_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="31" slack="0"/>
<pin id="864" dir="0" index="1" bw="31" slack="6"/>
<pin id="865" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_46/21 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln89_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="31" slack="1"/>
<pin id="869" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/21 "/>
</bind>
</comp>

<comp id="870" class="1004" name="grp_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="31" slack="0"/>
<pin id="872" dir="0" index="1" bw="32" slack="5"/>
<pin id="873" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln89/21 "/>
</bind>
</comp>

<comp id="875" class="1004" name="empty_47_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="31" slack="1"/>
<pin id="877" dir="0" index="1" bw="31" slack="4"/>
<pin id="878" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_47/23 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_5_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="0"/>
<pin id="881" dir="0" index="1" bw="31" slack="0"/>
<pin id="882" dir="0" index="2" bw="1" slack="0"/>
<pin id="883" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/23 "/>
</bind>
</comp>

<comp id="887" class="1004" name="empty_48_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="20"/>
<pin id="890" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_48/23 "/>
</bind>
</comp>

<comp id="892" class="1004" name="trunc_ln9_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="31" slack="0"/>
<pin id="894" dir="0" index="1" bw="32" slack="0"/>
<pin id="895" dir="0" index="2" bw="1" slack="0"/>
<pin id="896" dir="0" index="3" bw="6" slack="0"/>
<pin id="897" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/23 "/>
</bind>
</comp>

<comp id="902" class="1004" name="sext_ln84_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="31" slack="0"/>
<pin id="904" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/23 "/>
</bind>
</comp>

<comp id="906" class="1004" name="gmem_addr_2_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="0"/>
<pin id="908" dir="0" index="1" bw="31" slack="0"/>
<pin id="909" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/23 "/>
</bind>
</comp>

<comp id="912" class="1004" name="trunc_ln85_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="31" slack="2"/>
<pin id="914" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/23 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln85_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="6" slack="4"/>
<pin id="918" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/27 "/>
</bind>
</comp>

<comp id="919" class="1004" name="add_ln84_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="31" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/31 "/>
</bind>
</comp>

<comp id="925" class="1004" name="j_1_cast_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="31" slack="0"/>
<pin id="927" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/31 "/>
</bind>
</comp>

<comp id="929" class="1004" name="icmp_ln84_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="31" slack="0"/>
<pin id="931" dir="0" index="1" bw="32" slack="28"/>
<pin id="932" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/31 "/>
</bind>
</comp>

<comp id="934" class="1004" name="trunc_ln85_1_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="31" slack="0"/>
<pin id="936" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_1/31 "/>
</bind>
</comp>

<comp id="938" class="1004" name="add_ln85_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="1"/>
<pin id="940" dir="0" index="1" bw="16" slack="0"/>
<pin id="941" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/31 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln85_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="2"/>
<pin id="945" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/33 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln89_2_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="63" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_2/36 "/>
</bind>
</comp>

<comp id="953" class="1004" name="icmp_ln89_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="63" slack="0"/>
<pin id="955" dir="0" index="1" bw="63" slack="1"/>
<pin id="956" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/36 "/>
</bind>
</comp>

<comp id="958" class="1004" name="add_ln89_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="31" slack="0"/>
<pin id="960" dir="0" index="1" bw="1" slack="0"/>
<pin id="961" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/36 "/>
</bind>
</comp>

<comp id="964" class="1004" name="icmp_ln90_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="0"/>
<pin id="966" dir="0" index="1" bw="32" slack="20"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/36 "/>
</bind>
</comp>

<comp id="969" class="1004" name="select_ln89_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="1" slack="0"/>
<pin id="972" dir="0" index="2" bw="32" slack="0"/>
<pin id="973" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/36 "/>
</bind>
</comp>

<comp id="977" class="1004" name="trunc_ln89_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="31" slack="0"/>
<pin id="979" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/36 "/>
</bind>
</comp>

<comp id="981" class="1004" name="trunc_ln89_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="31" slack="0"/>
<pin id="983" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89_1/36 "/>
</bind>
</comp>

<comp id="985" class="1004" name="select_ln89_2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="10" slack="0"/>
<pin id="988" dir="0" index="2" bw="10" slack="0"/>
<pin id="989" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_2/36 "/>
</bind>
</comp>

<comp id="993" class="1004" name="select_ln89_1_v_cast_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="10" slack="0"/>
<pin id="995" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln89_1_v_cast/36 "/>
</bind>
</comp>

<comp id="997" class="1004" name="trunc_ln1118_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="0"/>
<pin id="999" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/36 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="zext_ln1118_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="0"/>
<pin id="1003" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/36 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="add_ln89_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="10" slack="1"/>
<pin id="1008" dir="0" index="1" bw="10" slack="4"/>
<pin id="1009" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/37 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="zext_ln89_2_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="10" slack="0"/>
<pin id="1012" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_2/37 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="select_ln89_3_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="1"/>
<pin id="1017" dir="0" index="1" bw="31" slack="1"/>
<pin id="1018" dir="0" index="2" bw="31" slack="1"/>
<pin id="1019" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_3/37 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="add_ln90_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1024" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/37 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="zext_ln89_3_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="10" slack="2"/>
<pin id="1028" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_3/38 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="sext_ln89_1_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="16" slack="0"/>
<pin id="1032" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89_1/39 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="zext_ln1118_1_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="0"/>
<pin id="1036" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/39 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="sext_ln1192_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="16" slack="1"/>
<pin id="1041" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/39 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="sext_ln89_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="0"/>
<pin id="1044" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89/40 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="sext_ln1115_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="0"/>
<pin id="1048" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115/40 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="lhs_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="29" slack="0"/>
<pin id="1052" dir="0" index="1" bw="16" slack="1"/>
<pin id="1053" dir="0" index="2" bw="1" slack="0"/>
<pin id="1054" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/41 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="trunc_ln708_2_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="0"/>
<pin id="1060" dir="0" index="1" bw="29" slack="0"/>
<pin id="1061" dir="0" index="2" bw="5" slack="0"/>
<pin id="1062" dir="0" index="3" bw="6" slack="0"/>
<pin id="1063" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/42 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="trunc_ln708_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="0"/>
<pin id="1070" dir="0" index="1" bw="29" slack="0"/>
<pin id="1071" dir="0" index="2" bw="5" slack="0"/>
<pin id="1072" dir="0" index="3" bw="6" slack="0"/>
<pin id="1073" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/43 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="add_ln96_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="31" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/45 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="i_5_cast_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="31" slack="0"/>
<pin id="1086" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast/45 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="icmp_ln96_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="31" slack="0"/>
<pin id="1090" dir="0" index="1" bw="32" slack="22"/>
<pin id="1091" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/45 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="trunc_ln703_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="31" slack="0"/>
<pin id="1095" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/45 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="zext_ln703_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="10" slack="0"/>
<pin id="1099" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/45 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="add_ln703_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="16" slack="0"/>
<pin id="1105" dir="0" index="1" bw="16" slack="1"/>
<pin id="1106" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/47 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="trunc_ln100_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="6"/>
<pin id="1111" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/48 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="add_ln100_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="31" slack="0"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/49 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="icmp_ln100_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="31" slack="0"/>
<pin id="1120" dir="0" index="1" bw="31" slack="1"/>
<pin id="1121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/49 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="grp_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="31" slack="0"/>
<pin id="1125" dir="0" index="1" bw="31" slack="12"/>
<pin id="1126" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_53/49 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="empty_54_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="31" slack="1"/>
<pin id="1130" dir="0" index="1" bw="31" slack="10"/>
<pin id="1131" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_54/51 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp_6_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="0"/>
<pin id="1134" dir="0" index="1" bw="31" slack="0"/>
<pin id="1135" dir="0" index="2" bw="1" slack="0"/>
<pin id="1136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/51 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="empty_55_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="0"/>
<pin id="1142" dir="0" index="1" bw="32" slack="26"/>
<pin id="1143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_55/51 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="trunc_ln2_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="31" slack="0"/>
<pin id="1147" dir="0" index="1" bw="32" slack="0"/>
<pin id="1148" dir="0" index="2" bw="1" slack="0"/>
<pin id="1149" dir="0" index="3" bw="6" slack="0"/>
<pin id="1150" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/51 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="sext_ln101_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="31" slack="0"/>
<pin id="1157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/51 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="gmem_addr_3_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="16" slack="0"/>
<pin id="1161" dir="0" index="1" bw="31" slack="0"/>
<pin id="1162" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/51 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="trunc_ln102_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="31" slack="2"/>
<pin id="1167" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/51 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="zext_ln102_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="6" slack="0"/>
<pin id="1171" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/51 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="add_ln101_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="31" slack="0"/>
<pin id="1175" dir="0" index="1" bw="1" slack="0"/>
<pin id="1176" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/55 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="j_4_cast_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="31" slack="0"/>
<pin id="1181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_4_cast/55 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="icmp_ln101_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="31" slack="0"/>
<pin id="1185" dir="0" index="1" bw="32" slack="30"/>
<pin id="1186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/55 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="trunc_ln102_1_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="31" slack="0"/>
<pin id="1190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102_1/55 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="add_ln102_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="16" slack="1"/>
<pin id="1194" dir="0" index="1" bw="16" slack="0"/>
<pin id="1195" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/55 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="zext_ln102_1_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="16" slack="0"/>
<pin id="1199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/55 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="add_ln62_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="31" slack="0"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/63 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="icmp_ln62_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="31" slack="0"/>
<pin id="1210" dir="0" index="1" bw="31" slack="1"/>
<pin id="1211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/63 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="grp_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="31" slack="0"/>
<pin id="1215" dir="0" index="1" bw="31" slack="6"/>
<pin id="1216" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_39/63 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="empty_40_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="31" slack="1"/>
<pin id="1220" dir="0" index="1" bw="31" slack="4"/>
<pin id="1221" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_40/65 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="tmp_4_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="0"/>
<pin id="1224" dir="0" index="1" bw="31" slack="0"/>
<pin id="1225" dir="0" index="2" bw="1" slack="0"/>
<pin id="1226" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/65 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="empty_41_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="0"/>
<pin id="1232" dir="0" index="1" bw="32" slack="20"/>
<pin id="1233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_41/65 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="trunc_ln6_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="31" slack="0"/>
<pin id="1237" dir="0" index="1" bw="32" slack="0"/>
<pin id="1238" dir="0" index="2" bw="1" slack="0"/>
<pin id="1239" dir="0" index="3" bw="6" slack="0"/>
<pin id="1240" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/65 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="sext_ln63_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="31" slack="0"/>
<pin id="1247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/65 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="gmem_addr_1_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="16" slack="0"/>
<pin id="1251" dir="0" index="1" bw="31" slack="0"/>
<pin id="1252" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/65 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="trunc_ln64_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="31" slack="2"/>
<pin id="1257" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/65 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="zext_ln64_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="6" slack="4"/>
<pin id="1261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/69 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="add_ln63_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="31" slack="0"/>
<pin id="1264" dir="0" index="1" bw="1" slack="0"/>
<pin id="1265" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/73 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="j_cast_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="31" slack="0"/>
<pin id="1270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/73 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="icmp_ln63_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="31" slack="0"/>
<pin id="1274" dir="0" index="1" bw="32" slack="28"/>
<pin id="1275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/73 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="trunc_ln64_1_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="31" slack="0"/>
<pin id="1279" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64_1/73 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="add_ln64_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="16" slack="1"/>
<pin id="1283" dir="0" index="1" bw="16" slack="0"/>
<pin id="1284" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/73 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="zext_ln64_1_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="2"/>
<pin id="1288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/75 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="add_ln69_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="31" slack="0"/>
<pin id="1292" dir="0" index="1" bw="1" slack="0"/>
<pin id="1293" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/77 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="icmp_ln69_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="31" slack="0"/>
<pin id="1298" dir="0" index="1" bw="31" slack="2"/>
<pin id="1299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/77 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="trunc_ln69_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="31" slack="0"/>
<pin id="1303" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/77 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="add_ln71_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="10" slack="0"/>
<pin id="1307" dir="0" index="1" bw="10" slack="2"/>
<pin id="1308" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/77 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="trunc_ln1116_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="31" slack="0"/>
<pin id="1312" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/77 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="zext_ln1116_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="6" slack="0"/>
<pin id="1316" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/77 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="zext_ln71_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="10" slack="2"/>
<pin id="1320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/79 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="add_ln73_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="32" slack="0"/>
<pin id="1325" dir="0" index="1" bw="1" slack="0"/>
<pin id="1326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/81 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="icmp_ln73_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="0"/>
<pin id="1331" dir="0" index="1" bw="32" slack="23"/>
<pin id="1332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/81 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="trunc_ln1116_1_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="0"/>
<pin id="1336" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116_1/81 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="zext_ln1116_1_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="16" slack="0"/>
<pin id="1340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/81 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="add_ln1116_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="16" slack="1"/>
<pin id="1345" dir="0" index="1" bw="16" slack="0"/>
<pin id="1346" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/81 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="zext_ln1116_2_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="16" slack="1"/>
<pin id="1350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/82 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="sext_ln727_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="16" slack="0"/>
<pin id="1354" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/83 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="sext_ln727_1_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="16" slack="0"/>
<pin id="1358" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727_1/83 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="rhs_1_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="29" slack="0"/>
<pin id="1362" dir="0" index="1" bw="16" slack="0"/>
<pin id="1363" dir="0" index="2" bw="1" slack="0"/>
<pin id="1364" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/85 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="trunc_ln1_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="16" slack="0"/>
<pin id="1370" dir="0" index="1" bw="29" slack="0"/>
<pin id="1371" dir="0" index="2" bw="5" slack="0"/>
<pin id="1372" dir="0" index="3" bw="6" slack="0"/>
<pin id="1373" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/86 "/>
</bind>
</comp>

<comp id="1378" class="1007" name="grp_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="6" slack="0"/>
<pin id="1380" dir="0" index="1" bw="16" slack="0"/>
<pin id="1381" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln85/27 "/>
</bind>
</comp>

<comp id="1384" class="1007" name="grp_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="10" slack="0"/>
<pin id="1386" dir="0" index="1" bw="16" slack="0"/>
<pin id="1387" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1388" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118/36 add_ln1118/38 "/>
</bind>
</comp>

<comp id="1392" class="1007" name="grp_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="16" slack="0"/>
<pin id="1394" dir="0" index="1" bw="16" slack="0"/>
<pin id="1395" dir="0" index="2" bw="29" slack="0"/>
<pin id="1396" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/39 ret_V_1/41 "/>
</bind>
</comp>

<comp id="1401" class="1007" name="grp_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="16" slack="0"/>
<pin id="1403" dir="0" index="1" bw="16" slack="0"/>
<pin id="1404" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1115/40 "/>
</bind>
</comp>

<comp id="1408" class="1007" name="grp_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="6" slack="0"/>
<pin id="1410" dir="0" index="1" bw="16" slack="0"/>
<pin id="1411" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102/51 "/>
</bind>
</comp>

<comp id="1414" class="1007" name="grp_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="6" slack="0"/>
<pin id="1416" dir="0" index="1" bw="16" slack="0"/>
<pin id="1417" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln64/69 "/>
</bind>
</comp>

<comp id="1420" class="1007" name="grp_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="6" slack="0"/>
<pin id="1422" dir="0" index="1" bw="16" slack="0"/>
<pin id="1423" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1116/77 "/>
</bind>
</comp>

<comp id="1426" class="1007" name="grp_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="16" slack="0"/>
<pin id="1428" dir="0" index="1" bw="16" slack="0"/>
<pin id="1429" dir="0" index="2" bw="29" slack="0"/>
<pin id="1430" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln727/83 ret_V/85 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="fwprop_read_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="17"/>
<pin id="1437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="1439" class="1005" name="ydim_read_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="1"/>
<pin id="1441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ydim_read "/>
</bind>
</comp>

<comp id="1450" class="1005" name="xdim_read_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="32" slack="12"/>
<pin id="1452" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="xdim_read "/>
</bind>
</comp>

<comp id="1465" class="1005" name="b_read_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="4"/>
<pin id="1467" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="1470" class="1005" name="dwt_read_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="32" slack="20"/>
<pin id="1472" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="dwt_read "/>
</bind>
</comp>

<comp id="1476" class="1005" name="wt_read_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="20"/>
<pin id="1478" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="wt_read "/>
</bind>
</comp>

<comp id="1481" class="1005" name="tmp_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="1" slack="3"/>
<pin id="1483" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1487" class="1005" name="sext_ln38_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="65" slack="1"/>
<pin id="1489" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln38 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="mul_ln38_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="65" slack="1"/>
<pin id="1494" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="tmp_2_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="27" slack="1"/>
<pin id="1499" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="sub_ln38_1_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="27" slack="1"/>
<pin id="1505" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln38_1 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="icmp_ln40_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="1" slack="1"/>
<pin id="1510" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="num_iters_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="27" slack="9"/>
<pin id="1514" dir="1" index="1" bw="27" slack="9"/>
</pin_list>
<bind>
<opset="num_iters "/>
</bind>
</comp>

<comp id="1517" class="1005" name="gmem_addr_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="16" slack="1"/>
<pin id="1519" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1523" class="1005" name="trunc_ln40_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="31" slack="1"/>
<pin id="1525" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="add_ln40_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="31" slack="0"/>
<pin id="1530" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="icmp_ln40_1_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="1" slack="1"/>
<pin id="1535" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40_1 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="trunc_ln41_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="10" slack="2"/>
<pin id="1539" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln41 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="gmem_addr_read_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="16" slack="1"/>
<pin id="1544" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1547" class="1005" name="trunc_ln46_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="31" slack="1"/>
<pin id="1549" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="cmp37252_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="1" slack="7"/>
<pin id="1557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp37252 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="sext_ln46_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="39" slack="4"/>
<pin id="1561" dir="1" index="1" bw="39" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln46 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="sext_ln46_1_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="32" slack="1"/>
<pin id="1566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_1 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="mul_ln50_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="31" slack="2"/>
<pin id="1571" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln50 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="zext_ln89_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="63" slack="5"/>
<pin id="1576" dir="1" index="1" bw="63" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln89 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="add_ln50_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="32" slack="0"/>
<pin id="1581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="icmp_ln46_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="1" slack="1"/>
<pin id="1587" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="add_ln46_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="38" slack="0"/>
<pin id="1591" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="trunc_ln46_1_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="31" slack="1"/>
<pin id="1596" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_1 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="zext_ln50_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="38" slack="1"/>
<pin id="1601" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln50 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="mul_ln50_1_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="31" slack="4"/>
<pin id="1606" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln50_1 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="mul_ln50_2_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="38" slack="1"/>
<pin id="1613" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln50_2 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="trunc_ln51_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="10" slack="2"/>
<pin id="1618" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="ub_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="6"/>
<pin id="1624" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ub "/>
</bind>
</comp>

<comp id="1627" class="1005" name="cmp36257_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="1" slack="4"/>
<pin id="1629" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp36257 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="trunc_ln83_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="31" slack="1"/>
<pin id="1633" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln83 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="trunc_ln62_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="31" slack="1"/>
<pin id="1639" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln62 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="add_ln83_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="31" slack="0"/>
<pin id="1645" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="zext_ln89_1_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="63" slack="1"/>
<pin id="1653" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln89_1 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="empty_46_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="31" slack="1"/>
<pin id="1658" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="gmem_addr_2_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="16" slack="1"/>
<pin id="1663" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="trunc_ln85_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="6" slack="4"/>
<pin id="1669" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln85 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="zext_ln85_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="16" slack="1"/>
<pin id="1674" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln85 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="mul_ln85_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="16" slack="1"/>
<pin id="1679" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln85 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="add_ln84_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="31" slack="0"/>
<pin id="1684" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="icmp_ln84_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="1" slack="1"/>
<pin id="1689" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="add_ln85_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="16" slack="2"/>
<pin id="1693" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="gmem_addr_2_read_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="16" slack="1"/>
<pin id="1698" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1701" class="1005" name="mul_ln89_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="63" slack="1"/>
<pin id="1703" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln89 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="add_ln89_2_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="63" slack="0"/>
<pin id="1708" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89_2 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="icmp_ln89_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="1" slack="1"/>
<pin id="1713" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="add_ln89_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="31" slack="1"/>
<pin id="1717" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="icmp_ln90_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="1" slack="1"/>
<pin id="1722" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="select_ln89_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="32" slack="1"/>
<pin id="1727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="select_ln89_2_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="10" slack="1"/>
<pin id="1732" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89_2 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="select_ln89_1_v_cast_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="16" slack="1"/>
<pin id="1738" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89_1_v_cast "/>
</bind>
</comp>

<comp id="1741" class="1005" name="trunc_ln1118_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="16" slack="2"/>
<pin id="1743" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1118 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="zext_ln1118_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="32" slack="7"/>
<pin id="1748" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="x_addr_1_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="10" slack="1"/>
<pin id="1753" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="1756" class="1005" name="dy_addr_1_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="10" slack="1"/>
<pin id="1758" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr_1 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="select_ln89_3_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="31" slack="1"/>
<pin id="1763" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89_3 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="add_ln90_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="32" slack="1"/>
<pin id="1768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="dy_addr_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="10" slack="1"/>
<pin id="1773" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr "/>
</bind>
</comp>

<comp id="1776" class="1005" name="x_load_1_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="16" slack="1"/>
<pin id="1778" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_load_1 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="sext_ln89_1_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="29" slack="1"/>
<pin id="1783" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln89_1 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="wbuf_V_addr_2_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="16" slack="1"/>
<pin id="1788" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="dwbuf_V_addr_1_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="16" slack="1"/>
<pin id="1793" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1796" class="1005" name="sext_ln1192_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="29" slack="1"/>
<pin id="1798" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="sext_ln89_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="29" slack="1"/>
<pin id="1803" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln89 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="sext_ln1115_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="29" slack="1"/>
<pin id="1808" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1115 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="lhs_1_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="29" slack="1"/>
<pin id="1813" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="add_ln96_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="31" slack="0"/>
<pin id="1818" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="icmp_ln96_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="1" slack="1"/>
<pin id="1823" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="dbbuf_V_addr_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="10" slack="1"/>
<pin id="1827" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dbbuf_V_addr "/>
</bind>
</comp>

<comp id="1831" class="1005" name="dy_addr_2_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="10" slack="1"/>
<pin id="1833" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr_2 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="dbbuf_V_load_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="16" slack="1"/>
<pin id="1838" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dbbuf_V_load "/>
</bind>
</comp>

<comp id="1841" class="1005" name="trunc_ln100_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="31" slack="1"/>
<pin id="1843" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln100 "/>
</bind>
</comp>

<comp id="1846" class="1005" name="add_ln100_reg_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="31" slack="0"/>
<pin id="1848" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="1854" class="1005" name="empty_53_reg_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="31" slack="1"/>
<pin id="1856" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_53 "/>
</bind>
</comp>

<comp id="1859" class="1005" name="gmem_addr_3_reg_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="16" slack="1"/>
<pin id="1861" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="zext_ln102_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="16" slack="1"/>
<pin id="1867" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln102 "/>
</bind>
</comp>

<comp id="1870" class="1005" name="mul_ln102_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="16" slack="1"/>
<pin id="1872" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln102 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="add_ln101_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="31" slack="0"/>
<pin id="1877" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln101 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="icmp_ln101_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="1" slack="1"/>
<pin id="1882" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="dwbuf_V_addr_2_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="16" slack="1"/>
<pin id="1886" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="add_ln62_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="31" slack="0"/>
<pin id="1891" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="1897" class="1005" name="empty_39_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="31" slack="1"/>
<pin id="1899" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="1902" class="1005" name="gmem_addr_1_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="16" slack="1"/>
<pin id="1904" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="trunc_ln64_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="6" slack="4"/>
<pin id="1910" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln64 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="zext_ln64_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="16" slack="1"/>
<pin id="1915" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln64 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="mul_ln64_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="16" slack="1"/>
<pin id="1920" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln64 "/>
</bind>
</comp>

<comp id="1923" class="1005" name="add_ln63_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="31" slack="0"/>
<pin id="1925" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="1928" class="1005" name="icmp_ln63_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="1" slack="1"/>
<pin id="1930" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="add_ln64_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="16" slack="2"/>
<pin id="1934" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln64 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="gmem_addr_1_read_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="16" slack="1"/>
<pin id="1939" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1942" class="1005" name="add_ln69_reg_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="31" slack="0"/>
<pin id="1944" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="add_ln71_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="10" slack="2"/>
<pin id="1952" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="zext_ln1116_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="16" slack="1"/>
<pin id="1957" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116 "/>
</bind>
</comp>

<comp id="1960" class="1005" name="bbuf_V_addr_1_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="10" slack="1"/>
<pin id="1962" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="y_addr_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="10" slack="1"/>
<pin id="1967" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="1970" class="1005" name="bbuf_V_load_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="16" slack="5"/>
<pin id="1972" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="bbuf_V_load "/>
</bind>
</comp>

<comp id="1975" class="1005" name="mul_ln1116_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="16" slack="1"/>
<pin id="1977" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1116 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="add_ln73_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="32" slack="0"/>
<pin id="1982" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln73 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="icmp_ln73_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="1" slack="1"/>
<pin id="1987" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="1989" class="1005" name="add_ln1116_reg_1989">
<pin_list>
<pin id="1990" dir="0" index="0" bw="16" slack="1"/>
<pin id="1991" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116 "/>
</bind>
</comp>

<comp id="1994" class="1005" name="x_addr_reg_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="10" slack="1"/>
<pin id="1996" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="1999" class="1005" name="wbuf_V_addr_1_reg_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="16" slack="1"/>
<pin id="2001" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="2004" class="1005" name="sext_ln727_reg_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="29" slack="1"/>
<pin id="2006" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727 "/>
</bind>
</comp>

<comp id="2009" class="1005" name="sext_ln727_1_reg_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="29" slack="1"/>
<pin id="2011" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727_1 "/>
</bind>
</comp>

<comp id="2014" class="1005" name="rhs_1_reg_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="29" slack="1"/>
<pin id="2016" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="2019" class="1005" name="trunc_ln1_reg_2019">
<pin_list>
<pin id="2020" dir="0" index="0" bw="16" slack="1"/>
<pin id="2021" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="193"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="104" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="124" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="104" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="124" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="172" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="276"><net_src comp="176" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="178" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="278"><net_src comp="180" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="284"><net_src comp="104" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="124" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="2" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="16" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="46" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="340" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="353"><net_src comp="46" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="46" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="348" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="354" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="372"><net_src comp="4" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="46" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="395"><net_src comp="380" pin="3"/><net_sink comp="386" pin=2"/></net>

<net id="401"><net_src comp="16" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="46" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="396" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="409"><net_src comp="46" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="404" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="411" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="423"><net_src comp="46" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="418" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="430"><net_src comp="14" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="46" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="296" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="2" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="438" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="446" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="456"><net_src comp="106" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="46" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="468" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="479"><net_src comp="132" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="480" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="491"><net_src comp="106" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="499"><net_src comp="492" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="503"><net_src comp="106" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="514"><net_src comp="150" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="106" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="526" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="537"><net_src comp="46" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="106" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="106" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="567"><net_src comp="560" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="571"><net_src comp="106" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="568" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="582"><net_src comp="106" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="590"><net_src comp="583" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="594"><net_src comp="106" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="605"><net_src comp="106" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="616"><net_src comp="46" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="613" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="636"><net_src comp="308" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="643"><net_src comp="30" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="212" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="32" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="34" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="661"><net_src comp="36" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="649" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="38" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="40" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="669"><net_src comp="42" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="676"><net_src comp="36" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="665" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="38" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="40" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="685"><net_src comp="670" pin="4"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="44" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="680" pin="3"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="46" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="706"><net_src comp="697" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="100" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="714"><net_src comp="102" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="28" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="716"><net_src comp="32" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="720"><net_src comp="708" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="0" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="727"><net_src comp="721" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="735"><net_src comp="457" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="108" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="457" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="457" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="746" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="757"><net_src comp="750" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="130" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="46" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="777"><net_src comp="468" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="28" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="468" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="788"><net_src comp="480" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="134" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="793"><net_src comp="464" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="806"><net_src comp="799" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="134" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="815"><net_src comp="808" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="819"><net_src comp="476" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="476" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="811" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="824" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="138" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="841"><net_src comp="829" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="46" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="829" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="829" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="492" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="108" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="492" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="492" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="874"><net_src comp="867" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="884"><net_src comp="142" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="875" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="144" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="891"><net_src comp="879" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="898"><net_src comp="102" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="887" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="900"><net_src comp="28" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="901"><net_src comp="32" pin="0"/><net_sink comp="892" pin=3"/></net>

<net id="905"><net_src comp="892" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="0" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="902" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="488" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="923"><net_src comp="504" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="108" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="928"><net_src comp="504" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="925" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="504" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="934" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="946"><net_src comp="943" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="951"><net_src comp="515" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="152" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="515" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="962"><net_src comp="526" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="108" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="538" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="974"><net_src comp="964" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="46" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="538" pin="4"/><net_sink comp="969" pin=2"/></net>

<net id="980"><net_src comp="958" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="526" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="990"><net_src comp="964" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="991"><net_src comp="977" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="992"><net_src comp="981" pin="1"/><net_sink comp="985" pin=2"/></net>

<net id="996"><net_src comp="985" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="969" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1013"><net_src comp="1006" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1020"><net_src comp="522" pin="1"/><net_sink comp="1015" pin=2"/></net>

<net id="1025"><net_src comp="28" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1029"><net_src comp="1026" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="1033"><net_src comp="334" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="1034" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1045"><net_src comp="334" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="360" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1055"><net_src comp="154" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="633" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="156" pin="0"/><net_sink comp="1050" pin=2"/></net>

<net id="1064"><net_src comp="158" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="160" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1066"><net_src comp="162" pin="0"/><net_sink comp="1058" pin=3"/></net>

<net id="1067"><net_src comp="1058" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="1074"><net_src comp="158" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1075"><net_src comp="160" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1076"><net_src comp="162" pin="0"/><net_sink comp="1068" pin=3"/></net>

<net id="1077"><net_src comp="1068" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="1082"><net_src comp="549" pin="4"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="108" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1087"><net_src comp="549" pin="4"/><net_sink comp="1084" pin=0"/></net>

<net id="1092"><net_src comp="1084" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1096"><net_src comp="549" pin="4"/><net_sink comp="1093" pin=0"/></net>

<net id="1100"><net_src comp="1093" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1107"><net_src comp="334" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1103" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="1116"><net_src comp="560" pin="4"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="108" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="560" pin="4"/><net_sink comp="1118" pin=0"/></net>

<net id="1127"><net_src comp="560" pin="4"/><net_sink comp="1123" pin=0"/></net>

<net id="1137"><net_src comp="142" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="1128" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="144" pin="0"/><net_sink comp="1132" pin=2"/></net>

<net id="1144"><net_src comp="1132" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1151"><net_src comp="102" pin="0"/><net_sink comp="1145" pin=0"/></net>

<net id="1152"><net_src comp="1140" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1153"><net_src comp="28" pin="0"/><net_sink comp="1145" pin=2"/></net>

<net id="1154"><net_src comp="32" pin="0"/><net_sink comp="1145" pin=3"/></net>

<net id="1158"><net_src comp="1145" pin="4"/><net_sink comp="1155" pin=0"/></net>

<net id="1163"><net_src comp="0" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="1155" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1168"><net_src comp="556" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="1165" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1177"><net_src comp="572" pin="4"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="108" pin="0"/><net_sink comp="1173" pin=1"/></net>

<net id="1182"><net_src comp="572" pin="4"/><net_sink comp="1179" pin=0"/></net>

<net id="1187"><net_src comp="1179" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1191"><net_src comp="572" pin="4"/><net_sink comp="1188" pin=0"/></net>

<net id="1196"><net_src comp="1188" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1200"><net_src comp="1192" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1206"><net_src comp="583" pin="4"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="108" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1212"><net_src comp="583" pin="4"/><net_sink comp="1208" pin=0"/></net>

<net id="1217"><net_src comp="583" pin="4"/><net_sink comp="1213" pin=0"/></net>

<net id="1227"><net_src comp="142" pin="0"/><net_sink comp="1222" pin=0"/></net>

<net id="1228"><net_src comp="1218" pin="2"/><net_sink comp="1222" pin=1"/></net>

<net id="1229"><net_src comp="144" pin="0"/><net_sink comp="1222" pin=2"/></net>

<net id="1234"><net_src comp="1222" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1241"><net_src comp="102" pin="0"/><net_sink comp="1235" pin=0"/></net>

<net id="1242"><net_src comp="1230" pin="2"/><net_sink comp="1235" pin=1"/></net>

<net id="1243"><net_src comp="28" pin="0"/><net_sink comp="1235" pin=2"/></net>

<net id="1244"><net_src comp="32" pin="0"/><net_sink comp="1235" pin=3"/></net>

<net id="1248"><net_src comp="1235" pin="4"/><net_sink comp="1245" pin=0"/></net>

<net id="1253"><net_src comp="0" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="1245" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1258"><net_src comp="579" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1266"><net_src comp="595" pin="4"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="108" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1271"><net_src comp="595" pin="4"/><net_sink comp="1268" pin=0"/></net>

<net id="1276"><net_src comp="1268" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1280"><net_src comp="595" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1285"><net_src comp="1277" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1289"><net_src comp="1286" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1294"><net_src comp="606" pin="4"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="108" pin="0"/><net_sink comp="1290" pin=1"/></net>

<net id="1300"><net_src comp="606" pin="4"/><net_sink comp="1296" pin=0"/></net>

<net id="1304"><net_src comp="606" pin="4"/><net_sink comp="1301" pin=0"/></net>

<net id="1309"><net_src comp="1301" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1313"><net_src comp="606" pin="4"/><net_sink comp="1310" pin=0"/></net>

<net id="1317"><net_src comp="1310" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1321"><net_src comp="1318" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1327"><net_src comp="617" pin="4"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="28" pin="0"/><net_sink comp="1323" pin=1"/></net>

<net id="1333"><net_src comp="617" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1337"><net_src comp="617" pin="4"/><net_sink comp="1334" pin=0"/></net>

<net id="1341"><net_src comp="1334" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1347"><net_src comp="1334" pin="1"/><net_sink comp="1343" pin=1"/></net>

<net id="1351"><net_src comp="1348" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1355"><net_src comp="360" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1359"><net_src comp="321" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1365"><net_src comp="154" pin="0"/><net_sink comp="1360" pin=0"/></net>

<net id="1366"><net_src comp="627" pin="4"/><net_sink comp="1360" pin=1"/></net>

<net id="1367"><net_src comp="156" pin="0"/><net_sink comp="1360" pin=2"/></net>

<net id="1374"><net_src comp="158" pin="0"/><net_sink comp="1368" pin=0"/></net>

<net id="1375"><net_src comp="160" pin="0"/><net_sink comp="1368" pin=2"/></net>

<net id="1376"><net_src comp="162" pin="0"/><net_sink comp="1368" pin=3"/></net>

<net id="1377"><net_src comp="1368" pin="4"/><net_sink comp="432" pin=1"/></net>

<net id="1382"><net_src comp="916" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1383"><net_src comp="146" pin="0"/><net_sink comp="1378" pin=1"/></net>

<net id="1389"><net_src comp="993" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1390"><net_src comp="146" pin="0"/><net_sink comp="1384" pin=1"/></net>

<net id="1391"><net_src comp="1384" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1397"><net_src comp="1039" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1398"><net_src comp="1030" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="1399"><net_src comp="1050" pin="3"/><net_sink comp="1392" pin=2"/></net>

<net id="1400"><net_src comp="1392" pin="3"/><net_sink comp="1058" pin=1"/></net>

<net id="1405"><net_src comp="1046" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1406"><net_src comp="1042" pin="1"/><net_sink comp="1401" pin=1"/></net>

<net id="1407"><net_src comp="1401" pin="2"/><net_sink comp="1068" pin=1"/></net>

<net id="1412"><net_src comp="1169" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1413"><net_src comp="146" pin="0"/><net_sink comp="1408" pin=1"/></net>

<net id="1418"><net_src comp="1259" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1419"><net_src comp="146" pin="0"/><net_sink comp="1414" pin=1"/></net>

<net id="1424"><net_src comp="1314" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1425"><net_src comp="146" pin="0"/><net_sink comp="1420" pin=1"/></net>

<net id="1431"><net_src comp="1356" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1432"><net_src comp="1352" pin="1"/><net_sink comp="1426" pin=1"/></net>

<net id="1433"><net_src comp="1360" pin="3"/><net_sink comp="1426" pin=2"/></net>

<net id="1434"><net_src comp="1426" pin="3"/><net_sink comp="1368" pin=1"/></net>

<net id="1438"><net_src comp="206" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1442"><net_src comp="212" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1444"><net_src comp="1439" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1445"><net_src comp="1439" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1446"><net_src comp="1439" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1447"><net_src comp="1439" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1448"><net_src comp="1439" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1449"><net_src comp="1439" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1453"><net_src comp="218" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1455"><net_src comp="1450" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1456"><net_src comp="1450" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1457"><net_src comp="1450" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1458"><net_src comp="1450" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1459"><net_src comp="1450" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1460"><net_src comp="1450" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1461"><net_src comp="1450" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1462"><net_src comp="1450" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1463"><net_src comp="1450" pin="1"/><net_sink comp="1272" pin=1"/></net>

<net id="1464"><net_src comp="1450" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1468"><net_src comp="224" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1473"><net_src comp="230" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1479"><net_src comp="236" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1484"><net_src comp="638" pin="3"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1486"><net_src comp="1481" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1490"><net_src comp="646" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1495"><net_src comp="649" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1500"><net_src comp="655" pin="4"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="1506"><net_src comp="686" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1511"><net_src comp="692" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1515"><net_src comp="702" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1520"><net_src comp="721" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1522"><net_src comp="1517" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1526"><net_src comp="728" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1531"><net_src comp="731" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1536"><net_src comp="737" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1540"><net_src comp="742" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1545"><net_src comp="248" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1550"><net_src comp="750" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1552"><net_src comp="1547" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1553"><net_src comp="1547" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1554"><net_src comp="1547" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1558"><net_src comp="759" pin="2"/><net_sink comp="1555" pin=0"/></net>

<net id="1562"><net_src comp="764" pin="1"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1567"><net_src comp="767" pin="1"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1572"><net_src comp="753" pin="2"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1577"><net_src comp="770" pin="1"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1582"><net_src comp="773" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1584"><net_src comp="1579" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1588"><net_src comp="779" pin="2"/><net_sink comp="1585" pin=0"/></net>

<net id="1592"><net_src comp="784" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1597"><net_src comp="790" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1602"><net_src comp="799" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1607"><net_src comp="794" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1609"><net_src comp="1604" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1610"><net_src comp="1604" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1614"><net_src comp="802" pin="2"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1619"><net_src comp="816" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1621"><net_src comp="1616" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="1625"><net_src comp="829" pin="3"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1630"><net_src comp="837" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1634"><net_src comp="843" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1636"><net_src comp="1631" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1640"><net_src comp="847" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1642"><net_src comp="1637" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1646"><net_src comp="851" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1654"><net_src comp="867" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1659"><net_src comp="862" pin="2"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1664"><net_src comp="906" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1666"><net_src comp="1661" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1670"><net_src comp="912" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1675"><net_src comp="916" pin="1"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1680"><net_src comp="1378" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1685"><net_src comp="919" pin="2"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1690"><net_src comp="929" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1694"><net_src comp="938" pin="2"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1699"><net_src comp="259" pin="2"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1704"><net_src comp="870" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1709"><net_src comp="947" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="1714"><net_src comp="953" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1718"><net_src comp="958" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1723"><net_src comp="964" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1728"><net_src comp="969" pin="3"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1733"><net_src comp="985" pin="3"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1735"><net_src comp="1730" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1739"><net_src comp="993" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1744"><net_src comp="997" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="1384" pin=1"/></net>

<net id="1749"><net_src comp="1001" pin="1"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1754"><net_src comp="314" pin="3"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1759"><net_src comp="327" pin="3"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1764"><net_src comp="1015" pin="3"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="1769"><net_src comp="1021" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="1774"><net_src comp="340" pin="3"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1779"><net_src comp="321" pin="3"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1784"><net_src comp="1030" pin="1"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="1789"><net_src comp="348" pin="3"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1794"><net_src comp="354" pin="3"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1799"><net_src comp="1039" pin="1"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1804"><net_src comp="1042" pin="1"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="1401" pin=1"/></net>

<net id="1809"><net_src comp="1046" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1814"><net_src comp="1050" pin="3"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1819"><net_src comp="1078" pin="2"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="1824"><net_src comp="1088" pin="2"/><net_sink comp="1821" pin=0"/></net>

<net id="1828"><net_src comp="380" pin="3"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1830"><net_src comp="1825" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1834"><net_src comp="396" pin="3"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1839"><net_src comp="386" pin="7"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1844"><net_src comp="1109" pin="1"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1849"><net_src comp="1112" pin="2"/><net_sink comp="1846" pin=0"/></net>

<net id="1850"><net_src comp="1846" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1857"><net_src comp="1123" pin="2"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1862"><net_src comp="1159" pin="2"/><net_sink comp="1859" pin=0"/></net>

<net id="1863"><net_src comp="1859" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="1864"><net_src comp="1859" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1868"><net_src comp="1169" pin="1"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1873"><net_src comp="1408" pin="2"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1878"><net_src comp="1173" pin="2"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1883"><net_src comp="1183" pin="2"/><net_sink comp="1880" pin=0"/></net>

<net id="1887"><net_src comp="404" pin="3"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1892"><net_src comp="1202" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1900"><net_src comp="1213" pin="2"/><net_sink comp="1897" pin=0"/></net>

<net id="1901"><net_src comp="1897" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1905"><net_src comp="1249" pin="2"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1907"><net_src comp="1902" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1911"><net_src comp="1255" pin="1"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1916"><net_src comp="1259" pin="1"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1921"><net_src comp="1414" pin="2"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1926"><net_src comp="1262" pin="2"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1931"><net_src comp="1272" pin="2"/><net_sink comp="1928" pin=0"/></net>

<net id="1935"><net_src comp="1281" pin="2"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1940"><net_src comp="285" pin="2"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1945"><net_src comp="1290" pin="2"/><net_sink comp="1942" pin=0"/></net>

<net id="1946"><net_src comp="1942" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1953"><net_src comp="1305" pin="2"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1958"><net_src comp="1314" pin="1"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1963"><net_src comp="418" pin="3"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1968"><net_src comp="425" pin="3"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1973"><net_src comp="296" pin="3"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1978"><net_src comp="1420" pin="2"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1983"><net_src comp="1323" pin="2"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="1988"><net_src comp="1329" pin="2"/><net_sink comp="1985" pin=0"/></net>

<net id="1992"><net_src comp="1343" pin="2"/><net_sink comp="1989" pin=0"/></net>

<net id="1993"><net_src comp="1989" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1997"><net_src comp="438" pin="3"/><net_sink comp="1994" pin=0"/></net>

<net id="1998"><net_src comp="1994" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="2002"><net_src comp="446" pin="3"/><net_sink comp="1999" pin=0"/></net>

<net id="2003"><net_src comp="1999" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="2007"><net_src comp="1352" pin="1"/><net_sink comp="2004" pin=0"/></net>

<net id="2008"><net_src comp="2004" pin="1"/><net_sink comp="1426" pin=1"/></net>

<net id="2012"><net_src comp="1356" pin="1"/><net_sink comp="2009" pin=0"/></net>

<net id="2013"><net_src comp="2009" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="2017"><net_src comp="1360" pin="3"/><net_sink comp="2014" pin=0"/></net>

<net id="2018"><net_src comp="2014" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="2022"><net_src comp="1368" pin="4"/><net_sink comp="2019" pin=0"/></net>

<net id="2023"><net_src comp="2019" pin="1"/><net_sink comp="627" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {52 57 58 59 60 61 62 }
	Port: dx | {43 }
	Port: y | {80 86 }
 - Input state : 
	Port: fcc_combined : gmem | {5 6 7 8 9 10 11 13 24 25 26 27 28 29 30 32 66 67 68 69 70 71 72 74 }
	Port: fcc_combined : x | {36 37 38 81 82 83 }
	Port: fcc_combined : wt | {1 }
	Port: fcc_combined : dwt | {1 }
	Port: fcc_combined : b | {1 }
	Port: fcc_combined : dy | {37 38 39 40 45 46 47 }
	Port: fcc_combined : xdim | {1 }
	Port: fcc_combined : ydim | {1 }
	Port: fcc_combined : fwprop | {1 }
  - Chain level:
	State 1
	State 2
		mul_ln38 : 1
	State 3
		tmp_2 : 1
	State 4
		tmp_1 : 1
		select_ln38 : 2
		sub_ln38_1 : 3
	State 5
		num_iters : 1
		sext_ln40 : 1
		gmem_addr : 2
		empty : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln40 : 1
		icmp_ln40_1 : 1
		br_ln40 : 2
		trunc_ln41 : 1
	State 13
	State 14
		bbuf_V_addr : 1
		store_ln41 : 2
	State 15
		mul_ln50 : 1
	State 16
	State 17
		add_ln50 : 1
		icmp_ln46 : 1
	State 18
		add_ln46 : 1
		mul_ln50_1 : 1
		mul_ln50_2 : 1
	State 19
	State 20
		icmp_ln50 : 1
		sub_ln50 : 1
		ub : 2
		cmp36257 : 3
		br_ln83 : 4
		trunc_ln83 : 3
		br_ln62 : 4
		trunc_ln62 : 3
	State 21
		add_ln83 : 1
		icmp_ln83 : 1
		br_ln83 : 2
		empty_46 : 1
		mul_ln89 : 1
	State 22
	State 23
		tmp_5 : 1
		empty_48 : 2
		trunc_ln9 : 3
		sext_ln84 : 4
		gmem_addr_2 : 5
	State 24
	State 25
	State 26
	State 27
		mul_ln85 : 1
	State 28
	State 29
	State 30
	State 31
		add_ln84 : 1
		j_1_cast : 1
		icmp_ln84 : 2
		br_ln84 : 3
		trunc_ln85_1 : 1
		add_ln85 : 2
	State 32
	State 33
		dwbuf_V_addr : 1
		store_ln85 : 2
	State 34
	State 35
	State 36
		add_ln89_2 : 1
		icmp_ln89 : 1
		br_ln89 : 2
		add_ln89 : 1
		icmp_ln90 : 1
		select_ln89 : 2
		trunc_ln89 : 2
		trunc_ln89_1 : 1
		select_ln89_2 : 3
		select_ln89_1_v_cast : 4
		mul_ln1118 : 5
		trunc_ln1118 : 3
		zext_ln1118 : 4
		x_addr_1 : 5
		x_load_1 : 6
	State 37
		zext_ln89_2 : 1
		dy_addr_1 : 2
		dy_load_2 : 3
	State 38
		dy_addr : 1
		dy_load_1 : 2
		add_ln1118 : 1
	State 39
		sext_ln89_1 : 1
		zext_ln1118_1 : 1
		wbuf_V_addr_2 : 2
		dwbuf_V_addr_1 : 2
		wbuf_V_load : 3
		mul_ln1192 : 2
		lhs : 3
	State 40
		sext_ln89 : 1
		sext_ln1115 : 1
		mul_ln1115 : 2
	State 41
		ret_V_1 : 1
	State 42
		trunc_ln708_2 : 1
		store_ln708 : 2
	State 43
		trunc_ln708_1 : 1
		store_ln91 : 2
	State 44
	State 45
		add_ln96 : 1
		i_5_cast : 1
		icmp_ln96 : 2
		br_ln96 : 3
		trunc_ln703 : 1
		zext_ln703 : 2
		dbbuf_V_addr : 3
		dbbuf_V_load : 4
		dy_addr_2 : 3
		dy_load : 4
	State 46
	State 47
		add_ln703 : 1
		store_ln703 : 2
	State 48
	State 49
		add_ln100 : 1
		icmp_ln100 : 1
		br_ln100 : 2
		empty_53 : 1
	State 50
	State 51
		tmp_6 : 1
		empty_55 : 2
		trunc_ln2 : 3
		sext_ln101 : 4
		gmem_addr_3 : 5
		zext_ln102 : 1
		mul_ln102 : 2
	State 52
	State 53
	State 54
	State 55
		add_ln101 : 1
		j_4_cast : 1
		icmp_ln101 : 2
		br_ln101 : 3
		trunc_ln102_1 : 1
		add_ln102 : 2
		zext_ln102_1 : 3
		dwbuf_V_addr_2 : 4
		dwbuf_V_load : 5
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
		add_ln62 : 1
		icmp_ln62 : 1
		br_ln62 : 2
		empty_39 : 1
	State 64
	State 65
		tmp_4 : 1
		empty_41 : 2
		trunc_ln6 : 3
		sext_ln63 : 4
		gmem_addr_1 : 5
	State 66
	State 67
	State 68
	State 69
		mul_ln64 : 1
	State 70
	State 71
	State 72
	State 73
		add_ln63 : 1
		j_cast : 1
		icmp_ln63 : 2
		br_ln63 : 3
		trunc_ln64_1 : 1
		add_ln64 : 2
	State 74
	State 75
		wbuf_V_addr : 1
		store_ln64 : 2
	State 76
	State 77
		add_ln69 : 1
		icmp_ln69 : 1
		br_ln69 : 2
		trunc_ln69 : 1
		add_ln71 : 2
		trunc_ln1116 : 1
		zext_ln1116 : 2
		mul_ln1116 : 3
	State 78
	State 79
		bbuf_V_addr_1 : 1
		bbuf_V_load : 2
		y_addr : 1
	State 80
		store_ln71 : 1
	State 81
		add_ln73 : 1
		icmp_ln73 : 1
		br_ln73 : 2
		trunc_ln1116_1 : 1
		zext_ln1116_1 : 2
		add_ln1116 : 2
		x_addr : 3
		x_load : 4
	State 82
		wbuf_V_addr_1 : 1
		r_V : 2
	State 83
		sext_ln727 : 1
		sext_ln727_1 : 1
		mul_ln727 : 2
	State 84
	State 85
		rhs_1 : 1
		ret_V : 2
	State 86
		trunc_ln1 : 1
		store_ln74 : 2
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_649          |    0    |   173   |    54   |
|          |          grp_fu_753          |    0    |   141   |    48   |
|          |          grp_fu_794          |    0    |   141   |    48   |
|          |          grp_fu_802          |    0    |   165   |    50   |
|          |          grp_fu_862          |    0    |   141   |    48   |
|          |          grp_fu_870          |    0    |   165   |    50   |
|    mul   |          grp_fu_1123         |    0    |   141   |    48   |
|          |          grp_fu_1213         |    0    |   141   |    48   |
|          |          grp_fu_1378         |    1    |    0    |    0    |
|          |          grp_fu_1401         |    1    |    0    |    0    |
|          |          grp_fu_1408         |    1    |    0    |    0    |
|          |          grp_fu_1414         |    1    |    0    |    0    |
|          |          grp_fu_1420         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       num_iters_fu_702       |    0    |    0    |    34   |
|          |        add_ln40_fu_731       |    0    |    0    |    38   |
|          |        add_ln50_fu_773       |    0    |    0    |    39   |
|          |        add_ln46_fu_784       |    0    |    0    |    45   |
|          |        add_ln83_fu_851       |    0    |    0    |    38   |
|          |        empty_47_fu_875       |    0    |    0    |    38   |
|          |        empty_48_fu_887       |    0    |    0    |    39   |
|          |        add_ln84_fu_919       |    0    |    0    |    38   |
|          |        add_ln85_fu_938       |    0    |    0    |    23   |
|          |       add_ln89_2_fu_947      |    0    |    0    |    70   |
|          |        add_ln89_fu_958       |    0    |    0    |    38   |
|          |      add_ln89_1_fu_1006      |    0    |    0    |    13   |
|          |       add_ln90_fu_1021       |    0    |    0    |    39   |
|          |       add_ln96_fu_1078       |    0    |    0    |    38   |
|    add   |       add_ln703_fu_1103      |    0    |    0    |    23   |
|          |       add_ln100_fu_1112      |    0    |    0    |    38   |
|          |       empty_54_fu_1128       |    0    |    0    |    38   |
|          |       empty_55_fu_1140       |    0    |    0    |    39   |
|          |       add_ln101_fu_1173      |    0    |    0    |    38   |
|          |       add_ln102_fu_1192      |    0    |    0    |    23   |
|          |       add_ln62_fu_1202       |    0    |    0    |    38   |
|          |       empty_40_fu_1218       |    0    |    0    |    38   |
|          |       empty_41_fu_1230       |    0    |    0    |    39   |
|          |       add_ln63_fu_1262       |    0    |    0    |    38   |
|          |       add_ln64_fu_1281       |    0    |    0    |    23   |
|          |       add_ln69_fu_1290       |    0    |    0    |    38   |
|          |       add_ln71_fu_1305       |    0    |    0    |    13   |
|          |       add_ln73_fu_1323       |    0    |    0    |    39   |
|          |      add_ln1116_fu_1343      |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln40_fu_692       |    0    |    0    |    18   |
|          |      icmp_ln40_1_fu_737      |    0    |    0    |    17   |
|          |        cmp37252_fu_759       |    0    |    0    |    18   |
|          |       icmp_ln46_fu_779       |    0    |    0    |    18   |
|          |       icmp_ln50_fu_811       |    0    |    0    |    20   |
|          |        cmp36257_fu_837       |    0    |    0    |    18   |
|          |       icmp_ln83_fu_857       |    0    |    0    |    17   |
|          |       icmp_ln84_fu_929       |    0    |    0    |    18   |
|   icmp   |       icmp_ln89_fu_953       |    0    |    0    |    28   |
|          |       icmp_ln90_fu_964       |    0    |    0    |    18   |
|          |       icmp_ln96_fu_1088      |    0    |    0    |    18   |
|          |      icmp_ln100_fu_1118      |    0    |    0    |    17   |
|          |      icmp_ln101_fu_1183      |    0    |    0    |    18   |
|          |       icmp_ln62_fu_1208      |    0    |    0    |    17   |
|          |       icmp_ln63_fu_1272      |    0    |    0    |    18   |
|          |       icmp_ln69_fu_1296      |    0    |    0    |    17   |
|          |       icmp_ln73_fu_1329      |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln38_fu_680      |    0    |    0    |    27   |
|          |     select_ln38_1_fu_697     |    0    |    0    |    27   |
|  select  |           ub_fu_829          |    0    |    0    |    32   |
|          |      select_ln89_fu_969      |    0    |    0    |    32   |
|          |     select_ln89_2_fu_985     |    0    |    0    |    10   |
|          |     select_ln89_3_fu_1015    |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|          |        sub_ln38_fu_665       |    0    |    0    |    72   |
|    sub   |       sub_ln38_1_fu_686      |    0    |    0    |    34   |
|          |        sub_ln50_fu_824       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_1384         |    1    |    0    |    0    |
|  muladd  |          grp_fu_1392         |    1    |    0    |    0    |
|          |          grp_fu_1426         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    fwprop_read_read_fu_206   |    0    |    0    |    0    |
|          |     ydim_read_read_fu_212    |    0    |    0    |    0    |
|          |     xdim_read_read_fu_218    |    0    |    0    |    0    |
|          |      b_read_read_fu_224      |    0    |    0    |    0    |
|   read   |     dwt_read_read_fu_230     |    0    |    0    |    0    |
|          |      wt_read_read_fu_236     |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_248  |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_259 |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_285 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_242      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_253      |    0    |    0    |    0    |
|          |      grp_readreq_fu_279      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_264     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   write_ln102_write_fu_270   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_638          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln38_fu_646       |    0    |    0    |    0    |
|          |       sext_ln40_fu_717       |    0    |    0    |    0    |
|          |       sext_ln46_fu_764       |    0    |    0    |    0    |
|          |      sext_ln46_1_fu_767      |    0    |    0    |    0    |
|          |       sext_ln84_fu_902       |    0    |    0    |    0    |
|          |      sext_ln89_1_fu_1030     |    0    |    0    |    0    |
|   sext   |      sext_ln1192_fu_1039     |    0    |    0    |    0    |
|          |       sext_ln89_fu_1042      |    0    |    0    |    0    |
|          |      sext_ln1115_fu_1046     |    0    |    0    |    0    |
|          |      sext_ln101_fu_1155      |    0    |    0    |    0    |
|          |       sext_ln63_fu_1245      |    0    |    0    |    0    |
|          |      sext_ln727_fu_1352      |    0    |    0    |    0    |
|          |     sext_ln727_1_fu_1356     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_2_fu_655         |    0    |    0    |    0    |
|          |         tmp_1_fu_670         |    0    |    0    |    0    |
|          |        trunc_ln_fu_708       |    0    |    0    |    0    |
|          |       trunc_ln9_fu_892       |    0    |    0    |    0    |
|partselect|     trunc_ln708_2_fu_1058    |    0    |    0    |    0    |
|          |     trunc_ln708_1_fu_1068    |    0    |    0    |    0    |
|          |       trunc_ln2_fu_1145      |    0    |    0    |    0    |
|          |       trunc_ln6_fu_1235      |    0    |    0    |    0    |
|          |       trunc_ln1_fu_1368      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln40_fu_728      |    0    |    0    |    0    |
|          |       trunc_ln41_fu_742      |    0    |    0    |    0    |
|          |       trunc_ln46_fu_750      |    0    |    0    |    0    |
|          |      trunc_ln46_1_fu_790     |    0    |    0    |    0    |
|          |       trunc_ln51_fu_816      |    0    |    0    |    0    |
|          |      trunc_ln51_1_fu_820     |    0    |    0    |    0    |
|          |       trunc_ln83_fu_843      |    0    |    0    |    0    |
|          |       trunc_ln62_fu_847      |    0    |    0    |    0    |
|          |       trunc_ln85_fu_912      |    0    |    0    |    0    |
|          |      trunc_ln85_1_fu_934     |    0    |    0    |    0    |
|   trunc  |       trunc_ln89_fu_977      |    0    |    0    |    0    |
|          |      trunc_ln89_1_fu_981     |    0    |    0    |    0    |
|          |      trunc_ln1118_fu_997     |    0    |    0    |    0    |
|          |      trunc_ln703_fu_1093     |    0    |    0    |    0    |
|          |      trunc_ln100_fu_1109     |    0    |    0    |    0    |
|          |      trunc_ln102_fu_1165     |    0    |    0    |    0    |
|          |     trunc_ln102_1_fu_1188    |    0    |    0    |    0    |
|          |      trunc_ln64_fu_1255      |    0    |    0    |    0    |
|          |     trunc_ln64_1_fu_1277     |    0    |    0    |    0    |
|          |      trunc_ln69_fu_1301      |    0    |    0    |    0    |
|          |     trunc_ln1116_fu_1310     |    0    |    0    |    0    |
|          |    trunc_ln1116_1_fu_1334    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln41_fu_746       |    0    |    0    |    0    |
|          |       zext_ln89_fu_770       |    0    |    0    |    0    |
|          |       zext_ln50_fu_799       |    0    |    0    |    0    |
|          |      zext_ln50_1_fu_808      |    0    |    0    |    0    |
|          |      zext_ln89_1_fu_867      |    0    |    0    |    0    |
|          |       zext_ln85_fu_916       |    0    |    0    |    0    |
|          |        j_1_cast_fu_925       |    0    |    0    |    0    |
|          |      zext_ln85_1_fu_943      |    0    |    0    |    0    |
|          |  select_ln89_1_v_cast_fu_993 |    0    |    0    |    0    |
|          |      zext_ln1118_fu_1001     |    0    |    0    |    0    |
|          |      zext_ln89_2_fu_1010     |    0    |    0    |    0    |
|          |      zext_ln89_3_fu_1026     |    0    |    0    |    0    |
|   zext   |     zext_ln1118_1_fu_1034    |    0    |    0    |    0    |
|          |       i_5_cast_fu_1084       |    0    |    0    |    0    |
|          |      zext_ln703_fu_1097      |    0    |    0    |    0    |
|          |      zext_ln102_fu_1169      |    0    |    0    |    0    |
|          |       j_4_cast_fu_1179       |    0    |    0    |    0    |
|          |     zext_ln102_1_fu_1197     |    0    |    0    |    0    |
|          |       zext_ln64_fu_1259      |    0    |    0    |    0    |
|          |        j_cast_fu_1268        |    0    |    0    |    0    |
|          |      zext_ln64_1_fu_1286     |    0    |    0    |    0    |
|          |      zext_ln1116_fu_1314     |    0    |    0    |    0    |
|          |       zext_ln71_fu_1318      |    0    |    0    |    0    |
|          |     zext_ln1116_1_fu_1338    |    0    |    0    |    0    |
|          |     zext_ln1116_2_fu_1348    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_879         |    0    |    0    |    0    |
|          |         lhs_1_fu_1050        |    0    |    0    |    0    |
|bitconcatenate|         tmp_6_fu_1132        |    0    |    0    |    0    |
|          |         tmp_4_fu_1222        |    0    |    0    |    0    |
|          |         rhs_1_fu_1360        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    8    |   1208  |   2029  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| bbuf_V|    1   |    0   |    0   |
|dbbuf_V|    1   |    0   |    0   |
|dwbuf_V|   64   |    0   |    0   |
| wbuf_V|   64   |    0   |    0   |
+-------+--------+--------+--------+
| Total |   130  |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln100_reg_1846     |   31   |
|      add_ln101_reg_1875     |   31   |
|     add_ln1116_reg_1989     |   16   |
|      add_ln40_reg_1528      |   31   |
|      add_ln46_reg_1589      |   38   |
|      add_ln50_reg_1579      |   32   |
|      add_ln62_reg_1889      |   31   |
|      add_ln63_reg_1923      |   31   |
|      add_ln64_reg_1932      |   16   |
|      add_ln69_reg_1942      |   31   |
|      add_ln71_reg_1950      |   10   |
|      add_ln73_reg_1980      |   32   |
|      add_ln83_reg_1643      |   31   |
|      add_ln84_reg_1682      |   31   |
|      add_ln85_reg_1691      |   16   |
|     add_ln89_2_reg_1706     |   63   |
|      add_ln89_reg_1715      |   31   |
|      add_ln90_reg_1766      |   32   |
|      add_ln96_reg_1816      |   31   |
|       b_read_reg_1465       |   32   |
|    bbuf_V_addr_1_reg_1960   |   10   |
|     bbuf_V_load_reg_1970    |   16   |
|      cmp36257_reg_1627      |    1   |
|      cmp37252_reg_1555      |    1   |
|    dbbuf_V_addr_reg_1825    |   10   |
|    dbbuf_V_load_reg_1836    |   16   |
|   dwbuf_V_addr_1_reg_1791   |   16   |
|   dwbuf_V_addr_2_reg_1884   |   16   |
|      dwt_read_reg_1470      |   32   |
|      dy_addr_1_reg_1756     |   10   |
|      dy_addr_2_reg_1831     |   10   |
|       dy_addr_reg_1771      |   10   |
|      empty_39_reg_1897      |   31   |
|      empty_46_reg_1656      |   31   |
|      empty_53_reg_1854      |   31   |
|     fwprop_read_reg_1435    |    1   |
|  gmem_addr_1_read_reg_1937  |   16   |
|     gmem_addr_1_reg_1902    |   16   |
|  gmem_addr_2_read_reg_1696  |   16   |
|     gmem_addr_2_reg_1661    |   16   |
|     gmem_addr_3_reg_1859    |   16   |
|   gmem_addr_read_reg_1542   |   16   |
|      gmem_addr_reg_1517     |   16   |
|         i_1_reg_579         |   31   |
|         i_2_reg_488         |   31   |
|         i_3_reg_602         |   31   |
|         i_4_reg_522         |   31   |
|         i_5_reg_545         |   31   |
|         i_6_reg_556         |   31   |
|          i_reg_453          |   31   |
|     icmp_ln101_reg_1880     |    1   |
|     icmp_ln40_1_reg_1533    |    1   |
|      icmp_ln40_reg_1508     |    1   |
|      icmp_ln46_reg_1585     |    1   |
|      icmp_ln63_reg_1928     |    1   |
|      icmp_ln73_reg_1985     |    1   |
|      icmp_ln84_reg_1687     |    1   |
|      icmp_ln89_reg_1711     |    1   |
|      icmp_ln90_reg_1720     |    1   |
|      icmp_ln96_reg_1821     |    1   |
|    indvar_flatten_reg_511   |   63   |
|         j_1_reg_500         |   31   |
|         j_2_reg_613         |   32   |
|         j_3_reg_534         |   32   |
|         j_4_reg_568         |   31   |
|          j_reg_591          |   31   |
|          k_reg_464          |   32   |
|        lhs_1_reg_1811       |   29   |
|      mul_ln102_reg_1870     |   16   |
|     mul_ln1116_reg_1975     |   16   |
|      mul_ln38_reg_1492      |   65   |
|     mul_ln50_1_reg_1604     |   31   |
|     mul_ln50_2_reg_1611     |   38   |
|      mul_ln50_reg_1569      |   31   |
|      mul_ln64_reg_1918      |   16   |
|      mul_ln85_reg_1677      |   16   |
|      mul_ln89_reg_1701      |   63   |
|      num_iters_reg_1512     |   27   |
|       phi_mul_reg_476       |   38   |
|           reg_633           |   16   |
|        rhs_1_reg_2014       |   29   |
|         rhs_reg_624         |   16   |
|select_ln89_1_v_cast_reg_1736|   16   |
|    select_ln89_2_reg_1730   |   10   |
|    select_ln89_3_reg_1761   |   31   |
|     select_ln89_reg_1725    |   32   |
|     sext_ln1115_reg_1806    |   29   |
|     sext_ln1192_reg_1796    |   29   |
|      sext_ln38_reg_1487     |   65   |
|     sext_ln46_1_reg_1564    |   32   |
|      sext_ln46_reg_1559     |   39   |
|    sext_ln727_1_reg_2009    |   29   |
|     sext_ln727_reg_2004     |   29   |
|     sext_ln89_1_reg_1781    |   29   |
|      sext_ln89_reg_1801     |   29   |
|     sub_ln38_1_reg_1503     |   27   |
|        tmp_2_reg_1497       |   27   |
|         tmp_reg_1481        |    1   |
|     trunc_ln100_reg_1841    |   31   |
|    trunc_ln1118_reg_1741    |   16   |
|      trunc_ln1_reg_2019     |   16   |
|     trunc_ln40_reg_1523     |   31   |
|     trunc_ln41_reg_1537     |   10   |
|    trunc_ln46_1_reg_1594    |   31   |
|     trunc_ln46_reg_1547     |   31   |
|     trunc_ln51_reg_1616     |   10   |
|     trunc_ln62_reg_1637     |   31   |
|     trunc_ln64_reg_1908     |    6   |
|     trunc_ln83_reg_1631     |   31   |
|     trunc_ln85_reg_1667     |    6   |
|         ub_reg_1622         |   32   |
|    wbuf_V_addr_1_reg_1999   |   16   |
|    wbuf_V_addr_2_reg_1786   |   16   |
|       wt_read_reg_1476      |   32   |
|      x_addr_1_reg_1751      |   10   |
|       x_addr_reg_1994       |   10   |
|      x_load_1_reg_1776      |   16   |
|      xdim_read_reg_1450     |   32   |
|       y_addr_reg_1965       |   10   |
|      ydim_read_reg_1439     |   32   |
|     zext_ln102_reg_1865     |   16   |
|     zext_ln1116_reg_1955    |   16   |
|     zext_ln1118_reg_1746    |   32   |
|      zext_ln50_reg_1599     |   38   |
|      zext_ln64_reg_1913     |   16   |
|      zext_ln85_reg_1672     |   16   |
|     zext_ln89_1_reg_1651    |   63   |
|      zext_ln89_reg_1574     |   63   |
+-----------------------------+--------+
|            Total            |  3047  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_242  |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_264 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_296  |  p0  |   3  |  10  |   30   ||    14   |
|   grp_access_fu_308  |  p0  |   5  |  16  |   80   ||    25   |
|   grp_access_fu_308  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_321  |  p0  |   4  |  10  |   40   ||    20   |
|   grp_access_fu_334  |  p0  |   6  |  10  |   60   ||    31   |
|   grp_access_fu_360  |  p0  |   5  |  16  |   80   ||    25   |
|   grp_access_fu_386  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_432  |  p1  |   2  |  16  |   32   ||    9    |
|       k_reg_464      |  p0  |   2  |  32  |   64   ||    9    |
|    phi_mul_reg_476   |  p0  |   2  |  38  |   76   ||    9    |
|      i_2_reg_488     |  p0  |   2  |  31  |   62   ||    9    |
|      i_4_reg_522     |  p0  |   2  |  31  |   62   ||    9    |
|      i_6_reg_556     |  p0  |   2  |  31  |   62   ||    9    |
|      i_1_reg_579     |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_649      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_753      |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_794      |  p1  |   2  |  31  |   62   ||    9    |
|      grp_fu_802      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_870      |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_1378     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_1384     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_1384     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1392     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1392     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1401     |  p0  |   2  |  16  |   32   ||    9    |
|      grp_fu_1401     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1408     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_1414     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_1420     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_1426     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1426     |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1414  || 54.1935 ||   368   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |  1208  |  2029  |
|   Memory  |   130  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   54   |    -   |   368  |
|  Register |    -   |    -   |    -   |  3047  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   130  |    8   |   54   |  4255  |  2397  |
+-----------+--------+--------+--------+--------+--------+
