

================================================================
== Vitis HLS Report for 'axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'
================================================================
* Date:           Thu Sep 28 12:30:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        axi4_conv2D
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.092 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85|  0.850 us|  0.850 us|   85|   85|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1_VITIS_LOOP_10_2  |       83|       83|         9|          5|          1|    16|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.09>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 12 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvars_iv17 = alloca i32 1"   --->   Operation 13 'alloca' 'indvars_iv17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 14 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 15 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv34 = alloca i32 1"   --->   Operation 16 'alloca' 'indvars_iv34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln"   --->   Operation 18 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%acc_V_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %acc_V"   --->   Operation 19 'read' 'acc_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln186_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_8"   --->   Operation 20 'read' 'sext_ln186_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln186_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_7"   --->   Operation 21 'read' 'sext_ln186_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln186_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_6"   --->   Operation 22 'read' 'sext_ln186_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln186_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_5"   --->   Operation 23 'read' 'sext_ln186_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln186_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_4"   --->   Operation 24 'read' 'sext_ln186_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln186_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_3"   --->   Operation 25 'read' 'sext_ln186_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln186_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_2"   --->   Operation 26 'read' 'sext_ln186_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln186_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186_1"   --->   Operation 27 'read' 'sext_ln186_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln186_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln186"   --->   Operation 28 'read' 'sext_ln186_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln186_8_cast = sext i8 %sext_ln186_8_read"   --->   Operation 29 'sext' 'sext_ln186_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln186_7_cast = sext i8 %sext_ln186_7_read"   --->   Operation 30 'sext' 'sext_ln186_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln186_6_cast = sext i8 %sext_ln186_6_read"   --->   Operation 31 'sext' 'sext_ln186_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln186_5_cast = sext i8 %sext_ln186_5_read"   --->   Operation 32 'sext' 'sext_ln186_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln186_4_cast = sext i8 %sext_ln186_4_read"   --->   Operation 33 'sext' 'sext_ln186_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln186_3_cast = sext i8 %sext_ln186_3_read"   --->   Operation 34 'sext' 'sext_ln186_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln186_2_cast = sext i8 %sext_ln186_2_read"   --->   Operation 35 'sext' 'sext_ln186_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln186_1_cast = sext i8 %sext_ln186_1_read"   --->   Operation 36 'sext' 'sext_ln186_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln186_cast = sext i8 %sext_ln186_read"   --->   Operation 37 'sext' 'sext_ln186_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 4, i5 %indvars_iv34"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 42 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i_V"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv17"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %rhs"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_14_3"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 47 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.44ns)   --->   "%icmp_ln9 = icmp_eq  i5 %indvar_flatten_load, i5 16" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 49 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.86ns)   --->   "%add_ln9 = add i5 %indvar_flatten_load, i5 1" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 50 'add' 'add_ln9' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc44, void %for.end46.exitStub" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 51 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvars_iv17_load = load i5 %indvars_iv17"   --->   Operation 52 'load' 'indvars_iv17_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i5 %indvars_iv" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 53 'load' 'indvars_iv_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%indvars_iv34_load = load i5 %indvars_iv34" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 54 'load' 'indvars_iv34_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.44ns)   --->   "%icmp_ln1027 = icmp_eq  i5 %indvars_iv17_load, i5 %indvars_iv34_load"   --->   Operation 55 'icmp' 'icmp_ln1027' <Predicate = (!icmp_ln9)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.86ns)   --->   "%add_ln9_1 = add i5 %indvars_iv_load, i5 6" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 56 'add' 'add_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.21ns)   --->   "%select_ln9 = select i1 %icmp_ln1027, i5 %add_ln9_1, i5 %indvars_iv17_load" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 57 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%indvars_iv17_cast23 = zext i5 %select_ln9" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 58 'zext' 'indvars_iv17_cast23' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i8 %image_in, i64 0, i64 %indvars_iv17_cast23"   --->   Operation 59 'getelementptr' 'image_in_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (2.15ns)   --->   "%image_in_load = load i6 %image_in_addr"   --->   Operation 60 'load' 'image_in_load' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_1 : Operation 61 [1/1] (1.86ns)   --->   "%add_ln840 = add i5 %select_ln9, i5 1"   --->   Operation 61 'add' 'add_ln840' <Predicate = (!icmp_ln9)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln186_9 = zext i5 %add_ln840"   --->   Operation 62 'zext' 'zext_ln186_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%image_in_addr_1 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_9"   --->   Operation 63 'getelementptr' 'image_in_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (2.15ns)   --->   "%image_in_load_1 = load i6 %image_in_addr_1"   --->   Operation 64 'load' 'image_in_load_1' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_1 : Operation 65 [1/1] (1.61ns)   --->   "%store_ln10 = store i5 %add_ln9, i5 %indvar_flatten" [axi4_conv2D/axi4_conv2D.cpp:10]   --->   Operation 65 'store' 'store_ln10' <Predicate = (!icmp_ln9)> <Delay = 1.61>
ST_1 : Operation 66 [1/1] (1.61ns)   --->   "%store_ln10 = store i5 %add_ln840, i5 %indvars_iv17" [axi4_conv2D/axi4_conv2D.cpp:10]   --->   Operation 66 'store' 'store_ln10' <Predicate = (!icmp_ln9)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.52>
ST_2 : Operation 67 [1/2] (2.15ns)   --->   "%image_in_load = load i6 %image_in_addr"   --->   Operation 67 'load' 'image_in_load' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_2 : Operation 68 [1/2] (2.15ns)   --->   "%image_in_load_1 = load i6 %image_in_addr_1"   --->   Operation 68 'load' 'image_in_load_1' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i8 %image_in_load_1"   --->   Operation 69 'zext' 'zext_ln186_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (4.37ns)   --->   "%mul_ln1494_1 = mul i16 %zext_ln186_1, i16 %sext_ln186_1_cast"   --->   Operation 70 'mul' 'mul_ln1494_1' <Predicate = (!icmp_ln9)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln840_1 = trunc i16 %mul_ln1494_1"   --->   Operation 71 'trunc' 'trunc_ln840_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.86ns)   --->   "%add_ln840_1 = add i5 %select_ln9, i5 2"   --->   Operation 72 'add' 'add_ln840_1' <Predicate = (!icmp_ln9)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln186_10 = zext i5 %add_ln840_1"   --->   Operation 73 'zext' 'zext_ln186_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%image_in_addr_2 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_10"   --->   Operation 74 'getelementptr' 'image_in_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (2.15ns)   --->   "%image_in_load_2 = load i6 %image_in_addr_2"   --->   Operation 75 'load' 'image_in_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_2 : Operation 76 [1/1] (1.86ns)   --->   "%add_ln14 = add i5 %select_ln9, i5 6" [axi4_conv2D/axi4_conv2D.cpp:14]   --->   Operation 76 'add' 'add_ln14' <Predicate = (!icmp_ln9)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln186_11 = zext i5 %add_ln14"   --->   Operation 77 'zext' 'zext_ln186_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%image_in_addr_3 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_11"   --->   Operation 78 'getelementptr' 'image_in_addr_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (2.15ns)   --->   "%image_in_load_3 = load i6 %image_in_addr_3"   --->   Operation 79 'load' 'image_in_load_3' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 6.52>
ST_3 : Operation 80 [1/2] (2.15ns)   --->   "%image_in_load_2 = load i6 %image_in_addr_2"   --->   Operation 80 'load' 'image_in_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i8 %image_in_load_2"   --->   Operation 81 'zext' 'zext_ln186_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (4.37ns)   --->   "%mul_ln1494_2 = mul i16 %zext_ln186_2, i16 %sext_ln186_2_cast"   --->   Operation 82 'mul' 'mul_ln1494_2' <Predicate = (!icmp_ln9)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln840_2 = trunc i16 %mul_ln1494_2"   --->   Operation 83 'trunc' 'trunc_ln840_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (2.15ns)   --->   "%image_in_load_3 = load i6 %image_in_addr_3"   --->   Operation 84 'load' 'image_in_load_3' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i8 %image_in_load_3"   --->   Operation 85 'zext' 'zext_ln186_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (4.37ns)   --->   "%mul_ln1494_3 = mul i16 %zext_ln186_3, i16 %sext_ln186_3_cast"   --->   Operation 86 'mul' 'mul_ln1494_3' <Predicate = (!icmp_ln9)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln840_3 = trunc i16 %mul_ln1494_3"   --->   Operation 87 'trunc' 'trunc_ln840_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.86ns)   --->   "%add_ln840_2 = add i5 %select_ln9, i5 7"   --->   Operation 88 'add' 'add_ln840_2' <Predicate = (!icmp_ln9)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln186_12 = zext i5 %add_ln840_2"   --->   Operation 89 'zext' 'zext_ln186_12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%image_in_addr_4 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_12"   --->   Operation 90 'getelementptr' 'image_in_addr_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (2.15ns)   --->   "%image_in_load_4 = load i6 %image_in_addr_4"   --->   Operation 91 'load' 'image_in_load_4' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_3 : Operation 92 [1/1] (1.86ns)   --->   "%add_ln840_3 = add i5 %select_ln9, i5 8"   --->   Operation 92 'add' 'add_ln840_3' <Predicate = (!icmp_ln9)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln186_13 = zext i5 %add_ln840_3"   --->   Operation 93 'zext' 'zext_ln186_13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%image_in_addr_5 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_13"   --->   Operation 94 'getelementptr' 'image_in_addr_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (2.15ns)   --->   "%image_in_load_5 = load i6 %image_in_addr_5"   --->   Operation 95 'load' 'image_in_load_5' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>

State 4 <SV = 3> <Delay = 6.52>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%indvars_iv17_cast = zext i5 %select_ln9" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 96 'zext' 'indvars_iv17_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 97 [1/2] (2.15ns)   --->   "%image_in_load_4 = load i6 %image_in_addr_4"   --->   Operation 97 'load' 'image_in_load_4' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i8 %image_in_load_4"   --->   Operation 98 'zext' 'zext_ln186_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (4.37ns)   --->   "%mul_ln1494_4 = mul i16 %zext_ln186_4, i16 %sext_ln186_4_cast"   --->   Operation 99 'mul' 'mul_ln1494_4' <Predicate = (!icmp_ln9)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln840_4 = trunc i16 %mul_ln1494_4"   --->   Operation 100 'trunc' 'trunc_ln840_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 101 [1/2] (2.15ns)   --->   "%image_in_load_5 = load i6 %image_in_addr_5"   --->   Operation 101 'load' 'image_in_load_5' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln186_5 = zext i8 %image_in_load_5"   --->   Operation 102 'zext' 'zext_ln186_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (4.37ns)   --->   "%mul_ln1494_5 = mul i16 %zext_ln186_5, i16 %sext_ln186_5_cast"   --->   Operation 103 'mul' 'mul_ln1494_5' <Predicate = (!icmp_ln9)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln840_5 = trunc i16 %mul_ln1494_5"   --->   Operation 104 'trunc' 'trunc_ln840_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.86ns)   --->   "%add_ln14_1 = add i6 %indvars_iv17_cast, i6 12" [axi4_conv2D/axi4_conv2D.cpp:14]   --->   Operation 105 'add' 'add_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln186_14 = zext i6 %add_ln14_1"   --->   Operation 106 'zext' 'zext_ln186_14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%image_in_addr_6 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_14"   --->   Operation 107 'getelementptr' 'image_in_addr_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (2.15ns)   --->   "%image_in_load_6 = load i6 %image_in_addr_6"   --->   Operation 108 'load' 'image_in_load_6' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_4 : Operation 109 [1/1] (1.86ns)   --->   "%add_ln840_4 = add i6 %indvars_iv17_cast, i6 13"   --->   Operation 109 'add' 'add_ln840_4' <Predicate = (!icmp_ln9)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln186_15 = zext i6 %add_ln840_4"   --->   Operation 110 'zext' 'zext_ln186_15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%image_in_addr_7 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_15"   --->   Operation 111 'getelementptr' 'image_in_addr_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (2.15ns)   --->   "%image_in_load_7 = load i6 %image_in_addr_7"   --->   Operation 112 'load' 'image_in_load_7' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_2 = add i8 %trunc_ln840_2, i8 %trunc_ln840_3"   --->   Operation 113 'add' 'add_ln186_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln186_3 = add i8 %add_ln186_2, i8 %trunc_ln840_1"   --->   Operation 114 'add' 'add_ln186_3' <Predicate = (!icmp_ln9)> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 196 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.52>
ST_5 : Operation 115 [1/1] (1.86ns)   --->   "%add_ln9_2 = add i5 %indvars_iv34_load, i5 6" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 115 'add' 'add_ln9_2' <Predicate = (!icmp_ln9 & icmp_ln1027)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (1.21ns)   --->   "%select_ln9_3 = select i1 %icmp_ln1027, i5 %add_ln9_2, i5 %indvars_iv34_load" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 116 'select' 'select_ln9_3' <Predicate = (!icmp_ln9)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (1.21ns)   --->   "%select_ln9_4 = select i1 %icmp_ln1027, i5 %add_ln9_1, i5 %indvars_iv_load" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 117 'select' 'select_ln9_4' <Predicate = (!icmp_ln9)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln840_4 = sext i16 %mul_ln1494_4"   --->   Operation 118 'sext' 'sext_ln840_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln840_5 = sext i16 %mul_ln1494_5"   --->   Operation 119 'sext' 'sext_ln840_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 120 [1/2] (2.15ns)   --->   "%image_in_load_6 = load i6 %image_in_addr_6"   --->   Operation 120 'load' 'image_in_load_6' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln186_6 = zext i8 %image_in_load_6"   --->   Operation 121 'zext' 'zext_ln186_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (4.37ns)   --->   "%mul_ln1494_6 = mul i16 %zext_ln186_6, i16 %sext_ln186_6_cast"   --->   Operation 122 'mul' 'mul_ln1494_6' <Predicate = (!icmp_ln9)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln840_6 = trunc i16 %mul_ln1494_6"   --->   Operation 123 'trunc' 'trunc_ln840_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 124 [1/2] (2.15ns)   --->   "%image_in_load_7 = load i6 %image_in_addr_7"   --->   Operation 124 'load' 'image_in_load_7' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln186_7 = zext i8 %image_in_load_7"   --->   Operation 125 'zext' 'zext_ln186_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (4.37ns)   --->   "%mul_ln1494_7 = mul i16 %zext_ln186_7, i16 %sext_ln186_7_cast"   --->   Operation 126 'mul' 'mul_ln1494_7' <Predicate = (!icmp_ln9)> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln840_7 = trunc i16 %mul_ln1494_7"   --->   Operation 127 'trunc' 'trunc_ln840_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (1.86ns)   --->   "%add_ln840_5 = add i6 %indvars_iv17_cast, i6 14"   --->   Operation 128 'add' 'add_ln840_5' <Predicate = (!icmp_ln9)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln186_16 = zext i6 %add_ln840_5"   --->   Operation 129 'zext' 'zext_ln186_16' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%image_in_addr_8 = getelementptr i8 %image_in, i64 0, i64 %zext_ln186_16"   --->   Operation 130 'getelementptr' 'image_in_addr_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (2.15ns)   --->   "%image_in_load_8 = load i6 %image_in_addr_8"   --->   Operation 131 'load' 'image_in_load_8' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_5 : Operation 132 [1/1] (2.14ns)   --->   "%add_ln840_7 = add i17 %sext_ln840_5, i17 %sext_ln840_4"   --->   Operation 132 'add' 'add_ln840_7' <Predicate = (!icmp_ln9)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.61ns)   --->   "%store_ln10 = store i5 %select_ln9_3, i5 %indvars_iv34" [axi4_conv2D/axi4_conv2D.cpp:10]   --->   Operation 133 'store' 'store_ln10' <Predicate = (!icmp_ln9)> <Delay = 1.61>
ST_5 : Operation 134 [1/1] (1.61ns)   --->   "%store_ln10 = store i5 %select_ln9_4, i5 %indvars_iv" [axi4_conv2D/axi4_conv2D.cpp:10]   --->   Operation 134 'store' 'store_ln10' <Predicate = (!icmp_ln9)> <Delay = 1.61>

State 6 <SV = 5> <Delay = 6.52>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln840_6 = sext i16 %mul_ln1494_6"   --->   Operation 135 'sext' 'sext_ln840_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln840_7 = sext i16 %mul_ln1494_7"   --->   Operation 136 'sext' 'sext_ln840_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/2] (2.15ns)   --->   "%image_in_load_8 = load i6 %image_in_addr_8"   --->   Operation 137 'load' 'image_in_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln186_8 = zext i8 %image_in_load_8"   --->   Operation 138 'zext' 'zext_ln186_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (4.37ns)   --->   "%mul_ln1494_8 = mul i16 %zext_ln186_8, i16 %sext_ln186_8_cast"   --->   Operation 139 'mul' 'mul_ln1494_8' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln840_8 = trunc i16 %mul_ln1494_8"   --->   Operation 140 'trunc' 'trunc_ln840_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (2.31ns)   --->   "%add_ln840_6 = add i21 %acc_V_read, i21 %sext_ln840_6"   --->   Operation 141 'add' 'add_ln840_6' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln840_9 = sext i17 %add_ln840_7"   --->   Operation 142 'sext' 'sext_ln840_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (2.18ns)   --->   "%add_ln840_8 = add i18 %sext_ln840_9, i18 %sext_ln840_7"   --->   Operation 143 'add' 'add_ln840_8' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i8 %image_in_load"   --->   Operation 144 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (4.37ns)   --->   "%mul_ln1494 = mul i16 %zext_ln186, i16 %sext_ln186_cast"   --->   Operation 145 'mul' 'mul_ln1494' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln840 = sext i16 %mul_ln1494"   --->   Operation 146 'sext' 'sext_ln840' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln840 = trunc i16 %mul_ln1494"   --->   Operation 147 'trunc' 'trunc_ln840' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln840_1 = sext i16 %mul_ln1494_1"   --->   Operation 148 'sext' 'sext_ln840_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln840_2 = sext i16 %mul_ln1494_2"   --->   Operation 149 'sext' 'sext_ln840_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln840_3 = sext i16 %mul_ln1494_3"   --->   Operation 150 'sext' 'sext_ln840_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln840_8 = sext i16 %mul_ln1494_8"   --->   Operation 151 'sext' 'sext_ln840_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (2.14ns)   --->   "%add_ln840_10 = add i17 %sext_ln840_3, i17 %sext_ln840"   --->   Operation 152 'add' 'add_ln840_10' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (2.14ns)   --->   "%add_ln840_11 = add i17 %sext_ln840_1, i17 %sext_ln840_8"   --->   Operation 153 'add' 'add_ln840_11' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln840_12 = sext i17 %add_ln840_11"   --->   Operation 154 'sext' 'sext_ln840_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (2.18ns)   --->   "%add_ln840_12 = add i18 %sext_ln840_12, i18 %sext_ln840_2"   --->   Operation 155 'add' 'add_ln840_12' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (2.11ns)   --->   "%add_ln186_1 = add i8 %trunc_ln840, i8 %trunc_ln_read"   --->   Operation 156 'add' 'add_ln186_1' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_6 = add i8 %trunc_ln840_7, i8 %trunc_ln840_8"   --->   Operation 157 'add' 'add_ln186_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 158 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln186_7 = add i8 %add_ln186_6, i8 %trunc_ln840_6"   --->   Operation 158 'add' 'add_ln186_7' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.39>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln840_10 = sext i18 %add_ln840_8"   --->   Operation 159 'sext' 'sext_ln840_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_9 = add i21 %sext_ln840_10, i21 %add_ln840_6"   --->   Operation 160 'add' 'add_ln840_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln840_11 = sext i17 %add_ln840_10"   --->   Operation 161 'sext' 'sext_ln840_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln840_13 = sext i18 %add_ln840_12"   --->   Operation 162 'sext' 'sext_ln840_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (2.21ns)   --->   "%add_ln840_13 = add i19 %sext_ln840_13, i19 %sext_ln840_11"   --->   Operation 163 'add' 'add_ln840_13' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln840_14 = sext i19 %add_ln840_13"   --->   Operation 164 'sext' 'sext_ln840_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (4.18ns) (root node of TernaryAdder)   --->   "%add_ln840_14 = add i21 %sext_ln840_14, i21 %add_ln840_9"   --->   Operation 165 'add' 'add_ln840_14' <Predicate = true> <Delay = 4.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %add_ln840_14, i32 8, i32 20"   --->   Operation 166 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_5 = add i8 %trunc_ln840_4, i8 %trunc_ln840_5"   --->   Operation 167 'add' 'add_ln186_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 168 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln186_8 = add i8 %add_ln186_7, i8 %add_ln186_5"   --->   Operation 168 'add' 'add_ln186_8' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.87>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%rhs_load = load i3 %rhs" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 169 'load' 'rhs_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%i_V_load = load i3 %i_V"   --->   Operation 170 'load' 'i_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_10_2_str"   --->   Operation 171 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 172 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.98ns)   --->   "%select_ln9_1 = select i1 %icmp_ln1027, i3 0, i3 %rhs_load" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 173 'select' 'select_ln9_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (1.68ns)   --->   "%add_ln840_15 = add i3 %i_V_load, i3 1"   --->   Operation 174 'add' 'add_ln840_15' <Predicate = (icmp_ln1027)> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.98ns)   --->   "%select_ln9_2 = select i1 %icmp_ln1027, i3 %add_ln840_15, i3 %i_V_load" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 175 'select' 'select_ln9_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i3 %select_ln9_2" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 176 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%lhs_mid2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln9, i2 0" [axi4_conv2D/axi4_conv2D.cpp:9]   --->   Operation 177 'bitconcatenate' 'lhs_mid2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 178 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [axi4_conv2D/axi4_conv2D.cpp:11]   --->   Operation 179 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (2.04ns)   --->   "%icmp_ln1035 = icmp_sgt  i13 %tmp, i13 0"   --->   Operation 180 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 2.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln840_14, i32 20"   --->   Operation 181 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_4 = add i8 %add_ln186_3, i8 %add_ln186_1"   --->   Operation 182 'add' 'add_ln186_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 183 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln186 = add i8 %add_ln186_8, i8 %add_ln186_4"   --->   Operation 183 'add' 'add_ln186' <Predicate = true> <Delay = 3.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%select_ln1035 = select i1 %icmp_ln1035, i8 255, i8 0"   --->   Operation 184 'select' 'select_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%or_ln1035 = or i1 %icmp_ln1035, i1 %tmp_1"   --->   Operation 185 'or' 'or_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (1.04ns) (out node of the LUT)   --->   "%acc_sat = select i1 %or_ln1035, i8 %select_ln1035, i8 %add_ln186"   --->   Operation 186 'select' 'acc_sat' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i3 %select_ln9_1"   --->   Operation 187 'zext' 'zext_ln1495' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (1.77ns)   --->   "%ret_V = add i4 %lhs_mid2, i4 %zext_ln1495"   --->   Operation 188 'add' 'ret_V' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i4 %ret_V"   --->   Operation 189 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i8 %image_out, i64 0, i64 %zext_ln541" [axi4_conv2D/axi4_conv2D.cpp:33]   --->   Operation 190 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (2.15ns)   --->   "%store_ln33 = store i8 %acc_sat, i4 %image_out_addr" [axi4_conv2D/axi4_conv2D.cpp:33]   --->   Operation 191 'store' 'store_ln33' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 192 [1/1] (1.68ns)   --->   "%j_V = add i3 %select_ln9_1, i3 1"   --->   Operation 192 'add' 'j_V' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (1.61ns)   --->   "%store_ln10 = store i3 %select_ln9_2, i3 %i_V" [axi4_conv2D/axi4_conv2D.cpp:10]   --->   Operation 193 'store' 'store_ln10' <Predicate = true> <Delay = 1.61>
ST_9 : Operation 194 [1/1] (1.61ns)   --->   "%store_ln10 = store i3 %j_V, i3 %rhs" [axi4_conv2D/axi4_conv2D.cpp:10]   --->   Operation 194 'store' 'store_ln10' <Predicate = true> <Delay = 1.61>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_14_3" [axi4_conv2D/axi4_conv2D.cpp:10]   --->   Operation 195 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.09ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv') [17]  (0 ns)
	'load' operation ('indvars_iv_load', axi4_conv2D/axi4_conv2D.cpp:9) on local variable 'indvars_iv' [59]  (0 ns)
	'add' operation ('add_ln9_1', axi4_conv2D/axi4_conv2D.cpp:9) [64]  (1.86 ns)
	'select' operation ('select_ln9', axi4_conv2D/axi4_conv2D.cpp:9) [65]  (1.22 ns)
	'add' operation ('add_ln840') [84]  (1.86 ns)
	'getelementptr' operation ('image_in_addr_1') [86]  (0 ns)
	'load' operation ('image_in_load_1') on array 'image_in' [87]  (2.15 ns)

 <State 2>: 6.52ns
The critical path consists of the following:
	'load' operation ('image_in_load_1') on array 'image_in' [87]  (2.15 ns)
	'mul' operation ('mul_ln1494_1') [89]  (4.37 ns)

 <State 3>: 6.52ns
The critical path consists of the following:
	'load' operation ('image_in_load_2') on array 'image_in' [95]  (2.15 ns)
	'mul' operation ('mul_ln1494_2') [97]  (4.37 ns)

 <State 4>: 6.52ns
The critical path consists of the following:
	'load' operation ('image_in_load_4') on array 'image_in' [111]  (2.15 ns)
	'mul' operation ('mul_ln1494_4') [113]  (4.37 ns)

 <State 5>: 6.52ns
The critical path consists of the following:
	'load' operation ('image_in_load_6') on array 'image_in' [127]  (2.15 ns)
	'mul' operation ('mul_ln1494_6') [129]  (4.37 ns)

 <State 6>: 6.52ns
The critical path consists of the following:
	'load' operation ('image_in_load_8') on array 'image_in' [143]  (2.15 ns)
	'mul' operation ('mul_ln1494_8') [145]  (4.37 ns)

 <State 7>: 6.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln1494') [81]  (4.37 ns)
	'add' operation ('add_ln840_10') [154]  (2.15 ns)

 <State 8>: 6.4ns
The critical path consists of the following:
	'add' operation ('add_ln840_13') [160]  (2.22 ns)
	'add' operation ('add_ln840_14') [162]  (4.18 ns)

 <State 9>: 6.87ns
The critical path consists of the following:
	'add' operation ('add_ln186_4') [169]  (0 ns)
	'add' operation ('add_ln186') [174]  (3.68 ns)
	'select' operation ('acc_sat') [177]  (1.04 ns)
	'store' operation ('store_ln33', axi4_conv2D/axi4_conv2D.cpp:33) of variable 'acc_sat' on array 'image_out' [182]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
