<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_fmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_fmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_FMC_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_FMC_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 FMC</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Flash Memory Controller</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_FMC_PFAPR - Flash Access Protection Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_FMC_PFB0CR - Flash Bank 0 Control Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_FMC_PFB1CR - Flash Bank 1 Control Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_FMC_TAGVDW0Sn - Cache Tag Storage</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_FMC_TAGVDW1Sn - Cache Tag Storage</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_FMC_TAGVDW2Sn - Cache Tag Storage</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_FMC_TAGVDW3Sn - Cache Tag Storage</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_FMC_DATAW0SnU - Cache Data Storage (upper word)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_FMC_DATAW0SnL - Cache Data Storage (lower word)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_FMC_DATAW1SnU - Cache Data Storage (upper word)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_FMC_DATAW1SnL - Cache Data Storage (lower word)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_FMC_DATAW2SnU - Cache Data Storage (upper word)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - HW_FMC_DATAW2SnL - Cache Data Storage (lower word)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - HW_FMC_DATAW3SnU - Cache Data Storage (upper word)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * - HW_FMC_DATAW3SnL - Cache Data Storage (lower word)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * - hw_fmc_t - Struct containing all module registers.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define HW_FMC_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> * HW_FMC_PFAPR - Flash Access Protection Register</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="union__hw__fmc__pfapr.html">  122</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__pfapr.html">_hw_fmc_pfapr</a></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    uint32_t U;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html">  125</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html">_hw_fmc_pfapr_bitfields</a></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    {</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#add522ca778c968fb0b01a42ff7262841">  127</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#add522ca778c968fb0b01a42ff7262841">M0AP</a> : 2;             </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a3f4df4101244883dea3ca9f567271296">  128</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a3f4df4101244883dea3ca9f567271296">M1AP</a> : 2;             </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a1004d0294a7847c1cab8dc2ddfa54eeb">  129</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a1004d0294a7847c1cab8dc2ddfa54eeb">M2AP</a> : 2;             </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#aab219e3173a9210e8b038fe70d6b2473">  130</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#aab219e3173a9210e8b038fe70d6b2473">M3AP</a> : 2;             </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#af2292570011419cf77610c24fc2216a5">  131</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#af2292570011419cf77610c24fc2216a5">M4AP</a> : 2;             </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a65b178f2ba9b3a09c6e5010ed86e3a88">  132</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a65b178f2ba9b3a09c6e5010ed86e3a88">M5AP</a> : 2;             </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a14aaff7737311ab03f31126ff35cbe52">  133</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a14aaff7737311ab03f31126ff35cbe52">M6AP</a> : 2;             </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a0f6eef57cc57cf6c4ee6690cf1ad1a29">  134</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a0f6eef57cc57cf6c4ee6690cf1ad1a29">M7AP</a> : 2;             </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#ab86fa475de7e8b1c3a50b39f28896531">  135</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#ab86fa475de7e8b1c3a50b39f28896531">M0PFD</a> : 1;            </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#aa4acbf521f718ddad4e33ff1f3b05cb0">  136</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#aa4acbf521f718ddad4e33ff1f3b05cb0">M1PFD</a> : 1;            </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a02d558b34f0648f43606d237141bcde1">  137</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a02d558b34f0648f43606d237141bcde1">M2PFD</a> : 1;            </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a7334fdb5f108bcf444a3a0708c5be0ac">  138</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a7334fdb5f108bcf444a3a0708c5be0ac">M3PFD</a> : 1;            </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a740f7878faf455f712f571d9cb680f04">  139</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a740f7878faf455f712f571d9cb680f04">M4PFD</a> : 1;            </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a43aa5e2fa20a68bbcb5da776a2ad8ebf">  140</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a43aa5e2fa20a68bbcb5da776a2ad8ebf">M5PFD</a> : 1;            </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a396c89938059ac090ce75fbadf3ee93f">  141</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a396c89938059ac090ce75fbadf3ee93f">M6PFD</a> : 1;            </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a35980c6497a99a60c62e0835537ed02d">  142</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a35980c6497a99a60c62e0835537ed02d">M7PFD</a> : 1;            </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a3889bb7c4930fee3d2e480583cac85c6">  143</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a3889bb7c4930fee3d2e480583cac85c6">RESERVED0</a> : 8;        </div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    } B;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;} <a class="code" href="union__hw__fmc__pfapr.html">hw_fmc_pfapr_t</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define HW_FMC_PFAPR_ADDR(x)     ((x) + 0x0U)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define HW_FMC_PFAPR(x)          (*(__IO hw_fmc_pfapr_t *) HW_FMC_PFAPR_ADDR(x))</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define HW_FMC_PFAPR_RD(x)       (HW_FMC_PFAPR(x).U)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define HW_FMC_PFAPR_WR(x, v)    (HW_FMC_PFAPR(x).U = (v))</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define HW_FMC_PFAPR_SET(x, v)   (HW_FMC_PFAPR_WR(x, HW_FMC_PFAPR_RD(x) |  (v)))</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define HW_FMC_PFAPR_CLR(x, v)   (HW_FMC_PFAPR_WR(x, HW_FMC_PFAPR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define HW_FMC_PFAPR_TOG(x, v)   (HW_FMC_PFAPR_WR(x, HW_FMC_PFAPR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_PFAPR bitfields</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M0AP    (0U)          </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M0AP    (0x00000003U) </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M0AP    (2U)          </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M0AP(x) (HW_FMC_PFAPR(x).B.M0AP)</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M0AP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M0AP) &amp; BM_FMC_PFAPR_M0AP)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M0AP(x, v) (HW_FMC_PFAPR_WR(x, (HW_FMC_PFAPR_RD(x) &amp; ~BM_FMC_PFAPR_M0AP) | BF_FMC_PFAPR_M0AP(v)))</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M1AP    (2U)          </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M1AP    (0x0000000CU) </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M1AP    (2U)          </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M1AP(x) (HW_FMC_PFAPR(x).B.M1AP)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M1AP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M1AP) &amp; BM_FMC_PFAPR_M1AP)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M1AP(x, v) (HW_FMC_PFAPR_WR(x, (HW_FMC_PFAPR_RD(x) &amp; ~BM_FMC_PFAPR_M1AP) | BF_FMC_PFAPR_M1AP(v)))</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M2AP    (4U)          </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M2AP    (0x00000030U) </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M2AP    (2U)          </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M2AP(x) (HW_FMC_PFAPR(x).B.M2AP)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M2AP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M2AP) &amp; BM_FMC_PFAPR_M2AP)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M2AP(x, v) (HW_FMC_PFAPR_WR(x, (HW_FMC_PFAPR_RD(x) &amp; ~BM_FMC_PFAPR_M2AP) | BF_FMC_PFAPR_M2AP(v)))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M3AP    (6U)          </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M3AP    (0x000000C0U) </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M3AP    (2U)          </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M3AP(x) (HW_FMC_PFAPR(x).B.M3AP)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M3AP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M3AP) &amp; BM_FMC_PFAPR_M3AP)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M3AP(x, v) (HW_FMC_PFAPR_WR(x, (HW_FMC_PFAPR_RD(x) &amp; ~BM_FMC_PFAPR_M3AP) | BF_FMC_PFAPR_M3AP(v)))</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M4AP    (8U)          </span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M4AP    (0x00000300U) </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M4AP    (2U)          </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M4AP(x) (HW_FMC_PFAPR(x).B.M4AP)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M4AP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M4AP) &amp; BM_FMC_PFAPR_M4AP)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M4AP(x, v) (HW_FMC_PFAPR_WR(x, (HW_FMC_PFAPR_RD(x) &amp; ~BM_FMC_PFAPR_M4AP) | BF_FMC_PFAPR_M4AP(v)))</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M5AP    (10U)         </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M5AP    (0x00000C00U) </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M5AP    (2U)          </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M5AP(x) (HW_FMC_PFAPR(x).B.M5AP)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M5AP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M5AP) &amp; BM_FMC_PFAPR_M5AP)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M5AP(x, v) (HW_FMC_PFAPR_WR(x, (HW_FMC_PFAPR_RD(x) &amp; ~BM_FMC_PFAPR_M5AP) | BF_FMC_PFAPR_M5AP(v)))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M6AP    (12U)         </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M6AP    (0x00003000U) </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M6AP    (2U)          </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M6AP(x) (HW_FMC_PFAPR(x).B.M6AP)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M6AP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M6AP) &amp; BM_FMC_PFAPR_M6AP)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M6AP(x, v) (HW_FMC_PFAPR_WR(x, (HW_FMC_PFAPR_RD(x) &amp; ~BM_FMC_PFAPR_M6AP) | BF_FMC_PFAPR_M6AP(v)))</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M7AP    (14U)         </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M7AP    (0x0000C000U) </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M7AP    (2U)          </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M7AP(x) (HW_FMC_PFAPR(x).B.M7AP)</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M7AP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M7AP) &amp; BM_FMC_PFAPR_M7AP)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M7AP(x, v) (HW_FMC_PFAPR_WR(x, (HW_FMC_PFAPR_RD(x) &amp; ~BM_FMC_PFAPR_M7AP) | BF_FMC_PFAPR_M7AP(v)))</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M0PFD   (16U)         </span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M0PFD   (0x00010000U) </span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M0PFD   (1U)          </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M0PFD(x) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M0PFD))</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M0PFD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M0PFD) &amp; BM_FMC_PFAPR_M0PFD)</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M0PFD(x, v) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M0PFD) = (v))</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M1PFD   (17U)         </span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M1PFD   (0x00020000U) </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M1PFD   (1U)          </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M1PFD(x) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M1PFD))</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M1PFD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M1PFD) &amp; BM_FMC_PFAPR_M1PFD)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M1PFD(x, v) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M1PFD) = (v))</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M2PFD   (18U)         </span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M2PFD   (0x00040000U) </span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M2PFD   (1U)          </span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M2PFD(x) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M2PFD))</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M2PFD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M2PFD) &amp; BM_FMC_PFAPR_M2PFD)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M2PFD(x, v) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M2PFD) = (v))</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M3PFD   (19U)         </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M3PFD   (0x00080000U) </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M3PFD   (1U)          </span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M3PFD(x) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M3PFD))</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M3PFD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M3PFD) &amp; BM_FMC_PFAPR_M3PFD)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M3PFD(x, v) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M3PFD) = (v))</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M4PFD   (20U)         </span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M4PFD   (0x00100000U) </span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M4PFD   (1U)          </span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M4PFD(x) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M4PFD))</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M4PFD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M4PFD) &amp; BM_FMC_PFAPR_M4PFD)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M4PFD(x, v) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M4PFD) = (v))</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M5PFD   (21U)         </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M5PFD   (0x00200000U) </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M5PFD   (1U)          </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M5PFD(x) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M5PFD))</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M5PFD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M5PFD) &amp; BM_FMC_PFAPR_M5PFD)</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M5PFD(x, v) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M5PFD) = (v))</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M6PFD   (22U)         </span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M6PFD   (0x00400000U) </span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M6PFD   (1U)          </span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M6PFD(x) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M6PFD))</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M6PFD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M6PFD) &amp; BM_FMC_PFAPR_M6PFD)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M6PFD(x, v) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M6PFD) = (v))</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define BP_FMC_PFAPR_M7PFD   (23U)         </span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define BM_FMC_PFAPR_M7PFD   (0x00800000U) </span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define BS_FMC_PFAPR_M7PFD   (1U)          </span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define BR_FMC_PFAPR_M7PFD(x) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M7PFD))</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define BF_FMC_PFAPR_M7PFD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFAPR_M7PFD) &amp; BM_FMC_PFAPR_M7PFD)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define BW_FMC_PFAPR_M7PFD(x, v) (BITBAND_ACCESS32(HW_FMC_PFAPR_ADDR(x), BP_FMC_PFAPR_M7PFD) = (v))</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"> * HW_FMC_PFB0CR - Flash Bank 0 Control Register</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="union__hw__fmc__pfb0cr.html">  598</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__pfb0cr.html">_hw_fmc_pfb0cr</a></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;{</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    uint32_t U;</div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html">  601</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html">_hw_fmc_pfb0cr_bitfields</a></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    {</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html#a8417d31ae0f3ac42e553ca9a6c866a12">  603</a></span>&#160;        uint32_t B0SEBE : 1;           </div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html#af004c47a6559461e570c703a8cd0d9f3">  604</a></span>&#160;        uint32_t B0IPE : 1;            </div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html#a974bb05d390384264a6eeb417c9b13d9">  605</a></span>&#160;        uint32_t B0DPE : 1;            </div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html#a51efecfd2b0cfab2ca68adbde6fe279c">  606</a></span>&#160;        uint32_t B0ICE : 1;            </div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html#a73bde3972b3100ce42fc24a509714172">  607</a></span>&#160;        uint32_t B0DCE : 1;            </div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html#a039c96970cf103064ec26bcf948f0c2a">  608</a></span>&#160;        uint32_t CRC : 3;              </div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html#a746a67b2401afdd1e1b384016ed3fc72">  609</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a3889bb7c4930fee3d2e480583cac85c6">RESERVED0</a> : 9;        </div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html#af139473b0f0f869109406f8770b95dbf">  610</a></span>&#160;        uint32_t B0MW : 2;             </div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html#aa49e1d1a0f37e271368be0a40de17d0e">  611</a></span>&#160;        uint32_t S_B_INV : 1;          </div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html#a02ba06bc11cc58d7ce46e85f0183aa71">  613</a></span>&#160;        uint32_t CINV_WAY : 4;         </div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html#a1a252f92d95f217137b1cc64923f7811">  614</a></span>&#160;        uint32_t CLCK_WAY : 4;         </div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html#a8ea991b190bc03f2c140bd5e340025d1">  615</a></span>&#160;        uint32_t B0RWSC : 4;           </div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    } B;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;} <a class="code" href="union__hw__fmc__pfb0cr.html">hw_fmc_pfb0cr_t</a>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define HW_FMC_PFB0CR_ADDR(x)    ((x) + 0x4U)</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define HW_FMC_PFB0CR(x)         (*(__IO hw_fmc_pfb0cr_t *) HW_FMC_PFB0CR_ADDR(x))</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define HW_FMC_PFB0CR_RD(x)      (HW_FMC_PFB0CR(x).U)</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define HW_FMC_PFB0CR_WR(x, v)   (HW_FMC_PFB0CR(x).U = (v))</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define HW_FMC_PFB0CR_SET(x, v)  (HW_FMC_PFB0CR_WR(x, HW_FMC_PFB0CR_RD(x) |  (v)))</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define HW_FMC_PFB0CR_CLR(x, v)  (HW_FMC_PFB0CR_WR(x, HW_FMC_PFB0CR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define HW_FMC_PFB0CR_TOG(x, v)  (HW_FMC_PFB0CR_WR(x, HW_FMC_PFB0CR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_PFB0CR bitfields</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define BP_FMC_PFB0CR_B0SEBE (0U)          </span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define BM_FMC_PFB0CR_B0SEBE (0x00000001U) </span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define BS_FMC_PFB0CR_B0SEBE (1U)          </span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define BR_FMC_PFB0CR_B0SEBE(x) (BITBAND_ACCESS32(HW_FMC_PFB0CR_ADDR(x), BP_FMC_PFB0CR_B0SEBE))</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define BF_FMC_PFB0CR_B0SEBE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB0CR_B0SEBE) &amp; BM_FMC_PFB0CR_B0SEBE)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define BW_FMC_PFB0CR_B0SEBE(x, v) (BITBAND_ACCESS32(HW_FMC_PFB0CR_ADDR(x), BP_FMC_PFB0CR_B0SEBE) = (v))</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define BP_FMC_PFB0CR_B0IPE  (1U)          </span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define BM_FMC_PFB0CR_B0IPE  (0x00000002U) </span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define BS_FMC_PFB0CR_B0IPE  (1U)          </span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define BR_FMC_PFB0CR_B0IPE(x) (BITBAND_ACCESS32(HW_FMC_PFB0CR_ADDR(x), BP_FMC_PFB0CR_B0IPE))</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define BF_FMC_PFB0CR_B0IPE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB0CR_B0IPE) &amp; BM_FMC_PFB0CR_B0IPE)</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define BW_FMC_PFB0CR_B0IPE(x, v) (BITBAND_ACCESS32(HW_FMC_PFB0CR_ADDR(x), BP_FMC_PFB0CR_B0IPE) = (v))</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define BP_FMC_PFB0CR_B0DPE  (2U)          </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define BM_FMC_PFB0CR_B0DPE  (0x00000004U) </span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define BS_FMC_PFB0CR_B0DPE  (1U)          </span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define BR_FMC_PFB0CR_B0DPE(x) (BITBAND_ACCESS32(HW_FMC_PFB0CR_ADDR(x), BP_FMC_PFB0CR_B0DPE))</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define BF_FMC_PFB0CR_B0DPE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB0CR_B0DPE) &amp; BM_FMC_PFB0CR_B0DPE)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define BW_FMC_PFB0CR_B0DPE(x, v) (BITBAND_ACCESS32(HW_FMC_PFB0CR_ADDR(x), BP_FMC_PFB0CR_B0DPE) = (v))</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define BP_FMC_PFB0CR_B0ICE  (3U)          </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define BM_FMC_PFB0CR_B0ICE  (0x00000008U) </span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define BS_FMC_PFB0CR_B0ICE  (1U)          </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define BR_FMC_PFB0CR_B0ICE(x) (BITBAND_ACCESS32(HW_FMC_PFB0CR_ADDR(x), BP_FMC_PFB0CR_B0ICE))</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define BF_FMC_PFB0CR_B0ICE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB0CR_B0ICE) &amp; BM_FMC_PFB0CR_B0ICE)</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define BW_FMC_PFB0CR_B0ICE(x, v) (BITBAND_ACCESS32(HW_FMC_PFB0CR_ADDR(x), BP_FMC_PFB0CR_B0ICE) = (v))</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define BP_FMC_PFB0CR_B0DCE  (4U)          </span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define BM_FMC_PFB0CR_B0DCE  (0x00000010U) </span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define BS_FMC_PFB0CR_B0DCE  (1U)          </span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define BR_FMC_PFB0CR_B0DCE(x) (BITBAND_ACCESS32(HW_FMC_PFB0CR_ADDR(x), BP_FMC_PFB0CR_B0DCE))</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define BF_FMC_PFB0CR_B0DCE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB0CR_B0DCE) &amp; BM_FMC_PFB0CR_B0DCE)</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define BW_FMC_PFB0CR_B0DCE(x, v) (BITBAND_ACCESS32(HW_FMC_PFB0CR_ADDR(x), BP_FMC_PFB0CR_B0DCE) = (v))</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define BP_FMC_PFB0CR_CRC    (5U)          </span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define BM_FMC_PFB0CR_CRC    (0x000000E0U) </span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define BS_FMC_PFB0CR_CRC    (3U)          </span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define BR_FMC_PFB0CR_CRC(x) (HW_FMC_PFB0CR(x).B.CRC)</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define BF_FMC_PFB0CR_CRC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB0CR_CRC) &amp; BM_FMC_PFB0CR_CRC)</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define BW_FMC_PFB0CR_CRC(x, v) (HW_FMC_PFB0CR_WR(x, (HW_FMC_PFB0CR_RD(x) &amp; ~BM_FMC_PFB0CR_CRC) | BF_FMC_PFB0CR_CRC(v)))</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define BP_FMC_PFB0CR_B0MW   (17U)         </span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define BM_FMC_PFB0CR_B0MW   (0x00060000U) </span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define BS_FMC_PFB0CR_B0MW   (2U)          </span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define BR_FMC_PFB0CR_B0MW(x) (HW_FMC_PFB0CR(x).B.B0MW)</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define BP_FMC_PFB0CR_S_B_INV (19U)        </span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define BM_FMC_PFB0CR_S_B_INV (0x00080000U) </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define BS_FMC_PFB0CR_S_B_INV (1U)         </span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define BF_FMC_PFB0CR_S_B_INV(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB0CR_S_B_INV) &amp; BM_FMC_PFB0CR_S_B_INV)</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define BW_FMC_PFB0CR_S_B_INV(x, v) (BITBAND_ACCESS32(HW_FMC_PFB0CR_ADDR(x), BP_FMC_PFB0CR_S_B_INV) = (v))</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define BP_FMC_PFB0CR_CINV_WAY (20U)       </span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define BM_FMC_PFB0CR_CINV_WAY (0x00F00000U) </span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define BS_FMC_PFB0CR_CINV_WAY (4U)        </span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define BF_FMC_PFB0CR_CINV_WAY(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB0CR_CINV_WAY) &amp; BM_FMC_PFB0CR_CINV_WAY)</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define BW_FMC_PFB0CR_CINV_WAY(x, v) (HW_FMC_PFB0CR_WR(x, (HW_FMC_PFB0CR_RD(x) &amp; ~BM_FMC_PFB0CR_CINV_WAY) | BF_FMC_PFB0CR_CINV_WAY(v)))</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define BP_FMC_PFB0CR_CLCK_WAY (24U)       </span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define BM_FMC_PFB0CR_CLCK_WAY (0x0F000000U) </span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define BS_FMC_PFB0CR_CLCK_WAY (4U)        </span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define BR_FMC_PFB0CR_CLCK_WAY(x) (HW_FMC_PFB0CR(x).B.CLCK_WAY)</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define BF_FMC_PFB0CR_CLCK_WAY(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB0CR_CLCK_WAY) &amp; BM_FMC_PFB0CR_CLCK_WAY)</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define BW_FMC_PFB0CR_CLCK_WAY(x, v) (HW_FMC_PFB0CR_WR(x, (HW_FMC_PFB0CR_RD(x) &amp; ~BM_FMC_PFB0CR_CLCK_WAY) | BF_FMC_PFB0CR_CLCK_WAY(v)))</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define BP_FMC_PFB0CR_B0RWSC (28U)         </span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define BM_FMC_PFB0CR_B0RWSC (0xF0000000U) </span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define BS_FMC_PFB0CR_B0RWSC (4U)          </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define BR_FMC_PFB0CR_B0RWSC(x) (HW_FMC_PFB0CR(x).B.B0RWSC)</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment"> * HW_FMC_PFB1CR - Flash Bank 1 Control Register</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="union__hw__fmc__pfb1cr.html">  920</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__pfb1cr.html">_hw_fmc_pfb1cr</a></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;{</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    uint32_t U;</div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields.html">  923</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields.html">_hw_fmc_pfb1cr_bitfields</a></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    {</div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields.html#a5fa58b24fb22c88965bfbdf84e2ac529">  925</a></span>&#160;        uint32_t B1SEBE : 1;           </div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields.html#a718428b30b37300410e29ae201f2616f">  926</a></span>&#160;        uint32_t B1IPE : 1;            </div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields.html#af20546ea46c8f65d1f3318f61d607d44">  927</a></span>&#160;        uint32_t B1DPE : 1;            </div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields.html#aae11ac0c2577f1cfd35669a181172aa5">  928</a></span>&#160;        uint32_t B1ICE : 1;            </div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields.html#a08be2f8cb9766708a10982991aa336a6">  929</a></span>&#160;        uint32_t B1DCE : 1;            </div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields.html#acfe5ab2389ba8277932d94d3cc23d2fb">  930</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a3889bb7c4930fee3d2e480583cac85c6">RESERVED0</a> : 12;       </div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields.html#aa06a0beb7e7468008b05fb6efea3ff3f">  931</a></span>&#160;        uint32_t B1MW : 2;             </div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields.html#aa0a88418996eaf7be19c15e35ca4322f">  932</a></span>&#160;        uint32_t RESERVED1 : 9;        </div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields.html#aba1214a7401bca9fa603eebb82fe561c">  933</a></span>&#160;        uint32_t B1RWSC : 4;           </div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    } B;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;} <a class="code" href="union__hw__fmc__pfb1cr.html">hw_fmc_pfb1cr_t</a>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define HW_FMC_PFB1CR_ADDR(x)    ((x) + 0x8U)</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define HW_FMC_PFB1CR(x)         (*(__IO hw_fmc_pfb1cr_t *) HW_FMC_PFB1CR_ADDR(x))</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define HW_FMC_PFB1CR_RD(x)      (HW_FMC_PFB1CR(x).U)</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define HW_FMC_PFB1CR_WR(x, v)   (HW_FMC_PFB1CR(x).U = (v))</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define HW_FMC_PFB1CR_SET(x, v)  (HW_FMC_PFB1CR_WR(x, HW_FMC_PFB1CR_RD(x) |  (v)))</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define HW_FMC_PFB1CR_CLR(x, v)  (HW_FMC_PFB1CR_WR(x, HW_FMC_PFB1CR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define HW_FMC_PFB1CR_TOG(x, v)  (HW_FMC_PFB1CR_WR(x, HW_FMC_PFB1CR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_PFB1CR bitfields</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define BP_FMC_PFB1CR_B1SEBE (0U)          </span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define BM_FMC_PFB1CR_B1SEBE (0x00000001U) </span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define BS_FMC_PFB1CR_B1SEBE (1U)          </span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define BR_FMC_PFB1CR_B1SEBE(x) (BITBAND_ACCESS32(HW_FMC_PFB1CR_ADDR(x), BP_FMC_PFB1CR_B1SEBE))</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define BF_FMC_PFB1CR_B1SEBE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB1CR_B1SEBE) &amp; BM_FMC_PFB1CR_B1SEBE)</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define BW_FMC_PFB1CR_B1SEBE(x, v) (BITBAND_ACCESS32(HW_FMC_PFB1CR_ADDR(x), BP_FMC_PFB1CR_B1SEBE) = (v))</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define BP_FMC_PFB1CR_B1IPE  (1U)          </span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define BM_FMC_PFB1CR_B1IPE  (0x00000002U) </span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define BS_FMC_PFB1CR_B1IPE  (1U)          </span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define BR_FMC_PFB1CR_B1IPE(x) (BITBAND_ACCESS32(HW_FMC_PFB1CR_ADDR(x), BP_FMC_PFB1CR_B1IPE))</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define BF_FMC_PFB1CR_B1IPE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB1CR_B1IPE) &amp; BM_FMC_PFB1CR_B1IPE)</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define BW_FMC_PFB1CR_B1IPE(x, v) (BITBAND_ACCESS32(HW_FMC_PFB1CR_ADDR(x), BP_FMC_PFB1CR_B1IPE) = (v))</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define BP_FMC_PFB1CR_B1DPE  (2U)          </span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define BM_FMC_PFB1CR_B1DPE  (0x00000004U) </span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define BS_FMC_PFB1CR_B1DPE  (1U)          </span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define BR_FMC_PFB1CR_B1DPE(x) (BITBAND_ACCESS32(HW_FMC_PFB1CR_ADDR(x), BP_FMC_PFB1CR_B1DPE))</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define BF_FMC_PFB1CR_B1DPE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB1CR_B1DPE) &amp; BM_FMC_PFB1CR_B1DPE)</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define BW_FMC_PFB1CR_B1DPE(x, v) (BITBAND_ACCESS32(HW_FMC_PFB1CR_ADDR(x), BP_FMC_PFB1CR_B1DPE) = (v))</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define BP_FMC_PFB1CR_B1ICE  (3U)          </span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define BM_FMC_PFB1CR_B1ICE  (0x00000008U) </span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define BS_FMC_PFB1CR_B1ICE  (1U)          </span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define BR_FMC_PFB1CR_B1ICE(x) (BITBAND_ACCESS32(HW_FMC_PFB1CR_ADDR(x), BP_FMC_PFB1CR_B1ICE))</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define BF_FMC_PFB1CR_B1ICE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB1CR_B1ICE) &amp; BM_FMC_PFB1CR_B1ICE)</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define BW_FMC_PFB1CR_B1ICE(x, v) (BITBAND_ACCESS32(HW_FMC_PFB1CR_ADDR(x), BP_FMC_PFB1CR_B1ICE) = (v))</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define BP_FMC_PFB1CR_B1DCE  (4U)          </span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define BM_FMC_PFB1CR_B1DCE  (0x00000010U) </span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define BS_FMC_PFB1CR_B1DCE  (1U)          </span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define BR_FMC_PFB1CR_B1DCE(x) (BITBAND_ACCESS32(HW_FMC_PFB1CR_ADDR(x), BP_FMC_PFB1CR_B1DCE))</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define BF_FMC_PFB1CR_B1DCE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_PFB1CR_B1DCE) &amp; BM_FMC_PFB1CR_B1DCE)</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define BW_FMC_PFB1CR_B1DCE(x, v) (BITBAND_ACCESS32(HW_FMC_PFB1CR_ADDR(x), BP_FMC_PFB1CR_B1DCE) = (v))</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define BP_FMC_PFB1CR_B1MW   (17U)         </span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define BM_FMC_PFB1CR_B1MW   (0x00060000U) </span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define BS_FMC_PFB1CR_B1MW   (2U)          </span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define BR_FMC_PFB1CR_B1MW(x) (HW_FMC_PFB1CR(x).B.B1MW)</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define BP_FMC_PFB1CR_B1RWSC (28U)         </span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define BM_FMC_PFB1CR_B1RWSC (0xF0000000U) </span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define BS_FMC_PFB1CR_B1RWSC (4U)          </span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define BR_FMC_PFB1CR_B1RWSC(x) (HW_FMC_PFB1CR(x).B.B1RWSC)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment"> * HW_FMC_TAGVDW0Sn - Cache Tag Storage</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="union__hw__fmc__tagvdw0sn.html"> 1132</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__tagvdw0sn.html">_hw_fmc_tagvdw0sn</a></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;{</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    uint32_t U;</div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields.html"> 1135</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields.html">_hw_fmc_tagvdw0sn_bitfields</a></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    {</div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields.html#a4d75b764dacea45017ed95b28177365e"> 1137</a></span>&#160;        uint32_t valid : 1;            </div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields.html#abf6e9d652997fa21fdaf08b8f6f87d97"> 1138</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a3889bb7c4930fee3d2e480583cac85c6">RESERVED0</a> : 4;        </div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields.html#aaa0d3992bd47585db4d472f0858489db"> 1139</a></span>&#160;        uint32_t tag : 14;             </div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields.html#ad0545656dea6ba04fd4ef14aad083261"> 1140</a></span>&#160;        uint32_t RESERVED1 : 13;       </div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    } B;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;} <a class="code" href="union__hw__fmc__tagvdw0sn.html">hw_fmc_tagvdw0sn_t</a>;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW0Sn_COUNT (4U)</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW0Sn_ADDR(x, n) ((x) + 0x100U + (0x4U * (n)))</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW0Sn(x, n)   (*(__IO hw_fmc_tagvdw0sn_t *) HW_FMC_TAGVDW0Sn_ADDR(x, n))</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW0Sn_RD(x, n) (HW_FMC_TAGVDW0Sn(x, n).U)</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW0Sn_WR(x, n, v) (HW_FMC_TAGVDW0Sn(x, n).U = (v))</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW0Sn_SET(x, n, v) (HW_FMC_TAGVDW0Sn_WR(x, n, HW_FMC_TAGVDW0Sn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW0Sn_CLR(x, n, v) (HW_FMC_TAGVDW0Sn_WR(x, n, HW_FMC_TAGVDW0Sn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW0Sn_TOG(x, n, v) (HW_FMC_TAGVDW0Sn_WR(x, n, HW_FMC_TAGVDW0Sn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_TAGVDW0Sn bitfields</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define BP_FMC_TAGVDW0Sn_valid (0U)        </span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define BM_FMC_TAGVDW0Sn_valid (0x00000001U) </span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define BS_FMC_TAGVDW0Sn_valid (1U)        </span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define BR_FMC_TAGVDW0Sn_valid(x, n) (BITBAND_ACCESS32(HW_FMC_TAGVDW0Sn_ADDR(x, n), BP_FMC_TAGVDW0Sn_valid))</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define BF_FMC_TAGVDW0Sn_valid(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_TAGVDW0Sn_valid) &amp; BM_FMC_TAGVDW0Sn_valid)</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define BW_FMC_TAGVDW0Sn_valid(x, n, v) (BITBAND_ACCESS32(HW_FMC_TAGVDW0Sn_ADDR(x, n), BP_FMC_TAGVDW0Sn_valid) = (v))</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define BP_FMC_TAGVDW0Sn_tag (5U)          </span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define BM_FMC_TAGVDW0Sn_tag (0x0007FFE0U) </span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define BS_FMC_TAGVDW0Sn_tag (14U)         </span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define BR_FMC_TAGVDW0Sn_tag(x, n) (HW_FMC_TAGVDW0Sn(x, n).B.tag)</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define BF_FMC_TAGVDW0Sn_tag(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_TAGVDW0Sn_tag) &amp; BM_FMC_TAGVDW0Sn_tag)</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define BW_FMC_TAGVDW0Sn_tag(x, n, v) (HW_FMC_TAGVDW0Sn_WR(x, n, (HW_FMC_TAGVDW0Sn_RD(x, n) &amp; ~BM_FMC_TAGVDW0Sn_tag) | BF_FMC_TAGVDW0Sn_tag(v)))</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment"> * HW_FMC_TAGVDW1Sn - Cache Tag Storage</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="union__hw__fmc__tagvdw1sn.html"> 1214</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__tagvdw1sn.html">_hw_fmc_tagvdw1sn</a></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;{</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    uint32_t U;</div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw1sn_1_1__hw__fmc__tagvdw1sn__bitfields.html"> 1217</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__tagvdw1sn_1_1__hw__fmc__tagvdw1sn__bitfields.html">_hw_fmc_tagvdw1sn_bitfields</a></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    {</div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw1sn_1_1__hw__fmc__tagvdw1sn__bitfields.html#a0fe02b3f3857373cb2d5c56831259991"> 1219</a></span>&#160;        uint32_t valid : 1;            </div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw1sn_1_1__hw__fmc__tagvdw1sn__bitfields.html#a78b4f8638e2ed06d0e05dbc8cc3f938b"> 1220</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a3889bb7c4930fee3d2e480583cac85c6">RESERVED0</a> : 4;        </div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw1sn_1_1__hw__fmc__tagvdw1sn__bitfields.html#a4929bbbc6c718f77c87ef07cced061f9"> 1221</a></span>&#160;        uint32_t tag : 14;             </div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw1sn_1_1__hw__fmc__tagvdw1sn__bitfields.html#ae11583e2bf84421f42f7bda7a6e0fd9f"> 1222</a></span>&#160;        uint32_t RESERVED1 : 13;       </div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    } B;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;} <a class="code" href="union__hw__fmc__tagvdw1sn.html">hw_fmc_tagvdw1sn_t</a>;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW1Sn_COUNT (4U)</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW1Sn_ADDR(x, n) ((x) + 0x110U + (0x4U * (n)))</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW1Sn(x, n)   (*(__IO hw_fmc_tagvdw1sn_t *) HW_FMC_TAGVDW1Sn_ADDR(x, n))</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW1Sn_RD(x, n) (HW_FMC_TAGVDW1Sn(x, n).U)</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW1Sn_WR(x, n, v) (HW_FMC_TAGVDW1Sn(x, n).U = (v))</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW1Sn_SET(x, n, v) (HW_FMC_TAGVDW1Sn_WR(x, n, HW_FMC_TAGVDW1Sn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW1Sn_CLR(x, n, v) (HW_FMC_TAGVDW1Sn_WR(x, n, HW_FMC_TAGVDW1Sn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW1Sn_TOG(x, n, v) (HW_FMC_TAGVDW1Sn_WR(x, n, HW_FMC_TAGVDW1Sn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_TAGVDW1Sn bitfields</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define BP_FMC_TAGVDW1Sn_valid (0U)        </span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define BM_FMC_TAGVDW1Sn_valid (0x00000001U) </span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define BS_FMC_TAGVDW1Sn_valid (1U)        </span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define BR_FMC_TAGVDW1Sn_valid(x, n) (BITBAND_ACCESS32(HW_FMC_TAGVDW1Sn_ADDR(x, n), BP_FMC_TAGVDW1Sn_valid))</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define BF_FMC_TAGVDW1Sn_valid(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_TAGVDW1Sn_valid) &amp; BM_FMC_TAGVDW1Sn_valid)</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define BW_FMC_TAGVDW1Sn_valid(x, n, v) (BITBAND_ACCESS32(HW_FMC_TAGVDW1Sn_ADDR(x, n), BP_FMC_TAGVDW1Sn_valid) = (v))</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define BP_FMC_TAGVDW1Sn_tag (5U)          </span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define BM_FMC_TAGVDW1Sn_tag (0x0007FFE0U) </span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define BS_FMC_TAGVDW1Sn_tag (14U)         </span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define BR_FMC_TAGVDW1Sn_tag(x, n) (HW_FMC_TAGVDW1Sn(x, n).B.tag)</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define BF_FMC_TAGVDW1Sn_tag(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_TAGVDW1Sn_tag) &amp; BM_FMC_TAGVDW1Sn_tag)</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define BW_FMC_TAGVDW1Sn_tag(x, n, v) (HW_FMC_TAGVDW1Sn_WR(x, n, (HW_FMC_TAGVDW1Sn_RD(x, n) &amp; ~BM_FMC_TAGVDW1Sn_tag) | BF_FMC_TAGVDW1Sn_tag(v)))</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment"> * HW_FMC_TAGVDW2Sn - Cache Tag Storage</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="union__hw__fmc__tagvdw2sn.html"> 1296</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__tagvdw2sn.html">_hw_fmc_tagvdw2sn</a></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;{</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    uint32_t U;</div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw2sn_1_1__hw__fmc__tagvdw2sn__bitfields.html"> 1299</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__tagvdw2sn_1_1__hw__fmc__tagvdw2sn__bitfields.html">_hw_fmc_tagvdw2sn_bitfields</a></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    {</div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw2sn_1_1__hw__fmc__tagvdw2sn__bitfields.html#a0e7da1735b5140608cf6ac9ae0e8fc3c"> 1301</a></span>&#160;        uint32_t valid : 1;            </div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw2sn_1_1__hw__fmc__tagvdw2sn__bitfields.html#a0672ee728abbe9aed89b4c7fc1357332"> 1302</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a3889bb7c4930fee3d2e480583cac85c6">RESERVED0</a> : 4;        </div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw2sn_1_1__hw__fmc__tagvdw2sn__bitfields.html#a9e28df8409ff29c571c01e979cac9ebb"> 1303</a></span>&#160;        uint32_t tag : 14;             </div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw2sn_1_1__hw__fmc__tagvdw2sn__bitfields.html#a733e738fbbe8645c724240baffde3fd9"> 1304</a></span>&#160;        uint32_t RESERVED1 : 13;       </div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    } B;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;} <a class="code" href="union__hw__fmc__tagvdw2sn.html">hw_fmc_tagvdw2sn_t</a>;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW2Sn_COUNT (4U)</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW2Sn_ADDR(x, n) ((x) + 0x120U + (0x4U * (n)))</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW2Sn(x, n)   (*(__IO hw_fmc_tagvdw2sn_t *) HW_FMC_TAGVDW2Sn_ADDR(x, n))</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW2Sn_RD(x, n) (HW_FMC_TAGVDW2Sn(x, n).U)</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW2Sn_WR(x, n, v) (HW_FMC_TAGVDW2Sn(x, n).U = (v))</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW2Sn_SET(x, n, v) (HW_FMC_TAGVDW2Sn_WR(x, n, HW_FMC_TAGVDW2Sn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW2Sn_CLR(x, n, v) (HW_FMC_TAGVDW2Sn_WR(x, n, HW_FMC_TAGVDW2Sn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW2Sn_TOG(x, n, v) (HW_FMC_TAGVDW2Sn_WR(x, n, HW_FMC_TAGVDW2Sn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_TAGVDW2Sn bitfields</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define BP_FMC_TAGVDW2Sn_valid (0U)        </span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define BM_FMC_TAGVDW2Sn_valid (0x00000001U) </span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define BS_FMC_TAGVDW2Sn_valid (1U)        </span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define BR_FMC_TAGVDW2Sn_valid(x, n) (BITBAND_ACCESS32(HW_FMC_TAGVDW2Sn_ADDR(x, n), BP_FMC_TAGVDW2Sn_valid))</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define BF_FMC_TAGVDW2Sn_valid(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_TAGVDW2Sn_valid) &amp; BM_FMC_TAGVDW2Sn_valid)</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define BW_FMC_TAGVDW2Sn_valid(x, n, v) (BITBAND_ACCESS32(HW_FMC_TAGVDW2Sn_ADDR(x, n), BP_FMC_TAGVDW2Sn_valid) = (v))</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define BP_FMC_TAGVDW2Sn_tag (5U)          </span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define BM_FMC_TAGVDW2Sn_tag (0x0007FFE0U) </span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define BS_FMC_TAGVDW2Sn_tag (14U)         </span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define BR_FMC_TAGVDW2Sn_tag(x, n) (HW_FMC_TAGVDW2Sn(x, n).B.tag)</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define BF_FMC_TAGVDW2Sn_tag(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_TAGVDW2Sn_tag) &amp; BM_FMC_TAGVDW2Sn_tag)</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define BW_FMC_TAGVDW2Sn_tag(x, n, v) (HW_FMC_TAGVDW2Sn_WR(x, n, (HW_FMC_TAGVDW2Sn_RD(x, n) &amp; ~BM_FMC_TAGVDW2Sn_tag) | BF_FMC_TAGVDW2Sn_tag(v)))</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment"> * HW_FMC_TAGVDW3Sn - Cache Tag Storage</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="union__hw__fmc__tagvdw3sn.html"> 1378</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__tagvdw3sn.html">_hw_fmc_tagvdw3sn</a></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;{</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    uint32_t U;</div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw3sn_1_1__hw__fmc__tagvdw3sn__bitfields.html"> 1381</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__tagvdw3sn_1_1__hw__fmc__tagvdw3sn__bitfields.html">_hw_fmc_tagvdw3sn_bitfields</a></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    {</div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw3sn_1_1__hw__fmc__tagvdw3sn__bitfields.html#abb2367f8d72c81b9c47a82f7b8381187"> 1383</a></span>&#160;        uint32_t valid : 1;            </div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw3sn_1_1__hw__fmc__tagvdw3sn__bitfields.html#aa5985aa83129d5a2a9092fd8fc95ca2b"> 1384</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a3889bb7c4930fee3d2e480583cac85c6">RESERVED0</a> : 4;        </div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw3sn_1_1__hw__fmc__tagvdw3sn__bitfields.html#a67112a066fba0fe1d75e8ac8606265e6"> 1385</a></span>&#160;        uint32_t tag : 14;             </div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="struct__hw__fmc__tagvdw3sn_1_1__hw__fmc__tagvdw3sn__bitfields.html#aba7cad0a23c731f24af47e263bc526ac"> 1386</a></span>&#160;        uint32_t RESERVED1 : 13;       </div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    } B;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;} <a class="code" href="union__hw__fmc__tagvdw3sn.html">hw_fmc_tagvdw3sn_t</a>;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW3Sn_COUNT (4U)</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW3Sn_ADDR(x, n) ((x) + 0x130U + (0x4U * (n)))</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW3Sn(x, n)   (*(__IO hw_fmc_tagvdw3sn_t *) HW_FMC_TAGVDW3Sn_ADDR(x, n))</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW3Sn_RD(x, n) (HW_FMC_TAGVDW3Sn(x, n).U)</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW3Sn_WR(x, n, v) (HW_FMC_TAGVDW3Sn(x, n).U = (v))</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW3Sn_SET(x, n, v) (HW_FMC_TAGVDW3Sn_WR(x, n, HW_FMC_TAGVDW3Sn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW3Sn_CLR(x, n, v) (HW_FMC_TAGVDW3Sn_WR(x, n, HW_FMC_TAGVDW3Sn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define HW_FMC_TAGVDW3Sn_TOG(x, n, v) (HW_FMC_TAGVDW3Sn_WR(x, n, HW_FMC_TAGVDW3Sn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_TAGVDW3Sn bitfields</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define BP_FMC_TAGVDW3Sn_valid (0U)        </span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define BM_FMC_TAGVDW3Sn_valid (0x00000001U) </span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define BS_FMC_TAGVDW3Sn_valid (1U)        </span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define BR_FMC_TAGVDW3Sn_valid(x, n) (BITBAND_ACCESS32(HW_FMC_TAGVDW3Sn_ADDR(x, n), BP_FMC_TAGVDW3Sn_valid))</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define BF_FMC_TAGVDW3Sn_valid(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_TAGVDW3Sn_valid) &amp; BM_FMC_TAGVDW3Sn_valid)</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define BW_FMC_TAGVDW3Sn_valid(x, n, v) (BITBAND_ACCESS32(HW_FMC_TAGVDW3Sn_ADDR(x, n), BP_FMC_TAGVDW3Sn_valid) = (v))</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define BP_FMC_TAGVDW3Sn_tag (5U)          </span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define BM_FMC_TAGVDW3Sn_tag (0x0007FFE0U) </span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define BS_FMC_TAGVDW3Sn_tag (14U)         </span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define BR_FMC_TAGVDW3Sn_tag(x, n) (HW_FMC_TAGVDW3Sn(x, n).B.tag)</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define BF_FMC_TAGVDW3Sn_tag(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_TAGVDW3Sn_tag) &amp; BM_FMC_TAGVDW3Sn_tag)</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define BW_FMC_TAGVDW3Sn_tag(x, n, v) (HW_FMC_TAGVDW3Sn_WR(x, n, (HW_FMC_TAGVDW3Sn_RD(x, n) &amp; ~BM_FMC_TAGVDW3Sn_tag) | BF_FMC_TAGVDW3Sn_tag(v)))</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment"> * HW_FMC_DATAW0SnU - Cache Data Storage (upper word)</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="union__hw__fmc__dataw0snu.html"> 1461</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__dataw0snu.html">_hw_fmc_dataw0snu</a></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;{</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;    uint32_t U;</div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw0snu_1_1__hw__fmc__dataw0snu__bitfields.html"> 1464</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__dataw0snu_1_1__hw__fmc__dataw0snu__bitfields.html">_hw_fmc_dataw0snu_bitfields</a></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    {</div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw0snu_1_1__hw__fmc__dataw0snu__bitfields.html#acc6e6b6ec0f37afe68a05c5dcd6ea106"> 1466</a></span>&#160;        uint32_t data : 32;            </div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    } B;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;} <a class="code" href="union__hw__fmc__dataw0snu.html">hw_fmc_dataw0snu_t</a>;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnU_COUNT (4U)</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnU_ADDR(x, n) ((x) + 0x200U + (0x8U * (n)))</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnU(x, n)   (*(__IO hw_fmc_dataw0snu_t *) HW_FMC_DATAW0SnU_ADDR(x, n))</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnU_RD(x, n) (HW_FMC_DATAW0SnU(x, n).U)</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnU_WR(x, n, v) (HW_FMC_DATAW0SnU(x, n).U = (v))</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnU_SET(x, n, v) (HW_FMC_DATAW0SnU_WR(x, n, HW_FMC_DATAW0SnU_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnU_CLR(x, n, v) (HW_FMC_DATAW0SnU_WR(x, n, HW_FMC_DATAW0SnU_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnU_TOG(x, n, v) (HW_FMC_DATAW0SnU_WR(x, n, HW_FMC_DATAW0SnU_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_DATAW0SnU bitfields</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define BP_FMC_DATAW0SnU_data (0U)         </span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define BM_FMC_DATAW0SnU_data (0xFFFFFFFFU) </span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define BS_FMC_DATAW0SnU_data (32U)        </span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define BR_FMC_DATAW0SnU_data(x, n) (HW_FMC_DATAW0SnU(x, n).U)</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define BF_FMC_DATAW0SnU_data(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_DATAW0SnU_data) &amp; BM_FMC_DATAW0SnU_data)</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define BW_FMC_DATAW0SnU_data(x, n, v) (HW_FMC_DATAW0SnU_WR(x, n, v))</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment"> * HW_FMC_DATAW0SnL - Cache Data Storage (lower word)</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="union__hw__fmc__dataw0snl.html"> 1522</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__dataw0snl.html">_hw_fmc_dataw0snl</a></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;{</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    uint32_t U;</div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw0snl_1_1__hw__fmc__dataw0snl__bitfields.html"> 1525</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__dataw0snl_1_1__hw__fmc__dataw0snl__bitfields.html">_hw_fmc_dataw0snl_bitfields</a></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    {</div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw0snl_1_1__hw__fmc__dataw0snl__bitfields.html#abd65916e722ef51b1ea9260a6c46bc8b"> 1527</a></span>&#160;        uint32_t data : 32;            </div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    } B;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;} <a class="code" href="union__hw__fmc__dataw0snl.html">hw_fmc_dataw0snl_t</a>;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnL_COUNT (4U)</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnL_ADDR(x, n) ((x) + 0x204U + (0x8U * (n)))</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnL(x, n)   (*(__IO hw_fmc_dataw0snl_t *) HW_FMC_DATAW0SnL_ADDR(x, n))</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnL_RD(x, n) (HW_FMC_DATAW0SnL(x, n).U)</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnL_WR(x, n, v) (HW_FMC_DATAW0SnL(x, n).U = (v))</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnL_SET(x, n, v) (HW_FMC_DATAW0SnL_WR(x, n, HW_FMC_DATAW0SnL_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnL_CLR(x, n, v) (HW_FMC_DATAW0SnL_WR(x, n, HW_FMC_DATAW0SnL_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW0SnL_TOG(x, n, v) (HW_FMC_DATAW0SnL_WR(x, n, HW_FMC_DATAW0SnL_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_DATAW0SnL bitfields</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define BP_FMC_DATAW0SnL_data (0U)         </span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define BM_FMC_DATAW0SnL_data (0xFFFFFFFFU) </span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define BS_FMC_DATAW0SnL_data (32U)        </span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define BR_FMC_DATAW0SnL_data(x, n) (HW_FMC_DATAW0SnL(x, n).U)</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define BF_FMC_DATAW0SnL_data(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_DATAW0SnL_data) &amp; BM_FMC_DATAW0SnL_data)</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define BW_FMC_DATAW0SnL_data(x, n, v) (HW_FMC_DATAW0SnL_WR(x, n, v))</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment"> * HW_FMC_DATAW1SnU - Cache Data Storage (upper word)</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="union__hw__fmc__dataw1snu.html"> 1584</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__dataw1snu.html">_hw_fmc_dataw1snu</a></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;{</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    uint32_t U;</div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw1snu_1_1__hw__fmc__dataw1snu__bitfields.html"> 1587</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__dataw1snu_1_1__hw__fmc__dataw1snu__bitfields.html">_hw_fmc_dataw1snu_bitfields</a></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    {</div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw1snu_1_1__hw__fmc__dataw1snu__bitfields.html#afa1b03b9f71c200150c6bf49587af51f"> 1589</a></span>&#160;        uint32_t data : 32;            </div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    } B;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;} <a class="code" href="union__hw__fmc__dataw1snu.html">hw_fmc_dataw1snu_t</a>;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnU_COUNT (4U)</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnU_ADDR(x, n) ((x) + 0x220U + (0x8U * (n)))</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnU(x, n)   (*(__IO hw_fmc_dataw1snu_t *) HW_FMC_DATAW1SnU_ADDR(x, n))</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnU_RD(x, n) (HW_FMC_DATAW1SnU(x, n).U)</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnU_WR(x, n, v) (HW_FMC_DATAW1SnU(x, n).U = (v))</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnU_SET(x, n, v) (HW_FMC_DATAW1SnU_WR(x, n, HW_FMC_DATAW1SnU_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnU_CLR(x, n, v) (HW_FMC_DATAW1SnU_WR(x, n, HW_FMC_DATAW1SnU_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnU_TOG(x, n, v) (HW_FMC_DATAW1SnU_WR(x, n, HW_FMC_DATAW1SnU_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_DATAW1SnU bitfields</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define BP_FMC_DATAW1SnU_data (0U)         </span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define BM_FMC_DATAW1SnU_data (0xFFFFFFFFU) </span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define BS_FMC_DATAW1SnU_data (32U)        </span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define BR_FMC_DATAW1SnU_data(x, n) (HW_FMC_DATAW1SnU(x, n).U)</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define BF_FMC_DATAW1SnU_data(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_DATAW1SnU_data) &amp; BM_FMC_DATAW1SnU_data)</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define BW_FMC_DATAW1SnU_data(x, n, v) (HW_FMC_DATAW1SnU_WR(x, n, v))</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment"> * HW_FMC_DATAW1SnL - Cache Data Storage (lower word)</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="union__hw__fmc__dataw1snl.html"> 1645</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__dataw1snl.html">_hw_fmc_dataw1snl</a></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;{</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    uint32_t U;</div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw1snl_1_1__hw__fmc__dataw1snl__bitfields.html"> 1648</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__dataw1snl_1_1__hw__fmc__dataw1snl__bitfields.html">_hw_fmc_dataw1snl_bitfields</a></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    {</div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw1snl_1_1__hw__fmc__dataw1snl__bitfields.html#a1bda4c67e2e68efaa7d9fa282270c59f"> 1650</a></span>&#160;        uint32_t data : 32;            </div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    } B;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;} <a class="code" href="union__hw__fmc__dataw1snl.html">hw_fmc_dataw1snl_t</a>;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnL_COUNT (4U)</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnL_ADDR(x, n) ((x) + 0x224U + (0x8U * (n)))</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnL(x, n)   (*(__IO hw_fmc_dataw1snl_t *) HW_FMC_DATAW1SnL_ADDR(x, n))</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnL_RD(x, n) (HW_FMC_DATAW1SnL(x, n).U)</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnL_WR(x, n, v) (HW_FMC_DATAW1SnL(x, n).U = (v))</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnL_SET(x, n, v) (HW_FMC_DATAW1SnL_WR(x, n, HW_FMC_DATAW1SnL_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnL_CLR(x, n, v) (HW_FMC_DATAW1SnL_WR(x, n, HW_FMC_DATAW1SnL_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW1SnL_TOG(x, n, v) (HW_FMC_DATAW1SnL_WR(x, n, HW_FMC_DATAW1SnL_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_DATAW1SnL bitfields</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define BP_FMC_DATAW1SnL_data (0U)         </span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define BM_FMC_DATAW1SnL_data (0xFFFFFFFFU) </span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define BS_FMC_DATAW1SnL_data (32U)        </span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define BR_FMC_DATAW1SnL_data(x, n) (HW_FMC_DATAW1SnL(x, n).U)</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define BF_FMC_DATAW1SnL_data(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_DATAW1SnL_data) &amp; BM_FMC_DATAW1SnL_data)</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define BW_FMC_DATAW1SnL_data(x, n, v) (HW_FMC_DATAW1SnL_WR(x, n, v))</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment"> * HW_FMC_DATAW2SnU - Cache Data Storage (upper word)</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="union__hw__fmc__dataw2snu.html"> 1707</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__dataw2snu.html">_hw_fmc_dataw2snu</a></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;{</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;    uint32_t U;</div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw2snu_1_1__hw__fmc__dataw2snu__bitfields.html"> 1710</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__dataw2snu_1_1__hw__fmc__dataw2snu__bitfields.html">_hw_fmc_dataw2snu_bitfields</a></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;    {</div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw2snu_1_1__hw__fmc__dataw2snu__bitfields.html#abe8e348c3cd958bb3731178ef6ebb346"> 1712</a></span>&#160;        uint32_t data : 32;            </div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    } B;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;} <a class="code" href="union__hw__fmc__dataw2snu.html">hw_fmc_dataw2snu_t</a>;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnU_COUNT (4U)</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnU_ADDR(x, n) ((x) + 0x240U + (0x8U * (n)))</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnU(x, n)   (*(__IO hw_fmc_dataw2snu_t *) HW_FMC_DATAW2SnU_ADDR(x, n))</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnU_RD(x, n) (HW_FMC_DATAW2SnU(x, n).U)</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnU_WR(x, n, v) (HW_FMC_DATAW2SnU(x, n).U = (v))</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnU_SET(x, n, v) (HW_FMC_DATAW2SnU_WR(x, n, HW_FMC_DATAW2SnU_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnU_CLR(x, n, v) (HW_FMC_DATAW2SnU_WR(x, n, HW_FMC_DATAW2SnU_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnU_TOG(x, n, v) (HW_FMC_DATAW2SnU_WR(x, n, HW_FMC_DATAW2SnU_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_DATAW2SnU bitfields</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define BP_FMC_DATAW2SnU_data (0U)         </span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define BM_FMC_DATAW2SnU_data (0xFFFFFFFFU) </span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define BS_FMC_DATAW2SnU_data (32U)        </span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define BR_FMC_DATAW2SnU_data(x, n) (HW_FMC_DATAW2SnU(x, n).U)</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define BF_FMC_DATAW2SnU_data(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_DATAW2SnU_data) &amp; BM_FMC_DATAW2SnU_data)</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">#define BW_FMC_DATAW2SnU_data(x, n, v) (HW_FMC_DATAW2SnU_WR(x, n, v))</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment"> * HW_FMC_DATAW2SnL - Cache Data Storage (lower word)</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="union__hw__fmc__dataw2snl.html"> 1768</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__dataw2snl.html">_hw_fmc_dataw2snl</a></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;{</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    uint32_t U;</div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw2snl_1_1__hw__fmc__dataw2snl__bitfields.html"> 1771</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__dataw2snl_1_1__hw__fmc__dataw2snl__bitfields.html">_hw_fmc_dataw2snl_bitfields</a></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;    {</div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw2snl_1_1__hw__fmc__dataw2snl__bitfields.html#ad844363d19bec1a0b494dae0785e4cb0"> 1773</a></span>&#160;        uint32_t data : 32;            </div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;    } B;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;} <a class="code" href="union__hw__fmc__dataw2snl.html">hw_fmc_dataw2snl_t</a>;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnL_COUNT (4U)</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnL_ADDR(x, n) ((x) + 0x244U + (0x8U * (n)))</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnL(x, n)   (*(__IO hw_fmc_dataw2snl_t *) HW_FMC_DATAW2SnL_ADDR(x, n))</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnL_RD(x, n) (HW_FMC_DATAW2SnL(x, n).U)</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnL_WR(x, n, v) (HW_FMC_DATAW2SnL(x, n).U = (v))</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnL_SET(x, n, v) (HW_FMC_DATAW2SnL_WR(x, n, HW_FMC_DATAW2SnL_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnL_CLR(x, n, v) (HW_FMC_DATAW2SnL_WR(x, n, HW_FMC_DATAW2SnL_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW2SnL_TOG(x, n, v) (HW_FMC_DATAW2SnL_WR(x, n, HW_FMC_DATAW2SnL_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_DATAW2SnL bitfields</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define BP_FMC_DATAW2SnL_data (0U)         </span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define BM_FMC_DATAW2SnL_data (0xFFFFFFFFU) </span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define BS_FMC_DATAW2SnL_data (32U)        </span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define BR_FMC_DATAW2SnL_data(x, n) (HW_FMC_DATAW2SnL(x, n).U)</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define BF_FMC_DATAW2SnL_data(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_DATAW2SnL_data) &amp; BM_FMC_DATAW2SnL_data)</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define BW_FMC_DATAW2SnL_data(x, n, v) (HW_FMC_DATAW2SnL_WR(x, n, v))</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment"> * HW_FMC_DATAW3SnU - Cache Data Storage (upper word)</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="union__hw__fmc__dataw3snu.html"> 1830</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__dataw3snu.html">_hw_fmc_dataw3snu</a></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;{</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    uint32_t U;</div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw3snu_1_1__hw__fmc__dataw3snu__bitfields.html"> 1833</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__dataw3snu_1_1__hw__fmc__dataw3snu__bitfields.html">_hw_fmc_dataw3snu_bitfields</a></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    {</div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw3snu_1_1__hw__fmc__dataw3snu__bitfields.html#a50d158dbe7ff719226b6bd88c2608733"> 1835</a></span>&#160;        uint32_t data : 32;            </div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;    } B;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;} <a class="code" href="union__hw__fmc__dataw3snu.html">hw_fmc_dataw3snu_t</a>;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnU_COUNT (4U)</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnU_ADDR(x, n) ((x) + 0x260U + (0x8U * (n)))</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnU(x, n)   (*(__IO hw_fmc_dataw3snu_t *) HW_FMC_DATAW3SnU_ADDR(x, n))</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnU_RD(x, n) (HW_FMC_DATAW3SnU(x, n).U)</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnU_WR(x, n, v) (HW_FMC_DATAW3SnU(x, n).U = (v))</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnU_SET(x, n, v) (HW_FMC_DATAW3SnU_WR(x, n, HW_FMC_DATAW3SnU_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnU_CLR(x, n, v) (HW_FMC_DATAW3SnU_WR(x, n, HW_FMC_DATAW3SnU_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnU_TOG(x, n, v) (HW_FMC_DATAW3SnU_WR(x, n, HW_FMC_DATAW3SnU_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_DATAW3SnU bitfields</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define BP_FMC_DATAW3SnU_data (0U)         </span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define BM_FMC_DATAW3SnU_data (0xFFFFFFFFU) </span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define BS_FMC_DATAW3SnU_data (32U)        </span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define BR_FMC_DATAW3SnU_data(x, n) (HW_FMC_DATAW3SnU(x, n).U)</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define BF_FMC_DATAW3SnU_data(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_DATAW3SnU_data) &amp; BM_FMC_DATAW3SnU_data)</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define BW_FMC_DATAW3SnU_data(x, n, v) (HW_FMC_DATAW3SnU_WR(x, n, v))</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment"> * HW_FMC_DATAW3SnL - Cache Data Storage (lower word)</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;</div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="union__hw__fmc__dataw3snl.html"> 1891</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fmc__dataw3snl.html">_hw_fmc_dataw3snl</a></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;{</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;    uint32_t U;</div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw3snl_1_1__hw__fmc__dataw3snl__bitfields.html"> 1894</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fmc__dataw3snl_1_1__hw__fmc__dataw3snl__bitfields.html">_hw_fmc_dataw3snl_bitfields</a></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    {</div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="struct__hw__fmc__dataw3snl_1_1__hw__fmc__dataw3snl__bitfields.html#a3f3895241b6ecd8af79306e3a7eb8c4b"> 1896</a></span>&#160;        uint32_t data : 32;            </div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;    } B;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;} <a class="code" href="union__hw__fmc__dataw3snl.html">hw_fmc_dataw3snl_t</a>;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnL_COUNT (4U)</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnL_ADDR(x, n) ((x) + 0x264U + (0x8U * (n)))</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnL(x, n)   (*(__IO hw_fmc_dataw3snl_t *) HW_FMC_DATAW3SnL_ADDR(x, n))</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnL_RD(x, n) (HW_FMC_DATAW3SnL(x, n).U)</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnL_WR(x, n, v) (HW_FMC_DATAW3SnL(x, n).U = (v))</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnL_SET(x, n, v) (HW_FMC_DATAW3SnL_WR(x, n, HW_FMC_DATAW3SnL_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnL_CLR(x, n, v) (HW_FMC_DATAW3SnL_WR(x, n, HW_FMC_DATAW3SnL_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define HW_FMC_DATAW3SnL_TOG(x, n, v) (HW_FMC_DATAW3SnL_WR(x, n, HW_FMC_DATAW3SnL_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment"> * Constants &amp; macros for individual FMC_DATAW3SnL bitfields</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define BP_FMC_DATAW3SnL_data (0U)         </span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define BM_FMC_DATAW3SnL_data (0xFFFFFFFFU) </span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define BS_FMC_DATAW3SnL_data (32U)        </span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define BR_FMC_DATAW3SnL_data(x, n) (HW_FMC_DATAW3SnL(x, n).U)</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define BF_FMC_DATAW3SnL_data(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FMC_DATAW3SnL_data) &amp; BM_FMC_DATAW3SnL_data)</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define BW_FMC_DATAW3SnL_data(x, n, v) (HW_FMC_DATAW3SnL_WR(x, n, v))</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment"> * hw_fmc_t - module struct</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html"> 1945</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__fmc.html">_hw_fmc</a></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;{</div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#a56e94a71c330fefdb1a95c0b5b46a1c8"> 1947</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__pfapr.html">hw_fmc_pfapr_t</a> <a class="code" href="struct__hw__fmc.html#a56e94a71c330fefdb1a95c0b5b46a1c8">PFAPR</a>;             </div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#a54b5771fb74053daa08f3359ea870c2f"> 1948</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__pfb0cr.html">hw_fmc_pfb0cr_t</a> <a class="code" href="struct__hw__fmc.html#a54b5771fb74053daa08f3359ea870c2f">PFB0CR</a>;           </div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#acd2b2fd6e65268ca154dc686660f28f5"> 1949</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__pfb1cr.html">hw_fmc_pfb1cr_t</a> <a class="code" href="struct__hw__fmc.html#acd2b2fd6e65268ca154dc686660f28f5">PFB1CR</a>;           </div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    uint8_t _reserved0[244];</div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#a67ddf2e91d7bffa40488d682e5141067"> 1951</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__tagvdw0sn.html">hw_fmc_tagvdw0sn_t</a> TAGVDW0Sn[4];  </div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#a7e0c09b38761014ad55d3022e0d9290b"> 1952</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__tagvdw1sn.html">hw_fmc_tagvdw1sn_t</a> TAGVDW1Sn[4];  </div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#ab87d5a7204023e87264737d1ecbc6ace"> 1953</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__tagvdw2sn.html">hw_fmc_tagvdw2sn_t</a> TAGVDW2Sn[4];  </div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#ae29b98f76cea13b247a66b6b016db8fc"> 1954</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__tagvdw3sn.html">hw_fmc_tagvdw3sn_t</a> TAGVDW3Sn[4];  </div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;    uint8_t _reserved1[192];</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#a5209259882068fa2c53f80e3335af19b"> 1957</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__dataw0snu.html">hw_fmc_dataw0snu_t</a> <a class="code" href="struct__hw__fmc.html#a5209259882068fa2c53f80e3335af19b">DATAW0SnU</a>; </div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#a8931c4e326e62502a8042a175b638290"> 1958</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__dataw0snl.html">hw_fmc_dataw0snl_t</a> <a class="code" href="struct__hw__fmc.html#a8931c4e326e62502a8042a175b638290">DATAW0SnL</a>; </div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;    } DATAW0Sn[4];</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#a3fc5b1988bbb24b74fb64a25ea7e236b"> 1961</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__dataw1snu.html">hw_fmc_dataw1snu_t</a> <a class="code" href="struct__hw__fmc.html#a3fc5b1988bbb24b74fb64a25ea7e236b">DATAW1SnU</a>; </div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#a292d273a8323496675947137548bf167"> 1962</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__dataw1snl.html">hw_fmc_dataw1snl_t</a> <a class="code" href="struct__hw__fmc.html#a292d273a8323496675947137548bf167">DATAW1SnL</a>; </div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;    } DATAW1Sn[4];</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#a9728f78e9399ff9a76f8d02797a9d080"> 1965</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__dataw2snu.html">hw_fmc_dataw2snu_t</a> <a class="code" href="struct__hw__fmc.html#a9728f78e9399ff9a76f8d02797a9d080">DATAW2SnU</a>; </div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#a8d97db80d1e515f1991c885df58e113e"> 1966</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__dataw2snl.html">hw_fmc_dataw2snl_t</a> <a class="code" href="struct__hw__fmc.html#a8d97db80d1e515f1991c885df58e113e">DATAW2SnL</a>; </div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;    } DATAW2Sn[4];</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#ae6085d470d4279bb18ee1e4445160867"> 1969</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__dataw3snu.html">hw_fmc_dataw3snu_t</a> <a class="code" href="struct__hw__fmc.html#ae6085d470d4279bb18ee1e4445160867">DATAW3SnU</a>; </div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="struct__hw__fmc.html#aab36f7ff94f108996bee1605190fadb3"> 1970</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fmc__dataw3snl.html">hw_fmc_dataw3snl_t</a> <a class="code" href="struct__hw__fmc.html#aab36f7ff94f108996bee1605190fadb3">DATAW3SnL</a>; </div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    } DATAW3Sn[4];</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;} <a class="code" href="struct__hw__fmc.html">hw_fmc_t</a>;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define HW_FMC(x)      (*(hw_fmc_t *)(x))</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_FMC_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_a35980c6497a99a60c62e0835537ed02d"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a35980c6497a99a60c62e0835537ed02d">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M7PFD</a></div><div class="ttdeci">uint32_t M7PFD</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:142</div></div>
<div class="ttc" id="union__hw__fmc__tagvdw1sn_html"><div class="ttname"><a href="union__hw__fmc__tagvdw1sn.html">_hw_fmc_tagvdw1sn</a></div><div class="ttdoc">HW_FMC_TAGVDW1Sn - Cache Tag Storage (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1214</div></div>
<div class="ttc" id="union__hw__fmc__tagvdw2sn_html"><div class="ttname"><a href="union__hw__fmc__tagvdw2sn.html">_hw_fmc_tagvdw2sn</a></div><div class="ttdoc">HW_FMC_TAGVDW2Sn - Cache Tag Storage (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1296</div></div>
<div class="ttc" id="union__hw__fmc__tagvdw3sn_html"><div class="ttname"><a href="union__hw__fmc__tagvdw3sn.html">_hw_fmc_tagvdw3sn</a></div><div class="ttdoc">HW_FMC_TAGVDW3Sn - Cache Tag Storage (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1378</div></div>
<div class="ttc" id="union__hw__fmc__tagvdw0sn_html"><div class="ttname"><a href="union__hw__fmc__tagvdw0sn.html">_hw_fmc_tagvdw0sn</a></div><div class="ttdoc">HW_FMC_TAGVDW0Sn - Cache Tag Storage (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1132</div></div>
<div class="ttc" id="struct__hw__fmc_html"><div class="ttname"><a href="struct__hw__fmc.html">_hw_fmc</a></div><div class="ttdoc">All FMC module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1945</div></div>
<div class="ttc" id="struct__hw__fmc_html_a3fc5b1988bbb24b74fb64a25ea7e236b"><div class="ttname"><a href="struct__hw__fmc.html#a3fc5b1988bbb24b74fb64a25ea7e236b">_hw_fmc::DATAW1SnU</a></div><div class="ttdeci">__IO hw_fmc_dataw1snu_t DATAW1SnU</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1961</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_a7334fdb5f108bcf444a3a0708c5be0ac"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a7334fdb5f108bcf444a3a0708c5be0ac">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M3PFD</a></div><div class="ttdeci">uint32_t M3PFD</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:138</div></div>
<div class="ttc" id="struct__hw__fmc_html_a8d97db80d1e515f1991c885df58e113e"><div class="ttname"><a href="struct__hw__fmc.html#a8d97db80d1e515f1991c885df58e113e">_hw_fmc::DATAW2SnL</a></div><div class="ttdeci">__IO hw_fmc_dataw2snl_t DATAW2SnL</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1966</div></div>
<div class="ttc" id="struct__hw__fmc_html_a54b5771fb74053daa08f3359ea870c2f"><div class="ttname"><a href="struct__hw__fmc.html#a54b5771fb74053daa08f3359ea870c2f">_hw_fmc::PFB0CR</a></div><div class="ttdeci">__IO hw_fmc_pfb0cr_t PFB0CR</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1948</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_a396c89938059ac090ce75fbadf3ee93f"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a396c89938059ac090ce75fbadf3ee93f">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M6PFD</a></div><div class="ttdeci">uint32_t M6PFD</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:141</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_aa4acbf521f718ddad4e33ff1f3b05cb0"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#aa4acbf521f718ddad4e33ff1f3b05cb0">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M1PFD</a></div><div class="ttdeci">uint32_t M1PFD</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:136</div></div>
<div class="ttc" id="struct__hw__fmc_html_ae6085d470d4279bb18ee1e4445160867"><div class="ttname"><a href="struct__hw__fmc.html#ae6085d470d4279bb18ee1e4445160867">_hw_fmc::DATAW3SnU</a></div><div class="ttdeci">__IO hw_fmc_dataw3snu_t DATAW3SnU</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1969</div></div>
<div class="ttc" id="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields.html">_hw_fmc_pfb1cr::_hw_fmc_pfb1cr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:923</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_ab86fa475de7e8b1c3a50b39f28896531"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#ab86fa475de7e8b1c3a50b39f28896531">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M0PFD</a></div><div class="ttdeci">uint32_t M0PFD</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:135</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_a14aaff7737311ab03f31126ff35cbe52"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a14aaff7737311ab03f31126ff35cbe52">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M6AP</a></div><div class="ttdeci">uint32_t M6AP</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:133</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_af2292570011419cf77610c24fc2216a5"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#af2292570011419cf77610c24fc2216a5">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M4AP</a></div><div class="ttdeci">uint32_t M4AP</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:131</div></div>
<div class="ttc" id="struct__hw__fmc_html_a9728f78e9399ff9a76f8d02797a9d080"><div class="ttname"><a href="struct__hw__fmc.html#a9728f78e9399ff9a76f8d02797a9d080">_hw_fmc::DATAW2SnU</a></div><div class="ttdeci">__IO hw_fmc_dataw2snu_t DATAW2SnU</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1965</div></div>
<div class="ttc" id="struct__hw__fmc__tagvdw3sn_1_1__hw__fmc__tagvdw3sn__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__tagvdw3sn_1_1__hw__fmc__tagvdw3sn__bitfields.html">_hw_fmc_tagvdw3sn::_hw_fmc_tagvdw3sn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1381</div></div>
<div class="ttc" id="struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields.html">_hw_fmc_tagvdw0sn::_hw_fmc_tagvdw0sn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1135</div></div>
<div class="ttc" id="struct__hw__fmc_html_a5209259882068fa2c53f80e3335af19b"><div class="ttname"><a href="struct__hw__fmc.html#a5209259882068fa2c53f80e3335af19b">_hw_fmc::DATAW0SnU</a></div><div class="ttdeci">__IO hw_fmc_dataw0snu_t DATAW0SnU</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1957</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_add522ca778c968fb0b01a42ff7262841"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#add522ca778c968fb0b01a42ff7262841">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M0AP</a></div><div class="ttdeci">uint32_t M0AP</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:127</div></div>
<div class="ttc" id="struct__hw__fmc__dataw3snl_1_1__hw__fmc__dataw3snl__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__dataw3snl_1_1__hw__fmc__dataw3snl__bitfields.html">_hw_fmc_dataw3snl::_hw_fmc_dataw3snl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1894</div></div>
<div class="ttc" id="struct__hw__fmc__dataw1snl_1_1__hw__fmc__dataw1snl__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__dataw1snl_1_1__hw__fmc__dataw1snl__bitfields.html">_hw_fmc_dataw1snl::_hw_fmc_dataw1snl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1648</div></div>
<div class="ttc" id="struct__hw__fmc__dataw2snl_1_1__hw__fmc__dataw2snl__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__dataw2snl_1_1__hw__fmc__dataw2snl__bitfields.html">_hw_fmc_dataw2snl::_hw_fmc_dataw2snl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1771</div></div>
<div class="ttc" id="struct__hw__fmc__dataw0snl_1_1__hw__fmc__dataw0snl__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__dataw0snl_1_1__hw__fmc__dataw0snl__bitfields.html">_hw_fmc_dataw0snl::_hw_fmc_dataw0snl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1525</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_a740f7878faf455f712f571d9cb680f04"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a740f7878faf455f712f571d9cb680f04">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M4PFD</a></div><div class="ttdeci">uint32_t M4PFD</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:139</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_aab219e3173a9210e8b038fe70d6b2473"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#aab219e3173a9210e8b038fe70d6b2473">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M3AP</a></div><div class="ttdeci">uint32_t M3AP</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:130</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:125</div></div>
<div class="ttc" id="struct__hw__fmc_html_a292d273a8323496675947137548bf167"><div class="ttname"><a href="struct__hw__fmc.html#a292d273a8323496675947137548bf167">_hw_fmc::DATAW1SnL</a></div><div class="ttdeci">__IO hw_fmc_dataw1snl_t DATAW1SnL</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1962</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_a0f6eef57cc57cf6c4ee6690cf1ad1a29"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a0f6eef57cc57cf6c4ee6690cf1ad1a29">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M7AP</a></div><div class="ttdeci">uint32_t M7AP</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:134</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_a3f4df4101244883dea3ca9f567271296"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a3f4df4101244883dea3ca9f567271296">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M1AP</a></div><div class="ttdeci">uint32_t M1AP</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:128</div></div>
<div class="ttc" id="struct__hw__fmc_html_aab36f7ff94f108996bee1605190fadb3"><div class="ttname"><a href="struct__hw__fmc.html#aab36f7ff94f108996bee1605190fadb3">_hw_fmc::DATAW3SnL</a></div><div class="ttdeci">__IO hw_fmc_dataw3snl_t DATAW3SnL</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1970</div></div>
<div class="ttc" id="struct__hw__fmc_html_acd2b2fd6e65268ca154dc686660f28f5"><div class="ttname"><a href="struct__hw__fmc.html#acd2b2fd6e65268ca154dc686660f28f5">_hw_fmc::PFB1CR</a></div><div class="ttdeci">__IO hw_fmc_pfb1cr_t PFB1CR</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1949</div></div>
<div class="ttc" id="struct__hw__fmc_html_a8931c4e326e62502a8042a175b638290"><div class="ttname"><a href="struct__hw__fmc.html#a8931c4e326e62502a8042a175b638290">_hw_fmc::DATAW0SnL</a></div><div class="ttdeci">__IO hw_fmc_dataw0snl_t DATAW0SnL</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1958</div></div>
<div class="ttc" id="union__hw__fmc__pfb0cr_html"><div class="ttname"><a href="union__hw__fmc__pfb0cr.html">_hw_fmc_pfb0cr</a></div><div class="ttdoc">HW_FMC_PFB0CR - Flash Bank 0 Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:598</div></div>
<div class="ttc" id="union__hw__fmc__pfb1cr_html"><div class="ttname"><a href="union__hw__fmc__pfb1cr.html">_hw_fmc_pfb1cr</a></div><div class="ttdoc">HW_FMC_PFB1CR - Flash Bank 1 Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:920</div></div>
<div class="ttc" id="struct__hw__fmc_html_a56e94a71c330fefdb1a95c0b5b46a1c8"><div class="ttname"><a href="struct__hw__fmc.html#a56e94a71c330fefdb1a95c0b5b46a1c8">_hw_fmc::PFAPR</a></div><div class="ttdeci">__IO hw_fmc_pfapr_t PFAPR</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1947</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_a43aa5e2fa20a68bbcb5da776a2ad8ebf"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a43aa5e2fa20a68bbcb5da776a2ad8ebf">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M5PFD</a></div><div class="ttdeci">uint32_t M5PFD</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:140</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_a1004d0294a7847c1cab8dc2ddfa54eeb"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a1004d0294a7847c1cab8dc2ddfa54eeb">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M2AP</a></div><div class="ttdeci">uint32_t M2AP</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:129</div></div>
<div class="ttc" id="union__hw__fmc__dataw1snu_html"><div class="ttname"><a href="union__hw__fmc__dataw1snu.html">_hw_fmc_dataw1snu</a></div><div class="ttdoc">HW_FMC_DATAW1SnU - Cache Data Storage (upper word) (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1584</div></div>
<div class="ttc" id="struct__hw__fmc__dataw3snu_1_1__hw__fmc__dataw3snu__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__dataw3snu_1_1__hw__fmc__dataw3snu__bitfields.html">_hw_fmc_dataw3snu::_hw_fmc_dataw3snu_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1833</div></div>
<div class="ttc" id="struct__hw__fmc__dataw1snu_1_1__hw__fmc__dataw1snu__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__dataw1snu_1_1__hw__fmc__dataw1snu__bitfields.html">_hw_fmc_dataw1snu::_hw_fmc_dataw1snu_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1587</div></div>
<div class="ttc" id="struct__hw__fmc__dataw2snu_1_1__hw__fmc__dataw2snu__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__dataw2snu_1_1__hw__fmc__dataw2snu__bitfields.html">_hw_fmc_dataw2snu::_hw_fmc_dataw2snu_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1710</div></div>
<div class="ttc" id="struct__hw__fmc__dataw0snu_1_1__hw__fmc__dataw0snu__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__dataw0snu_1_1__hw__fmc__dataw0snu__bitfields.html">_hw_fmc_dataw0snu::_hw_fmc_dataw0snu_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1464</div></div>
<div class="ttc" id="union__hw__fmc__dataw2snu_html"><div class="ttname"><a href="union__hw__fmc__dataw2snu.html">_hw_fmc_dataw2snu</a></div><div class="ttdoc">HW_FMC_DATAW2SnU - Cache Data Storage (upper word) (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1707</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_a65b178f2ba9b3a09c6e5010ed86e3a88"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a65b178f2ba9b3a09c6e5010ed86e3a88">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M5AP</a></div><div class="ttdeci">uint32_t M5AP</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:132</div></div>
<div class="ttc" id="union__hw__fmc__dataw1snl_html"><div class="ttname"><a href="union__hw__fmc__dataw1snl.html">_hw_fmc_dataw1snl</a></div><div class="ttdoc">HW_FMC_DATAW1SnL - Cache Data Storage (lower word) (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1645</div></div>
<div class="ttc" id="union__hw__fmc__dataw3snu_html"><div class="ttname"><a href="union__hw__fmc__dataw3snu.html">_hw_fmc_dataw3snu</a></div><div class="ttdoc">HW_FMC_DATAW3SnU - Cache Data Storage (upper word) (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1830</div></div>
<div class="ttc" id="union__hw__fmc__dataw2snl_html"><div class="ttname"><a href="union__hw__fmc__dataw2snl.html">_hw_fmc_dataw2snl</a></div><div class="ttdoc">HW_FMC_DATAW2SnL - Cache Data Storage (lower word) (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1768</div></div>
<div class="ttc" id="union__hw__fmc__pfapr_html"><div class="ttname"><a href="union__hw__fmc__pfapr.html">_hw_fmc_pfapr</a></div><div class="ttdoc">HW_FMC_PFAPR - Flash Access Protection Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:122</div></div>
<div class="ttc" id="union__hw__fmc__dataw3snl_html"><div class="ttname"><a href="union__hw__fmc__dataw3snl.html">_hw_fmc_dataw3snl</a></div><div class="ttdoc">HW_FMC_DATAW3SnL - Cache Data Storage (lower word) (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1891</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_a02d558b34f0648f43606d237141bcde1"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a02d558b34f0648f43606d237141bcde1">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::M2PFD</a></div><div class="ttdeci">uint32_t M2PFD</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:137</div></div>
<div class="ttc" id="union__hw__fmc__dataw0snu_html"><div class="ttname"><a href="union__hw__fmc__dataw0snu.html">_hw_fmc_dataw0snu</a></div><div class="ttdoc">HW_FMC_DATAW0SnU - Cache Data Storage (upper word) (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1461</div></div>
<div class="ttc" id="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields.html">_hw_fmc_pfb0cr::_hw_fmc_pfb0cr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:601</div></div>
<div class="ttc" id="struct__hw__fmc__tagvdw2sn_1_1__hw__fmc__tagvdw2sn__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__tagvdw2sn_1_1__hw__fmc__tagvdw2sn__bitfields.html">_hw_fmc_tagvdw2sn::_hw_fmc_tagvdw2sn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1299</div></div>
<div class="ttc" id="struct__hw__fmc__tagvdw1sn_1_1__hw__fmc__tagvdw1sn__bitfields_html"><div class="ttname"><a href="struct__hw__fmc__tagvdw1sn_1_1__hw__fmc__tagvdw1sn__bitfields.html">_hw_fmc_tagvdw1sn::_hw_fmc_tagvdw1sn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1217</div></div>
<div class="ttc" id="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields_html_a3889bb7c4930fee3d2e480583cac85c6"><div class="ttname"><a href="struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields.html#a3889bb7c4930fee3d2e480583cac85c6">_hw_fmc_pfapr::_hw_fmc_pfapr_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:143</div></div>
<div class="ttc" id="union__hw__fmc__dataw0snl_html"><div class="ttname"><a href="union__hw__fmc__dataw0snl.html">_hw_fmc_dataw0snl</a></div><div class="ttdoc">HW_FMC_DATAW0SnL - Cache Data Storage (lower word) (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fmc.h:1522</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
