

================================================================
== Vivado HLS Report for 'IdentityGather'
================================================================
* Date:           Mon Feb 20 12:10:50 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        layernorm_kern29
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     1.838|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     244|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     417|    -|
|Register         |        -|      -|     1757|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|     1757|     661|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |iter_fu_342_p2                    |     +    |      0|  0|  55|          48|           1|
    |ret_V_fu_321_p2                   |     -    |      0|  0|  30|          23|          23|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |in_V_dest_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_V_dest_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V_0_load_A                |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V_0_load_B                |    and   |      0|  0|   2|           1|           1|
    |in_V_last_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_V_last_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |in_V_user_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_V_user_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |out_0_V_id_V1_status              |    and   |      0|  0|   2|           1|           1|
    |out_1_V_id_V1_status              |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_337_p2                |   icmp   |      0|  0|  24|          48|          48|
    |grp_fu_287_p2                     |   icmp   |      0|  0|  11|           8|           1|
    |in_V_data_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |in_V_dest_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |in_V_id_V_0_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |in_V_last_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |in_V_user_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ret_V_3_fu_331_p2                 |    or    |      0|  0|  48|          48|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 244|         204|          98|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_op_assign_reg_247      |   9|          2|   48|         96|
    |in_V_data_V_0_data_out   |   9|          2|  512|       1024|
    |in_V_data_V_0_state      |  15|          3|    2|          6|
    |in_V_dest_V_0_data_out   |   9|          2|    8|         16|
    |in_V_dest_V_0_state      |  15|          3|    2|          6|
    |in_V_id_V_0_data_out     |   9|          2|    8|         16|
    |in_V_id_V_0_state        |  15|          3|    2|          6|
    |in_V_last_V_0_data_out   |   9|          2|    1|          2|
    |in_V_last_V_0_state      |  15|          3|    2|          6|
    |in_V_user_V_0_data_out   |   9|          2|   16|         32|
    |in_V_user_V_0_state      |  15|          3|    2|          6|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |out_0_V_data_V_blk_n     |   9|          2|    1|          2|
    |out_0_V_data_V_din       |  15|          3|  512|       1536|
    |out_0_V_dest_V_blk_n     |   9|          2|    1|          2|
    |out_0_V_dest_V_din       |  15|          3|    8|         24|
    |out_0_V_id_V_blk_n       |   9|          2|    1|          2|
    |out_0_V_id_V_din         |  15|          3|    8|         24|
    |out_0_V_last_V_blk_n     |   9|          2|    1|          2|
    |out_0_V_last_V_din       |  15|          3|    1|          3|
    |out_0_V_user_V_blk_n     |   9|          2|    1|          2|
    |out_0_V_user_V_din       |  15|          3|   16|         48|
    |out_1_V_data_V_blk_n     |   9|          2|    1|          2|
    |out_1_V_data_V_din       |  15|          3|  512|       1536|
    |out_1_V_dest_V_blk_n     |   9|          2|    1|          2|
    |out_1_V_dest_V_din       |  15|          3|    8|         24|
    |out_1_V_id_V_blk_n       |   9|          2|    1|          2|
    |out_1_V_last_V_blk_n     |   9|          2|    1|          2|
    |out_1_V_last_V_din       |  15|          3|    1|          3|
    |out_1_V_user_V_blk_n     |   9|          2|    1|          2|
    |out_1_V_user_V_din       |  15|          3|   16|         48|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 417|         87| 1700|       4495|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    3|   0|    3|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_op_assign_reg_247      |   48|   0|   48|          0|
    |in_V_data_V_0_payload_A  |  512|   0|  512|          0|
    |in_V_data_V_0_payload_B  |  512|   0|  512|          0|
    |in_V_data_V_0_sel_rd     |    1|   0|    1|          0|
    |in_V_data_V_0_sel_wr     |    1|   0|    1|          0|
    |in_V_data_V_0_state      |    2|   0|    2|          0|
    |in_V_dest_V_0_payload_A  |    8|   0|    8|          0|
    |in_V_dest_V_0_payload_B  |    8|   0|    8|          0|
    |in_V_dest_V_0_sel_rd     |    1|   0|    1|          0|
    |in_V_dest_V_0_sel_wr     |    1|   0|    1|          0|
    |in_V_dest_V_0_state      |    2|   0|    2|          0|
    |in_V_id_V_0_payload_A    |    8|   0|    8|          0|
    |in_V_id_V_0_payload_B    |    8|   0|    8|          0|
    |in_V_id_V_0_sel_rd       |    1|   0|    1|          0|
    |in_V_id_V_0_sel_wr       |    1|   0|    1|          0|
    |in_V_id_V_0_state        |    2|   0|    2|          0|
    |in_V_last_V_0_payload_A  |    1|   0|    1|          0|
    |in_V_last_V_0_payload_B  |    1|   0|    1|          0|
    |in_V_last_V_0_sel_rd     |    1|   0|    1|          0|
    |in_V_last_V_0_sel_wr     |    1|   0|    1|          0|
    |in_V_last_V_0_state      |    2|   0|    2|          0|
    |in_V_user_V_0_payload_A  |   16|   0|   16|          0|
    |in_V_user_V_0_payload_B  |   16|   0|   16|          0|
    |in_V_user_V_0_sel_rd     |    1|   0|    1|          0|
    |in_V_user_V_0_sel_wr     |    1|   0|    1|          0|
    |in_V_user_V_0_state      |    2|   0|    2|          0|
    |ret_V_3_reg_351          |   46|   0|   48|          2|
    |start_once_reg           |    1|   0|    1|          0|
    |tmp_12_reg_394           |    1|   0|    1|          0|
    |tmp_data_V_12_reg_365    |  512|   0|  512|          0|
    |tmp_dest_V_4_reg_376     |    8|   0|    8|          0|
    |tmp_id_V_1_reg_371       |    8|   0|    8|          0|
    |tmp_last_V_1_reg_388     |    1|   0|    1|          0|
    |tmp_user_V_3_reg_382     |   16|   0|   16|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1757|   0| 1759|          2|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | IdentityGather | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | IdentityGather | return value |
|ap_start               |  in |    1| ap_ctrl_hs | IdentityGather | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | IdentityGather | return value |
|ap_done                | out |    1| ap_ctrl_hs | IdentityGather | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | IdentityGather | return value |
|ap_idle                | out |    1| ap_ctrl_hs | IdentityGather | return value |
|ap_ready               | out |    1| ap_ctrl_hs | IdentityGather | return value |
|start_out              | out |    1| ap_ctrl_hs | IdentityGather | return value |
|start_write            | out |    1| ap_ctrl_hs | IdentityGather | return value |
|in_r_TDATA             |  in |  512|    axis    |   in_V_data_V  |    pointer   |
|in_r_TVALID            |  in |    1|    axis    |   in_V_last_V  |    pointer   |
|in_r_TREADY            | out |    1|    axis    |   in_V_last_V  |    pointer   |
|in_r_TLAST             |  in |    1|    axis    |   in_V_last_V  |    pointer   |
|in_r_TID               |  in |    8|    axis    |    in_V_id_V   |    pointer   |
|in_r_TDEST             |  in |    8|    axis    |   in_V_dest_V  |    pointer   |
|in_r_TUSER             |  in |   16|    axis    |   in_V_user_V  |    pointer   |
|out_0_V_data_V_din     | out |  512|   ap_fifo  | out_0_V_data_V |    pointer   |
|out_0_V_data_V_full_n  |  in |    1|   ap_fifo  | out_0_V_data_V |    pointer   |
|out_0_V_data_V_write   | out |    1|   ap_fifo  | out_0_V_data_V |    pointer   |
|out_1_V_data_V_din     | out |  512|   ap_fifo  | out_1_V_data_V |    pointer   |
|out_1_V_data_V_full_n  |  in |    1|   ap_fifo  | out_1_V_data_V |    pointer   |
|out_1_V_data_V_write   | out |    1|   ap_fifo  | out_1_V_data_V |    pointer   |
|out_0_V_id_V_din       | out |    8|   ap_fifo  |  out_0_V_id_V  |    pointer   |
|out_0_V_id_V_full_n    |  in |    1|   ap_fifo  |  out_0_V_id_V  |    pointer   |
|out_0_V_id_V_write     | out |    1|   ap_fifo  |  out_0_V_id_V  |    pointer   |
|out_1_V_id_V_din       | out |    8|   ap_fifo  |  out_1_V_id_V  |    pointer   |
|out_1_V_id_V_full_n    |  in |    1|   ap_fifo  |  out_1_V_id_V  |    pointer   |
|out_1_V_id_V_write     | out |    1|   ap_fifo  |  out_1_V_id_V  |    pointer   |
|out_0_V_dest_V_din     | out |    8|   ap_fifo  | out_0_V_dest_V |    pointer   |
|out_0_V_dest_V_full_n  |  in |    1|   ap_fifo  | out_0_V_dest_V |    pointer   |
|out_0_V_dest_V_write   | out |    1|   ap_fifo  | out_0_V_dest_V |    pointer   |
|out_1_V_dest_V_din     | out |    8|   ap_fifo  | out_1_V_dest_V |    pointer   |
|out_1_V_dest_V_full_n  |  in |    1|   ap_fifo  | out_1_V_dest_V |    pointer   |
|out_1_V_dest_V_write   | out |    1|   ap_fifo  | out_1_V_dest_V |    pointer   |
|out_0_V_user_V_din     | out |   16|   ap_fifo  | out_0_V_user_V |    pointer   |
|out_0_V_user_V_full_n  |  in |    1|   ap_fifo  | out_0_V_user_V |    pointer   |
|out_0_V_user_V_write   | out |    1|   ap_fifo  | out_0_V_user_V |    pointer   |
|out_1_V_user_V_din     | out |   16|   ap_fifo  | out_1_V_user_V |    pointer   |
|out_1_V_user_V_full_n  |  in |    1|   ap_fifo  | out_1_V_user_V |    pointer   |
|out_1_V_user_V_write   | out |    1|   ap_fifo  | out_1_V_user_V |    pointer   |
|out_0_V_last_V_din     | out |    1|   ap_fifo  | out_0_V_last_V |    pointer   |
|out_0_V_last_V_full_n  |  in |    1|   ap_fifo  | out_0_V_last_V |    pointer   |
|out_0_V_last_V_write   | out |    1|   ap_fifo  | out_0_V_last_V |    pointer   |
|out_1_V_last_V_din     | out |    1|   ap_fifo  | out_1_V_last_V |    pointer   |
|out_1_V_last_V_full_n  |  in |    1|   ap_fifo  | out_1_V_last_V |    pointer   |
|out_1_V_last_V_write   | out |    1|   ap_fifo  | out_1_V_last_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_1_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str235, i32 0, i32 0, [1 x i8]* @p_str236, [1 x i8]* @p_str237, [1 x i8]* @p_str238, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str239, [1 x i8]* @p_str240)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_0_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str228, i32 0, i32 0, [1 x i8]* @p_str229, [1 x i8]* @p_str230, [1 x i8]* @p_str231, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str232, [1 x i8]* @p_str233)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_1_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str221, i32 0, i32 0, [1 x i8]* @p_str222, [1 x i8]* @p_str223, [1 x i8]* @p_str224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str225, [1 x i8]* @p_str226)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_0_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str214, i32 0, i32 0, [1 x i8]* @p_str215, [1 x i8]* @p_str216, [1 x i8]* @p_str217, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str218, [1 x i8]* @p_str219)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_1_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str207, i32 0, i32 0, [1 x i8]* @p_str208, [1 x i8]* @p_str209, [1 x i8]* @p_str210, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str212)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_0_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str200, i32 0, i32 0, [1 x i8]* @p_str201, [1 x i8]* @p_str202, [1 x i8]* @p_str203, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str204, [1 x i8]* @p_str205)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_1_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str193, i32 0, i32 0, [1 x i8]* @p_str194, [1 x i8]* @p_str195, [1 x i8]* @p_str196, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str197, [1 x i8]* @p_str198)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_0_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str186, i32 0, i32 0, [1 x i8]* @p_str187, [1 x i8]* @p_str188, [1 x i8]* @p_str189, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str190, [1 x i8]* @p_str191)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_1_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str179, i32 0, i32 0, [1 x i8]* @p_str180, [1 x i8]* @p_str181, [1 x i8]* @p_str182, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str183, [1 x i8]* @p_str184)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_0_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str172, i32 0, i32 0, [1 x i8]* @p_str173, [1 x i8]* @p_str174, [1 x i8]* @p_str175, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str176, [1 x i8]* @p_str177)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:2747]   --->   Operation 16 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i8, i8, i16, i1 } %empty, 0" [src/modules.hpp:2747]   --->   Operation 17 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i512, i8, i8, i16, i1 } %empty, 1" [src/modules.hpp:2747]   --->   Operation 18 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i512, i8, i8, i16, i1 } %empty, 2" [src/modules.hpp:2747]   --->   Operation 19 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i512, i8, i8, i16, i1 } %empty, 3" [src/modules.hpp:2747]   --->   Operation 20 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i8, i8, i16, i1 } %empty, 4" [src/modules.hpp:2747]   --->   Operation 21 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%tmp_s = icmp eq i8 %tmp_id_V, 0" [src/modules.hpp:2750]   --->   Operation 22 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %2" [src/modules.hpp:2750]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_0_V_data_V, i8* %out_0_V_id_V, i8* %out_0_V_dest_V, i16* %out_0_V_user_V, i1* %out_0_V_last_V, i512 %tmp_data_V, i8 %tmp_id_V, i8 %tmp_dest_V, i16 %tmp_user_V, i1 %tmp_last_V)" [src/modules.hpp:2756]   --->   Operation 24 'write' <Predicate = (!tmp_s)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 25 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_1_V_data_V, i8* %out_1_V_id_V, i8* %out_1_V_dest_V, i16* %out_1_V_user_V, i1* %out_1_V_last_V, i512 %tmp_data_V, i8 0, i8 %tmp_dest_V, i16 %tmp_user_V, i1 %tmp_last_V)" [src/modules.hpp:2752]   --->   Operation 26 'write' <Predicate = (tmp_s)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "br label %3" [src/modules.hpp:2753]   --->   Operation 27 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_141 = trunc i512 %tmp_data_V to i16" [src/modules.hpp:2747]   --->   Operation 28 'trunc' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %tmp_141, i6 0)" [src/modules.hpp:2759]   --->   Operation 29 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i22 %p_shl to i23" [src/modules.hpp:2759]   --->   Operation 30 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl1 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_141, i2 0)" [src/modules.hpp:2759]   --->   Operation 31 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i18 %p_shl1 to i23" [src/modules.hpp:2759]   --->   Operation 32 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.91ns)   --->   "%ret_V = sub i23 %p_shl_cast, %p_shl1_cast" [src/modules.hpp:2759]   --->   Operation 33 'sub' 'ret_V' <Predicate = true> <Delay = 0.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_V_cast = sext i23 %ret_V to i48" [src/modules.hpp:2759]   --->   Operation 34 'sext' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_V_3 = or i48 %ret_V_cast, 1" [src/modules.hpp:2759]   --->   Operation 35 'or' 'ret_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.65ns)   --->   "br label %4" [src/modules.hpp:2759]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_op_assign = phi i48 [ 0, %3 ], [ %iter, %8 ]" [src/modules.hpp:2759]   --->   Operation 37 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i48 %i_op_assign, %ret_V_3" [src/modules.hpp:2759]   --->   Operation 38 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.09ns)   --->   "%iter = add i48 %i_op_assign, 1" [src/modules.hpp:2759]   --->   Operation 39 'add' 'iter' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %5" [src/modules.hpp:2759]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_365 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:2761]   --->   Operation 41 'read' 'empty_365' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_V_12 = extractvalue { i512, i8, i8, i16, i1 } %empty_365, 0" [src/modules.hpp:2761]   --->   Operation 42 'extractvalue' 'tmp_data_V_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = extractvalue { i512, i8, i8, i16, i1 } %empty_365, 1" [src/modules.hpp:2761]   --->   Operation 43 'extractvalue' 'tmp_id_V_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_dest_V_4 = extractvalue { i512, i8, i8, i16, i1 } %empty_365, 2" [src/modules.hpp:2761]   --->   Operation 44 'extractvalue' 'tmp_dest_V_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty_365, 3" [src/modules.hpp:2761]   --->   Operation 45 'extractvalue' 'tmp_user_V_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i512, i8, i8, i16, i1 } %empty_365, 4" [src/modules.hpp:2761]   --->   Operation 46 'extractvalue' 'tmp_last_V_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.84ns)   --->   "%tmp_12 = icmp eq i8 %tmp_id_V_1, 0" [src/modules.hpp:2762]   --->   Operation 47 'icmp' 'tmp_12' <Predicate = (!exitcond)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %6, label %7" [src/modules.hpp:2762]   --->   Operation 48 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str42)" [src/modules.hpp:2759]   --->   Operation 49 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:2760]   --->   Operation 50 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_0_V_data_V, i8* %out_0_V_id_V, i8* %out_0_V_dest_V, i16* %out_0_V_user_V, i1* %out_0_V_last_V, i512 %tmp_data_V_12, i8 %tmp_id_V_1, i8 %tmp_dest_V_4, i16 %tmp_user_V_3, i1 %tmp_last_V_1)" [src/modules.hpp:2768]   --->   Operation 51 'write' <Predicate = (!tmp_12)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 52 'br' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_1_V_data_V, i8* %out_1_V_id_V, i8* %out_1_V_dest_V, i16* %out_1_V_user_V, i1* %out_1_V_last_V, i512 %tmp_data_V_12, i8 0, i8 %tmp_dest_V_4, i16 %tmp_user_V_3, i1 %tmp_last_V_1)" [src/modules.hpp:2764]   --->   Operation 53 'write' <Predicate = (tmp_12)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %8" [src/modules.hpp:2765]   --->   Operation 54 'br' <Predicate = (tmp_12)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_366 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str42, i32 %tmp)" [src/modules.hpp:2770]   --->   Operation 55 'specregionend' 'empty_366' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %4" [src/modules.hpp:2759]   --->   Operation 56 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:2771]   --->   Operation 57 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_0_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_1_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_0_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_1_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_0_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_1_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5    (specinterface  ) [ 00000]
StgValue_6    (specinterface  ) [ 00000]
StgValue_7    (specinterface  ) [ 00000]
StgValue_8    (specinterface  ) [ 00000]
StgValue_9    (specinterface  ) [ 00000]
StgValue_10   (specinterface  ) [ 00000]
StgValue_11   (specinterface  ) [ 00000]
StgValue_12   (specinterface  ) [ 00000]
StgValue_13   (specinterface  ) [ 00000]
StgValue_14   (specinterface  ) [ 00000]
StgValue_15   (specinterface  ) [ 00000]
empty         (read           ) [ 00000]
tmp_data_V    (extractvalue   ) [ 00000]
tmp_id_V      (extractvalue   ) [ 00000]
tmp_dest_V    (extractvalue   ) [ 00000]
tmp_user_V    (extractvalue   ) [ 00000]
tmp_last_V    (extractvalue   ) [ 00000]
tmp_s         (icmp           ) [ 01000]
StgValue_23   (br             ) [ 00000]
StgValue_24   (write          ) [ 00000]
StgValue_25   (br             ) [ 00000]
StgValue_26   (write          ) [ 00000]
StgValue_27   (br             ) [ 00000]
tmp_141       (trunc          ) [ 00000]
p_shl         (bitconcatenate ) [ 00000]
p_shl_cast    (zext           ) [ 00000]
p_shl1        (bitconcatenate ) [ 00000]
p_shl1_cast   (zext           ) [ 00000]
ret_V         (sub            ) [ 00000]
ret_V_cast    (sext           ) [ 00000]
ret_V_3       (or             ) [ 00110]
StgValue_36   (br             ) [ 01110]
i_op_assign   (phi            ) [ 00100]
exitcond      (icmp           ) [ 00110]
iter          (add            ) [ 01110]
StgValue_40   (br             ) [ 00000]
empty_365     (read           ) [ 00000]
tmp_data_V_12 (extractvalue   ) [ 00110]
tmp_id_V_1    (extractvalue   ) [ 00110]
tmp_dest_V_4  (extractvalue   ) [ 00110]
tmp_user_V_3  (extractvalue   ) [ 00110]
tmp_last_V_1  (extractvalue   ) [ 00110]
tmp_12        (icmp           ) [ 00110]
StgValue_48   (br             ) [ 00000]
tmp           (specregionbegin) [ 00000]
StgValue_50   (specpipeline   ) [ 00000]
StgValue_51   (write          ) [ 00000]
StgValue_52   (br             ) [ 00000]
StgValue_53   (write          ) [ 00000]
StgValue_54   (br             ) [ 00000]
empty_366     (specregionend  ) [ 00000]
StgValue_56   (br             ) [ 01110]
StgValue_57   (ret            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_id_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_dest_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_0_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_1_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_0_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_1_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_0_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_1_V_dest_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_0_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_1_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_0_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_1_V_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str233"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str214"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str217"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str207"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str208"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str209"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str200"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str201"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str202"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str203"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str204"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str205"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str193"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str194"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str195"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str196"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str197"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str198"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str186"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str187"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str188"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str189"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str190"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str179"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str180"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str181"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str182"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str183"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str184"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str175"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P.i8P.i8P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="194" class="1004" name="grp_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="545" slack="0"/>
<pin id="196" dir="0" index="1" bw="512" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="0" index="3" bw="8" slack="0"/>
<pin id="199" dir="0" index="4" bw="16" slack="0"/>
<pin id="200" dir="0" index="5" bw="1" slack="0"/>
<pin id="201" dir="1" index="6" bw="545" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_365/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="512" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="0" index="3" bw="8" slack="0"/>
<pin id="213" dir="0" index="4" bw="16" slack="0"/>
<pin id="214" dir="0" index="5" bw="1" slack="0"/>
<pin id="215" dir="0" index="6" bw="512" slack="0"/>
<pin id="216" dir="0" index="7" bw="8" slack="0"/>
<pin id="217" dir="0" index="8" bw="8" slack="0"/>
<pin id="218" dir="0" index="9" bw="16" slack="0"/>
<pin id="219" dir="0" index="10" bw="1" slack="0"/>
<pin id="220" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_24/1 StgValue_51/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_write_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="512" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="0" index="3" bw="8" slack="0"/>
<pin id="232" dir="0" index="4" bw="16" slack="0"/>
<pin id="233" dir="0" index="5" bw="1" slack="0"/>
<pin id="234" dir="0" index="6" bw="512" slack="0"/>
<pin id="235" dir="0" index="7" bw="1" slack="0"/>
<pin id="236" dir="0" index="8" bw="8" slack="0"/>
<pin id="237" dir="0" index="9" bw="16" slack="0"/>
<pin id="238" dir="0" index="10" bw="1" slack="0"/>
<pin id="239" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_26/1 StgValue_53/3 "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_op_assign_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="48" slack="1"/>
<pin id="249" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="i_op_assign_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="48" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="545" slack="0"/>
<pin id="260" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 tmp_data_V_12/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="545" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/1 tmp_id_V_1/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="545" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/1 tmp_dest_V_4/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="545" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/1 tmp_user_V_3/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="545" slack="0"/>
<pin id="283" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 tmp_last_V_1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 tmp_12/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_141_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="512" slack="0"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_141/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_shl_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="22" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_shl_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="22" slack="0"/>
<pin id="307" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_shl1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="18" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_shl1_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="18" slack="0"/>
<pin id="319" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="ret_V_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="22" slack="0"/>
<pin id="323" dir="0" index="1" bw="18" slack="0"/>
<pin id="324" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="ret_V_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="23" slack="0"/>
<pin id="329" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="ret_V_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="48" slack="0"/>
<pin id="333" dir="0" index="1" bw="48" slack="0"/>
<pin id="334" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="exitcond_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="48" slack="0"/>
<pin id="339" dir="0" index="1" bw="48" slack="1"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="iter_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="48" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter/2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="ret_V_3_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="48" slack="1"/>
<pin id="353" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="356" class="1005" name="exitcond_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="360" class="1005" name="iter_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="48" slack="0"/>
<pin id="362" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_data_V_12_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="512" slack="1"/>
<pin id="367" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_12 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_id_V_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_dest_V_4_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_4 "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_user_V_3_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_3 "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_last_V_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_12_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="202"><net_src comp="168" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="221"><net_src comp="172" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="208" pin=5"/></net>

<net id="240"><net_src comp="172" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="227" pin=4"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="227" pin=5"/></net>

<net id="246"><net_src comp="170" pin="0"/><net_sink comp="227" pin=7"/></net>

<net id="250"><net_src comp="184" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="194" pin="6"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="208" pin=6"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="227" pin=6"/></net>

<net id="267"><net_src comp="194" pin="6"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="208" pin=7"/></net>

<net id="272"><net_src comp="194" pin="6"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="208" pin=8"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="227" pin=8"/></net>

<net id="278"><net_src comp="194" pin="6"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="208" pin=9"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="227" pin=9"/></net>

<net id="284"><net_src comp="194" pin="6"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="208" pin=10"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="227" pin=10"/></net>

<net id="291"><net_src comp="264" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="170" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="258" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="174" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="176" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="178" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="293" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="180" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="305" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="182" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="251" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="251" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="182" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="331" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="359"><net_src comp="337" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="342" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="368"><net_src comp="258" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="208" pin=6"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="227" pin=6"/></net>

<net id="374"><net_src comp="264" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="208" pin=7"/></net>

<net id="379"><net_src comp="269" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="208" pin=8"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="227" pin=8"/></net>

<net id="385"><net_src comp="275" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="208" pin=9"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="227" pin=9"/></net>

<net id="391"><net_src comp="281" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="208" pin=10"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="227" pin=10"/></net>

<net id="397"><net_src comp="287" pin="2"/><net_sink comp="394" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_data_V | {}
	Port: in_V_id_V | {}
	Port: in_V_dest_V | {}
	Port: in_V_user_V | {}
	Port: in_V_last_V | {}
	Port: out_0_V_data_V | {1 3 }
	Port: out_1_V_data_V | {1 3 }
	Port: out_0_V_id_V | {1 3 }
	Port: out_1_V_id_V | {1 3 }
	Port: out_0_V_dest_V | {1 3 }
	Port: out_1_V_dest_V | {1 3 }
	Port: out_0_V_user_V | {1 3 }
	Port: out_1_V_user_V | {1 3 }
	Port: out_0_V_last_V | {1 3 }
	Port: out_1_V_last_V | {1 3 }
 - Input state : 
	Port: IdentityGather : in_V_data_V | {1 2 }
	Port: IdentityGather : in_V_id_V | {1 2 }
	Port: IdentityGather : in_V_dest_V | {1 2 }
	Port: IdentityGather : in_V_user_V | {1 2 }
	Port: IdentityGather : in_V_last_V | {1 2 }
  - Chain level:
	State 1
		tmp_s : 1
		StgValue_23 : 2
		StgValue_24 : 1
		StgValue_26 : 1
		tmp_141 : 1
		p_shl : 2
		p_shl_cast : 3
		p_shl1 : 2
		p_shl1_cast : 3
		ret_V : 4
		ret_V_cast : 5
		ret_V_3 : 6
	State 2
		exitcond : 1
		iter : 1
		StgValue_40 : 2
		tmp_12 : 1
		StgValue_48 : 2
	State 3
		empty_366 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |     iter_fu_342    |    0    |    55   |
|----------|--------------------|---------|---------|
|   icmp   |     grp_fu_287     |    0    |    11   |
|          |   exitcond_fu_337  |    0    |    24   |
|----------|--------------------|---------|---------|
|    sub   |    ret_V_fu_321    |    0    |    29   |
|----------|--------------------|---------|---------|
|   read   |   grp_read_fu_194  |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |  grp_write_fu_208  |    0    |    0    |
|          |  grp_write_fu_227  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |     grp_fu_258     |    0    |    0    |
|          |     grp_fu_264     |    0    |    0    |
|extractvalue|     grp_fu_269     |    0    |    0    |
|          |     grp_fu_275     |    0    |    0    |
|          |     grp_fu_281     |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |   tmp_141_fu_293   |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    p_shl_fu_297    |    0    |    0    |
|          |    p_shl1_fu_309   |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  p_shl_cast_fu_305 |    0    |    0    |
|          | p_shl1_cast_fu_317 |    0    |    0    |
|----------|--------------------|---------|---------|
|   sext   |  ret_V_cast_fu_327 |    0    |    0    |
|----------|--------------------|---------|---------|
|    or    |   ret_V_3_fu_331   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   119   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   exitcond_reg_356  |    1   |
| i_op_assign_reg_247 |   48   |
|     iter_reg_360    |   48   |
|   ret_V_3_reg_351   |   48   |
|    tmp_12_reg_394   |    1   |
|tmp_data_V_12_reg_365|   512  |
| tmp_dest_V_4_reg_376|    8   |
|  tmp_id_V_1_reg_371 |    8   |
| tmp_last_V_1_reg_388|    1   |
| tmp_user_V_3_reg_382|   16   |
+---------------------+--------+
|        Total        |   691  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_208 |  p6  |   2  |  512 |  1024  ||    9    |
| grp_write_fu_208 |  p7  |   2  |   8  |   16   ||    9    |
| grp_write_fu_208 |  p8  |   2  |   8  |   16   ||    9    |
| grp_write_fu_208 |  p9  |   2  |  16  |   32   ||    9    |
| grp_write_fu_208 |  p10 |   2  |   1  |    2   ||    9    |
| grp_write_fu_227 |  p6  |   2  |  512 |  1024  ||    9    |
| grp_write_fu_227 |  p8  |   2  |   8  |   16   ||    9    |
| grp_write_fu_227 |  p9  |   2  |  16  |   32   ||    9    |
| grp_write_fu_227 |  p10 |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  2164  ||  5.904  ||    81   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   81   |
|  Register |    -   |   691  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   691  |   200  |
+-----------+--------+--------+--------+
