#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Aug 23 14:48:55 2023
# Process ID: 93642
# Current directory: /home/vs/funtion/verilog/ELD_LAB
# Command line: vivado
# Log file: /home/vs/funtion/verilog/ELD_LAB/vivado.log
# Journal file: /home/vs/funtion/verilog/ELD_LAB/vivado.jou
# Running On: buntu, OS: Linux, CPU Frequency: 3246.343 MHz, CPU Physical cores: 4, Host memory: 8145 MB
#-----------------------------------------------------------
start_gui
open_project /home/vs/funtion/verilog/ELD_LAB/Lab1_HW_adder+subtractor/Lab1_HW_adder+subtractor.xpr
update_compile_order -fileset sources_1
launch_simulation
source adder_tb.tcl
close_sim
launch_simulation
source adder_tb.tcl
open_bd_design {/home/vs/funtion/verilog/ELD_LAB/Lab1_HW_adder+subtractor/Lab1_HW_adder+subtractor.srcs/sources_1/bd/FA1/FA1.bd}
close_sim
launch_simulation
source adder_tb.tcl
close_sim
