============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Sep 04 2020  06:24:32 pm
  Module:                 foobar
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin             Type      Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)            launch                                  0 R 
U_BAR
  count_reg[1]/CLK                               0             0 R 
  count_reg[1]/Q       DFFSNQ_X1       4  3.3    6   +16      16 F 
  g196/I                                              +0      16   
  g196/ZN              INV_X1          2  1.9    4    +4      20 R 
  g195/A1                                             +0      20   
  g195/Z               AND3_X2         4  3.4    5    +9      29 R 
U_BAR/done 
g4727/A1                                              +0      29   
g4727/ZN               NAND3_X1        2  1.6    8    +5      35 F 
g4720/A1                                              +0      35   
g4720/ZN               NOR3_X1         3  3.4   15   +10      45 R 
g4712/A1                                              +0      45   
g4712/ZN               NAND3_X1        1  1.5    9    +7      52 F 
g4687/A1                                              +0      52   
g4687/Z                XOR2_X1         1  0.8    4    +8      60 F 
g4666/A1                                              +0      60   
g4666/ZN               OAI21_X1        1  0.6    6    +3      63 R 
count_bar_reg[7]/D     DFFSNQ_X1                      +0      63   
count_bar_reg[7]/CLK   setup                     0    +9      72 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                               100 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :      28ps 
Start-point  : U_BAR/count_reg[1]/CLK
End-point    : count_bar_reg[7]/D
