

================================================================
== Vivado HLS Report for 'toThreshold_Dilate_0_0_1080_1920_1'
================================================================
* Date:           Fri Jun 26 18:10:57 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        threshold_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.73|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  157|  2096221|  157|  2096221|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+-----+-----+-----+-----+----------+
        |                                          |                               |  Latency  |  Interval | Pipeline |
        |                 Instance                 |             Module            | min | max | min | max |   Type   |
        +------------------------------------------+-------------------------------+-----+-----+-----+-----+----------+
        |grp_toThreshold_borderInterpolate_fu_277  |toThreshold_borderInterpolate  |    2|    2|    1|    1| function |
        |grp_toThreshold_borderInterpolate_fu_285  |toThreshold_borderInterpolate  |    2|    2|    1|    1| function |
        |grp_toThreshold_borderInterpolate_fu_293  |toThreshold_borderInterpolate  |    2|    2|    1|    1| function |
        |grp_toThreshold_borderInterpolate_fu_301  |toThreshold_borderInterpolate  |    2|    2|    1|    1| function |
        +------------------------------------------+-------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |  156|  2096220| 12 ~ 1932 |          -|          -| 13 ~ 1085 |    no    |
        | + loop_width  |    9|     1929|          9|          1|          1|  2 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    524|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     520|   1508|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     50|
|Register         |        -|      -|     447|     16|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      0|     967|   2098|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-------+-----+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+-------------------------------+---------+-------+-----+-----+
    |grp_toThreshold_borderInterpolate_fu_277  |toThreshold_borderInterpolate  |        0|      0|  130|  377|
    |grp_toThreshold_borderInterpolate_fu_285  |toThreshold_borderInterpolate  |        0|      0|  130|  377|
    |grp_toThreshold_borderInterpolate_fu_293  |toThreshold_borderInterpolate  |        0|      0|  130|  377|
    |grp_toThreshold_borderInterpolate_fu_301  |toThreshold_borderInterpolate  |        0|      0|  130|  377|
    +------------------------------------------+-------------------------------+---------+-------+-----+-----+
    |Total                                     |                               |        0|      0|  520| 1508|
    +------------------------------------------+-------------------------------+---------+-------+-----+-----+

    * Memory: 
    +-----------------+--------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |                      Module                      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_0_U  |toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_1_U  |toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_2_U  |toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+--------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                                                  |        3|  0|   0|  5760|   24|     3|        46080|
    +-----------------+--------------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_548_p2                      |     +    |      0|  0|  12|          12|           2|
    |ImagLoc_y_fu_420_p2                      |     +    |      0|  0|  12|          12|           4|
    |col_assign_2_fu_620_p2                   |     +    |      0|  0|   2|           2|           2|
    |col_assign_fu_593_p2                     |     +    |      0|  0|   2|           2|           2|
    |heightloop_fu_357_p2                     |     +    |      0|  0|  11|          11|           3|
    |i_V_fu_408_p2                            |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_521_p2                            |     +    |      0|  0|  11|          11|           1|
    |ref_fu_389_p2                            |     +    |      0|  0|  11|          11|           2|
    |tmp_93_fu_369_p2                         |     +    |      0|  0|  11|          11|           3|
    |widthloop_fu_363_p2                      |     +    |      0|  0|  11|          11|           2|
    |y_1_1_fu_496_p2                          |     +    |      0|  0|  12|          12|           4|
    |y_1_fu_482_p2                            |     +    |      0|  0|  12|          12|           4|
    |locy_1_t_fu_770_p2                       |     -    |      0|  0|   2|           2|           2|
    |locy_2_t_fu_616_p2                       |     -    |      0|  0|   2|           2|           2|
    |locy_fu_738_p2                           |     -    |      0|  0|   2|           2|           2|
    |col_buf_0_val_0_0_42_fu_837_p3           |  Select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_0_0_46_fu_850_p3           |  Select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_V_din                  |  Select  |      0|  0|   8|           1|           8|
    |p_i_i_fu_471_p3                          |  Select  |      0|  0|  11|           1|           2|
    |right_border_buf_0_val_1_2_19_fu_705_p3  |  Select  |      0|  0|   8|           1|           8|
    |right_border_buf_0_val_1_2_20_fu_867_p3  |  Select  |      0|  0|   8|           1|           8|
    |right_border_buf_0_val_1_2_2_fu_666_p3   |  Select  |      0|  0|   8|           1|           8|
    |right_border_buf_0_val_1_2_3_fu_679_p3   |  Select  |      0|  0|   8|           1|           8|
    |right_border_buf_0_val_1_2_4_fu_688_p3   |  Select  |      0|  0|   8|           1|           8|
    |right_border_buf_0_val_1_2_5_fu_696_p3   |  Select  |      0|  0|   8|           1|           8|
    |right_border_buf_0_val_1_2_fu_859_p3     |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp13_fu_781_p3                      |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp9_fu_749_p3                       |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_0_0_fu_762_p3       |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_1_0_fu_794_p3       |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_1_fu_909_p3     |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_2_fu_939_p3     |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_1_fu_972_p3     |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_2_fu_982_p3     |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_fu_952_p3       |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_1_fu_1011_p3    |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_fu_995_p3       |  Select  |      0|  0|   8|           1|           8|
    |ap_sig_bdd_125                           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_141                           |    and   |      0|  0|   1|           1|           1|
    |or_cond221_i_i_fu_543_p2                 |    and   |      0|  0|   1|           1|           1|
    |or_cond2_fu_574_p2                       |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_457_p2                        |    and   |      0|  0|   1|           1|           1|
    |icmp4_fu_537_p2                          |   icmp   |      0|  0|  11|          10|           1|
    |icmp_fu_446_p2                           |   icmp   |      0|  0|  13|          11|           1|
    |sel_tmp10_fu_756_p2                      |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp12_fu_777_p2                      |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp14_fu_788_p2                      |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp16_fu_661_p2                      |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp18_fu_674_p2                      |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp2_fu_845_p2                       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp8_fu_745_p2                       |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp_fu_832_p2                        |   icmp   |      0|  0|   2|           2|           1|
    |tmp_102_fu_430_p2                        |   icmp   |      0|  0|  14|          12|           2|
    |tmp_103_fu_452_p2                        |   icmp   |      0|  0|  14|          12|          12|
    |tmp_105_fu_563_p2                        |   icmp   |      0|  0|  13|          11|           1|
    |tmp_106_fu_569_p2                        |   icmp   |      0|  0|  14|          12|          12|
    |tmp_107_fu_588_p2                        |   icmp   |      0|  0|  14|          12|          12|
    |tmp_192_0_1_fu_903_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_192_0_2_fu_934_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_192_1_1_fu_960_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_192_1_2_fu_977_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_192_1_fu_946_p2                      |   icmp   |      0|  0|   8|           8|           8|
    |tmp_192_2_1_fu_1007_p2                   |   icmp   |      0|  0|   8|           8|           8|
    |tmp_192_2_2_fu_1017_p2                   |   icmp   |      0|  0|   8|           8|           8|
    |tmp_192_2_fu_989_p2                      |   icmp   |      0|  0|   8|           8|           8|
    |tmp_95_fu_403_p2                         |   icmp   |      0|  0|  13|          11|          11|
    |tmp_96_fu_414_p2                         |   icmp   |      0|  0|  13|          11|           3|
    |tmp_98_fu_516_p2                         |   icmp   |      0|  0|  13|          11|          11|
    |ap_sig_bdd_47                            |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_506_p2                        |    or    |      0|  0|   1|           1|           1|
    |p_neg228_i_i_cast_fu_383_p2              |    xor   |      0|  0|   2|           2|           2|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0| 524|         348|         355|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it1            |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it6            |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it8            |   1|          2|    1|          2|
    |p_012_0_i_i_reg_254              |  11|          2|   11|         22|
    |p_025_0_i_i_reg_265              |  11|          2|   11|         22|
    |src_kernel_win_0_val_0_1_fu_108  |   8|          3|    8|         24|
    |src_kernel_win_0_val_1_1_fu_124  |   8|          3|    8|         24|
    |src_kernel_win_0_val_2_1_fu_120  |   8|          6|    8|         48|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  50|         27|   50|        151|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ImagLoc_y_cast_reg_1201                                    |  13|   0|   13|          0|
    |ap_CS_fsm                                                  |   4|   0|    4|          0|
    |ap_done_reg                                                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                                      |   1|   0|    1|          0|
    |ap_reg_ppstg_col_assign_2_reg_1309_pp0_it4                 |   2|   0|    2|          0|
    |ap_reg_ppstg_locy_2_t_reg_1305_pp0_it4                     |   2|   0|    2|          0|
    |ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_1367_pp0_it7  |   8|   0|    8|          0|
    |ap_reg_ppstg_src_kernel_win_0_val_1_1_24_reg_1354_pp0_it6  |   8|   0|    8|          0|
    |brmerge_reg_1233                                           |   1|   0|    1|          0|
    |col_assign_2_reg_1309                                      |   2|   0|    2|          0|
    |col_assign_reg_1266                                        |   2|   0|    2|          0|
    |col_buf_0_val_0_0_39_fu_116                                |   8|   0|    8|          0|
    |col_buf_0_val_0_0_40_fu_132                                |   8|   0|    8|          0|
    |col_buf_0_val_0_0_41_fu_140                                |   8|   0|    8|          0|
    |col_buf_0_val_0_0_fu_180                                   |   8|   0|    8|          0|
    |heightloop_reg_1156                                        |  11|   0|   11|          0|
    |i_V_reg_1191                                               |  11|   0|   11|          0|
    |k_buf_0_val_0_addr_reg_1287                                |  11|   0|   11|          0|
    |k_buf_0_val_1_addr_reg_1293                                |  11|   0|   11|          0|
    |k_buf_0_val_2_addr_reg_1299                                |  11|   0|   11|          0|
    |locy_2_t_reg_1305                                          |   2|   0|    2|          0|
    |or_cond221_i_i_reg_1246                                    |   1|   0|    1|          0|
    |or_cond2_reg_1254                                          |   1|   0|    1|          0|
    |p_012_0_i_i_reg_254                                        |  11|   0|   11|          0|
    |p_025_0_i_i_reg_265                                        |  11|   0|   11|          0|
    |p_neg228_i_i_cast_reg_1171                                 |   2|   0|    2|          0|
    |ref_cast_reg_1182                                          |  11|   0|   12|          1|
    |ref_reg_1177                                               |  11|   0|   11|          0|
    |right_border_buf_0_val_0_0_fu_168                          |   8|   0|    8|          0|
    |right_border_buf_0_val_0_1_fu_172                          |   8|   0|    8|          0|
    |right_border_buf_0_val_0_2_fu_176                          |   8|   0|    8|          0|
    |right_border_buf_0_val_1_0_reg_1320                        |   8|   0|    8|          0|
    |right_border_buf_0_val_1_2_14_fu_144                       |   8|   0|    8|          0|
    |right_border_buf_0_val_1_2_15_fu_148                       |   8|   0|    8|          0|
    |right_border_buf_0_val_1_2_16_fu_152                       |   8|   0|    8|          0|
    |right_border_buf_0_val_2_0_reg_1315                        |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_1_24_reg_1347                       |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_1_fu_108                            |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_1_lo_reg_1367                       |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_2_fu_112                            |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_1_24_reg_1354                       |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_1_fu_124                            |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_1_lo_reg_1373                       |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_2_fu_128                            |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_0_reg_1328                          |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_1_fu_120                            |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_2_fu_136                            |   8|   0|    8|          0|
    |temp_0_i_i_i_057_i_i_1_0_1_reg_1361                        |   8|   0|    8|          0|
    |temp_0_i_i_i_057_i_i_1_1_reg_1379                          |   8|   0|    8|          0|
    |temp_0_i_i_i_057_i_i_1_2_reg_1389                          |   8|   0|    8|          0|
    |tmp_106_reg_1250                                           |   1|   0|    1|          0|
    |tmp_107_reg_1262                                           |   1|   0|    1|          0|
    |tmp_139_reg_1206                                           |   1|   0|    1|          0|
    |tmp_140_reg_1210                                           |   2|   0|    2|          0|
    |tmp_141_reg_1221                                           |   2|   0|    2|          0|
    |tmp_144_reg_1277                                           |   2|   0|    2|          0|
    |tmp_145_reg_1258                                           |   1|   0|    1|          0|
    |tmp_146_reg_1335                                           |   2|   0|    2|          0|
    |tmp_147_reg_1341                                           |   2|   0|    2|          0|
    |tmp_148_reg_1282                                           |   2|   0|    2|          0|
    |tmp_192_1_1_reg_1384                                       |   1|   0|    1|          0|
    |tmp_93_cast_reg_1166                                       |  11|   0|   12|          1|
    |tmp_96_reg_1196                                            |   1|   0|    1|          0|
    |tmp_98_reg_1237                                            |   1|   0|    1|          0|
    |widthloop_reg_1161                                         |  11|   0|   11|          0|
    |x_reg_1272                                                 |  15|   0|   15|          0|
    |y_1_1_cast_reg_1228                                        |  13|   0|   13|          0|
    |y_1_cast_reg_1216                                          |  13|   0|   13|          0|
    |col_assign_reg_1266                                        |   0|   2|    2|          0|
    |or_cond221_i_i_reg_1246                                    |   0|   1|    1|          0|
    |or_cond2_reg_1254                                          |   0|   1|    1|          0|
    |src_kernel_win_0_val_0_1_24_reg_1347                       |   0|   8|    8|          0|
    |tmp_106_reg_1250                                           |   0|   1|    1|          0|
    |tmp_107_reg_1262                                           |   0|   1|    1|          0|
    |tmp_145_reg_1258                                           |   0|   1|    1|          0|
    |tmp_98_reg_1237                                            |   0|   1|    1|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 447|  16|  465|          2|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | toThreshold_Dilate<0, 0, 1080, 1920>.1 | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | toThreshold_Dilate<0, 0, 1080, 1920>.1 | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | toThreshold_Dilate<0, 0, 1080, 1920>.1 | return value |
|ap_done                      | out |    1| ap_ctrl_hs | toThreshold_Dilate<0, 0, 1080, 1920>.1 | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | toThreshold_Dilate<0, 0, 1080, 1920>.1 | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | toThreshold_Dilate<0, 0, 1080, 1920>.1 | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | toThreshold_Dilate<0, 0, 1080, 1920>.1 | return value |
|p_src_rows_V_read            |  in |   12|   ap_none  |            p_src_rows_V_read           |    scalar    |
|p_src_cols_V_read            |  in |   12|   ap_none  |            p_src_cols_V_read           |    scalar    |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |           p_src_data_stream_V          |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |           p_src_data_stream_V          |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |           p_src_data_stream_V          |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  |           p_dst_data_stream_V          |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |           p_dst_data_stream_V          |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |           p_dst_data_stream_V          |    pointer   |
+-----------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_95)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	12  / (!tmp_98)
	9  / (tmp_98)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	3  / true
12 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: src_kernel_win_0_val_0_1 [1/1] 0.00ns
._crit_edge.i.i:0  %src_kernel_win_0_val_0_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_0_2 [1/1] 0.00ns
._crit_edge.i.i:1  %src_kernel_win_0_val_0_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_39 [1/1] 0.00ns
._crit_edge.i.i:2  %col_buf_0_val_0_0_39 = alloca i8, align 1

ST_1: src_kernel_win_0_val_2_1 [1/1] 0.00ns
._crit_edge.i.i:3  %src_kernel_win_0_val_2_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_1_1 [1/1] 0.00ns
._crit_edge.i.i:4  %src_kernel_win_0_val_1_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_1_2 [1/1] 0.00ns
._crit_edge.i.i:5  %src_kernel_win_0_val_1_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_40 [1/1] 0.00ns
._crit_edge.i.i:6  %col_buf_0_val_0_0_40 = alloca i8, align 1

ST_1: src_kernel_win_0_val_2_2 [1/1] 0.00ns
._crit_edge.i.i:7  %src_kernel_win_0_val_2_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_41 [1/1] 0.00ns
._crit_edge.i.i:8  %col_buf_0_val_0_0_41 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_14 [1/1] 0.00ns
._crit_edge.i.i:9  %right_border_buf_0_val_1_2_14 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_15 [1/1] 0.00ns
._crit_edge.i.i:10  %right_border_buf_0_val_1_2_15 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_16 [1/1] 0.00ns
._crit_edge.i.i:11  %right_border_buf_0_val_1_2_16 = alloca i8, align 1

ST_1: stg_25 [1/1] 0.00ns
._crit_edge.i.i:12  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @str232, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str233, [1 x i8]* @str233, [8 x i8]* @str232)

ST_1: stg_26 [1/1] 0.00ns
._crit_edge.i.i:13  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @str228, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str229, [1 x i8]* @str229, [8 x i8]* @str228)

ST_1: p_src_cols_V_read76 [1/1] 0.00ns
._crit_edge.i.i:14  %p_src_cols_V_read76 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read75 [1/1] 0.00ns
._crit_edge.i.i:15  %p_src_rows_V_read75 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: k_buf_0_val_0 [1/1] 2.39ns
._crit_edge.i.i:16  %k_buf_0_val_0 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_1 [1/1] 2.39ns
._crit_edge.i.i:17  %k_buf_0_val_1 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_2 [1/1] 2.39ns
._crit_edge.i.i:18  %k_buf_0_val_2 = alloca [1920 x i8], align 1

ST_1: right_border_buf_0_val_0_0 [1/1] 0.00ns
._crit_edge.i.i:19  %right_border_buf_0_val_0_0 = alloca i8, align 1

ST_1: right_border_buf_0_val_0_1 [1/1] 0.00ns
._crit_edge.i.i:20  %right_border_buf_0_val_0_1 = alloca i8, align 1

ST_1: right_border_buf_0_val_0_2 [1/1] 0.00ns
._crit_edge.i.i:21  %right_border_buf_0_val_0_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0 [1/1] 0.00ns
._crit_edge.i.i:22  %col_buf_0_val_0_0 = alloca i8, align 1

ST_1: tmp [1/1] 0.00ns
._crit_edge.i.i:23  %tmp = trunc i12 %p_src_rows_V_read75 to i11

ST_1: tmp_136 [1/1] 0.00ns
._crit_edge.i.i:24  %tmp_136 = trunc i12 %p_src_cols_V_read76 to i11

ST_1: stg_38 [1/1] 0.00ns
._crit_edge.i.i:25  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: rbegin_i_i_i [1/1] 0.00ns
._crit_edge.i.i:26  %rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @p_str1) nounwind

ST_1: rend_i_i_i [1/1] 0.00ns
._crit_edge.i.i:27  %rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @p_str1, i32 %rbegin_i_i_i) nounwind

ST_1: stg_41 [1/1] 0.00ns
._crit_edge.i.i:28  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: rbegin_i250_i_i [1/1] 0.00ns
._crit_edge.i.i:29  %rbegin_i250_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str2) nounwind

ST_1: rend_i251_i_i [1/1] 0.00ns
._crit_edge.i.i:30  %rend_i251_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str2, i32 %rbegin_i250_i_i) nounwind

ST_1: stg_44 [1/1] 0.00ns
._crit_edge.i.i:31  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: rbegin_i252_i_i [1/1] 0.00ns
._crit_edge.i.i:32  %rbegin_i252_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str15) nounwind

ST_1: rend_i253_i_i [1/1] 0.00ns
._crit_edge.i.i:33  %rend_i253_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str15, i32 %rbegin_i252_i_i) nounwind

ST_1: stg_47 [1/1] 0.00ns
._crit_edge.i.i:34  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: heightloop [1/1] 1.84ns
._crit_edge.i.i:35  %heightloop = add i11 %tmp, 5

ST_1: widthloop [1/1] 1.84ns
._crit_edge.i.i:36  %widthloop = add i11 %tmp_136, 2

ST_1: tmp_93 [1/1] 1.84ns
._crit_edge.i.i:37  %tmp_93 = add i11 %tmp_136, -3

ST_1: tmp_93_cast [1/1] 0.00ns
._crit_edge.i.i:38  %tmp_93_cast = zext i11 %tmp_93 to i12

ST_1: tmp_137 [1/1] 0.00ns
._crit_edge.i.i:39  %tmp_137 = trunc i12 %p_src_cols_V_read76 to i2

ST_1: p_neg228_i_i_cast [1/1] 1.37ns
._crit_edge.i.i:40  %p_neg228_i_i_cast = xor i2 %tmp_137, -1

ST_1: ref [1/1] 1.84ns
._crit_edge.i.i:41  %ref = add i11 %tmp, -1

ST_1: ref_cast [1/1] 0.00ns
._crit_edge.i.i:42  %ref_cast = zext i11 %ref to i12

ST_1: stg_56 [1/1] 1.57ns
._crit_edge.i.i:43  br label %0


 <State 2>: 6.72ns
ST_2: p_012_0_i_i [1/1] 0.00ns
:0  %p_012_0_i_i = phi i11 [ 0, %._crit_edge.i.i ], [ %i_V, %5 ]

ST_2: tmp_94_cast_cast3 [1/1] 0.00ns
:1  %tmp_94_cast_cast3 = zext i11 %p_012_0_i_i to i12

ST_2: tmp_95 [1/1] 2.11ns
:2  %tmp_95 = icmp ult i11 %p_012_0_i_i, %heightloop

ST_2: stg_60 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 1085, i64 0)

ST_2: i_V [1/1] 1.84ns
:4  %i_V = add i11 %p_012_0_i_i, 1

ST_2: stg_62 [1/1] 0.00ns
:5  br i1 %tmp_95, label %1, label %"morp_opr<dilate_kernel, BORDER_REPLICATE, 0, 0, 1080, 1920>.exit"

ST_2: stg_63 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_2: tmp_101 [1/1] 0.00ns
:1  %tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_2: tmp_96 [1/1] 2.11ns
:2  %tmp_96 = icmp ugt i11 %p_012_0_i_i, 4

ST_2: ImagLoc_y [1/1] 1.84ns
:3  %ImagLoc_y = add i12 %tmp_94_cast_cast3, -4

ST_2: ImagLoc_y_cast [1/1] 0.00ns
:4  %ImagLoc_y_cast = sext i12 %ImagLoc_y to i13

ST_2: tmp_102 [1/1] 2.14ns
:5  %tmp_102 = icmp slt i12 %ImagLoc_y, -1

ST_2: tmp_138 [1/1] 0.00ns
:6  %tmp_138 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %ImagLoc_y, i32 1, i32 11)

ST_2: icmp [1/1] 2.11ns
:7  %icmp = icmp sgt i11 %tmp_138, 0

ST_2: tmp_103 [1/1] 2.14ns
:8  %tmp_103 = icmp slt i12 %ImagLoc_y, %ref_cast

ST_2: or_cond [1/1] 1.37ns
:9  %or_cond = and i1 %icmp, %tmp_103

ST_2: tmp_139 [1/1] 0.00ns
:10  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_y, i32 11)

ST_2: p_i_i [1/1] 1.37ns
:11  %p_i_i = select i1 %tmp_103, i11 2, i11 %ref

ST_2: tmp_140 [1/1] 0.00ns
:12  %tmp_140 = trunc i11 %p_i_i to i2

ST_2: y_1 [1/1] 1.84ns
:13  %y_1 = add i12 %tmp_94_cast_cast3, -5

ST_2: y_1_cast [1/1] 0.00ns
:14  %y_1_cast = sext i12 %y_1 to i13

ST_2: tmp_141 [1/1] 0.00ns
:15  %tmp_141 = trunc i11 %p_i_i to i2

ST_2: y_1_1 [1/1] 1.84ns
:16  %y_1_1 = add i12 %tmp_94_cast_cast3, -6

ST_2: y_1_1_cast [1/1] 0.00ns
:17  %y_1_1_cast = sext i12 %y_1_1 to i13

ST_2: brmerge [1/1] 1.37ns
:18  %brmerge = or i1 %tmp_102, %or_cond

ST_2: stg_82 [1/1] 1.57ns
:19  br label %2

ST_2: stg_83 [1/1] 0.00ns
morp_opr<dilate_kernel, BORDER_REPLICATE, 0, 0, 1080, 1920>.exit:0  ret void


 <State 3>: 8.04ns
ST_3: p_025_0_i_i [1/1] 0.00ns
:0  %p_025_0_i_i = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge245.i.i ]

ST_3: tmp_97_cast [1/1] 0.00ns
:4  %tmp_97_cast = zext i11 %p_025_0_i_i to i12

ST_3: tmp_98 [1/1] 2.11ns
:5  %tmp_98 = icmp ult i11 %p_025_0_i_i, %widthloop

ST_3: j_V [1/1] 1.84ns
:7  %j_V = add i11 %p_025_0_i_i, 1

ST_3: stg_88 [1/1] 0.00ns
:8  br i1 %tmp_98, label %.critedge.i.i, label %5

ST_3: tmp_142 [1/1] 0.00ns
.critedge.i.i:3  %tmp_142 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_025_0_i_i, i32 1, i32 10)

ST_3: icmp4 [1/1] 2.07ns
.critedge.i.i:4  %icmp4 = icmp ne i10 %tmp_142, 0

ST_3: or_cond221_i_i [1/1] 1.37ns
.critedge.i.i:5  %or_cond221_i_i = and i1 %tmp_96, %icmp4

ST_3: ImagLoc_x [1/1] 1.84ns
.critedge.i.i:7  %ImagLoc_x = add i12 %tmp_97_cast, -1

ST_3: tmp_143 [1/1] 0.00ns
.critedge.i.i:8  %tmp_143 = trunc i12 %ImagLoc_x to i2

ST_3: ImagLoc_x_cast2 [1/1] 0.00ns
.critedge.i.i:9  %ImagLoc_x_cast2 = sext i12 %ImagLoc_x to i13

ST_3: x [3/3] 6.20ns
.critedge.i.i:10  %x = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_x_cast2, i12 %p_src_cols_V_read76, i4 1) nounwind

ST_3: stg_96 [1/1] 0.00ns
.critedge.i.i:21  br i1 %brmerge, label %._crit_edge234.i.i, label %._crit_edge235.i.i

ST_3: stg_97 [1/1] 0.00ns
._crit_edge235.i.i:0  br i1 %tmp_139, label %.loopexit224.i.i, label %._crit_edge243.i.i.0

ST_3: t_2 [3/3] 6.20ns
._crit_edge243.i.i.0:16  %t_2 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_1_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

ST_3: tmp_105 [1/1] 2.11ns
._crit_edge234.i.i:0  %tmp_105 = icmp ne i11 %p_025_0_i_i, 0

ST_3: tmp_106 [1/1] 2.14ns
._crit_edge234.i.i:1  %tmp_106 = icmp slt i12 %ImagLoc_x, %p_src_cols_V_read76

ST_3: or_cond2 [1/1] 1.37ns
._crit_edge234.i.i:2  %or_cond2 = and i1 %tmp_105, %tmp_106

ST_3: stg_102 [1/1] 0.00ns
._crit_edge234.i.i:3  br i1 %or_cond2, label %3, label %._crit_edge238.i.i

ST_3: tmp_145 [1/1] 0.00ns
._crit_edge238.i.i:0  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

ST_3: stg_104 [1/1] 0.00ns
._crit_edge238.i.i:1  br i1 %tmp_145, label %.loopexit224.i.i.pre, label %4

ST_3: stg_105 [1/1] 0.00ns
:0  br i1 %tmp_106, label %.loopexit224.i.i, label %.preheader.preheader.i.i

ST_3: tmp_107 [1/1] 2.14ns
:0  %tmp_107 = icmp slt i12 %ImagLoc_x, %tmp_93_cast

ST_3: stg_107 [1/1] 0.00ns
:1  br i1 %tmp_107, label %._crit_edge241.i.i.1.critedge.critedge, label %"operator().exit290.i.i"

ST_3: col_assign [1/1] 0.80ns
operator().exit290.i.i:0  %col_assign = add i2 %tmp_143, %p_neg228_i_i_cast

ST_3: stg_109 [1/1] 1.62ns
operator().exit290.i.i:1  switch i2 %col_assign, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]


 <State 4>: 8.25ns
ST_4: x [2/3] 8.25ns
.critedge.i.i:10  %x = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_x_cast2, i12 %p_src_cols_V_read76, i4 1) nounwind

ST_4: t_2 [2/3] 8.25ns
._crit_edge243.i.i.0:16  %t_2 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_1_cast, i12 %p_src_rows_V_read75, i4 1) nounwind


 <State 5>: 8.22ns
ST_5: x [1/3] 8.22ns
.critedge.i.i:10  %x = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_x_cast2, i12 %p_src_cols_V_read76, i4 1) nounwind

ST_5: tmp_144 [1/1] 0.00ns
.critedge.i.i:12  %tmp_144 = trunc i15 %x to i2

ST_5: t [3/3] 6.20ns
._crit_edge243.i.i.0:0  %t = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_y_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

ST_5: t_1 [3/3] 6.20ns
._crit_edge243.i.i.0:8  %t_1 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

ST_5: t_2 [1/3] 8.22ns
._crit_edge243.i.i.0:16  %t_2 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_1_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

ST_5: tmp_148 [1/1] 0.00ns
._crit_edge243.i.i.0:17  %tmp_148 = trunc i15 %t_2 to i2


 <State 6>: 8.25ns
ST_6: x_4 [1/1] 0.00ns
.critedge.i.i:11  %x_4 = sext i15 %x to i32

ST_6: tmp_s [1/1] 0.00ns
.critedge.i.i:13  %tmp_s = zext i32 %x_4 to i64

ST_6: k_buf_0_val_0_addr [1/1] 0.00ns
.critedge.i.i:14  %k_buf_0_val_0_addr = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_s

ST_6: right_border_buf_0_val_2_0 [2/2] 2.39ns
.critedge.i.i:15  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

ST_6: k_buf_0_val_1_addr [1/1] 0.00ns
.critedge.i.i:17  %k_buf_0_val_1_addr = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_s

ST_6: right_border_buf_0_val_1_0 [2/2] 2.39ns
.critedge.i.i:18  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

ST_6: k_buf_0_val_2_addr [1/1] 0.00ns
.critedge.i.i:19  %k_buf_0_val_2_addr = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_s

ST_6: src_kernel_win_0_val_2_0 [2/2] 2.39ns
.critedge.i.i:20  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

ST_6: t [2/3] 8.25ns
._crit_edge243.i.i.0:0  %t = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_y_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

ST_6: t_1 [2/3] 8.25ns
._crit_edge243.i.i.0:8  %t_1 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

ST_6: locy_2_t [1/1] 0.80ns
._crit_edge243.i.i.0:18  %locy_2_t = sub i2 %tmp_141, %tmp_148

ST_6: stg_129 [1/1] 1.62ns
._crit_edge243.i.i.0:19  switch i2 %locy_2_t, label %branch8 [
    i2 0, label %branch6
    i2 1, label %.loopexit224.i.i.pre80
  ]

ST_6: stg_130 [1/1] 0.00ns
.loopexit224.i.i.pre80:3  br label %.loopexit224.i.i

ST_6: stg_131 [1/1] 0.00ns
branch6:4  br label %.loopexit224.i.i

ST_6: stg_132 [1/1] 0.00ns
branch8:3  br label %.loopexit224.i.i

ST_6: col_assign_2 [1/1] 0.80ns
.preheader.preheader.i.i:6  %col_assign_2 = add i2 %tmp_144, %p_neg228_i_i_cast

ST_6: stg_134 [1/1] 0.00ns
branch10:4  br label %.loopexit224.i.i

ST_6: stg_135 [1/1] 0.00ns
branch9:4  br label %.loopexit224.i.i

ST_6: stg_136 [1/1] 0.00ns
branch11:4  br label %.loopexit224.i.i

ST_6: stg_137 [1/1] 0.00ns
.loopexit224.i.i.pre:3  br label %.loopexit224.i.i

ST_6: stg_138 [1/1] 0.00ns
._crit_edge241.i.i.1:5  br label %.loopexit224.i.i


 <State 7>: 8.22ns
ST_7: stg_139 [1/1] 0.00ns
.critedge.i.i:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_7: tmp_104 [1/1] 0.00ns
.critedge.i.i:1  %tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_7: stg_141 [1/1] 0.00ns
.critedge.i.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_142 [1/1] 0.00ns
.critedge.i.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1833) nounwind

ST_7: right_border_buf_0_val_2_0 [1/2] 2.39ns
.critedge.i.i:15  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

ST_7: stg_144 [1/1] 0.00ns
.critedge.i.i:16  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0, align 1

ST_7: right_border_buf_0_val_1_0 [1/2] 2.39ns
.critedge.i.i:18  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

ST_7: src_kernel_win_0_val_2_0 [1/2] 2.39ns
.critedge.i.i:20  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

ST_7: t [1/3] 8.22ns
._crit_edge243.i.i.0:0  %t = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_y_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

ST_7: tmp_146 [1/1] 0.00ns
._crit_edge243.i.i.0:1  %tmp_146 = trunc i15 %t to i2

ST_7: t_1 [1/3] 8.22ns
._crit_edge243.i.i.0:8  %t_1 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_cast, i12 %p_src_rows_V_read75, i4 1) nounwind

ST_7: tmp_147 [1/1] 0.00ns
._crit_edge243.i.i.0:9  %tmp_147 = trunc i15 %t_1 to i2

ST_7: stg_151 [1/1] 0.00ns
branch13:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_1, align 1

ST_7: stg_152 [1/1] 0.00ns
branch13:1  br label %"operator().exit290.i.i250"

ST_7: stg_153 [1/1] 0.00ns
branch12:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_0, align 1

ST_7: stg_154 [1/1] 0.00ns
branch12:1  br label %"operator().exit290.i.i250"

ST_7: stg_155 [1/1] 0.00ns
branch14:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_2, align 1

ST_7: stg_156 [1/1] 0.00ns
branch14:1  br label %"operator().exit290.i.i250"

ST_7: right_border_buf_0_val_1_2_s [1/1] 0.00ns
operator().exit290.i.i250:0  %right_border_buf_0_val_1_2_s = load i8* %right_border_buf_0_val_1_2_14, align 1

ST_7: right_border_buf_0_val_1_2_6 [1/1] 0.00ns
operator().exit290.i.i250:1  %right_border_buf_0_val_1_2_6 = load i8* %right_border_buf_0_val_1_2_15, align 1

ST_7: right_border_buf_0_val_1_2_7 [1/1] 0.00ns
operator().exit290.i.i250:2  %right_border_buf_0_val_1_2_7 = load i8* %right_border_buf_0_val_1_2_16, align 1

ST_7: stg_160 [1/1] 2.39ns
operator().exit290.i.i250:3  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_2_addr, align 1

ST_7: sel_tmp16 [1/1] 1.36ns
operator().exit290.i.i250:4  %sel_tmp16 = icmp eq i2 %col_assign, 1

ST_7: right_border_buf_0_val_1_2_2 [1/1] 1.37ns
operator().exit290.i.i250:5  %right_border_buf_0_val_1_2_2 = select i1 %sel_tmp16, i8 %right_border_buf_0_val_1_2_7, i8 %right_border_buf_0_val_1_0

ST_7: sel_tmp18 [1/1] 1.36ns
operator().exit290.i.i250:6  %sel_tmp18 = icmp eq i2 %col_assign, 0

ST_7: right_border_buf_0_val_1_2_3 [1/1] 1.37ns
operator().exit290.i.i250:7  %right_border_buf_0_val_1_2_3 = select i1 %sel_tmp18, i8 %right_border_buf_0_val_1_2_7, i8 %right_border_buf_0_val_1_2_2

ST_7: right_border_buf_0_val_1_2_4 [1/1] 1.37ns
operator().exit290.i.i250:8  %right_border_buf_0_val_1_2_4 = select i1 %sel_tmp16, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_2_6

ST_7: right_border_buf_0_val_1_2_5 [1/1] 1.37ns
operator().exit290.i.i250:9  %right_border_buf_0_val_1_2_5 = select i1 %sel_tmp18, i8 %right_border_buf_0_val_1_2_6, i8 %right_border_buf_0_val_1_2_4

ST_7: right_border_buf_0_val_1_2_19 [1/1] 1.37ns
operator().exit290.i.i250:10  %right_border_buf_0_val_1_2_19 = select i1 %sel_tmp18, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_2_s

ST_7: stg_168 [1/1] 2.39ns
operator().exit290.i.i250:11  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_1_addr, align 1

ST_7: stg_169 [1/1] 1.62ns
operator().exit290.i.i250:12  switch i2 %col_assign, label %branch26 [
    i2 0, label %._crit_edge241.i.i.1.pre
    i2 1, label %branch25
  ]

ST_7: stg_170 [1/1] 0.00ns
branch25:0  store i8 %right_border_buf_0_val_1_2_3, i8* %right_border_buf_0_val_1_2_16, align 1

ST_7: stg_171 [1/1] 0.00ns
branch25:1  store i8 %right_border_buf_0_val_1_2_5, i8* %right_border_buf_0_val_1_2_15, align 1

ST_7: stg_172 [1/1] 0.00ns
branch25:2  store i8 %right_border_buf_0_val_1_2_19, i8* %right_border_buf_0_val_1_2_14, align 1

ST_7: stg_173 [1/1] 0.00ns
branch25:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_40, align 1

ST_7: stg_174 [1/1] 0.00ns
branch25:4  br label %._crit_edge241.i.i.1

ST_7: stg_175 [1/1] 0.00ns
._crit_edge241.i.i.1.pre:0  store i8 %right_border_buf_0_val_1_2_3, i8* %right_border_buf_0_val_1_2_16, align 1

ST_7: stg_176 [1/1] 0.00ns
._crit_edge241.i.i.1.pre:1  store i8 %right_border_buf_0_val_1_2_5, i8* %right_border_buf_0_val_1_2_15, align 1

ST_7: stg_177 [1/1] 0.00ns
._crit_edge241.i.i.1.pre:2  store i8 %right_border_buf_0_val_1_2_19, i8* %right_border_buf_0_val_1_2_14, align 1

ST_7: stg_178 [1/1] 0.00ns
._crit_edge241.i.i.1.pre:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_41, align 1

ST_7: stg_179 [1/1] 0.00ns
._crit_edge241.i.i.1.pre:4  br label %._crit_edge241.i.i.1

ST_7: stg_180 [1/1] 0.00ns
branch26:0  store i8 %right_border_buf_0_val_1_2_3, i8* %right_border_buf_0_val_1_2_16, align 1

ST_7: stg_181 [1/1] 0.00ns
branch26:1  store i8 %right_border_buf_0_val_1_2_5, i8* %right_border_buf_0_val_1_2_15, align 1

ST_7: stg_182 [1/1] 0.00ns
branch26:2  store i8 %right_border_buf_0_val_1_2_19, i8* %right_border_buf_0_val_1_2_14, align 1

ST_7: stg_183 [1/1] 0.00ns
branch26:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_39, align 1

ST_7: stg_184 [1/1] 0.00ns
branch26:4  br label %._crit_edge241.i.i.1

ST_7: stg_185 [1/1] 2.39ns
._crit_edge241.i.i.1.critedge.critedge:0  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_2_addr, align 1

ST_7: stg_186 [1/1] 2.39ns
._crit_edge241.i.i.1.critedge.critedge:1  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_1_addr, align 1

ST_7: stg_187 [1/1] 0.00ns
._crit_edge241.i.i.1.critedge.critedge:2  br label %._crit_edge241.i.i.1

ST_7: tmp_150 [1/1] 1.70ns
._crit_edge241.i.i.1:0  %tmp_150 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_7: stg_189 [1/1] 2.39ns
._crit_edge241.i.i.1:1  store i8 %tmp_150, i8* %k_buf_0_val_0_addr, align 1

ST_7: stg_190 [1/1] 0.00ns
.loopexit224.i.i:0  br i1 %or_cond221_i_i, label %._crit_edge2.i292.i.i.0.0, label %._crit_edge245.i.i


 <State 8>: 5.67ns
ST_8: src_kernel_win_0_val_0_1_24 [1/1] 0.00ns
:1  %src_kernel_win_0_val_0_1_24 = load i8* %src_kernel_win_0_val_0_1, align 1

ST_8: src_kernel_win_0_val_2_1_30 [1/1] 0.00ns
:2  %src_kernel_win_0_val_2_1_30 = load i8* %src_kernel_win_0_val_2_1, align 1

ST_8: src_kernel_win_0_val_1_1_24 [1/1] 0.00ns
:3  %src_kernel_win_0_val_1_1_24 = load i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_194 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1922, i64 0)

ST_8: locy [1/1] 0.80ns
._crit_edge243.i.i.0:2  %locy = sub i2 %tmp_140, %tmp_146

ST_8: col_buf_0_val_0_0_load [1/1] 0.00ns
._crit_edge243.i.i.0:3  %col_buf_0_val_0_0_load = load i8* %col_buf_0_val_0_0, align 1

ST_8: sel_tmp8 [1/1] 1.36ns
._crit_edge243.i.i.0:4  %sel_tmp8 = icmp eq i2 %tmp_140, %tmp_146

ST_8: sel_tmp9 [1/1] 1.37ns
._crit_edge243.i.i.0:5  %sel_tmp9 = select i1 %sel_tmp8, i8 %col_buf_0_val_0_0_load, i8 %src_kernel_win_0_val_2_0

ST_8: sel_tmp10 [1/1] 1.36ns
._crit_edge243.i.i.0:6  %sel_tmp10 = icmp eq i2 %locy, 1

ST_8: src_kernel_win_0_val_0_0 [1/1] 1.37ns
._crit_edge243.i.i.0:7  %src_kernel_win_0_val_0_0 = select i1 %sel_tmp10, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp9

ST_8: locy_1_t [1/1] 0.80ns
._crit_edge243.i.i.0:10  %locy_1_t = sub i2 %tmp_141, %tmp_147

ST_8: col_buf_0_val_0_0_load_1 [1/1] 0.00ns
._crit_edge243.i.i.0:11  %col_buf_0_val_0_0_load_1 = load i8* %col_buf_0_val_0_0, align 1

ST_8: sel_tmp12 [1/1] 1.36ns
._crit_edge243.i.i.0:12  %sel_tmp12 = icmp eq i2 %tmp_141, %tmp_147

ST_8: sel_tmp13 [1/1] 1.37ns
._crit_edge243.i.i.0:13  %sel_tmp13 = select i1 %sel_tmp12, i8 %col_buf_0_val_0_0_load_1, i8 %src_kernel_win_0_val_2_0

ST_8: sel_tmp14 [1/1] 1.36ns
._crit_edge243.i.i.0:14  %sel_tmp14 = icmp eq i2 %locy_1_t, 1

ST_8: src_kernel_win_0_val_1_0 [1/1] 1.37ns
._crit_edge243.i.i.0:15  %src_kernel_win_0_val_1_0 = select i1 %sel_tmp14, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp13

ST_8: stg_207 [1/1] 1.57ns
.loopexit224.i.i.pre80:0  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_208 [1/1] 1.94ns
.loopexit224.i.i.pre80:1  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_209 [1/1] 1.57ns
.loopexit224.i.i.pre80:2  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: src_kernel_win_0_val_2_1_24 [1/1] 0.00ns
branch6:0  %src_kernel_win_0_val_2_1_24 = load i8* %col_buf_0_val_0_0, align 1

ST_8: stg_211 [1/1] 1.57ns
branch6:1  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_212 [1/1] 1.94ns
branch6:2  store i8 %src_kernel_win_0_val_2_1_24, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_213 [1/1] 1.57ns
branch6:3  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: stg_214 [1/1] 1.57ns
branch8:0  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_215 [1/1] 1.94ns
branch8:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_216 [1/1] 1.57ns
branch8:2  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: col_buf_0_val_0_0_39_load [1/1] 0.00ns
.preheader.preheader.i.i:0  %col_buf_0_val_0_0_39_load = load i8* %col_buf_0_val_0_0_39, align 1

ST_8: col_buf_0_val_0_0_40_load [1/1] 0.00ns
.preheader.preheader.i.i:1  %col_buf_0_val_0_0_40_load = load i8* %col_buf_0_val_0_0_40, align 1

ST_8: col_buf_0_val_0_0_41_load [1/1] 0.00ns
.preheader.preheader.i.i:2  %col_buf_0_val_0_0_41_load = load i8* %col_buf_0_val_0_0_41, align 1

ST_8: right_border_buf_0_val_1_2_8 [1/1] 0.00ns
.preheader.preheader.i.i:3  %right_border_buf_0_val_1_2_8 = load i8* %right_border_buf_0_val_1_2_14, align 1

ST_8: right_border_buf_0_val_1_2_9 [1/1] 0.00ns
.preheader.preheader.i.i:4  %right_border_buf_0_val_1_2_9 = load i8* %right_border_buf_0_val_1_2_15, align 1

ST_8: right_border_buf_0_val_1_2_10 [1/1] 0.00ns
.preheader.preheader.i.i:5  %right_border_buf_0_val_1_2_10 = load i8* %right_border_buf_0_val_1_2_16, align 1

ST_8: sel_tmp [1/1] 1.36ns
.preheader.preheader.i.i:7  %sel_tmp = icmp eq i2 %col_assign_2, 1

ST_8: col_buf_0_val_0_0_42 [1/1] 1.37ns
.preheader.preheader.i.i:8  %col_buf_0_val_0_0_42 = select i1 %sel_tmp, i8 %col_buf_0_val_0_0_40_load, i8 %col_buf_0_val_0_0_39_load

ST_8: sel_tmp2 [1/1] 1.36ns
.preheader.preheader.i.i:9  %sel_tmp2 = icmp eq i2 %col_assign_2, 0

ST_8: col_buf_0_val_0_0_46 [1/1] 1.37ns
.preheader.preheader.i.i:10  %col_buf_0_val_0_0_46 = select i1 %sel_tmp2, i8 %col_buf_0_val_0_0_41_load, i8 %col_buf_0_val_0_0_42

ST_8: right_border_buf_0_val_1_2 [1/1] 1.37ns
.preheader.preheader.i.i:11  %right_border_buf_0_val_1_2 = select i1 %sel_tmp, i8 %right_border_buf_0_val_1_2_9, i8 %right_border_buf_0_val_1_2_10

ST_8: right_border_buf_0_val_1_2_20 [1/1] 1.37ns
.preheader.preheader.i.i:12  %right_border_buf_0_val_1_2_20 = select i1 %sel_tmp2, i8 %right_border_buf_0_val_1_2_8, i8 %right_border_buf_0_val_1_2

ST_8: stg_229 [1/1] 1.62ns
.preheader.preheader.i.i:13  switch i2 %col_assign_2, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

ST_8: src_kernel_win_0_val_2_1_28 [1/1] 0.00ns
branch10:0  %src_kernel_win_0_val_2_1_28 = load i8* %right_border_buf_0_val_0_1, align 1

ST_8: stg_231 [1/1] 1.57ns
branch10:1  store i8 %right_border_buf_0_val_1_2_20, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_232 [1/1] 1.94ns
branch10:2  store i8 %src_kernel_win_0_val_2_1_28, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_233 [1/1] 1.57ns
branch10:3  store i8 %col_buf_0_val_0_0_46, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: src_kernel_win_0_val_2_1_27 [1/1] 0.00ns
branch9:0  %src_kernel_win_0_val_2_1_27 = load i8* %right_border_buf_0_val_0_0, align 1

ST_8: stg_235 [1/1] 1.57ns
branch9:1  store i8 %right_border_buf_0_val_1_2_20, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_236 [1/1] 1.94ns
branch9:2  store i8 %src_kernel_win_0_val_2_1_27, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_237 [1/1] 1.57ns
branch9:3  store i8 %col_buf_0_val_0_0_46, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: src_kernel_win_0_val_2_1_26 [1/1] 0.00ns
branch11:0  %src_kernel_win_0_val_2_1_26 = load i8* %right_border_buf_0_val_0_2, align 1

ST_8: stg_239 [1/1] 1.57ns
branch11:1  store i8 %right_border_buf_0_val_1_2_20, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_240 [1/1] 1.94ns
branch11:2  store i8 %src_kernel_win_0_val_2_1_26, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_241 [1/1] 1.57ns
branch11:3  store i8 %col_buf_0_val_0_0_46, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: stg_242 [1/1] 1.57ns
.loopexit224.i.i.pre:0  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_243 [1/1] 1.94ns
.loopexit224.i.i.pre:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_244 [1/1] 1.57ns
.loopexit224.i.i.pre:2  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: stg_245 [1/1] 1.57ns
._crit_edge241.i.i.1:2  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_246 [1/1] 1.94ns
._crit_edge241.i.i.1:3  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_247 [1/1] 1.57ns
._crit_edge241.i.i.1:4  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: src_kernel_win_0_val_2_2_lo [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:5  %src_kernel_win_0_val_2_2_lo = load i8* %src_kernel_win_0_val_2_2, align 1

ST_8: tmp_192_0_1 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:6  %tmp_192_0_1 = icmp ugt i8 %src_kernel_win_0_val_2_1_30, %src_kernel_win_0_val_2_2_lo

ST_8: temp_0_i_i_i_057_i_i_1_0_1 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:7  %temp_0_i_i_i_057_i_i_1_0_1 = select i1 %tmp_192_0_1, i8 %src_kernel_win_0_val_2_1_30, i8 %src_kernel_win_0_val_2_2_lo

ST_8: stg_251 [1/1] 0.00ns
._crit_edge245.i.i:1  store i8 %src_kernel_win_0_val_2_1_30, i8* %src_kernel_win_0_val_2_2, align 1


 <State 9>: 8.73ns
ST_9: src_kernel_win_0_val_0_1_lo [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1, align 1

ST_9: src_kernel_win_0_val_2_1_lo [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:2  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1, align 1

ST_9: src_kernel_win_0_val_1_1_lo [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:3  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1, align 1

ST_9: src_kernel_win_0_val_1_2_lo [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:4  %src_kernel_win_0_val_1_2_lo = load i8* %src_kernel_win_0_val_1_2, align 1

ST_9: tmp_192_0_2 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:8  %tmp_192_0_2 = icmp ugt i8 %src_kernel_win_0_val_2_1_lo, %temp_0_i_i_i_057_i_i_1_0_1

ST_9: temp_0_i_i_i_057_i_i_1_0_2 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:9  %temp_0_i_i_i_057_i_i_1_0_2 = select i1 %tmp_192_0_2, i8 %src_kernel_win_0_val_2_1_lo, i8 %temp_0_i_i_i_057_i_i_1_0_1

ST_9: tmp_192_1 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:10  %tmp_192_1 = icmp ugt i8 %src_kernel_win_0_val_1_2_lo, %temp_0_i_i_i_057_i_i_1_0_2

ST_9: temp_0_i_i_i_057_i_i_1_1 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:11  %temp_0_i_i_i_057_i_i_1_1 = select i1 %tmp_192_1, i8 %src_kernel_win_0_val_1_2_lo, i8 %temp_0_i_i_i_057_i_i_1_0_2

ST_9: tmp_192_1_1 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:12  %tmp_192_1_1 = icmp ugt i8 %src_kernel_win_0_val_1_1_24, %temp_0_i_i_i_057_i_i_1_1

ST_9: stg_261 [1/1] 0.00ns
._crit_edge245.i.i:2  store i8 %src_kernel_win_0_val_1_1_24, i8* %src_kernel_win_0_val_1_2, align 1


 <State 10>: 8.11ns
ST_10: src_kernel_win_0_val_0_2_lo [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:1  %src_kernel_win_0_val_0_2_lo = load i8* %src_kernel_win_0_val_0_2, align 1

ST_10: temp_0_i_i_i_057_i_i_1_1_1 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:13  %temp_0_i_i_i_057_i_i_1_1_1 = select i1 %tmp_192_1_1, i8 %src_kernel_win_0_val_1_1_24, i8 %temp_0_i_i_i_057_i_i_1_1

ST_10: tmp_192_1_2 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:14  %tmp_192_1_2 = icmp ugt i8 %src_kernel_win_0_val_1_1_lo, %temp_0_i_i_i_057_i_i_1_1_1

ST_10: temp_0_i_i_i_057_i_i_1_1_2 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:15  %temp_0_i_i_i_057_i_i_1_1_2 = select i1 %tmp_192_1_2, i8 %src_kernel_win_0_val_1_1_lo, i8 %temp_0_i_i_i_057_i_i_1_1_1

ST_10: tmp_192_2 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:16  %tmp_192_2 = icmp ugt i8 %src_kernel_win_0_val_0_2_lo, %temp_0_i_i_i_057_i_i_1_1_2

ST_10: temp_0_i_i_i_057_i_i_1_2 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:17  %temp_0_i_i_i_057_i_i_1_2 = select i1 %tmp_192_2, i8 %src_kernel_win_0_val_0_2_lo, i8 %temp_0_i_i_i_057_i_i_1_1_2

ST_10: empty [1/1] 0.00ns
._crit_edge245.i.i:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_104)

ST_10: stg_269 [1/1] 0.00ns
._crit_edge245.i.i:3  store i8 %src_kernel_win_0_val_0_1_24, i8* %src_kernel_win_0_val_0_2, align 1

ST_10: stg_270 [1/1] 0.00ns
._crit_edge245.i.i:4  br label %2


 <State 11>: 8.44ns
ST_11: tmp_192_2_1 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:18  %tmp_192_2_1 = icmp ugt i8 %src_kernel_win_0_val_0_1_24, %temp_0_i_i_i_057_i_i_1_2

ST_11: temp_0_i_i_i_057_i_i_1_2_1 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:19  %temp_0_i_i_i_057_i_i_1_2_1 = select i1 %tmp_192_2_1, i8 %src_kernel_win_0_val_0_1_24, i8 %temp_0_i_i_i_057_i_i_1_2

ST_11: tmp_192_2_2 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:20  %tmp_192_2_2 = icmp ugt i8 %src_kernel_win_0_val_0_1_lo, %temp_0_i_i_i_057_i_i_1_2_1

ST_11: tmp_55 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:21  %tmp_55 = select i1 %tmp_192_2_2, i8 %src_kernel_win_0_val_0_1_lo, i8 %temp_0_i_i_i_057_i_i_1_2_1

ST_11: stg_275 [1/1] 1.70ns
._crit_edge2.i292.i.i.0.0:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_55)

ST_11: stg_276 [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:23  br label %._crit_edge245.i.i


 <State 12>: 0.00ns
ST_12: empty_102 [1/1] 0.00ns
:0  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_101)

ST_12: stg_278 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10106a60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x101069d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10106940; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x100f75b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_val_0_1      (alloca           ) [ 0011111111111]
src_kernel_win_0_val_0_2      (alloca           ) [ 0011111111111]
col_buf_0_val_0_0_39          (alloca           ) [ 0011111111111]
src_kernel_win_0_val_2_1      (alloca           ) [ 0011111111111]
src_kernel_win_0_val_1_1      (alloca           ) [ 0011111111111]
src_kernel_win_0_val_1_2      (alloca           ) [ 0011111111111]
col_buf_0_val_0_0_40          (alloca           ) [ 0011111111111]
src_kernel_win_0_val_2_2      (alloca           ) [ 0011111111111]
col_buf_0_val_0_0_41          (alloca           ) [ 0011111111111]
right_border_buf_0_val_1_2_14 (alloca           ) [ 0011111111111]
right_border_buf_0_val_1_2_15 (alloca           ) [ 0011111111111]
right_border_buf_0_val_1_2_16 (alloca           ) [ 0011111111111]
stg_25                        (specinterface    ) [ 0000000000000]
stg_26                        (specinterface    ) [ 0000000000000]
p_src_cols_V_read76           (read             ) [ 0011111111111]
p_src_rows_V_read75           (read             ) [ 0011111111111]
k_buf_0_val_0                 (alloca           ) [ 0011111111111]
k_buf_0_val_1                 (alloca           ) [ 0011111111111]
k_buf_0_val_2                 (alloca           ) [ 0011111111111]
right_border_buf_0_val_0_0    (alloca           ) [ 0011111111111]
right_border_buf_0_val_0_1    (alloca           ) [ 0011111111111]
right_border_buf_0_val_0_2    (alloca           ) [ 0011111111111]
col_buf_0_val_0_0             (alloca           ) [ 0011111111111]
tmp                           (trunc            ) [ 0000000000000]
tmp_136                       (trunc            ) [ 0000000000000]
stg_38                        (speclooptripcount) [ 0000000000000]
rbegin_i_i_i                  (specregionbegin  ) [ 0000000000000]
rend_i_i_i                    (specregionend    ) [ 0000000000000]
stg_41                        (speclooptripcount) [ 0000000000000]
rbegin_i250_i_i               (specregionbegin  ) [ 0000000000000]
rend_i251_i_i                 (specregionend    ) [ 0000000000000]
stg_44                        (speclooptripcount) [ 0000000000000]
rbegin_i252_i_i               (specregionbegin  ) [ 0000000000000]
rend_i253_i_i                 (specregionend    ) [ 0000000000000]
stg_47                        (speclooptripcount) [ 0000000000000]
heightloop                    (add              ) [ 0011111111111]
widthloop                     (add              ) [ 0011111111111]
tmp_93                        (add              ) [ 0000000000000]
tmp_93_cast                   (zext             ) [ 0011111111111]
tmp_137                       (trunc            ) [ 0000000000000]
p_neg228_i_i_cast             (xor              ) [ 0011111111111]
ref                           (add              ) [ 0011111111111]
ref_cast                      (zext             ) [ 0011111111111]
stg_56                        (br               ) [ 0111111111111]
p_012_0_i_i                   (phi              ) [ 0010000000000]
tmp_94_cast_cast3             (zext             ) [ 0000000000000]
tmp_95                        (icmp             ) [ 0011111111111]
stg_60                        (speclooptripcount) [ 0000000000000]
i_V                           (add              ) [ 0111111111111]
stg_62                        (br               ) [ 0000000000000]
stg_63                        (specloopname     ) [ 0000000000000]
tmp_101                       (specregionbegin  ) [ 0001111111111]
tmp_96                        (icmp             ) [ 0001111111110]
ImagLoc_y                     (add              ) [ 0000000000000]
ImagLoc_y_cast                (sext             ) [ 0001111111110]
tmp_102                       (icmp             ) [ 0000000000000]
tmp_138                       (partselect       ) [ 0000000000000]
icmp                          (icmp             ) [ 0000000000000]
tmp_103                       (icmp             ) [ 0000000000000]
or_cond                       (and              ) [ 0000000000000]
tmp_139                       (bitselect        ) [ 0001111111110]
p_i_i                         (select           ) [ 0000000000000]
tmp_140                       (trunc            ) [ 0001111111110]
y_1                           (add              ) [ 0000000000000]
y_1_cast                      (sext             ) [ 0001111111110]
tmp_141                       (trunc            ) [ 0001111111110]
y_1_1                         (add              ) [ 0000000000000]
y_1_1_cast                    (sext             ) [ 0001111111110]
brmerge                       (or               ) [ 0001111111110]
stg_82                        (br               ) [ 0011111111111]
stg_83                        (ret              ) [ 0000000000000]
p_025_0_i_i                   (phi              ) [ 0001000000010]
tmp_97_cast                   (zext             ) [ 0000000000000]
tmp_98                        (icmp             ) [ 0011111111111]
j_V                           (add              ) [ 0011111111111]
stg_88                        (br               ) [ 0000000000000]
tmp_142                       (partselect       ) [ 0000000000000]
icmp4                         (icmp             ) [ 0000000000000]
or_cond221_i_i                (and              ) [ 0001111111110]
ImagLoc_x                     (add              ) [ 0000000000000]
tmp_143                       (trunc            ) [ 0000000000000]
ImagLoc_x_cast2               (sext             ) [ 0000000000000]
stg_96                        (br               ) [ 0000000000000]
stg_97                        (br               ) [ 0000000000000]
tmp_105                       (icmp             ) [ 0000000000000]
tmp_106                       (icmp             ) [ 0001111110000]
or_cond2                      (and              ) [ 0011111111111]
stg_102                       (br               ) [ 0000000000000]
tmp_145                       (bitselect        ) [ 0011111111111]
stg_104                       (br               ) [ 0000000000000]
stg_105                       (br               ) [ 0000000000000]
tmp_107                       (icmp             ) [ 0011111111111]
stg_107                       (br               ) [ 0000000000000]
col_assign                    (add              ) [ 0001111100000]
stg_109                       (switch           ) [ 0000000000000]
x                             (call             ) [ 0001001000000]
tmp_144                       (trunc            ) [ 0001001000000]
t_2                           (call             ) [ 0000000000000]
tmp_148                       (trunc            ) [ 0001001000000]
x_4                           (sext             ) [ 0000000000000]
tmp_s                         (zext             ) [ 0000000000000]
k_buf_0_val_0_addr            (getelementptr    ) [ 0001000100000]
k_buf_0_val_1_addr            (getelementptr    ) [ 0001000100000]
k_buf_0_val_2_addr            (getelementptr    ) [ 0001000100000]
locy_2_t                      (sub              ) [ 0011111111111]
stg_129                       (switch           ) [ 0000000000000]
stg_130                       (br               ) [ 0000000000000]
stg_131                       (br               ) [ 0000000000000]
stg_132                       (br               ) [ 0000000000000]
col_assign_2                  (add              ) [ 0011111111111]
stg_134                       (br               ) [ 0000000000000]
stg_135                       (br               ) [ 0000000000000]
stg_136                       (br               ) [ 0000000000000]
stg_137                       (br               ) [ 0000000000000]
stg_138                       (br               ) [ 0000000000000]
stg_139                       (specloopname     ) [ 0000000000000]
tmp_104                       (specregionbegin  ) [ 0001000011100]
stg_141                       (specpipeline     ) [ 0000000000000]
stg_142                       (specloopname     ) [ 0000000000000]
right_border_buf_0_val_2_0    (load             ) [ 0001000010000]
stg_144                       (store            ) [ 0000000000000]
right_border_buf_0_val_1_0    (load             ) [ 0001000010000]
src_kernel_win_0_val_2_0      (load             ) [ 0001000010000]
t                             (call             ) [ 0000000000000]
tmp_146                       (trunc            ) [ 0001000010000]
t_1                           (call             ) [ 0000000000000]
tmp_147                       (trunc            ) [ 0001000010000]
stg_151                       (store            ) [ 0000000000000]
stg_152                       (br               ) [ 0000000000000]
stg_153                       (store            ) [ 0000000000000]
stg_154                       (br               ) [ 0000000000000]
stg_155                       (store            ) [ 0000000000000]
stg_156                       (br               ) [ 0000000000000]
right_border_buf_0_val_1_2_s  (load             ) [ 0000000000000]
right_border_buf_0_val_1_2_6  (load             ) [ 0000000000000]
right_border_buf_0_val_1_2_7  (load             ) [ 0000000000000]
stg_160                       (store            ) [ 0000000000000]
sel_tmp16                     (icmp             ) [ 0000000000000]
right_border_buf_0_val_1_2_2  (select           ) [ 0000000000000]
sel_tmp18                     (icmp             ) [ 0000000000000]
right_border_buf_0_val_1_2_3  (select           ) [ 0000000000000]
right_border_buf_0_val_1_2_4  (select           ) [ 0000000000000]
right_border_buf_0_val_1_2_5  (select           ) [ 0000000000000]
right_border_buf_0_val_1_2_19 (select           ) [ 0000000000000]
stg_168                       (store            ) [ 0000000000000]
stg_169                       (switch           ) [ 0000000000000]
stg_170                       (store            ) [ 0000000000000]
stg_171                       (store            ) [ 0000000000000]
stg_172                       (store            ) [ 0000000000000]
stg_173                       (store            ) [ 0000000000000]
stg_174                       (br               ) [ 0000000000000]
stg_175                       (store            ) [ 0000000000000]
stg_176                       (store            ) [ 0000000000000]
stg_177                       (store            ) [ 0000000000000]
stg_178                       (store            ) [ 0000000000000]
stg_179                       (br               ) [ 0000000000000]
stg_180                       (store            ) [ 0000000000000]
stg_181                       (store            ) [ 0000000000000]
stg_182                       (store            ) [ 0000000000000]
stg_183                       (store            ) [ 0000000000000]
stg_184                       (br               ) [ 0000000000000]
stg_185                       (store            ) [ 0000000000000]
stg_186                       (store            ) [ 0000000000000]
stg_187                       (br               ) [ 0000000000000]
tmp_150                       (read             ) [ 0000000000000]
stg_189                       (store            ) [ 0000000000000]
stg_190                       (br               ) [ 0000000000000]
src_kernel_win_0_val_0_1_24   (load             ) [ 0001000001110]
src_kernel_win_0_val_2_1_30   (load             ) [ 0000000000000]
src_kernel_win_0_val_1_1_24   (load             ) [ 0001000001100]
stg_194                       (speclooptripcount) [ 0000000000000]
locy                          (sub              ) [ 0000000000000]
col_buf_0_val_0_0_load        (load             ) [ 0000000000000]
sel_tmp8                      (icmp             ) [ 0000000000000]
sel_tmp9                      (select           ) [ 0000000000000]
sel_tmp10                     (icmp             ) [ 0000000000000]
src_kernel_win_0_val_0_0      (select           ) [ 0000000000000]
locy_1_t                      (sub              ) [ 0000000000000]
col_buf_0_val_0_0_load_1      (load             ) [ 0000000000000]
sel_tmp12                     (icmp             ) [ 0000000000000]
sel_tmp13                     (select           ) [ 0000000000000]
sel_tmp14                     (icmp             ) [ 0000000000000]
src_kernel_win_0_val_1_0      (select           ) [ 0000000000000]
stg_207                       (store            ) [ 0000000000000]
stg_208                       (store            ) [ 0000000000000]
stg_209                       (store            ) [ 0000000000000]
src_kernel_win_0_val_2_1_24   (load             ) [ 0000000000000]
stg_211                       (store            ) [ 0000000000000]
stg_212                       (store            ) [ 0000000000000]
stg_213                       (store            ) [ 0000000000000]
stg_214                       (store            ) [ 0000000000000]
stg_215                       (store            ) [ 0000000000000]
stg_216                       (store            ) [ 0000000000000]
col_buf_0_val_0_0_39_load     (load             ) [ 0000000000000]
col_buf_0_val_0_0_40_load     (load             ) [ 0000000000000]
col_buf_0_val_0_0_41_load     (load             ) [ 0000000000000]
right_border_buf_0_val_1_2_8  (load             ) [ 0000000000000]
right_border_buf_0_val_1_2_9  (load             ) [ 0000000000000]
right_border_buf_0_val_1_2_10 (load             ) [ 0000000000000]
sel_tmp                       (icmp             ) [ 0000000000000]
col_buf_0_val_0_0_42          (select           ) [ 0000000000000]
sel_tmp2                      (icmp             ) [ 0000000000000]
col_buf_0_val_0_0_46          (select           ) [ 0000000000000]
right_border_buf_0_val_1_2    (select           ) [ 0000000000000]
right_border_buf_0_val_1_2_20 (select           ) [ 0000000000000]
stg_229                       (switch           ) [ 0000000000000]
src_kernel_win_0_val_2_1_28   (load             ) [ 0000000000000]
stg_231                       (store            ) [ 0000000000000]
stg_232                       (store            ) [ 0000000000000]
stg_233                       (store            ) [ 0000000000000]
src_kernel_win_0_val_2_1_27   (load             ) [ 0000000000000]
stg_235                       (store            ) [ 0000000000000]
stg_236                       (store            ) [ 0000000000000]
stg_237                       (store            ) [ 0000000000000]
src_kernel_win_0_val_2_1_26   (load             ) [ 0000000000000]
stg_239                       (store            ) [ 0000000000000]
stg_240                       (store            ) [ 0000000000000]
stg_241                       (store            ) [ 0000000000000]
stg_242                       (store            ) [ 0000000000000]
stg_243                       (store            ) [ 0000000000000]
stg_244                       (store            ) [ 0000000000000]
stg_245                       (store            ) [ 0000000000000]
stg_246                       (store            ) [ 0000000000000]
stg_247                       (store            ) [ 0000000000000]
src_kernel_win_0_val_2_2_lo   (load             ) [ 0000000000000]
tmp_192_0_1                   (icmp             ) [ 0000000000000]
temp_0_i_i_i_057_i_i_1_0_1    (select           ) [ 0001000001000]
stg_251                       (store            ) [ 0000000000000]
src_kernel_win_0_val_0_1_lo   (load             ) [ 0001000000110]
src_kernel_win_0_val_2_1_lo   (load             ) [ 0000000000000]
src_kernel_win_0_val_1_1_lo   (load             ) [ 0001000000100]
src_kernel_win_0_val_1_2_lo   (load             ) [ 0000000000000]
tmp_192_0_2                   (icmp             ) [ 0000000000000]
temp_0_i_i_i_057_i_i_1_0_2    (select           ) [ 0000000000000]
tmp_192_1                     (icmp             ) [ 0000000000000]
temp_0_i_i_i_057_i_i_1_1      (select           ) [ 0001000000100]
tmp_192_1_1                   (icmp             ) [ 0001000000100]
stg_261                       (store            ) [ 0000000000000]
src_kernel_win_0_val_0_2_lo   (load             ) [ 0000000000000]
temp_0_i_i_i_057_i_i_1_1_1    (select           ) [ 0000000000000]
tmp_192_1_2                   (icmp             ) [ 0000000000000]
temp_0_i_i_i_057_i_i_1_1_2    (select           ) [ 0000000000000]
tmp_192_2                     (icmp             ) [ 0000000000000]
temp_0_i_i_i_057_i_i_1_2      (select           ) [ 0001000000010]
empty                         (specregionend    ) [ 0000000000000]
stg_269                       (store            ) [ 0000000000000]
stg_270                       (br               ) [ 0011111111111]
tmp_192_2_1                   (icmp             ) [ 0000000000000]
temp_0_i_i_i_057_i_i_1_2_1    (select           ) [ 0000000000000]
tmp_192_2_2                   (icmp             ) [ 0000000000000]
tmp_55                        (select           ) [ 0000000000000]
stg_275                       (write            ) [ 0000000000000]
stg_276                       (br               ) [ 0000000000000]
empty_102                     (specregionend    ) [ 0000000000000]
stg_278                       (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str232"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str233"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str228"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str229"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toThreshold_borderInterpolate"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1833"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="src_kernel_win_0_val_0_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="src_kernel_win_0_val_0_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="col_buf_0_val_0_0_39_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0_39/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="src_kernel_win_0_val_2_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="src_kernel_win_0_val_1_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="src_kernel_win_0_val_1_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="col_buf_0_val_0_0_40_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0_40/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="src_kernel_win_0_val_2_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="col_buf_0_val_0_0_41_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0_41/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="right_border_buf_0_val_1_2_14_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_2_14/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="right_border_buf_0_val_1_2_15_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_2_15/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="right_border_buf_0_val_1_2_16_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_2_16/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="k_buf_0_val_0_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="k_buf_0_val_1_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="k_buf_0_val_2_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="right_border_buf_0_val_0_0_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="right_border_buf_0_val_0_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="right_border_buf_0_val_0_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="col_buf_0_val_0_0_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_src_cols_V_read76_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="12" slack="0"/>
<pin id="187" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read76/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_src_rows_V_read75_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="12" slack="0"/>
<pin id="193" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read75/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_150_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_150/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="stg_275_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_275/11 "/>
</bind>
</comp>

<comp id="209" class="1004" name="k_buf_0_val_0_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_0_addr/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="250" dir="0" index="3" bw="11" slack="1"/>
<pin id="251" dir="0" index="4" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="right_border_buf_0_val_2_0/6 stg_189/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_buf_0_val_1_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_1_addr/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="3" bw="11" slack="1"/>
<pin id="247" dir="0" index="4" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
<pin id="248" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="right_border_buf_0_val_1_0/6 stg_168/7 stg_186/7 "/>
</bind>
</comp>

<comp id="231" class="1004" name="k_buf_0_val_2_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_2_addr/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="3" bw="11" slack="1"/>
<pin id="243" dir="0" index="4" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
<pin id="244" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="src_kernel_win_0_val_2_0/6 stg_160/7 stg_185/7 "/>
</bind>
</comp>

<comp id="254" class="1005" name="p_012_0_i_i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="1"/>
<pin id="256" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_012_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_012_0_i_i_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="11" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_012_0_i_i/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="p_025_0_i_i_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="1"/>
<pin id="267" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_025_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_025_0_i_i_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="11" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_025_0_i_i/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_toThreshold_borderInterpolate_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="15" slack="0"/>
<pin id="279" dir="0" index="1" bw="12" slack="0"/>
<pin id="280" dir="0" index="2" bw="12" slack="2"/>
<pin id="281" dir="0" index="3" bw="1" slack="0"/>
<pin id="282" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_toThreshold_borderInterpolate_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="15" slack="0"/>
<pin id="287" dir="0" index="1" bw="12" slack="1"/>
<pin id="288" dir="0" index="2" bw="12" slack="2"/>
<pin id="289" dir="0" index="3" bw="1" slack="0"/>
<pin id="290" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="t_2/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_toThreshold_borderInterpolate_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="15" slack="0"/>
<pin id="295" dir="0" index="1" bw="12" slack="3"/>
<pin id="296" dir="0" index="2" bw="12" slack="4"/>
<pin id="297" dir="0" index="3" bw="1" slack="0"/>
<pin id="298" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="t/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_toThreshold_borderInterpolate_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="15" slack="0"/>
<pin id="303" dir="0" index="1" bw="12" slack="3"/>
<pin id="304" dir="0" index="2" bw="12" slack="4"/>
<pin id="305" dir="0" index="3" bw="1" slack="0"/>
<pin id="306" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="t_1/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="6"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_170/7 stg_175/7 stg_180/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="6"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_171/7 stg_176/7 stg_181/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="6"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_172/7 stg_177/7 stg_182/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="7"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_207/8 stg_211/8 stg_214/8 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="7"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_209/8 stg_213/8 stg_216/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="0" index="1" bw="8" slack="7"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_215/8 stg_243/8 stg_246/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="7"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_231/8 stg_235/8 stg_239/8 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="7"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_233/8 stg_237/8 stg_241/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="0" index="1" bw="8" slack="7"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_242/8 stg_245/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="1"/>
<pin id="347" dir="0" index="1" bw="8" slack="7"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_244/8 stg_247/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="0"/>
<pin id="351" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_136_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="0"/>
<pin id="355" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_136/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="heightloop_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="heightloop/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="widthloop_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="widthloop/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_93_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="3" slack="0"/>
<pin id="372" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_93/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_93_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_93_cast/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_137_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="0"/>
<pin id="381" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_137/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_neg228_i_i_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="2" slack="0"/>
<pin id="386" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_neg228_i_i_cast/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="ref_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ref/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="ref_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="0"/>
<pin id="397" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ref_cast/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_94_cast_cast3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_94_cast_cast3/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_95_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="0" index="1" bw="11" slack="1"/>
<pin id="406" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_95/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="i_V_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_96_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="0" index="1" bw="11" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_96/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="ImagLoc_y_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="0" index="1" bw="3" slack="0"/>
<pin id="423" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_y/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="ImagLoc_y_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="12" slack="0"/>
<pin id="428" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLoc_y_cast/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_102_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="0"/>
<pin id="432" dir="0" index="1" bw="12" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_102/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_138_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="0"/>
<pin id="438" dir="0" index="1" bw="12" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="0" index="3" bw="5" slack="0"/>
<pin id="441" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_138/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="0"/>
<pin id="448" dir="0" index="1" bw="11" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_103_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="0"/>
<pin id="454" dir="0" index="1" bw="12" slack="1"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_103/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="or_cond_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_139_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="12" slack="0"/>
<pin id="466" dir="0" index="2" bw="5" slack="0"/>
<pin id="467" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_139/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_i_i_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="11" slack="0"/>
<pin id="474" dir="0" index="2" bw="11" slack="1"/>
<pin id="475" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i_i/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_140_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="11" slack="0"/>
<pin id="480" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_140/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="y_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="0" index="1" bw="4" slack="0"/>
<pin id="485" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="y_1_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="0"/>
<pin id="490" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="y_1_cast/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_141_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="0"/>
<pin id="494" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_141/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="y_1_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="0" index="1" bw="4" slack="0"/>
<pin id="499" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1_1/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="y_1_1_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="0"/>
<pin id="504" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="y_1_1_cast/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="brmerge_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_97_cast_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="0"/>
<pin id="514" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_97_cast/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_98_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="2"/>
<pin id="519" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_98/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="j_V_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="11" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_142_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="0" index="1" bw="11" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="0" index="3" bw="5" slack="0"/>
<pin id="532" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_142/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp4_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="0" index="1" bw="10" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="or_cond221_i_i_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond221_i_i/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="ImagLoc_x_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="11" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_143_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="0"/>
<pin id="556" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_143/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="ImagLoc_x_cast2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="0"/>
<pin id="560" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLoc_x_cast2/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_105_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="11" slack="0"/>
<pin id="565" dir="0" index="1" bw="11" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_105/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_106_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="12" slack="0"/>
<pin id="571" dir="0" index="1" bw="12" slack="2"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_106/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="or_cond2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_145_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="12" slack="0"/>
<pin id="583" dir="0" index="2" bw="5" slack="0"/>
<pin id="584" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_145/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_107_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="12" slack="0"/>
<pin id="590" dir="0" index="1" bw="12" slack="2"/>
<pin id="591" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_107/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="col_assign_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="0"/>
<pin id="595" dir="0" index="1" bw="2" slack="2"/>
<pin id="596" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_144_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="15" slack="0"/>
<pin id="600" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_144/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_148_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="15" slack="0"/>
<pin id="604" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_148/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="x_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="15" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_4/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_s_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="15" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="locy_2_t_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="4"/>
<pin id="618" dir="0" index="1" bw="2" slack="1"/>
<pin id="619" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy_2_t/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="col_assign_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="1"/>
<pin id="622" dir="0" index="1" bw="2" slack="5"/>
<pin id="623" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_2/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="stg_144_store_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="6"/>
<pin id="627" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_144/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_146_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="15" slack="0"/>
<pin id="631" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_146/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_147_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="15" slack="0"/>
<pin id="635" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_147/7 "/>
</bind>
</comp>

<comp id="637" class="1004" name="stg_151_store_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="0" index="1" bw="8" slack="6"/>
<pin id="640" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_151/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="stg_153_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="6"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_153/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="stg_155_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="0" index="1" bw="8" slack="6"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_155/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="right_border_buf_0_val_1_2_s_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="6"/>
<pin id="654" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_s/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="right_border_buf_0_val_1_2_6_load_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="6"/>
<pin id="657" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_6/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="right_border_buf_0_val_1_2_7_load_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="6"/>
<pin id="660" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_7/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sel_tmp16_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="4"/>
<pin id="663" dir="0" index="1" bw="2" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp16/7 "/>
</bind>
</comp>

<comp id="666" class="1004" name="right_border_buf_0_val_1_2_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="0" index="2" bw="8" slack="0"/>
<pin id="670" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_2/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sel_tmp18_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="4"/>
<pin id="676" dir="0" index="1" bw="2" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp18/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="right_border_buf_0_val_1_2_3_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="8" slack="0"/>
<pin id="682" dir="0" index="2" bw="8" slack="0"/>
<pin id="683" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_3/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="right_border_buf_0_val_1_2_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="0" index="2" bw="8" slack="0"/>
<pin id="692" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_4/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="right_border_buf_0_val_1_2_5_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="8" slack="0"/>
<pin id="699" dir="0" index="2" bw="8" slack="0"/>
<pin id="700" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_5/7 "/>
</bind>
</comp>

<comp id="705" class="1004" name="right_border_buf_0_val_1_2_19_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="0" index="2" bw="8" slack="0"/>
<pin id="709" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_19/7 "/>
</bind>
</comp>

<comp id="714" class="1004" name="stg_173_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="8" slack="6"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_173/7 "/>
</bind>
</comp>

<comp id="719" class="1004" name="stg_178_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="8" slack="6"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_178/7 "/>
</bind>
</comp>

<comp id="724" class="1004" name="stg_183_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="0" index="1" bw="8" slack="6"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_183/7 "/>
</bind>
</comp>

<comp id="729" class="1004" name="src_kernel_win_0_val_0_1_24_load_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="7"/>
<pin id="731" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_24/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="src_kernel_win_0_val_2_1_30_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="7"/>
<pin id="734" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_30/8 "/>
</bind>
</comp>

<comp id="735" class="1004" name="src_kernel_win_0_val_1_1_24_load_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="7"/>
<pin id="737" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_24/8 "/>
</bind>
</comp>

<comp id="738" class="1004" name="locy_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="2" slack="6"/>
<pin id="740" dir="0" index="1" bw="2" slack="1"/>
<pin id="741" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy/8 "/>
</bind>
</comp>

<comp id="742" class="1004" name="col_buf_0_val_0_0_load_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="7"/>
<pin id="744" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_load/8 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sel_tmp8_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="2" slack="6"/>
<pin id="747" dir="0" index="1" bw="2" slack="1"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sel_tmp9_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="8" slack="0"/>
<pin id="752" dir="0" index="2" bw="8" slack="1"/>
<pin id="753" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sel_tmp10_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="2" slack="0"/>
<pin id="758" dir="0" index="1" bw="2" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp10/8 "/>
</bind>
</comp>

<comp id="762" class="1004" name="src_kernel_win_0_val_0_0_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="1"/>
<pin id="765" dir="0" index="2" bw="8" slack="0"/>
<pin id="766" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_0_0/8 "/>
</bind>
</comp>

<comp id="770" class="1004" name="locy_1_t_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="2" slack="6"/>
<pin id="772" dir="0" index="1" bw="2" slack="1"/>
<pin id="773" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy_1_t/8 "/>
</bind>
</comp>

<comp id="774" class="1004" name="col_buf_0_val_0_0_load_1_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="7"/>
<pin id="776" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_load_1/8 "/>
</bind>
</comp>

<comp id="777" class="1004" name="sel_tmp12_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="2" slack="6"/>
<pin id="779" dir="0" index="1" bw="2" slack="1"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp12/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="sel_tmp13_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="8" slack="0"/>
<pin id="784" dir="0" index="2" bw="8" slack="1"/>
<pin id="785" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp13/8 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sel_tmp14_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="2" slack="0"/>
<pin id="790" dir="0" index="1" bw="2" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp14/8 "/>
</bind>
</comp>

<comp id="794" class="1004" name="src_kernel_win_0_val_1_0_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="8" slack="1"/>
<pin id="797" dir="0" index="2" bw="8" slack="0"/>
<pin id="798" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_1_0/8 "/>
</bind>
</comp>

<comp id="802" class="1004" name="stg_208_store_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="1"/>
<pin id="804" dir="0" index="1" bw="8" slack="7"/>
<pin id="805" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_208/8 "/>
</bind>
</comp>

<comp id="806" class="1004" name="src_kernel_win_0_val_2_1_24_load_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="7"/>
<pin id="808" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_24/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="stg_212_store_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="0"/>
<pin id="811" dir="0" index="1" bw="8" slack="7"/>
<pin id="812" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_212/8 "/>
</bind>
</comp>

<comp id="814" class="1004" name="col_buf_0_val_0_0_39_load_load_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="7"/>
<pin id="816" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_39_load/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="col_buf_0_val_0_0_40_load_load_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="7"/>
<pin id="819" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_40_load/8 "/>
</bind>
</comp>

<comp id="820" class="1004" name="col_buf_0_val_0_0_41_load_load_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="7"/>
<pin id="822" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_41_load/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="right_border_buf_0_val_1_2_8_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="7"/>
<pin id="825" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_8/8 "/>
</bind>
</comp>

<comp id="826" class="1004" name="right_border_buf_0_val_1_2_9_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="7"/>
<pin id="828" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_9/8 "/>
</bind>
</comp>

<comp id="829" class="1004" name="right_border_buf_0_val_1_2_10_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="7"/>
<pin id="831" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_10/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sel_tmp_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="2" slack="2"/>
<pin id="834" dir="0" index="1" bw="2" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="col_buf_0_val_0_0_42_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="0"/>
<pin id="840" dir="0" index="2" bw="8" slack="0"/>
<pin id="841" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0_42/8 "/>
</bind>
</comp>

<comp id="845" class="1004" name="sel_tmp2_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="2" slack="2"/>
<pin id="847" dir="0" index="1" bw="2" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/8 "/>
</bind>
</comp>

<comp id="850" class="1004" name="col_buf_0_val_0_0_46_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="8" slack="0"/>
<pin id="853" dir="0" index="2" bw="8" slack="0"/>
<pin id="854" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0_46/8 "/>
</bind>
</comp>

<comp id="859" class="1004" name="right_border_buf_0_val_1_2_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="0"/>
<pin id="862" dir="0" index="2" bw="8" slack="0"/>
<pin id="863" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2/8 "/>
</bind>
</comp>

<comp id="867" class="1004" name="right_border_buf_0_val_1_2_20_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="8" slack="0"/>
<pin id="870" dir="0" index="2" bw="8" slack="0"/>
<pin id="871" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_20/8 "/>
</bind>
</comp>

<comp id="876" class="1004" name="src_kernel_win_0_val_2_1_28_load_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="7"/>
<pin id="878" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_28/8 "/>
</bind>
</comp>

<comp id="879" class="1004" name="stg_232_store_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="7"/>
<pin id="882" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_232/8 "/>
</bind>
</comp>

<comp id="884" class="1004" name="src_kernel_win_0_val_2_1_27_load_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="7"/>
<pin id="886" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_27/8 "/>
</bind>
</comp>

<comp id="887" class="1004" name="stg_236_store_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="0"/>
<pin id="889" dir="0" index="1" bw="8" slack="7"/>
<pin id="890" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_236/8 "/>
</bind>
</comp>

<comp id="892" class="1004" name="src_kernel_win_0_val_2_1_26_load_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="7"/>
<pin id="894" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_26/8 "/>
</bind>
</comp>

<comp id="895" class="1004" name="stg_240_store_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="7"/>
<pin id="898" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_240/8 "/>
</bind>
</comp>

<comp id="900" class="1004" name="src_kernel_win_0_val_2_2_lo_load_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="7"/>
<pin id="902" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_2_lo/8 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_192_0_1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="0" index="1" bw="8" slack="0"/>
<pin id="906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_192_0_1/8 "/>
</bind>
</comp>

<comp id="909" class="1004" name="temp_0_i_i_i_057_i_i_1_0_1_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="8" slack="0"/>
<pin id="912" dir="0" index="2" bw="8" slack="0"/>
<pin id="913" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_0_1/8 "/>
</bind>
</comp>

<comp id="917" class="1004" name="stg_251_store_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="0"/>
<pin id="919" dir="0" index="1" bw="8" slack="7"/>
<pin id="920" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_251/8 "/>
</bind>
</comp>

<comp id="922" class="1004" name="src_kernel_win_0_val_0_1_lo_load_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="8"/>
<pin id="924" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_lo/9 "/>
</bind>
</comp>

<comp id="925" class="1004" name="src_kernel_win_0_val_2_1_lo_load_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="8"/>
<pin id="927" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_lo/9 "/>
</bind>
</comp>

<comp id="928" class="1004" name="src_kernel_win_0_val_1_1_lo_load_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="8"/>
<pin id="930" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_lo/9 "/>
</bind>
</comp>

<comp id="931" class="1004" name="src_kernel_win_0_val_1_2_lo_load_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="8"/>
<pin id="933" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_2_lo/9 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_192_0_2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="0"/>
<pin id="936" dir="0" index="1" bw="8" slack="1"/>
<pin id="937" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_192_0_2/9 "/>
</bind>
</comp>

<comp id="939" class="1004" name="temp_0_i_i_i_057_i_i_1_0_2_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="8" slack="0"/>
<pin id="942" dir="0" index="2" bw="8" slack="1"/>
<pin id="943" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_0_2/9 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_192_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="0"/>
<pin id="948" dir="0" index="1" bw="8" slack="0"/>
<pin id="949" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_192_1/9 "/>
</bind>
</comp>

<comp id="952" class="1004" name="temp_0_i_i_i_057_i_i_1_1_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="8" slack="0"/>
<pin id="955" dir="0" index="2" bw="8" slack="0"/>
<pin id="956" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_1/9 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_192_1_1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="1"/>
<pin id="962" dir="0" index="1" bw="8" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_192_1_1/9 "/>
</bind>
</comp>

<comp id="965" class="1004" name="stg_261_store_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="1"/>
<pin id="967" dir="0" index="1" bw="8" slack="8"/>
<pin id="968" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_261/9 "/>
</bind>
</comp>

<comp id="969" class="1004" name="src_kernel_win_0_val_0_2_lo_load_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="9"/>
<pin id="971" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_2_lo/10 "/>
</bind>
</comp>

<comp id="972" class="1004" name="temp_0_i_i_i_057_i_i_1_1_1_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="0" index="1" bw="8" slack="2"/>
<pin id="975" dir="0" index="2" bw="8" slack="1"/>
<pin id="976" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_1_1/10 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_192_1_2_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="1"/>
<pin id="979" dir="0" index="1" bw="8" slack="0"/>
<pin id="980" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_192_1_2/10 "/>
</bind>
</comp>

<comp id="982" class="1004" name="temp_0_i_i_i_057_i_i_1_1_2_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="8" slack="1"/>
<pin id="985" dir="0" index="2" bw="8" slack="0"/>
<pin id="986" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_1_2/10 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp_192_2_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="0"/>
<pin id="991" dir="0" index="1" bw="8" slack="0"/>
<pin id="992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_192_2/10 "/>
</bind>
</comp>

<comp id="995" class="1004" name="temp_0_i_i_i_057_i_i_1_2_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="8" slack="0"/>
<pin id="998" dir="0" index="2" bw="8" slack="0"/>
<pin id="999" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_2/10 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="stg_269_store_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="2"/>
<pin id="1005" dir="0" index="1" bw="8" slack="9"/>
<pin id="1006" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_269/10 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp_192_2_1_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="3"/>
<pin id="1009" dir="0" index="1" bw="8" slack="1"/>
<pin id="1010" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_192_2_1/11 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="temp_0_i_i_i_057_i_i_1_2_1_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="8" slack="3"/>
<pin id="1014" dir="0" index="2" bw="8" slack="1"/>
<pin id="1015" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_057_i_i_1_2_1/11 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_192_2_2_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="2"/>
<pin id="1019" dir="0" index="1" bw="8" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_192_2_2/11 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_55_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="8" slack="2"/>
<pin id="1025" dir="0" index="2" bw="8" slack="0"/>
<pin id="1026" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_55/11 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="src_kernel_win_0_val_0_1_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="7"/>
<pin id="1032" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="src_kernel_win_0_val_0_2_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="9"/>
<pin id="1041" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_2 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="col_buf_0_val_0_0_39_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="6"/>
<pin id="1047" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0_39 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="src_kernel_win_0_val_2_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="7"/>
<pin id="1053" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="src_kernel_win_0_val_1_1_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="7"/>
<pin id="1065" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="src_kernel_win_0_val_1_2_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="8"/>
<pin id="1074" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_2 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="col_buf_0_val_0_0_40_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="8" slack="6"/>
<pin id="1080" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0_40 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="src_kernel_win_0_val_2_2_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="7"/>
<pin id="1086" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_2 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="col_buf_0_val_0_0_41_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="8" slack="6"/>
<pin id="1092" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0_41 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="right_border_buf_0_val_1_2_14_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="8" slack="6"/>
<pin id="1098" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_2_14 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="right_border_buf_0_val_1_2_15_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="6"/>
<pin id="1105" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_2_15 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="right_border_buf_0_val_1_2_16_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="6"/>
<pin id="1112" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_2_16 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="p_src_cols_V_read76_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="12" slack="2"/>
<pin id="1119" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read76 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="p_src_rows_V_read75_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="12" slack="2"/>
<pin id="1125" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read75 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="right_border_buf_0_val_0_0_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="6"/>
<pin id="1132" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="right_border_buf_0_val_0_1_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="6"/>
<pin id="1138" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_1 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="right_border_buf_0_val_0_2_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="6"/>
<pin id="1144" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_2 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="col_buf_0_val_0_0_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="6"/>
<pin id="1150" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="heightloop_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="11" slack="1"/>
<pin id="1158" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="heightloop "/>
</bind>
</comp>

<comp id="1161" class="1005" name="widthloop_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="11" slack="2"/>
<pin id="1163" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="widthloop "/>
</bind>
</comp>

<comp id="1166" class="1005" name="tmp_93_cast_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="12" slack="2"/>
<pin id="1168" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_93_cast "/>
</bind>
</comp>

<comp id="1171" class="1005" name="p_neg228_i_i_cast_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="2" slack="2"/>
<pin id="1173" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="p_neg228_i_i_cast "/>
</bind>
</comp>

<comp id="1177" class="1005" name="ref_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="11" slack="1"/>
<pin id="1179" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ref "/>
</bind>
</comp>

<comp id="1182" class="1005" name="ref_cast_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="12" slack="1"/>
<pin id="1184" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ref_cast "/>
</bind>
</comp>

<comp id="1187" class="1005" name="tmp_95_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="i_V_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="11" slack="0"/>
<pin id="1193" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1196" class="1005" name="tmp_96_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="1"/>
<pin id="1198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="ImagLoc_y_cast_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="13" slack="3"/>
<pin id="1203" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="ImagLoc_y_cast "/>
</bind>
</comp>

<comp id="1206" class="1005" name="tmp_139_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="1"/>
<pin id="1208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_139 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="tmp_140_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="2" slack="6"/>
<pin id="1212" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="tmp_140 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="y_1_cast_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="13" slack="3"/>
<pin id="1218" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="y_1_cast "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp_141_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="2" slack="4"/>
<pin id="1223" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tmp_141 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="y_1_1_cast_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="13" slack="1"/>
<pin id="1230" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="y_1_1_cast "/>
</bind>
</comp>

<comp id="1233" class="1005" name="brmerge_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="1"/>
<pin id="1235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1237" class="1005" name="tmp_98_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="1"/>
<pin id="1239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="j_V_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="11" slack="0"/>
<pin id="1243" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1246" class="1005" name="or_cond221_i_i_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="4"/>
<pin id="1248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond221_i_i "/>
</bind>
</comp>

<comp id="1250" class="1005" name="tmp_106_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="3"/>
<pin id="1252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_106 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="or_cond2_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="3"/>
<pin id="1256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="tmp_145_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="3"/>
<pin id="1260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_145 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="tmp_107_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="4"/>
<pin id="1264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="col_assign_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="2" slack="4"/>
<pin id="1268" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="col_assign "/>
</bind>
</comp>

<comp id="1272" class="1005" name="x_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="15" slack="1"/>
<pin id="1274" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1277" class="1005" name="tmp_144_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="2" slack="1"/>
<pin id="1279" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_144 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="tmp_148_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="2" slack="1"/>
<pin id="1284" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_148 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="k_buf_0_val_0_addr_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="11" slack="1"/>
<pin id="1289" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_0_addr "/>
</bind>
</comp>

<comp id="1293" class="1005" name="k_buf_0_val_1_addr_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="11" slack="1"/>
<pin id="1295" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_1_addr "/>
</bind>
</comp>

<comp id="1299" class="1005" name="k_buf_0_val_2_addr_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="11" slack="1"/>
<pin id="1301" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_2_addr "/>
</bind>
</comp>

<comp id="1305" class="1005" name="locy_2_t_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="2" slack="2"/>
<pin id="1307" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="locy_2_t "/>
</bind>
</comp>

<comp id="1309" class="1005" name="col_assign_2_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="2" slack="2"/>
<pin id="1311" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="col_assign_2 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="right_border_buf_0_val_2_0_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="8" slack="1"/>
<pin id="1317" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_2_0 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="right_border_buf_0_val_1_0_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="8" slack="1"/>
<pin id="1322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_0 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="src_kernel_win_0_val_2_0_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="8" slack="1"/>
<pin id="1330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_0 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="tmp_146_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="2" slack="1"/>
<pin id="1337" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_147_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="2" slack="1"/>
<pin id="1343" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="src_kernel_win_0_val_0_1_24_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="2"/>
<pin id="1349" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1_24 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="src_kernel_win_0_val_1_1_24_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="8" slack="1"/>
<pin id="1356" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1_24 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="temp_0_i_i_i_057_i_i_1_0_1_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="8" slack="1"/>
<pin id="1363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_057_i_i_1_0_1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="src_kernel_win_0_val_0_1_lo_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="2"/>
<pin id="1369" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1_lo "/>
</bind>
</comp>

<comp id="1373" class="1005" name="src_kernel_win_0_val_1_1_lo_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="8" slack="1"/>
<pin id="1375" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1_lo "/>
</bind>
</comp>

<comp id="1379" class="1005" name="temp_0_i_i_i_057_i_i_1_1_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="8" slack="1"/>
<pin id="1381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_057_i_i_1_1 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="tmp_192_1_1_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="1"/>
<pin id="1386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_192_1_1 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="temp_0_i_i_i_057_i_i_1_2_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="8" slack="1"/>
<pin id="1391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_057_i_i_1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="100" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="106" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="226" pin="2"/><net_sink comp="237" pin=4"/></net>

<net id="249"><net_src comp="215" pin="2"/><net_sink comp="226" pin=4"/></net>

<net id="253"><net_src comp="196" pin="2"/><net_sink comp="215" pin=4"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="283"><net_src comp="84" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="86" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="291"><net_src comp="84" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="86" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="299"><net_src comp="84" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="86" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="307"><net_src comp="84" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="86" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="352"><net_src comp="190" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="184" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="349" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="353" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="353" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="40" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="184" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="42" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="349" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="44" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="258" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="258" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="258" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="54" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="258" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="399" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="62" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="420" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="64" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="66" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="420" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="68" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="70" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="450"><net_src comp="436" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="420" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="446" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="72" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="420" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="70" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="452" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="38" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="399" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="74" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="471" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="399" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="76" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="430" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="457" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="269" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="269" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="269" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="54" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="78" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="269" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="68" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="80" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="541"><net_src comp="527" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="82" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="512" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="64" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="548" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="567"><net_src comp="269" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="46" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="548" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="563" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="72" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="548" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="70" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="548" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="554" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="277" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="285" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="615"><net_src comp="609" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="628"><net_src comp="215" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="293" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="301" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="237" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="237" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="237" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="665"><net_src comp="90" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="658" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="226" pin="2"/><net_sink comp="666" pin=2"/></net>

<net id="678"><net_src comp="88" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="674" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="658" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="666" pin="3"/><net_sink comp="679" pin=2"/></net>

<net id="687"><net_src comp="679" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="693"><net_src comp="661" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="226" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="655" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="701"><net_src comp="674" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="655" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="688" pin="3"/><net_sink comp="696" pin=2"/></net>

<net id="704"><net_src comp="696" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="710"><net_src comp="674" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="226" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="652" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="713"><net_src comp="705" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="718"><net_src comp="215" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="215" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="215" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="742" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="760"><net_src comp="738" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="90" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="749" pin="3"/><net_sink comp="762" pin=2"/></net>

<net id="769"><net_src comp="762" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="786"><net_src comp="777" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="774" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="792"><net_src comp="770" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="90" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="799"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="781" pin="3"/><net_sink comp="794" pin=2"/></net>

<net id="801"><net_src comp="794" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="813"><net_src comp="806" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="836"><net_src comp="90" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="832" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="817" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="814" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="849"><net_src comp="88" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="845" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="820" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="837" pin="3"/><net_sink comp="850" pin=2"/></net>

<net id="858"><net_src comp="850" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="864"><net_src comp="832" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="826" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="866"><net_src comp="829" pin="1"/><net_sink comp="859" pin=2"/></net>

<net id="872"><net_src comp="845" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="823" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="859" pin="3"/><net_sink comp="867" pin=2"/></net>

<net id="875"><net_src comp="867" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="883"><net_src comp="876" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="891"><net_src comp="884" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="899"><net_src comp="892" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="907"><net_src comp="732" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="903" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="732" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="900" pin="1"/><net_sink comp="909" pin=2"/></net>

<net id="921"><net_src comp="732" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="938"><net_src comp="925" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="944"><net_src comp="934" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="925" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="950"><net_src comp="931" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="939" pin="3"/><net_sink comp="946" pin=1"/></net>

<net id="957"><net_src comp="946" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="931" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="939" pin="3"/><net_sink comp="952" pin=2"/></net>

<net id="964"><net_src comp="952" pin="3"/><net_sink comp="960" pin=1"/></net>

<net id="981"><net_src comp="972" pin="3"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="977" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="988"><net_src comp="972" pin="3"/><net_sink comp="982" pin=2"/></net>

<net id="993"><net_src comp="969" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="982" pin="3"/><net_sink comp="989" pin=1"/></net>

<net id="1000"><net_src comp="989" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="969" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1002"><net_src comp="982" pin="3"/><net_sink comp="995" pin=2"/></net>

<net id="1016"><net_src comp="1007" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1021"><net_src comp="1011" pin="3"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="1017" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="1011" pin="3"/><net_sink comp="1022" pin=2"/></net>

<net id="1029"><net_src comp="1022" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="1033"><net_src comp="108" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1036"><net_src comp="1030" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1037"><net_src comp="1030" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1038"><net_src comp="1030" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1042"><net_src comp="112" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1048"><net_src comp="116" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1054"><net_src comp="120" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1057"><net_src comp="1051" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1058"><net_src comp="1051" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1059"><net_src comp="1051" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1060"><net_src comp="1051" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1061"><net_src comp="1051" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1062"><net_src comp="1051" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1066"><net_src comp="124" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1068"><net_src comp="1063" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1069"><net_src comp="1063" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1070"><net_src comp="1063" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1071"><net_src comp="1063" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1075"><net_src comp="128" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1081"><net_src comp="132" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1087"><net_src comp="136" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1093"><net_src comp="140" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1099"><net_src comp="144" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1102"><net_src comp="1096" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1106"><net_src comp="148" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1109"><net_src comp="1103" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1113"><net_src comp="152" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1116"><net_src comp="1110" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1120"><net_src comp="184" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1126"><net_src comp="190" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1129"><net_src comp="1123" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1133"><net_src comp="168" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1139"><net_src comp="172" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1145"><net_src comp="176" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1151"><net_src comp="180" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1154"><net_src comp="1148" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1155"><net_src comp="1148" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1159"><net_src comp="357" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1164"><net_src comp="363" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1169"><net_src comp="375" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="1174"><net_src comp="383" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1180"><net_src comp="389" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1185"><net_src comp="395" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="1190"><net_src comp="403" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1194"><net_src comp="408" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1199"><net_src comp="414" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1204"><net_src comp="426" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1209"><net_src comp="463" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1213"><net_src comp="478" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1219"><net_src comp="488" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1224"><net_src comp="492" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1227"><net_src comp="1221" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1231"><net_src comp="502" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1236"><net_src comp="506" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1240"><net_src comp="516" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1244"><net_src comp="521" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1249"><net_src comp="543" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1253"><net_src comp="569" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1257"><net_src comp="574" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1261"><net_src comp="580" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="588" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1269"><net_src comp="593" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1275"><net_src comp="277" pin="4"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1280"><net_src comp="598" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="1285"><net_src comp="602" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1290"><net_src comp="209" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="215" pin=3"/></net>

<net id="1296"><net_src comp="220" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1298"><net_src comp="1293" pin="1"/><net_sink comp="226" pin=3"/></net>

<net id="1302"><net_src comp="231" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="237" pin=3"/></net>

<net id="1308"><net_src comp="616" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1312"><net_src comp="620" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1314"><net_src comp="1309" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1318"><net_src comp="215" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1323"><net_src comp="226" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1326"><net_src comp="1320" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1327"><net_src comp="1320" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1331"><net_src comp="237" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="1334"><net_src comp="1328" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1338"><net_src comp="629" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1344"><net_src comp="633" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1350"><net_src comp="729" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1352"><net_src comp="1347" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1353"><net_src comp="1347" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1357"><net_src comp="735" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1360"><net_src comp="1354" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1364"><net_src comp="909" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="939" pin=2"/></net>

<net id="1370"><net_src comp="922" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1376"><net_src comp="928" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1382"><net_src comp="952" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="972" pin=2"/></net>

<net id="1387"><net_src comp="960" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1392"><net_src comp="995" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1394"><net_src comp="1389" pin="1"/><net_sink comp="1011" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {11 }
  - Chain level:
	State 1
		rend_i_i_i : 1
		rend_i251_i_i : 1
		rend_i253_i_i : 1
		heightloop : 1
		widthloop : 1
		tmp_93 : 1
		tmp_93_cast : 2
		p_neg228_i_i_cast : 1
		ref : 1
		ref_cast : 2
	State 2
		tmp_94_cast_cast3 : 1
		tmp_95 : 1
		i_V : 1
		stg_62 : 2
		tmp_96 : 1
		ImagLoc_y : 2
		ImagLoc_y_cast : 3
		tmp_102 : 3
		tmp_138 : 3
		icmp : 4
		tmp_103 : 3
		or_cond : 5
		tmp_139 : 3
		p_i_i : 4
		tmp_140 : 5
		y_1 : 2
		y_1_cast : 3
		tmp_141 : 5
		y_1_1 : 2
		y_1_1_cast : 3
		brmerge : 5
	State 3
		tmp_97_cast : 1
		tmp_98 : 1
		j_V : 1
		stg_88 : 2
		tmp_142 : 1
		icmp4 : 2
		or_cond221_i_i : 3
		ImagLoc_x : 2
		tmp_143 : 3
		ImagLoc_x_cast2 : 3
		x : 4
		tmp_105 : 1
		tmp_106 : 3
		or_cond2 : 4
		stg_102 : 4
		tmp_145 : 3
		stg_104 : 4
		stg_105 : 4
		tmp_107 : 3
		stg_107 : 4
		col_assign : 4
		stg_109 : 5
	State 4
	State 5
		tmp_144 : 1
		tmp_148 : 1
	State 6
		tmp_s : 1
		k_buf_0_val_0_addr : 2
		right_border_buf_0_val_2_0 : 3
		k_buf_0_val_1_addr : 2
		right_border_buf_0_val_1_0 : 3
		k_buf_0_val_2_addr : 2
		src_kernel_win_0_val_2_0 : 3
		stg_129 : 1
	State 7
		stg_144 : 1
		tmp_146 : 1
		tmp_147 : 1
		stg_151 : 1
		stg_153 : 1
		stg_155 : 1
		stg_160 : 1
		right_border_buf_0_val_1_2_2 : 1
		right_border_buf_0_val_1_2_3 : 2
		right_border_buf_0_val_1_2_4 : 1
		right_border_buf_0_val_1_2_5 : 2
		right_border_buf_0_val_1_2_19 : 1
		stg_168 : 1
		stg_170 : 3
		stg_171 : 3
		stg_172 : 2
		stg_173 : 1
		stg_175 : 3
		stg_176 : 3
		stg_177 : 2
		stg_178 : 1
		stg_180 : 3
		stg_181 : 3
		stg_182 : 2
		stg_183 : 1
		stg_185 : 1
		stg_186 : 1
	State 8
		sel_tmp9 : 1
		sel_tmp10 : 1
		src_kernel_win_0_val_0_0 : 2
		sel_tmp13 : 1
		sel_tmp14 : 1
		src_kernel_win_0_val_1_0 : 2
		stg_207 : 3
		stg_209 : 3
		stg_211 : 3
		stg_212 : 1
		stg_213 : 3
		stg_214 : 3
		stg_216 : 3
		col_buf_0_val_0_0_42 : 1
		col_buf_0_val_0_0_46 : 2
		right_border_buf_0_val_1_2 : 1
		right_border_buf_0_val_1_2_20 : 2
		stg_231 : 3
		stg_232 : 1
		stg_233 : 3
		stg_235 : 3
		stg_236 : 1
		stg_237 : 3
		stg_239 : 3
		stg_240 : 1
		stg_241 : 3
		tmp_192_0_1 : 1
		temp_0_i_i_i_057_i_i_1_0_1 : 2
		stg_251 : 1
	State 9
		tmp_192_0_2 : 1
		temp_0_i_i_i_057_i_i_1_0_2 : 2
		tmp_192_1 : 3
		temp_0_i_i_i_057_i_i_1_1 : 4
		tmp_192_1_1 : 5
	State 10
		tmp_192_1_2 : 1
		temp_0_i_i_i_057_i_i_1_1_2 : 2
		tmp_192_2 : 3
		temp_0_i_i_i_057_i_i_1_2 : 4
	State 11
		temp_0_i_i_i_057_i_i_1_2_1 : 1
		tmp_192_2_2 : 2
		tmp_55 : 3
		stg_275 : 4
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          | grp_toThreshold_borderInterpolate_fu_277 |   117   |   367   |
|   call   | grp_toThreshold_borderInterpolate_fu_285 |   117   |   367   |
|          | grp_toThreshold_borderInterpolate_fu_293 |   117   |   367   |
|          | grp_toThreshold_borderInterpolate_fu_301 |   117   |   367   |
|----------|------------------------------------------|---------|---------|
|          |               tmp_95_fu_403              |    0    |    13   |
|          |               tmp_96_fu_414              |    0    |    13   |
|          |              tmp_102_fu_430              |    0    |    14   |
|          |                icmp_fu_446               |    0    |    13   |
|          |              tmp_103_fu_452              |    0    |    14   |
|          |               tmp_98_fu_516              |    0    |    13   |
|          |               icmp4_fu_537               |    0    |    11   |
|          |              tmp_105_fu_563              |    0    |    13   |
|          |              tmp_106_fu_569              |    0    |    14   |
|          |              tmp_107_fu_588              |    0    |    14   |
|          |             sel_tmp16_fu_661             |    0    |    2    |
|          |             sel_tmp18_fu_674             |    0    |    2    |
|   icmp   |              sel_tmp8_fu_745             |    0    |    2    |
|          |             sel_tmp10_fu_756             |    0    |    2    |
|          |             sel_tmp12_fu_777             |    0    |    2    |
|          |             sel_tmp14_fu_788             |    0    |    2    |
|          |              sel_tmp_fu_832              |    0    |    2    |
|          |              sel_tmp2_fu_845             |    0    |    2    |
|          |            tmp_192_0_1_fu_903            |    0    |    8    |
|          |            tmp_192_0_2_fu_934            |    0    |    8    |
|          |             tmp_192_1_fu_946             |    0    |    8    |
|          |            tmp_192_1_1_fu_960            |    0    |    8    |
|          |            tmp_192_1_2_fu_977            |    0    |    8    |
|          |             tmp_192_2_fu_989             |    0    |    8    |
|          |            tmp_192_2_1_fu_1007           |    0    |    8    |
|          |            tmp_192_2_2_fu_1017           |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|          |               p_i_i_fu_471               |    0    |    11   |
|          |    right_border_buf_0_val_1_2_2_fu_666   |    0    |    8    |
|          |    right_border_buf_0_val_1_2_3_fu_679   |    0    |    8    |
|          |    right_border_buf_0_val_1_2_4_fu_688   |    0    |    8    |
|          |    right_border_buf_0_val_1_2_5_fu_696   |    0    |    8    |
|          |   right_border_buf_0_val_1_2_19_fu_705   |    0    |    8    |
|          |              sel_tmp9_fu_749             |    0    |    8    |
|          |      src_kernel_win_0_val_0_0_fu_762     |    0    |    8    |
|          |             sel_tmp13_fu_781             |    0    |    8    |
|          |      src_kernel_win_0_val_1_0_fu_794     |    0    |    8    |
|  select  |        col_buf_0_val_0_0_42_fu_837       |    0    |    8    |
|          |        col_buf_0_val_0_0_46_fu_850       |    0    |    8    |
|          |     right_border_buf_0_val_1_2_fu_859    |    0    |    8    |
|          |   right_border_buf_0_val_1_2_20_fu_867   |    0    |    8    |
|          |     temp_0_i_i_i_057_i_i_1_0_1_fu_909    |    0    |    8    |
|          |     temp_0_i_i_i_057_i_i_1_0_2_fu_939    |    0    |    8    |
|          |      temp_0_i_i_i_057_i_i_1_1_fu_952     |    0    |    8    |
|          |     temp_0_i_i_i_057_i_i_1_1_1_fu_972    |    0    |    8    |
|          |     temp_0_i_i_i_057_i_i_1_1_2_fu_982    |    0    |    8    |
|          |      temp_0_i_i_i_057_i_i_1_2_fu_995     |    0    |    8    |
|          |    temp_0_i_i_i_057_i_i_1_2_1_fu_1011    |    0    |    8    |
|          |              tmp_55_fu_1022              |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|          |             heightloop_fu_357            |    0    |    11   |
|          |             widthloop_fu_363             |    0    |    11   |
|          |               tmp_93_fu_369              |    0    |    11   |
|          |                ref_fu_389                |    0    |    11   |
|          |                i_V_fu_408                |    0    |    11   |
|    add   |             ImagLoc_y_fu_420             |    0    |    11   |
|          |                y_1_fu_482                |    0    |    11   |
|          |               y_1_1_fu_496               |    0    |    11   |
|          |                j_V_fu_521                |    0    |    11   |
|          |             ImagLoc_x_fu_548             |    0    |    11   |
|          |             col_assign_fu_593            |    0    |    2    |
|          |            col_assign_2_fu_620           |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|          |              locy_2_t_fu_616             |    0    |    2    |
|    sub   |                locy_fu_738               |    0    |    2    |
|          |              locy_1_t_fu_770             |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|          |              or_cond_fu_457              |    0    |    1    |
|    and   |           or_cond221_i_i_fu_543          |    0    |    1    |
|          |              or_cond2_fu_574             |    0    |    1    |
|----------|------------------------------------------|---------|---------|
|    xor   |         p_neg228_i_i_cast_fu_383         |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|    or    |              brmerge_fu_506              |    0    |    1    |
|----------|------------------------------------------|---------|---------|
|          |      p_src_cols_V_read76_read_fu_184     |    0    |    0    |
|   read   |      p_src_rows_V_read75_read_fu_190     |    0    |    0    |
|          |            tmp_150_read_fu_196           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |           stg_275_write_fu_202           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                tmp_fu_349                |    0    |    0    |
|          |              tmp_136_fu_353              |    0    |    0    |
|          |              tmp_137_fu_379              |    0    |    0    |
|          |              tmp_140_fu_478              |    0    |    0    |
|   trunc  |              tmp_141_fu_492              |    0    |    0    |
|          |              tmp_143_fu_554              |    0    |    0    |
|          |              tmp_144_fu_598              |    0    |    0    |
|          |              tmp_148_fu_602              |    0    |    0    |
|          |              tmp_146_fu_629              |    0    |    0    |
|          |              tmp_147_fu_633              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            tmp_93_cast_fu_375            |    0    |    0    |
|          |              ref_cast_fu_395             |    0    |    0    |
|   zext   |         tmp_94_cast_cast3_fu_399         |    0    |    0    |
|          |            tmp_97_cast_fu_512            |    0    |    0    |
|          |               tmp_s_fu_609               |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |           ImagLoc_y_cast_fu_426          |    0    |    0    |
|          |              y_1_cast_fu_488             |    0    |    0    |
|   sext   |             y_1_1_cast_fu_502            |    0    |    0    |
|          |          ImagLoc_x_cast2_fu_558          |    0    |    0    |
|          |                x_4_fu_606                |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|              tmp_138_fu_436              |    0    |    0    |
|          |              tmp_142_fu_527              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
| bitselect|              tmp_139_fu_463              |    0    |    0    |
|          |              tmp_145_fu_580              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |   468   |   1985  |
|----------|------------------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_0|    1   |    0   |    0   |
|k_buf_0_val_1|    1   |    0   |    0   |
|k_buf_0_val_2|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|        ImagLoc_y_cast_reg_1201       |   13   |
|           brmerge_reg_1233           |    1   |
|         col_assign_2_reg_1309        |    2   |
|          col_assign_reg_1266         |    2   |
|     col_buf_0_val_0_0_39_reg_1045    |    8   |
|     col_buf_0_val_0_0_40_reg_1078    |    8   |
|     col_buf_0_val_0_0_41_reg_1090    |    8   |
|      col_buf_0_val_0_0_reg_1148      |    8   |
|          heightloop_reg_1156         |   11   |
|             i_V_reg_1191             |   11   |
|             j_V_reg_1241             |   11   |
|      k_buf_0_val_0_addr_reg_1287     |   11   |
|      k_buf_0_val_1_addr_reg_1293     |   11   |
|      k_buf_0_val_2_addr_reg_1299     |   11   |
|           locy_2_t_reg_1305          |    2   |
|        or_cond221_i_i_reg_1246       |    1   |
|           or_cond2_reg_1254          |    1   |
|          p_012_0_i_i_reg_254         |   11   |
|          p_025_0_i_i_reg_265         |   11   |
|      p_neg228_i_i_cast_reg_1171      |    2   |
|     p_src_cols_V_read76_reg_1117     |   12   |
|     p_src_rows_V_read75_reg_1123     |   12   |
|           ref_cast_reg_1182          |   12   |
|             ref_reg_1177             |   11   |
|  right_border_buf_0_val_0_0_reg_1130 |    8   |
|  right_border_buf_0_val_0_1_reg_1136 |    8   |
|  right_border_buf_0_val_0_2_reg_1142 |    8   |
|  right_border_buf_0_val_1_0_reg_1320 |    8   |
|right_border_buf_0_val_1_2_14_reg_1096|    8   |
|right_border_buf_0_val_1_2_15_reg_1103|    8   |
|right_border_buf_0_val_1_2_16_reg_1110|    8   |
|  right_border_buf_0_val_2_0_reg_1315 |    8   |
| src_kernel_win_0_val_0_1_24_reg_1347 |    8   |
| src_kernel_win_0_val_0_1_lo_reg_1367 |    8   |
|   src_kernel_win_0_val_0_1_reg_1030  |    8   |
|   src_kernel_win_0_val_0_2_reg_1039  |    8   |
| src_kernel_win_0_val_1_1_24_reg_1354 |    8   |
| src_kernel_win_0_val_1_1_lo_reg_1373 |    8   |
|   src_kernel_win_0_val_1_1_reg_1063  |    8   |
|   src_kernel_win_0_val_1_2_reg_1072  |    8   |
|   src_kernel_win_0_val_2_0_reg_1328  |    8   |
|   src_kernel_win_0_val_2_1_reg_1051  |    8   |
|   src_kernel_win_0_val_2_2_reg_1084  |    8   |
|  temp_0_i_i_i_057_i_i_1_0_1_reg_1361 |    8   |
|   temp_0_i_i_i_057_i_i_1_1_reg_1379  |    8   |
|   temp_0_i_i_i_057_i_i_1_2_reg_1389  |    8   |
|           tmp_106_reg_1250           |    1   |
|           tmp_107_reg_1262           |    1   |
|           tmp_139_reg_1206           |    1   |
|           tmp_140_reg_1210           |    2   |
|           tmp_141_reg_1221           |    2   |
|           tmp_144_reg_1277           |    2   |
|           tmp_145_reg_1258           |    1   |
|           tmp_146_reg_1335           |    2   |
|           tmp_147_reg_1341           |    2   |
|           tmp_148_reg_1282           |    2   |
|         tmp_192_1_1_reg_1384         |    1   |
|         tmp_93_cast_reg_1166         |   12   |
|            tmp_95_reg_1187           |    1   |
|            tmp_96_reg_1196           |    1   |
|            tmp_98_reg_1237           |    1   |
|          widthloop_reg_1161          |   11   |
|              x_reg_1272              |   15   |
|          y_1_1_cast_reg_1228         |   13   |
|           y_1_cast_reg_1216          |   13   |
+--------------------------------------+--------+
|                 Total                |   451  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_215 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_226 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_237 |  p0  |   2  |  11  |   22   ||    11   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   66   ||  4.713  ||    33   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   468  |  1985  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   33   |
|  Register |    -   |    -   |   451  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   919  |  2018  |
+-----------+--------+--------+--------+--------+
