<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>7.232</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>7.232</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>7.232</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>2.768</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>2.768</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.768</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>2.768</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>8</BRAM>
      <CLB>0</CLB>
      <DSP>3</DSP>
      <FF>7442</FF>
      <LATCH>0</LATCH>
      <LUT>5707</LUT>
      <SRL>942</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="U0" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="dec_MIMD" DISPNAME="U0" RTLNAME="dec_MIMD">
      <SubModules count="15">ALU_operation_U control_s_axi_U data_a_U data_b_U data_result_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136 grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190 grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180 grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158 grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146 grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206</SubModules>
      <Resources BRAM="8" DSP="3" FF="7442" LUT="5707"/>
      <LocalResources FF="324" LUT="3"/>
    </RtlModule>
    <RtlModule CELL="U0/ALU_operation_U" BINDMODULE="dec_MIMD_data_a_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="data_a_RAM_AUTO_1R1W" DISPNAME="ALU_operation_U" RTLNAME="dec_MIMD_data_a_RAM_AUTO_1R1W">
      <Resources BRAM="1" LUT="18"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ALU_operation_U" SOURCE="" STORAGESIZE="32 50 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="ALU_operation"/>
    </RtlModule>
    <RtlModule CELL="U0/control_s_axi_U" BINDMODULE="dec_MIMD_control_s_axi" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="dec_MIMD_control_s_axi">
      <Resources FF="344" LUT="374"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="U0/data_a_U" BINDMODULE="dec_MIMD_data_a_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="data_a_RAM_AUTO_1R1W" DISPNAME="data_a_U" RTLNAME="dec_MIMD_data_a_RAM_AUTO_1R1W">
      <Resources BRAM="1" LUT="73"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="data_a_U" SOURCE="" STORAGESIZE="32 50 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="data_a"/>
    </RtlModule>
    <RtlModule CELL="U0/data_b_U" BINDMODULE="dec_MIMD_data_a_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="data_a_RAM_AUTO_1R1W" DISPNAME="data_b_U" RTLNAME="dec_MIMD_data_a_RAM_AUTO_1R1W">
      <Resources BRAM="1" LUT="101"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="data_b_U" SOURCE="" STORAGESIZE="32 50 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="data_b"/>
    </RtlModule>
    <RtlModule CELL="U0/data_result_U" BINDMODULE="dec_MIMD_data_result_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="data_result_RAM_AUTO_1R1W" DISPNAME="data_result_U" RTLNAME="dec_MIMD_data_result_RAM_AUTO_1R1W">
      <Resources BRAM="1" LUT="33"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="data_result_U" SOURCE="HLS/core.c:127" STORAGESIZE="32 50 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="data_result"/>
    </RtlModule>
    <RtlModule CELL="U0/gmem0_m_axi_U" BINDMODULE="dec_MIMD_gmem0_m_axi" DEPTH="1" TYPE="resource" MODULENAME="gmem0_m_axi" DISPNAME="gmem0_m_axi_U" RTLNAME="dec_MIMD_gmem0_m_axi">
      <Resources BRAM="1" FF="730" LUT="493"/>
      <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="U0/gmem1_m_axi_U" BINDMODULE="dec_MIMD_gmem1_m_axi" DEPTH="1" TYPE="resource" MODULENAME="gmem1_m_axi" DISPNAME="gmem1_m_axi_U" RTLNAME="dec_MIMD_gmem1_m_axi">
      <Resources BRAM="1" FF="730" LUT="496"/>
      <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="U0/gmem2_m_axi_U" BINDMODULE="dec_MIMD_gmem2_m_axi" DEPTH="1" TYPE="resource" MODULENAME="gmem2_m_axi" DISPNAME="gmem2_m_axi_U" RTLNAME="dec_MIMD_gmem2_m_axi">
      <Resources BRAM="1" FF="966" LUT="724"/>
      <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="U0/gmem3_m_axi_U" BINDMODULE="dec_MIMD_gmem3_m_axi" DEPTH="1" TYPE="resource" MODULENAME="gmem3_m_axi" DISPNAME="gmem3_m_axi_U" RTLNAME="dec_MIMD_gmem3_m_axi">
      <Resources BRAM="1" FF="730" LUT="495"/>
      <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136" DEPTH="1" TYPE="function" MODULENAME="dec_MIMD_Pipeline_VITIS_LOOP_104_1" DISPNAME="grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136" RTLNAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_104_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="78" LUT="32"/>
      <LocalResources FF="76" LUT="8"/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="24"/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190" DEPTH="1" TYPE="function" MODULENAME="dec_MIMD_Pipeline_VITIS_LOOP_19_1" DISPNAME="grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190" RTLNAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_19_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="213" LUT="158"/>
      <LocalResources FF="211" LUT="134"/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="24"/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180" DEPTH="1" TYPE="function" MODULENAME="dec_MIMD_Pipeline_VITIS_LOOP_30_1" DISPNAME="grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180" RTLNAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_30_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="119" LUT="95"/>
      <LocalResources FF="117" LUT="72"/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158" DEPTH="1" TYPE="function" MODULENAME="dec_MIMD_Pipeline_VITIS_LOOP_37_1" DISPNAME="grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158" RTLNAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_37_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="307" LUT="51"/>
      <LocalResources FF="305" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="35"/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146" DEPTH="1" TYPE="function" MODULENAME="dec_MIMD_Pipeline_VITIS_LOOP_49_1" DISPNAME="grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146" RTLNAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_49_1">
      <SubModules count="3">flow_control_loop_pipe_sequential_init_U mul_32s_32s_32_2_1_U4 sdiv_32ns_32ns_32_36_1_U5</SubModules>
      <Resources DSP="3" FF="2823" LUT="2505"/>
      <LocalResources DSP="3" FF="641" LUT="794"/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146/mul_32s_32s_32_2_1_U4" BINDMODULE="dec_MIMD_mul_32s_32s_32_2_1" DEPTH="2" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U4" RTLNAME="dec_MIMD_mul_32s_32s_32_2_1">
      <Resources FF="32"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_49_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U4" SOURCE="HLS/core.c:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln88"/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146/sdiv_32ns_32ns_32_36_1_U5" BINDMODULE="dec_MIMD_sdiv_32ns_32ns_32_36_1" DEPTH="2" TYPE="rtl" MODULENAME="sdiv_32ns_32ns_32_36_1" DISPNAME="sdiv_32ns_32ns_32_36_1_U5" RTLNAME="dec_MIMD_sdiv_32ns_32ns_32_36_1">
      <Resources FF="2148" LUT="1695"/>
      <LocalResources FF="96"/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206" DEPTH="1" TYPE="function" MODULENAME="dec_MIMD_Pipeline_VITIS_LOOP_9_1" DISPNAME="grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206" RTLNAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_9_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="78" LUT="56"/>
      <LocalResources FF="76" LUT="37"/>
    </RtlModule>
    <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="19"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="6.979" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="5.546" ENDPOINT_PIN="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_reg/CE" LOGIC_LEVELS="6" MAX_FANOUT="100" SLACK="2.768" STARTPOINT_PIN="selec_assign_fu_98_reg[8]/C">
      <CELL NAME="selec_assign_fu_98_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2702"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1231"/>
      <CELL NAME="grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="3176"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.979" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="5.546" ENDPOINT_PIN="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.full_n_reg/CE" LOGIC_LEVELS="6" MAX_FANOUT="100" SLACK="2.768" STARTPOINT_PIN="selec_assign_fu_98_reg[8]/C">
      <CELL NAME="selec_assign_fu_98_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2702"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1231"/>
      <CELL NAME="grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.full_n_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDSE" LINE_NUMBER="3173"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.979" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="5.546" ENDPOINT_PIN="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[0]/CE" LOGIC_LEVELS="6" MAX_FANOUT="100" SLACK="2.768" STARTPOINT_PIN="selec_assign_fu_98_reg[8]/C">
      <CELL NAME="selec_assign_fu_98_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2702"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1231"/>
      <CELL NAME="grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="3182"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.979" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="5.546" ENDPOINT_PIN="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[1]/CE" LOGIC_LEVELS="6" MAX_FANOUT="100" SLACK="2.768" STARTPOINT_PIN="selec_assign_fu_98_reg[8]/C">
      <CELL NAME="selec_assign_fu_98_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2702"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1231"/>
      <CELL NAME="grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="3182"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.979" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="5.546" ENDPOINT_PIN="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[2]/CE" LOGIC_LEVELS="6" MAX_FANOUT="100" SLACK="2.768" STARTPOINT_PIN="selec_assign_fu_98_reg[8]/C">
      <CELL NAME="selec_assign_fu_98_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2702"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1231"/>
      <CELL NAME="grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
      <CELL NAME="gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="3182"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="vhdl/report/dec_MIMD_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="vhdl/report/dec_MIMD_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="vhdl/report/dec_MIMD_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="vhdl/report/dec_MIMD_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="vhdl/report/dec_MIMD_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="vhdl/report/dec_MIMD_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Thu May 02 22:13:25 +0200 2024"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="HLS"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

