Info: constraining clock net 'external_clk_25MHz' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:      5782/83640     6%
Info:         logic LUTs:   5704/83640     6%
Info:         carry LUTs:     78/83640     0%
Info:           RAM LUTs:      0/10455     0%
Info:          RAMW LUTs:      0/20910     0%

Info:      Total DFFs:      2163/83640     2%

Info: Packing IOs..
Info: $gpdi_sda$iobuf_i: gpdi_sda_$_TBUF__Y.Y
Info: pin 'gpdi_sda$tr_io' constrained to Bel 'X119/Y0/PIOB'.
Info: $gpdi_scl$iobuf_i: gpdi_scl_$_TBUF__Y.Y
Info: pin 'gpdi_scl$tr_io' constrained to Bel 'X74/Y0/PIOB'.
Info: $gp[26]$iobuf_i: gp_$_TBUF__Y_1.Y
Info: pin 'gp[26]$tr_io' constrained to Bel 'X78/Y0/PIOA'.
Info: $gp[25]$iobuf_i: gp_$_TBUF__Y.Y
Info: pin 'gp[25]$tr_io' constrained to Bel 'X85/Y0/PIOA'.
Info: $gp[24]$iobuf_i: gp_TRELLIS_FF_Q_1.Q
Info: pin 'gp[24]$tr_io' constrained to Bel 'X112/Y0/PIOA'.
Info: $gp[23]$iobuf_i: gp_TRELLIS_FF_Q.Q
Info: pin 'gp[23]$tr_io' constrained to Bel 'X114/Y0/PIOA'.
Info: pin 'gp[22]$tr_io' constrained to Bel 'X105/Y0/PIOA'.
Info: pin 'gp[21]$tr_io' constrained to Bel 'X126/Y11/PIOA'.
Info: pin 'gp[20]$tr_io' constrained to Bel 'X126/Y14/PIOA'.
Info: pin 'gp[19]$tr_io' constrained to Bel 'X126/Y17/PIOA'.
Info: pin 'gp[18]$tr_io' constrained to Bel 'X126/Y20/PIOA'.
Info: pin 'gp[17]$tr_io' constrained to Bel 'X126/Y50/PIOA'.
Info: pin 'gp[16]$tr_io' constrained to Bel 'X126/Y53/PIOA'.
Info: pin 'gp[15]$tr_io' constrained to Bel 'X126/Y56/PIOA'.
Info: pin 'gp[14]$tr_io' constrained to Bel 'X126/Y92/PIOA'.
Info: pin 'gp[13]$tr_io' constrained to Bel 'X0/Y41/PIOA'.
Info: pin 'gp[12]$tr_io' constrained to Bel 'X0/Y44/PIOA'.
Info: pin 'gp[11]$tr_io' constrained to Bel 'X0/Y20/PIOA'.
Info: pin 'gp[10]$tr_io' constrained to Bel 'X0/Y14/PIOA'.
Info: pin 'gp[9]$tr_io' constrained to Bel 'X0/Y35/PIOA'.
Info: pin 'gp[8]$tr_io' constrained to Bel 'X0/Y11/PIOA'.
Info: pin 'gp[7]$tr_io' constrained to Bel 'X4/Y0/PIOA'.
Info: pin 'gp[6]$tr_io' constrained to Bel 'X11/Y0/PIOA'.
Info: pin 'gp[5]$tr_io' constrained to Bel 'X15/Y0/PIOA'.
Info: pin 'gp[4]$tr_io' constrained to Bel 'X18/Y0/PIOA'.
Info: pin 'gp[3]$tr_io' constrained to Bel 'X58/Y0/PIOA'.
Info: pin 'gp[2]$tr_io' constrained to Bel 'X60/Y0/PIOA'.
Info: pin 'gp[1]$tr_io' constrained to Bel 'X63/Y0/PIOA'.
Info: pin 'gp[0]$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'led[7]$tr_io' constrained to Bel 'X0/Y41/PIOD'.
Info: pin 'led[6]$tr_io' constrained to Bel 'X0/Y38/PIOD'.
Info: pin 'led[5]$tr_io' constrained to Bel 'X0/Y44/PIOD'.
Info: pin 'led[4]$tr_io' constrained to Bel 'X0/Y38/PIOB'.
Info: pin 'led[3]$tr_io' constrained to Bel 'X0/Y38/PIOC'.
Info: pin 'led[2]$tr_io' constrained to Bel 'X0/Y38/PIOA'.
Info: pin 'led[1]$tr_io' constrained to Bel 'X0/Y35/PIOD'.
Info: pin 'led[0]$tr_io' constrained to Bel 'X0/Y35/PIOC'.
Info: pin 'ftdi_rxd$tr_io' constrained to Bel 'X0/Y56/PIOC'.
Info: pin 'external_clk_25MHz$tr_io' constrained to Bel 'X0/Y47/PIOA'.
Info: pin 'btn[6]$tr_io' constrained to Bel 'X126/Y17/PIOD'.
Info: pin 'btn[5]$tr_io' constrained to Bel 'X6/Y95/PIOA'.
Info: pin 'btn[4]$tr_io' constrained to Bel 'X6/Y95/PIOB'.
Info: pin 'btn[3]$tr_io' constrained to Bel 'X126/Y89/PIOB'.
Info: pin 'btn[2]$tr_io' constrained to Bel 'X4/Y95/PIOB'.
Info: pin 'btn[1]$tr_io' constrained to Bel 'X4/Y95/PIOA'.
Info: pin 'btn[0]$tr_io' constrained to Bel 'X6/Y0/PIOB'.
Info: Packing constants..
Info: Packing carries...
Info: Packing LUTs...
Info: Packing LUT5-7s...
Info: Packing FFs...
Info:     2142 FFs paired with LUTs.
Info: Generating derived timing constraints...
Info:     Input frequency of PLL 'mcg.pll_i' is constrained to 25.0 MHz
Info:     Derived frequency constraint of 5.0 MHz for net clk_5MHz
Info:     Derived frequency constraint of 1.4 MHz for net clk_1_4MHz
Info:     Derived frequency constraint of 0.4 MHz for net clk_400KHz
Info: Promoting globals...
Info:     promoting clock net clk_400KHz to global network
Info: Checksum: 0x6cd53bf1

Info: Device utilisation:
Info: 	          TRELLIS_IO:      46/    365    12%
Info: 	                DCCA:       1/     56     1%
Info: 	              DP16KD:       0/    208     0%
Info: 	          MULT18X18D:       0/    156     0%
Info: 	              ALU54B:       0/     78     0%
Info: 	             EHXPLLL:       1/      4    25%
Info: 	             EXTREFB:       0/      2     0%
Info: 	                DCUA:       0/      2     0%
Info: 	           PCSCLKDIV:       0/      2     0%
Info: 	             IOLOGIC:       0/    224     0%
Info: 	            SIOLOGIC:       0/    141     0%
Info: 	                 GSR:       0/      1     0%
Info: 	               JTAGG:       0/      1     0%
Info: 	                OSCG:       0/      1     0%
Info: 	               SEDGA:       0/      1     0%
Info: 	                 DTR:       0/      1     0%
Info: 	             USRMCLK:       0/      1     0%
Info: 	             CLKDIVF:       2/      4    50%
Info: 	           ECLKSYNCB:       0/     10     0%
Info: 	             DLLDELD:       0/      8     0%
Info: 	              DDRDLL:       0/      4     0%
Info: 	             DQSBUFM:       0/     14     0%
Info: 	     TRELLIS_ECLKBUF:       0/      8     0%
Info: 	        ECLKBRIDGECS:       0/      2     0%
Info: 	                DCSC:       0/      2     0%
Info: 	          TRELLIS_FF:    2163/  83640     2%
Info: 	        TRELLIS_COMB:    5812/  83640     6%
Info: 	        TRELLIS_RAMW:       0/  10455     0%

Info: Placed 47 cells based on constraints.
Info: Creating initial analytic placement for 5132 cells, random placement wirelen = 442429.
Info:     at initial placer iter 0, wirelen = 1288
Info:     at initial placer iter 1, wirelen = 968
Info:     at initial placer iter 2, wirelen = 925
Info:     at initial placer iter 3, wirelen = 910
Info: Running main analytical placer, max placement attempts per cell = 8050078.
Info:     at iteration #1, type ALL: wirelen solved = 908, spread = 30567, legal = 30850; time = 0.13s
Info:     at iteration #2, type ALL: wirelen solved = 3350, spread = 15863, legal = 16410; time = 0.11s
Info:     at iteration #3, type ALL: wirelen solved = 4442, spread = 14531, legal = 14817; time = 0.11s
Info:     at iteration #4, type ALL: wirelen solved = 5382, spread = 14004, legal = 14321; time = 0.11s
Info:     at iteration #5, type ALL: wirelen solved = 6241, spread = 12781, legal = 13174; time = 0.11s
Info:     at iteration #6, type ALL: wirelen solved = 6620, spread = 12454, legal = 12822; time = 0.10s
Info:     at iteration #7, type ALL: wirelen solved = 7276, spread = 12033, legal = 12459; time = 0.10s
Info:     at iteration #8, type ALL: wirelen solved = 7486, spread = 11956, legal = 12366; time = 0.10s
Info:     at iteration #9, type ALL: wirelen solved = 7716, spread = 12367, legal = 12775; time = 0.10s
Info:     at iteration #10, type ALL: wirelen solved = 8126, spread = 11656, legal = 11991; time = 0.10s
Info:     at iteration #11, type ALL: wirelen solved = 8193, spread = 12134, legal = 12579; time = 0.10s
Info:     at iteration #12, type ALL: wirelen solved = 8661, spread = 12057, legal = 12403; time = 0.10s
Info:     at iteration #13, type ALL: wirelen solved = 8835, spread = 11780, legal = 12127; time = 0.10s
Info:     at iteration #14, type ALL: wirelen solved = 8863, spread = 11940, legal = 12325; time = 0.11s
Info:     at iteration #15, type ALL: wirelen solved = 9035, spread = 11894, legal = 12264; time = 0.10s
Info: HeAP Placer Time: 2.55s
Info:   of which solving equations: 1.52s
Info:   of which spreading cells: 0.30s
Info:   of which strict legalisation: 0.06s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 2540, wirelen = 11991
Info:   at iteration #5: temp = 0.000000, timing cost = 3647, wirelen = 10582
Info:   at iteration #10: temp = 0.000000, timing cost = 2988, wirelen = 10122
Info:   at iteration #15: temp = 0.000000, timing cost = 2841, wirelen = 9796
Info:   at iteration #15: temp = 0.000000, timing cost = 2762, wirelen = 9796 
Info: SA placement time 6.40s

Info: Max frequency for clock '$glbnet$clk_400KHz': 64.80 MHz (PASS at 0.41 MHz)

Info: Max delay <async>                    -> posedge $glbnet$clk_400KHz: 20.30 ns
Info: Max delay posedge $glbnet$clk_400KHz -> <async>                   : 8.20 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [2434568, 2435302) |+
Info: [2435302, 2436036) |+
Info: [2436036, 2436770) |+
Info: [2436770, 2437504) |***+
Info: [2437504, 2438238) |***********************+
Info: [2438238, 2438972) |***********************************************************+
Info: [2438972, 2439706) |************************************************************ 
Info: [2439706, 2440440) |**************************************+
Info: [2440440, 2441174) |********************************+
Info: [2441174, 2441908) |*****************************************************+
Info: [2441908, 2442642) |**********************************************************+
Info: [2442642, 2443376) |*********************************+
Info: [2443376, 2444110) |********+
Info: [2444110, 2444844) |*+
Info: [2444844, 2445578) |+
Info: [2445578, 2446312) |***+
Info: [2446312, 2447046) |****+
Info: [2447046, 2447780) |***+
Info: [2447780, 2448514) |*+
Info: [2448514, 2449248) |*+
Info: Checksum: 0x2578f0b0
Info: Routing globals...
Info:     routing clock net $glbnet$clk_400KHz using global 0

Info: Routing..
Info: Setting up routing queue.
Info: Routing 24591 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      147        852 |  147   852 |     24141|       0.31       0.31|
Info:       2000 |      300       1699 |  153   847 |     23461|       0.14       0.45|
Info:       3000 |      418       2581 |  118   882 |     22587|       0.13       0.58|
Info:       4000 |      554       3445 |  136   864 |     22015|       0.12       0.71|
Info:       5000 |      668       4331 |  114   886 |     21188|       0.11       0.82|
Info:       6000 |      788       5211 |  120   880 |     20444|       0.11       0.93|
Info:       7000 |      886       6113 |   98   902 |     19546|       0.12       1.05|
Info:       8000 |      997       7002 |  111   889 |     18671|       0.11       1.17|
Info:       9000 |     1148       7851 |  151   849 |     17860|       0.12       1.29|
Info:      10000 |     1292       8707 |  144   856 |     17103|       0.13       1.42|
Info:      11000 |     1454       9545 |  162   838 |     16414|       0.13       1.54|
Info:      12000 |     1635      10364 |  181   819 |     15790|       0.13       1.67|
Info:      13000 |     1886      11113 |  251   749 |     15093|       0.14       1.82|
Info:      14000 |     2078      11921 |  192   808 |     14593|       0.13       1.95|
Info:      15000 |     2442      12557 |  364   636 |     13999|       0.16       2.10|
Info:      16000 |     2792      13207 |  350   650 |     13378|       0.15       2.25|
Info:      17000 |     3270      13729 |  478   522 |     12905|       0.15       2.40|
Info:      18000 |     3626      14373 |  356   644 |     12350|       0.15       2.55|
Info:      19000 |     3937      14985 |  311   612 |     11704|       0.14       2.69|
Info:      20000 |     4363      15480 |  426   495 |     11151|       0.13       2.82|
Info:      21000 |     4720      16085 |  357   605 |     10937|       0.14       2.97|
Info:      22000 |     4994      16763 |  274   678 |     10276|       0.14       3.11|
Info:      23000 |     5232      17412 |  238   649 |      9529|       0.12       3.23|
Info:      24000 |     5480      18100 |  248   688 |      8819|       0.12       3.34|
Info:      25000 |     5681      18878 |  201   778 |      8043|       0.11       3.45|
Info:      26000 |     5846      19700 |  165   822 |      7401|       0.11       3.56|
Info:      27000 |     6001      20537 |  155   837 |      6565|       0.10       3.66|
Info:      28000 |     6150      21386 |  149   849 |      5714|       0.09       3.75|
Info:      29000 |     6327      22204 |  177   818 |      4892|       0.09       3.84|
Info:      30000 |     6479      23049 |  152   845 |      4045|       0.09       3.93|
Info:      31000 |     6616      23880 |  137   831 |      3312|       0.12       4.05|
Info:      32000 |     6868      24628 |  252   748 |      2565|       0.14       4.19|
Info:      33000 |     7125      25371 |  257   743 |      1823|       0.14       4.32|
Info:      34000 |     7369      26120 |  244   749 |      1067|       0.19       4.51|
Info:      35000 |     7563      26889 |  194   769 |       268|       0.32       4.83|
Info:      35328 |     7624      27148 |   61   259 |         0|       0.10       4.93|
Info: Routing complete.
Info: Router1 time 4.93s
Info: Checksum: 0x2045c21f

Info: Critical path report for clock '$glbnet$clk_400KHz' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source uart1.addressI2C_TRELLIS_FF_Q_7.Q
Info:    routing  1.26  1.78 Net addressI2C[0] (61,19) -> (58,16)
Info:                          Sink instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S0_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z.D
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:244.19-244.29
Info:      logic  0.24  2.02 Source instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S0_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1_LUT4_Z.F
Info:    routing  1.35  3.37 Net instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S0_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_B1 (58,16) -> (61,19)
Info:                          Sink instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S0_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.B
Info:      logic  0.45  3.82 Source instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S0_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  3.82 Net instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S0_CCU2C_S1_CIN_CCU2C_COUT_CIN (61,19) -> (61,19)
Info:                          Sink instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S0_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:      logic  0.44  4.26 Source instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S0_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB0.F
Info:    routing  2.76  7.02 Net instance1.tx_data_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_PFUMX_Z_1_C0_LUT4_Z_B_LUT4_Z_1_A[2] (61,19) -> (39,29)
Info:                          Sink instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z.M
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.26  7.28 Source instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.47  7.75 Net instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B[3] (39,29) -> (40,28)
Info:                          Sink instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2.D
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  7.98 Source instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2.F
Info:    routing  1.02  9.01 Net instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z_1_C_LUT4_Z_1_B[3] (40,28) -> (43,27)
Info:                          Sink instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z_1_C_LUT4_Z_1.D
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  9.24 Source instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z_1_C_LUT4_Z_1.F
Info:    routing  0.62  9.86 Net instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z_1_C[3] (43,27) -> (43,27)
Info:                          Sink instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z_1.D
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  10.10 Source instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_Z_1.F
Info:    routing  0.89  10.99 Net instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1[3] (43,27) -> (43,26)
Info:                          Sink instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.D
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.40  11.39 Source instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.00  11.39 Net instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1 (43,26) -> (43,26)
Info:                          Sink instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64
Info:      logic  0.24  11.63 Source instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  0.00  11.63 Net instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_D_L6MUX21_Z_D1 (43,26) -> (43,26)
Info:                          Sink instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72
Info:      logic  0.24  11.88 Source instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  0.71  12.58 Net instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z_D[2] (43,26) -> (43,25)
Info:                          Sink instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z.D
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  12.82 Source instance1.tx_data_TRELLIS_FF_Q_DI_LUT4_Z.F
Info:    routing  0.13  12.95 Net instance1.tx_data_TRELLIS_FF_Q_DI[0] (43,25) -> (43,25)
Info:                          Sink instance1.tx_data_TRELLIS_FF_Q_7.DI
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:0.0-0.0
Info:                               /tools/oss-cad-suite/lib/../share/yosys/techmap.v:137.23-137.24
Info:      setup  0.00  12.95 Source instance1.tx_data_TRELLIS_FF_Q_7.DI
Info: 3.74 ns logic, 9.21 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk_400KHz':
Info:       type curr  total name
Info:     source  0.00  0.00 Source btn[0]$tr_io.O
Info:    routing  5.38  5.38 Net btn[0]$TRELLIS_IO_IN (6,0) -> (93,4)
Info:                          Sink btn_LUT4_A.A
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:109.19-109.22
Info:      logic  0.24  5.61 Source btn_LUT4_A.F
Info:    routing  0.79  6.40 Net btn_LUT4_A_Z[0] (93,4) -> (95,3)
Info:                          Sink btn_LUT4_A_Z_LUT4_C.C
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  6.64 Source btn_LUT4_A_Z_LUT4_C.F
Info:    routing  0.43  7.06 Net btn_LUT4_A_Z_LUT4_C_Z[1] (95,3) -> (95,3)
Info:                          Sink btn_LUT4_A_Z_LUT4_D_Z_LUT4_Z_2.D
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  7.30 Source btn_LUT4_A_Z_LUT4_D_Z_LUT4_Z_2.F
Info:    routing  3.41  10.70 Net btn_LUT4_A_Z_LUT4_D_Z[3] (95,3) -> (54,13)
Info:                          Sink btn_LUT4_A_Z_LUT4_D_Z_LUT4_D.D
Info:                          Defined in:
Info:                               /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  10.94 Source btn_LUT4_A_Z_LUT4_D_Z_LUT4_D.F
Info:    routing  3.05  13.99 Net btn_LUT4_A_Z_LUT4_D_Z_LUT4_D_Z (54,13) -> (76,29)
Info:                          Sink instance1.my_mem_TRELLIS_FF_Q_497.CE
Info:      setup  0.00  13.99 Source instance1.my_mem_TRELLIS_FF_Q_497.CE
Info: 0.94 ns logic, 13.05 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk_400KHz' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source uart_transmit.o_uart_tx_TRELLIS_FF_Q.Q
Info:    routing  5.14  5.67 Net ftdi_rxd$TRELLIS_IO_OUT (48,24) -> (0,56)
Info:                          Sink ftdi_rxd$tr_io.I
Info:                          Defined in:
Info:                               TestVerilogZ.sv.v:18.13-18.22
Info: 0.52 ns logic, 5.14 ns routing

Info: Max frequency for clock '$glbnet$clk_400KHz': 77.23 MHz (PASS at 0.41 MHz)

Info: Max delay <async>                    -> posedge $glbnet$clk_400KHz: 13.99 ns
Info: Max delay posedge $glbnet$clk_400KHz -> <async>                   : 5.67 ns

Info: Slack histogram:
Info:  legend: * represents 24 endpoint(s)
Info:          + represents [1,24) endpoint(s)
Info: [2437052, 2437652) |+
Info: [2437652, 2438252) |+
Info: [2438252, 2438852) | 
Info: [2438852, 2439452) | 
Info: [2439452, 2440052) |+
Info: [2440052, 2440652) |**********+
Info: [2440652, 2441252) |***********************************************+
Info: [2441252, 2441852) |************************************************************ 
Info: [2441852, 2442452) |**********************************+
Info: [2442452, 2443052) |**************+
Info: [2443052, 2443652) |**+
Info: [2443652, 2444252) |+
Info: [2444252, 2444852) |+
Info: [2444852, 2445452) |+
Info: [2445452, 2446052) |+
Info: [2446052, 2446652) |*+
Info: [2446652, 2447252) |*+
Info: [2447252, 2447852) |*+
Info: [2447852, 2448452) |+
Info: [2448452, 2449052) |+

Info: Program finished normally.
