Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 01:45:18 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 tp1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rast/intri/detv1v2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.522ns  (logic 5.931ns (51.475%)  route 5.591ns (48.525%))
  Logic Levels:           15  (CARRY4=8 LUT2=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 11.913 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=4515, estimated)     1.568    -1.022    tp1/clk_pixel
    SLICE_X12Y11         FDRE                                         r  tp1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.504 r  tp1/x_reg[1]/Q
                         net (fo=13, estimated)       0.739     0.235    tp2/detvv1_reg[1]
    SLICE_X14Y6          LUT2 (Prop_lut2_I1_O)        0.124     0.359 r  tp2/vect1[1]_carry_i_3/O
                         net (fo=1, routed)           0.000     0.359    rast/intri/detvv1_reg_1[1]
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.002 f  rast/intri/vect1[1]_carry/O[3]
                         net (fo=26, estimated)       1.453     2.455    rast/intri/B_1[3]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.307     2.762 r  rast/intri/i___0_carry__0_i_11/O
                         net (fo=1, estimated)        0.733     3.495    rast/intri/i___0_carry__0_i_11_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124     3.619 r  rast/intri/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.619    rast/intri/i___0_carry__0_i_7_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.169 r  rast/intri/detv1v21_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     4.169    rast/intri/detv1v21_inferred__0/i___0_carry__0_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.503 r  rast/intri/detv1v21_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, estimated)        0.453     4.956    rast/intri/detv1v21_inferred__0/i___0_carry__1_n_6
    SLICE_X5Y18          LUT3 (Prop_lut3_I2_O)        0.303     5.259 r  rast/intri/i___102_carry_i_4/O
                         net (fo=1, routed)           0.000     5.259    rast/intri/i___102_carry_i_4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.839 r  rast/intri/detv1v21_inferred__0/i___102_carry/O[2]
                         net (fo=2, estimated)        0.873     6.712    rast/intri/detv1v21_inferred__0/i___102_carry_n_5
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.331     7.043 r  rast/intri/i___125_carry__0_i_1/O
                         net (fo=2, estimated)        0.621     7.664    rast/intri/i___125_carry__0_i_1_n_0
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.327     7.991 r  rast/intri/i___125_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.991    rast/intri/i___125_carry__0_i_5_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  rast/intri/detv1v21_inferred__0/i___125_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     8.392    rast/intri/detv1v21_inferred__0/i___125_carry__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.726 r  rast/intri/detv1v21_inferred__0/i___125_carry__1/O[1]
                         net (fo=2, estimated)        0.719     9.445    rast/intri/detv1v21_inferred__0/i___125_carry__1_n_6
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.303     9.748 r  rast/intri/detv1v20_carry__2_i_3/O
                         net (fo=1, routed)           0.000     9.748    rast/intri/detv1v20_carry__2_i_3_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.281 r  rast/intri/detv1v20_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    10.281    rast/intri/detv1v20_carry__2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.500 r  rast/intri/detv1v20_carry__3/O[0]
                         net (fo=1, routed)           0.000    10.500    rast/intri/detv1v200_out[16]
    SLICE_X6Y21          FDRE                                         r  rast/intri/detv1v2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=4515, estimated)     1.508    11.913    rast/intri/clk_pixel
    SLICE_X6Y21          FDRE                                         r  rast/intri/detv1v2_reg[16]/C
                         clock pessimism              0.553    12.465    
                         clock uncertainty           -0.168    12.297    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)        0.109    12.406    rast/intri/detv1v2_reg[16]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  1.906    




