<!DOCTYPE html><html><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SRAM Quiz Answers</title><style>body { font-family: Arial, sans-serif; line-height: 1.6; margin: 20px; background-color: #f4f4f4; color: #333; }h1 { color: #0056b3; }ol { list-style-type: decimal; }li { margin-bottom: 15px; background-color: #fff; padding: 10px; border-radius: 5px; box-shadow: 0 2px 4px rgba(0,0,0,0.1); }span.correct { font-weight: bold; color: green; }</style></head><body><h1>SRAM Quiz Answer Key</h1><ol><li><p>What is a primary characteristic of SRAM concerning power removal?<br><span class="correct">Correct Answer: B) Volatile; memory is lost when power is removed.</span></p></li><li><p>How does SRAM compare to Flash memory in terms of speed and cost?<br><span class="correct">Correct Answer: C) SRAM is faster and more expensive than Flash memory.</span></p></li><li><p>What is the primary use of SRAM in the ATtiny1626 microcontroller, as stated in the text?<br><span class="correct">Correct Answer: B) To store variables and temporary data.</span></p></li><li><p>What is the typical access granularity for SRAM, meaning how it can be written to or read from?<br><span class="correct">Correct Answer: C) It allows access to individual bytes.</span></p></li><li><p>According to the text, what is the specified size of SRAM in the AVR ATtiny1626 microcontroller?<br><span class="correct">Correct Answer: B) 2 KB.</span></p></li><li><p>How are SRAM and I/O generally accessed on the AVR Core?<br><span class="correct">Correct Answer: B) Via memory-mapped I/O (MMIO), accessing them through the data space.</span></p></li><li><p>In the AVR Core, where do stack operations like <code>push</code> and <code>pop</code> primarily occur, and at what starting address?<br><span class="correct">Correct Answer: C) In SRAM, starting at 0x3800.</span></p></li></ol></body></html>