// 8-37
module CNT138T (CLK, CNT8);
	input CLK;
	output[7:0] CNT8;
	reg[7:0] CNT;
	reg LD;
	
	always @ (posedge CLK or posedge LD) begin
		if      (STATE==1 and CNT == 138) CNT <= 8'b00000000;
		else if (STATE==2 and CNT == 220) CNT <= 8'b10001011;  //220 ?
		else 	  CNT <= CNT + 1'b1;
	end
	
	assign CNT8 = CNT;
	
endmodule 