/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  reg [11:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_29z;
  reg [4:0] celloutsig_0_2z;
  reg [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_37z;
  wire [14:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [12:0] celloutsig_0_63z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  reg [11:0] celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [3:0] celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [36:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_0z[2] & celloutsig_1_3z[1]);
  assign celloutsig_0_13z = ~(celloutsig_0_8z[8] & in_data[85]);
  assign celloutsig_1_4z = ~in_data[123];
  assign celloutsig_1_10z = ~celloutsig_1_2z;
  assign celloutsig_0_10z = ~celloutsig_0_6z[6];
  assign celloutsig_0_11z = ~((celloutsig_0_10z | celloutsig_0_6z[4]) & celloutsig_0_7z);
  assign celloutsig_0_20z = ~((celloutsig_0_14z | celloutsig_0_17z[0]) & celloutsig_0_1z);
  assign celloutsig_0_34z = in_data[54:46] / { 1'h1, celloutsig_0_31z[0], celloutsig_0_25z };
  assign celloutsig_1_1z = celloutsig_1_0z[7:0] / { 1'h1, in_data[121:115] };
  assign celloutsig_0_23z = { celloutsig_0_22z, celloutsig_0_16z } / { 1'h1, celloutsig_0_16z[8:1], in_data[0] };
  assign celloutsig_0_0z = in_data[19:13] == in_data[34:28];
  assign celloutsig_0_12z = { in_data[78:76], celloutsig_0_1z, celloutsig_0_11z } == in_data[4:0];
  assign celloutsig_1_7z = { celloutsig_1_0z[11:1], celloutsig_1_5z, celloutsig_1_2z } === { celloutsig_1_6z[33:20], celloutsig_1_4z };
  assign celloutsig_0_29z = { celloutsig_0_8z[15:10], celloutsig_0_0z } === celloutsig_0_5z[6:0];
  assign celloutsig_1_2z = { celloutsig_1_0z[19:13], celloutsig_1_0z } > { in_data[139:133], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_6z[26:19], celloutsig_1_15z, celloutsig_1_2z } > celloutsig_1_8z[10:1];
  assign celloutsig_0_22z = celloutsig_0_9z[4:1] > celloutsig_0_16z[5:2];
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } <= in_data[92:85];
  assign celloutsig_0_7z = { celloutsig_0_6z[10:5], celloutsig_0_4z } <= { celloutsig_0_6z[8:6], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_4z } <= { celloutsig_1_6z[9:1], celloutsig_1_2z };
  assign celloutsig_0_33z = { celloutsig_0_6z[9:2], celloutsig_0_13z } % { 1'h1, celloutsig_0_9z[2:0], celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_37z = { celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_20z } % { 1'h1, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_38z = { in_data[90:82], celloutsig_0_14z, celloutsig_0_2z } % { 1'h1, celloutsig_0_23z[5:4], celloutsig_0_25z, celloutsig_0_37z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_0z[16:9], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z } % { 1'h1, celloutsig_1_1z[4], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_8z[10:8], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_2z } % { 1'h1, celloutsig_1_0z[19:6] };
  assign celloutsig_0_17z = { celloutsig_0_9z[7:4], celloutsig_0_10z } % { 1'h1, celloutsig_0_5z[6:3] };
  assign celloutsig_0_4z = | { celloutsig_0_2z[4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_62z = | celloutsig_0_38z[8:4];
  assign celloutsig_1_15z = | { celloutsig_1_8z[5:2], celloutsig_1_10z };
  assign celloutsig_0_14z = | { celloutsig_0_6z[7:1], celloutsig_0_3z };
  assign celloutsig_0_5z = { in_data[14:13], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z } >> in_data[72:65];
  assign celloutsig_1_0z = in_data[151:130] >> in_data[182:161];
  assign celloutsig_1_3z = in_data[120:117] >> { celloutsig_1_0z[2:0], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_12z[9:7], celloutsig_1_3z, celloutsig_1_10z } <<< celloutsig_1_1z;
  assign celloutsig_0_16z = { celloutsig_0_5z[5:2], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_10z } <<< { celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_25z = celloutsig_0_8z[13:7] <<< celloutsig_0_9z[9:3];
  assign celloutsig_0_63z = { celloutsig_0_33z[2:0], celloutsig_0_34z, celloutsig_0_11z } - { in_data[35:24], celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[157:155] - { celloutsig_1_0z[8:7], celloutsig_1_4z };
  assign celloutsig_1_6z = { in_data[148:142], celloutsig_1_1z, celloutsig_1_0z } - { celloutsig_1_0z[11:7], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_8z = { in_data[65:61], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z } - { celloutsig_0_5z[4:2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_11z = celloutsig_1_3z;
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_9z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_9z = { in_data[51:47], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_18z = { celloutsig_0_16z[6:0], celloutsig_0_17z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_2z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = { in_data[17:14], celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_31z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_31z = { celloutsig_0_5z[7], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_32z = ~((celloutsig_0_29z & celloutsig_0_18z[5]) | (celloutsig_0_29z & celloutsig_0_17z[4]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[38]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
