Classic Timing Analyzer report for status_reg
Sat Nov 09 18:03:33 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.011 ns                                       ; abus_in[0] ; mem_reg[4]  ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.941 ns                                       ; mem_reg[1] ; dbus_out[1] ; clk_in     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.528 ns                                      ; abus_in[0] ; dbus_out[1] ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.141 ns                                      ; z_wr_en    ; mem_reg[2]  ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mem_reg[0] ; mem_reg[0]  ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mem_reg[2] ; mem_reg[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mem_reg[1] ; mem_reg[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mem_reg[0] ; mem_reg[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+------------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To         ; To Clock ;
+-------+--------------+------------+------------+------------+----------+
; N/A   ; None         ; 5.011 ns   ; abus_in[0] ; mem_reg[7] ; clk_in   ;
; N/A   ; None         ; 5.011 ns   ; abus_in[0] ; mem_reg[5] ; clk_in   ;
; N/A   ; None         ; 5.011 ns   ; abus_in[0] ; mem_reg[6] ; clk_in   ;
; N/A   ; None         ; 5.011 ns   ; abus_in[0] ; mem_reg[3] ; clk_in   ;
; N/A   ; None         ; 5.011 ns   ; abus_in[0] ; mem_reg[4] ; clk_in   ;
; N/A   ; None         ; 4.720 ns   ; abus_in[0] ; mem_reg[1] ; clk_in   ;
; N/A   ; None         ; 4.717 ns   ; abus_in[0] ; mem_reg[0] ; clk_in   ;
; N/A   ; None         ; 4.713 ns   ; abus_in[0] ; mem_reg[2] ; clk_in   ;
; N/A   ; None         ; 4.687 ns   ; abus_in[5] ; mem_reg[7] ; clk_in   ;
; N/A   ; None         ; 4.687 ns   ; abus_in[5] ; mem_reg[5] ; clk_in   ;
; N/A   ; None         ; 4.687 ns   ; abus_in[5] ; mem_reg[6] ; clk_in   ;
; N/A   ; None         ; 4.687 ns   ; abus_in[5] ; mem_reg[3] ; clk_in   ;
; N/A   ; None         ; 4.687 ns   ; abus_in[5] ; mem_reg[4] ; clk_in   ;
; N/A   ; None         ; 4.396 ns   ; abus_in[5] ; mem_reg[1] ; clk_in   ;
; N/A   ; None         ; 4.393 ns   ; abus_in[5] ; mem_reg[0] ; clk_in   ;
; N/A   ; None         ; 4.389 ns   ; abus_in[5] ; mem_reg[2] ; clk_in   ;
; N/A   ; None         ; 4.364 ns   ; abus_in[3] ; mem_reg[7] ; clk_in   ;
; N/A   ; None         ; 4.364 ns   ; abus_in[3] ; mem_reg[5] ; clk_in   ;
; N/A   ; None         ; 4.364 ns   ; abus_in[3] ; mem_reg[6] ; clk_in   ;
; N/A   ; None         ; 4.364 ns   ; abus_in[3] ; mem_reg[3] ; clk_in   ;
; N/A   ; None         ; 4.364 ns   ; abus_in[3] ; mem_reg[4] ; clk_in   ;
; N/A   ; None         ; 4.254 ns   ; abus_in[6] ; mem_reg[7] ; clk_in   ;
; N/A   ; None         ; 4.254 ns   ; abus_in[6] ; mem_reg[5] ; clk_in   ;
; N/A   ; None         ; 4.254 ns   ; abus_in[6] ; mem_reg[6] ; clk_in   ;
; N/A   ; None         ; 4.254 ns   ; abus_in[6] ; mem_reg[3] ; clk_in   ;
; N/A   ; None         ; 4.254 ns   ; abus_in[6] ; mem_reg[4] ; clk_in   ;
; N/A   ; None         ; 4.247 ns   ; abus_in[1] ; mem_reg[7] ; clk_in   ;
; N/A   ; None         ; 4.247 ns   ; abus_in[1] ; mem_reg[5] ; clk_in   ;
; N/A   ; None         ; 4.247 ns   ; abus_in[1] ; mem_reg[6] ; clk_in   ;
; N/A   ; None         ; 4.247 ns   ; abus_in[1] ; mem_reg[3] ; clk_in   ;
; N/A   ; None         ; 4.247 ns   ; abus_in[1] ; mem_reg[4] ; clk_in   ;
; N/A   ; None         ; 4.073 ns   ; abus_in[3] ; mem_reg[1] ; clk_in   ;
; N/A   ; None         ; 4.070 ns   ; abus_in[3] ; mem_reg[0] ; clk_in   ;
; N/A   ; None         ; 4.066 ns   ; abus_in[3] ; mem_reg[2] ; clk_in   ;
; N/A   ; None         ; 3.963 ns   ; abus_in[6] ; mem_reg[1] ; clk_in   ;
; N/A   ; None         ; 3.960 ns   ; abus_in[6] ; mem_reg[0] ; clk_in   ;
; N/A   ; None         ; 3.956 ns   ; abus_in[1] ; mem_reg[1] ; clk_in   ;
; N/A   ; None         ; 3.956 ns   ; abus_in[6] ; mem_reg[2] ; clk_in   ;
; N/A   ; None         ; 3.953 ns   ; abus_in[2] ; mem_reg[7] ; clk_in   ;
; N/A   ; None         ; 3.953 ns   ; abus_in[2] ; mem_reg[5] ; clk_in   ;
; N/A   ; None         ; 3.953 ns   ; abus_in[2] ; mem_reg[6] ; clk_in   ;
; N/A   ; None         ; 3.953 ns   ; abus_in[2] ; mem_reg[3] ; clk_in   ;
; N/A   ; None         ; 3.953 ns   ; abus_in[2] ; mem_reg[4] ; clk_in   ;
; N/A   ; None         ; 3.953 ns   ; abus_in[1] ; mem_reg[0] ; clk_in   ;
; N/A   ; None         ; 3.949 ns   ; abus_in[1] ; mem_reg[2] ; clk_in   ;
; N/A   ; None         ; 3.859 ns   ; dbus_in[3] ; mem_reg[3] ; clk_in   ;
; N/A   ; None         ; 3.662 ns   ; abus_in[2] ; mem_reg[1] ; clk_in   ;
; N/A   ; None         ; 3.659 ns   ; abus_in[2] ; mem_reg[0] ; clk_in   ;
; N/A   ; None         ; 3.655 ns   ; abus_in[2] ; mem_reg[2] ; clk_in   ;
; N/A   ; None         ; 3.409 ns   ; abus_in[4] ; mem_reg[7] ; clk_in   ;
; N/A   ; None         ; 3.409 ns   ; abus_in[4] ; mem_reg[5] ; clk_in   ;
; N/A   ; None         ; 3.409 ns   ; abus_in[4] ; mem_reg[6] ; clk_in   ;
; N/A   ; None         ; 3.409 ns   ; abus_in[4] ; mem_reg[3] ; clk_in   ;
; N/A   ; None         ; 3.409 ns   ; abus_in[4] ; mem_reg[4] ; clk_in   ;
; N/A   ; None         ; 3.191 ns   ; wr_en      ; mem_reg[7] ; clk_in   ;
; N/A   ; None         ; 3.191 ns   ; wr_en      ; mem_reg[5] ; clk_in   ;
; N/A   ; None         ; 3.191 ns   ; wr_en      ; mem_reg[6] ; clk_in   ;
; N/A   ; None         ; 3.191 ns   ; wr_en      ; mem_reg[3] ; clk_in   ;
; N/A   ; None         ; 3.191 ns   ; wr_en      ; mem_reg[4] ; clk_in   ;
; N/A   ; None         ; 3.118 ns   ; abus_in[4] ; mem_reg[1] ; clk_in   ;
; N/A   ; None         ; 3.115 ns   ; abus_in[4] ; mem_reg[0] ; clk_in   ;
; N/A   ; None         ; 3.111 ns   ; abus_in[4] ; mem_reg[2] ; clk_in   ;
; N/A   ; None         ; 3.061 ns   ; dbus_in[0] ; mem_reg[0] ; clk_in   ;
; N/A   ; None         ; 3.038 ns   ; dbus_in[2] ; mem_reg[2] ; clk_in   ;
; N/A   ; None         ; 2.953 ns   ; c_wr_en    ; mem_reg[0] ; clk_in   ;
; N/A   ; None         ; 2.900 ns   ; wr_en      ; mem_reg[1] ; clk_in   ;
; N/A   ; None         ; 2.897 ns   ; wr_en      ; mem_reg[0] ; clk_in   ;
; N/A   ; None         ; 2.893 ns   ; wr_en      ; mem_reg[2] ; clk_in   ;
; N/A   ; None         ; 2.879 ns   ; z_in       ; mem_reg[2] ; clk_in   ;
; N/A   ; None         ; 2.812 ns   ; dc_wr_en   ; mem_reg[1] ; clk_in   ;
; N/A   ; None         ; 2.801 ns   ; c_in       ; mem_reg[0] ; clk_in   ;
; N/A   ; None         ; 2.797 ns   ; dbus_in[4] ; mem_reg[4] ; clk_in   ;
; N/A   ; None         ; 2.744 ns   ; dbus_in[1] ; mem_reg[1] ; clk_in   ;
; N/A   ; None         ; 2.539 ns   ; dc_in      ; mem_reg[1] ; clk_in   ;
; N/A   ; None         ; 2.506 ns   ; dbus_in[7] ; mem_reg[7] ; clk_in   ;
; N/A   ; None         ; 2.471 ns   ; dbus_in[6] ; mem_reg[6] ; clk_in   ;
; N/A   ; None         ; 2.383 ns   ; dbus_in[5] ; mem_reg[5] ; clk_in   ;
; N/A   ; None         ; 2.380 ns   ; z_wr_en    ; mem_reg[2] ; clk_in   ;
+-------+--------------+------------+------------+------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To          ; From Clock ;
+-------+--------------+------------+------------+-------------+------------+
; N/A   ; None         ; 7.941 ns   ; mem_reg[1] ; dbus_out[1] ; clk_in     ;
; N/A   ; None         ; 7.804 ns   ; mem_reg[6] ; dbus_out[6] ; clk_in     ;
; N/A   ; None         ; 7.715 ns   ; mem_reg[2] ; z_out       ; clk_in     ;
; N/A   ; None         ; 7.690 ns   ; mem_reg[2] ; dbus_out[2] ; clk_in     ;
; N/A   ; None         ; 7.590 ns   ; mem_reg[5] ; dbus_out[5] ; clk_in     ;
; N/A   ; None         ; 7.560 ns   ; mem_reg[6] ; rp_out[1]   ; clk_in     ;
; N/A   ; None         ; 7.309 ns   ; mem_reg[0] ; dbus_out[0] ; clk_in     ;
; N/A   ; None         ; 7.133 ns   ; mem_reg[4] ; dbus_out[4] ; clk_in     ;
; N/A   ; None         ; 7.111 ns   ; mem_reg[3] ; dbus_out[3] ; clk_in     ;
; N/A   ; None         ; 7.098 ns   ; mem_reg[1] ; dc_out      ; clk_in     ;
; N/A   ; None         ; 6.895 ns   ; mem_reg[7] ; irp_out     ; clk_in     ;
; N/A   ; None         ; 6.875 ns   ; mem_reg[7] ; dbus_out[7] ; clk_in     ;
; N/A   ; None         ; 6.708 ns   ; mem_reg[0] ; c_out       ; clk_in     ;
; N/A   ; None         ; 6.700 ns   ; mem_reg[5] ; rp_out[0]   ; clk_in     ;
+-------+--------------+------------+------------+-------------+------------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To          ;
+-------+-------------------+-----------------+------------+-------------+
; N/A   ; None              ; 12.528 ns       ; abus_in[0] ; dbus_out[1] ;
; N/A   ; None              ; 12.204 ns       ; abus_in[5] ; dbus_out[1] ;
; N/A   ; None              ; 12.075 ns       ; abus_in[0] ; dbus_out[5] ;
; N/A   ; None              ; 11.881 ns       ; abus_in[3] ; dbus_out[1] ;
; N/A   ; None              ; 11.805 ns       ; abus_in[6] ; dbus_out[1] ;
; N/A   ; None              ; 11.778 ns       ; abus_in[0] ; dbus_out[2] ;
; N/A   ; None              ; 11.764 ns       ; abus_in[1] ; dbus_out[1] ;
; N/A   ; None              ; 11.751 ns       ; abus_in[5] ; dbus_out[5] ;
; N/A   ; None              ; 11.470 ns       ; abus_in[2] ; dbus_out[1] ;
; N/A   ; None              ; 11.454 ns       ; abus_in[5] ; dbus_out[2] ;
; N/A   ; None              ; 11.428 ns       ; abus_in[3] ; dbus_out[5] ;
; N/A   ; None              ; 11.426 ns       ; abus_in[0] ; dbus_out[0] ;
; N/A   ; None              ; 11.352 ns       ; abus_in[6] ; dbus_out[5] ;
; N/A   ; None              ; 11.311 ns       ; abus_in[1] ; dbus_out[5] ;
; N/A   ; None              ; 11.145 ns       ; rd_en      ; dbus_out[1] ;
; N/A   ; None              ; 11.131 ns       ; abus_in[3] ; dbus_out[2] ;
; N/A   ; None              ; 11.102 ns       ; abus_in[0] ; dbus_out[7] ;
; N/A   ; None              ; 11.102 ns       ; abus_in[5] ; dbus_out[0] ;
; N/A   ; None              ; 11.055 ns       ; abus_in[6] ; dbus_out[2] ;
; N/A   ; None              ; 11.017 ns       ; abus_in[2] ; dbus_out[5] ;
; N/A   ; None              ; 11.014 ns       ; abus_in[1] ; dbus_out[2] ;
; N/A   ; None              ; 10.907 ns       ; abus_in[0] ; dbus_out[3] ;
; N/A   ; None              ; 10.895 ns       ; abus_in[4] ; dbus_out[1] ;
; N/A   ; None              ; 10.779 ns       ; abus_in[3] ; dbus_out[0] ;
; N/A   ; None              ; 10.778 ns       ; abus_in[5] ; dbus_out[7] ;
; N/A   ; None              ; 10.760 ns       ; abus_in[0] ; dbus_out[4] ;
; N/A   ; None              ; 10.720 ns       ; abus_in[2] ; dbus_out[2] ;
; N/A   ; None              ; 10.703 ns       ; abus_in[6] ; dbus_out[0] ;
; N/A   ; None              ; 10.692 ns       ; rd_en      ; dbus_out[5] ;
; N/A   ; None              ; 10.662 ns       ; abus_in[1] ; dbus_out[0] ;
; N/A   ; None              ; 10.639 ns       ; abus_in[0] ; dbus_out[6] ;
; N/A   ; None              ; 10.583 ns       ; abus_in[5] ; dbus_out[3] ;
; N/A   ; None              ; 10.455 ns       ; abus_in[3] ; dbus_out[7] ;
; N/A   ; None              ; 10.442 ns       ; abus_in[4] ; dbus_out[5] ;
; N/A   ; None              ; 10.436 ns       ; abus_in[5] ; dbus_out[4] ;
; N/A   ; None              ; 10.395 ns       ; rd_en      ; dbus_out[2] ;
; N/A   ; None              ; 10.379 ns       ; abus_in[6] ; dbus_out[7] ;
; N/A   ; None              ; 10.368 ns       ; abus_in[2] ; dbus_out[0] ;
; N/A   ; None              ; 10.338 ns       ; abus_in[1] ; dbus_out[7] ;
; N/A   ; None              ; 10.315 ns       ; abus_in[5] ; dbus_out[6] ;
; N/A   ; None              ; 10.260 ns       ; abus_in[3] ; dbus_out[3] ;
; N/A   ; None              ; 10.184 ns       ; abus_in[6] ; dbus_out[3] ;
; N/A   ; None              ; 10.145 ns       ; abus_in[4] ; dbus_out[2] ;
; N/A   ; None              ; 10.143 ns       ; abus_in[1] ; dbus_out[3] ;
; N/A   ; None              ; 10.113 ns       ; abus_in[3] ; dbus_out[4] ;
; N/A   ; None              ; 10.044 ns       ; abus_in[2] ; dbus_out[7] ;
; N/A   ; None              ; 10.043 ns       ; rd_en      ; dbus_out[0] ;
; N/A   ; None              ; 10.037 ns       ; abus_in[6] ; dbus_out[4] ;
; N/A   ; None              ; 9.996 ns        ; abus_in[1] ; dbus_out[4] ;
; N/A   ; None              ; 9.992 ns        ; abus_in[3] ; dbus_out[6] ;
; N/A   ; None              ; 9.916 ns        ; abus_in[6] ; dbus_out[6] ;
; N/A   ; None              ; 9.875 ns        ; abus_in[1] ; dbus_out[6] ;
; N/A   ; None              ; 9.849 ns        ; abus_in[2] ; dbus_out[3] ;
; N/A   ; None              ; 9.793 ns        ; abus_in[4] ; dbus_out[0] ;
; N/A   ; None              ; 9.719 ns        ; rd_en      ; dbus_out[7] ;
; N/A   ; None              ; 9.702 ns        ; abus_in[2] ; dbus_out[4] ;
; N/A   ; None              ; 9.581 ns        ; abus_in[2] ; dbus_out[6] ;
; N/A   ; None              ; 9.524 ns        ; rd_en      ; dbus_out[3] ;
; N/A   ; None              ; 9.469 ns        ; abus_in[4] ; dbus_out[7] ;
; N/A   ; None              ; 9.377 ns        ; rd_en      ; dbus_out[4] ;
; N/A   ; None              ; 9.274 ns        ; abus_in[4] ; dbus_out[3] ;
; N/A   ; None              ; 9.256 ns        ; rd_en      ; dbus_out[6] ;
; N/A   ; None              ; 9.127 ns        ; abus_in[4] ; dbus_out[4] ;
; N/A   ; None              ; 9.006 ns        ; abus_in[4] ; dbus_out[6] ;
+-------+-------------------+-----------------+------------+-------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+------------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To         ; To Clock ;
+---------------+-------------+-----------+------------+------------+----------+
; N/A           ; None        ; -2.141 ns ; z_wr_en    ; mem_reg[2] ; clk_in   ;
; N/A           ; None        ; -2.144 ns ; dbus_in[5] ; mem_reg[5] ; clk_in   ;
; N/A           ; None        ; -2.232 ns ; dbus_in[6] ; mem_reg[6] ; clk_in   ;
; N/A           ; None        ; -2.267 ns ; dbus_in[7] ; mem_reg[7] ; clk_in   ;
; N/A           ; None        ; -2.300 ns ; dc_in      ; mem_reg[1] ; clk_in   ;
; N/A           ; None        ; -2.505 ns ; dbus_in[1] ; mem_reg[1] ; clk_in   ;
; N/A           ; None        ; -2.558 ns ; dbus_in[4] ; mem_reg[4] ; clk_in   ;
; N/A           ; None        ; -2.562 ns ; c_in       ; mem_reg[0] ; clk_in   ;
; N/A           ; None        ; -2.573 ns ; dc_wr_en   ; mem_reg[1] ; clk_in   ;
; N/A           ; None        ; -2.640 ns ; z_in       ; mem_reg[2] ; clk_in   ;
; N/A           ; None        ; -2.654 ns ; wr_en      ; mem_reg[2] ; clk_in   ;
; N/A           ; None        ; -2.658 ns ; wr_en      ; mem_reg[0] ; clk_in   ;
; N/A           ; None        ; -2.661 ns ; wr_en      ; mem_reg[1] ; clk_in   ;
; N/A           ; None        ; -2.714 ns ; c_wr_en    ; mem_reg[0] ; clk_in   ;
; N/A           ; None        ; -2.799 ns ; dbus_in[2] ; mem_reg[2] ; clk_in   ;
; N/A           ; None        ; -2.822 ns ; dbus_in[0] ; mem_reg[0] ; clk_in   ;
; N/A           ; None        ; -2.872 ns ; abus_in[4] ; mem_reg[2] ; clk_in   ;
; N/A           ; None        ; -2.876 ns ; abus_in[4] ; mem_reg[0] ; clk_in   ;
; N/A           ; None        ; -2.879 ns ; abus_in[4] ; mem_reg[1] ; clk_in   ;
; N/A           ; None        ; -2.952 ns ; wr_en      ; mem_reg[7] ; clk_in   ;
; N/A           ; None        ; -2.952 ns ; wr_en      ; mem_reg[5] ; clk_in   ;
; N/A           ; None        ; -2.952 ns ; wr_en      ; mem_reg[6] ; clk_in   ;
; N/A           ; None        ; -2.952 ns ; wr_en      ; mem_reg[3] ; clk_in   ;
; N/A           ; None        ; -2.952 ns ; wr_en      ; mem_reg[4] ; clk_in   ;
; N/A           ; None        ; -3.170 ns ; abus_in[4] ; mem_reg[7] ; clk_in   ;
; N/A           ; None        ; -3.170 ns ; abus_in[4] ; mem_reg[5] ; clk_in   ;
; N/A           ; None        ; -3.170 ns ; abus_in[4] ; mem_reg[6] ; clk_in   ;
; N/A           ; None        ; -3.170 ns ; abus_in[4] ; mem_reg[3] ; clk_in   ;
; N/A           ; None        ; -3.170 ns ; abus_in[4] ; mem_reg[4] ; clk_in   ;
; N/A           ; None        ; -3.416 ns ; abus_in[2] ; mem_reg[2] ; clk_in   ;
; N/A           ; None        ; -3.420 ns ; abus_in[2] ; mem_reg[0] ; clk_in   ;
; N/A           ; None        ; -3.423 ns ; abus_in[2] ; mem_reg[1] ; clk_in   ;
; N/A           ; None        ; -3.620 ns ; dbus_in[3] ; mem_reg[3] ; clk_in   ;
; N/A           ; None        ; -3.710 ns ; abus_in[1] ; mem_reg[2] ; clk_in   ;
; N/A           ; None        ; -3.714 ns ; abus_in[2] ; mem_reg[7] ; clk_in   ;
; N/A           ; None        ; -3.714 ns ; abus_in[2] ; mem_reg[5] ; clk_in   ;
; N/A           ; None        ; -3.714 ns ; abus_in[2] ; mem_reg[6] ; clk_in   ;
; N/A           ; None        ; -3.714 ns ; abus_in[2] ; mem_reg[3] ; clk_in   ;
; N/A           ; None        ; -3.714 ns ; abus_in[2] ; mem_reg[4] ; clk_in   ;
; N/A           ; None        ; -3.714 ns ; abus_in[1] ; mem_reg[0] ; clk_in   ;
; N/A           ; None        ; -3.717 ns ; abus_in[1] ; mem_reg[1] ; clk_in   ;
; N/A           ; None        ; -3.717 ns ; abus_in[6] ; mem_reg[2] ; clk_in   ;
; N/A           ; None        ; -3.721 ns ; abus_in[6] ; mem_reg[0] ; clk_in   ;
; N/A           ; None        ; -3.724 ns ; abus_in[6] ; mem_reg[1] ; clk_in   ;
; N/A           ; None        ; -3.827 ns ; abus_in[3] ; mem_reg[2] ; clk_in   ;
; N/A           ; None        ; -3.831 ns ; abus_in[3] ; mem_reg[0] ; clk_in   ;
; N/A           ; None        ; -3.834 ns ; abus_in[3] ; mem_reg[1] ; clk_in   ;
; N/A           ; None        ; -4.008 ns ; abus_in[1] ; mem_reg[7] ; clk_in   ;
; N/A           ; None        ; -4.008 ns ; abus_in[1] ; mem_reg[5] ; clk_in   ;
; N/A           ; None        ; -4.008 ns ; abus_in[1] ; mem_reg[6] ; clk_in   ;
; N/A           ; None        ; -4.008 ns ; abus_in[1] ; mem_reg[3] ; clk_in   ;
; N/A           ; None        ; -4.008 ns ; abus_in[1] ; mem_reg[4] ; clk_in   ;
; N/A           ; None        ; -4.015 ns ; abus_in[6] ; mem_reg[7] ; clk_in   ;
; N/A           ; None        ; -4.015 ns ; abus_in[6] ; mem_reg[5] ; clk_in   ;
; N/A           ; None        ; -4.015 ns ; abus_in[6] ; mem_reg[6] ; clk_in   ;
; N/A           ; None        ; -4.015 ns ; abus_in[6] ; mem_reg[3] ; clk_in   ;
; N/A           ; None        ; -4.015 ns ; abus_in[6] ; mem_reg[4] ; clk_in   ;
; N/A           ; None        ; -4.125 ns ; abus_in[3] ; mem_reg[7] ; clk_in   ;
; N/A           ; None        ; -4.125 ns ; abus_in[3] ; mem_reg[5] ; clk_in   ;
; N/A           ; None        ; -4.125 ns ; abus_in[3] ; mem_reg[6] ; clk_in   ;
; N/A           ; None        ; -4.125 ns ; abus_in[3] ; mem_reg[3] ; clk_in   ;
; N/A           ; None        ; -4.125 ns ; abus_in[3] ; mem_reg[4] ; clk_in   ;
; N/A           ; None        ; -4.150 ns ; abus_in[5] ; mem_reg[2] ; clk_in   ;
; N/A           ; None        ; -4.154 ns ; abus_in[5] ; mem_reg[0] ; clk_in   ;
; N/A           ; None        ; -4.157 ns ; abus_in[5] ; mem_reg[1] ; clk_in   ;
; N/A           ; None        ; -4.448 ns ; abus_in[5] ; mem_reg[7] ; clk_in   ;
; N/A           ; None        ; -4.448 ns ; abus_in[5] ; mem_reg[5] ; clk_in   ;
; N/A           ; None        ; -4.448 ns ; abus_in[5] ; mem_reg[6] ; clk_in   ;
; N/A           ; None        ; -4.448 ns ; abus_in[5] ; mem_reg[3] ; clk_in   ;
; N/A           ; None        ; -4.448 ns ; abus_in[5] ; mem_reg[4] ; clk_in   ;
; N/A           ; None        ; -4.474 ns ; abus_in[0] ; mem_reg[2] ; clk_in   ;
; N/A           ; None        ; -4.478 ns ; abus_in[0] ; mem_reg[0] ; clk_in   ;
; N/A           ; None        ; -4.481 ns ; abus_in[0] ; mem_reg[1] ; clk_in   ;
; N/A           ; None        ; -4.772 ns ; abus_in[0] ; mem_reg[7] ; clk_in   ;
; N/A           ; None        ; -4.772 ns ; abus_in[0] ; mem_reg[5] ; clk_in   ;
; N/A           ; None        ; -4.772 ns ; abus_in[0] ; mem_reg[6] ; clk_in   ;
; N/A           ; None        ; -4.772 ns ; abus_in[0] ; mem_reg[3] ; clk_in   ;
; N/A           ; None        ; -4.772 ns ; abus_in[0] ; mem_reg[4] ; clk_in   ;
+---------------+-------------+-----------+------------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 09 18:03:32 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off status_reg -c status_reg --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" Internal fmax is restricted to 500.0 MHz between source register "mem_reg[2]" and destination register "mem_reg[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y26_N17; Fanout = 3; REG Node = 'mem_reg[2]'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X13_Y26_N16; Fanout = 1; COMB Node = 'mem_reg~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X13_Y26_N17; Fanout = 3; REG Node = 'mem_reg[2]'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk_in" to destination register is 2.472 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'
                Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X13_Y26_N17; Fanout = 3; REG Node = 'mem_reg[2]'
                Info: Total cell delay = 1.472 ns ( 59.55 % )
                Info: Total interconnect delay = 1.000 ns ( 40.45 % )
            Info: - Longest clock path from clock "clk_in" to source register is 2.472 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'
                Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X13_Y26_N17; Fanout = 3; REG Node = 'mem_reg[2]'
                Info: Total cell delay = 1.472 ns ( 59.55 % )
                Info: Total interconnect delay = 1.000 ns ( 40.45 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "mem_reg[7]" (data pin = "abus_in[0]", clock pin = "clk_in") is 5.011 ns
    Info: + Longest pin to register delay is 7.393 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA16; Fanout = 1; PIN Node = 'abus_in[0]'
        Info: 2: + IC(4.694 ns) + CELL(0.272 ns) = 5.813 ns; Loc. = LCCOMB_X13_Y26_N0; Fanout = 2; COMB Node = 'dbus_out~8'
        Info: 3: + IC(0.259 ns) + CELL(0.346 ns) = 6.418 ns; Loc. = LCCOMB_X13_Y26_N22; Fanout = 8; COMB Node = 'process_0~0'
        Info: 4: + IC(0.229 ns) + CELL(0.746 ns) = 7.393 ns; Loc. = LCFF_X13_Y26_N19; Fanout = 2; REG Node = 'mem_reg[7]'
        Info: Total cell delay = 2.211 ns ( 29.91 % )
        Info: Total interconnect delay = 5.182 ns ( 70.09 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X13_Y26_N19; Fanout = 2; REG Node = 'mem_reg[7]'
        Info: Total cell delay = 1.472 ns ( 59.55 % )
        Info: Total interconnect delay = 1.000 ns ( 40.45 % )
Info: tco from clock "clk_in" to destination pin "dbus_out[1]" through register "mem_reg[1]" is 7.941 ns
    Info: + Longest clock path from clock "clk_in" to source register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X13_Y26_N11; Fanout = 3; REG Node = 'mem_reg[1]'
        Info: Total cell delay = 1.472 ns ( 59.55 % )
        Info: Total interconnect delay = 1.000 ns ( 40.45 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.375 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y26_N11; Fanout = 3; REG Node = 'mem_reg[1]'
        Info: 2: + IC(3.393 ns) + CELL(1.982 ns) = 5.375 ns; Loc. = PIN_AA5; Fanout = 0; PIN Node = 'dbus_out[1]'
        Info: Total cell delay = 1.982 ns ( 36.87 % )
        Info: Total interconnect delay = 3.393 ns ( 63.13 % )
Info: Longest tpd from source pin "abus_in[0]" to destination pin "dbus_out[1]" is 12.528 ns
    Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA16; Fanout = 1; PIN Node = 'abus_in[0]'
    Info: 2: + IC(4.694 ns) + CELL(0.272 ns) = 5.813 ns; Loc. = LCCOMB_X13_Y26_N0; Fanout = 2; COMB Node = 'dbus_out~8'
    Info: 3: + IC(0.259 ns) + CELL(0.346 ns) = 6.418 ns; Loc. = LCCOMB_X13_Y26_N20; Fanout = 8; COMB Node = 'dbus_out~9'
    Info: 4: + IC(4.138 ns) + CELL(1.972 ns) = 12.528 ns; Loc. = PIN_AA5; Fanout = 0; PIN Node = 'dbus_out[1]'
    Info: Total cell delay = 3.437 ns ( 27.43 % )
    Info: Total interconnect delay = 9.091 ns ( 72.57 % )
Info: th for register "mem_reg[2]" (data pin = "z_wr_en", clock pin = "clk_in") is -2.141 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X13_Y26_N17; Fanout = 3; REG Node = 'mem_reg[2]'
        Info: Total cell delay = 1.472 ns ( 59.55 % )
        Info: Total interconnect delay = 1.000 ns ( 40.45 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C16; Fanout = 1; PIN Node = 'z_wr_en'
        Info: 2: + IC(3.697 ns) + CELL(0.053 ns) = 4.607 ns; Loc. = LCCOMB_X13_Y26_N16; Fanout = 1; COMB Node = 'mem_reg~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.762 ns; Loc. = LCFF_X13_Y26_N17; Fanout = 3; REG Node = 'mem_reg[2]'
        Info: Total cell delay = 1.065 ns ( 22.36 % )
        Info: Total interconnect delay = 3.697 ns ( 77.64 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 88 megabytes
    Info: Processing ended: Sat Nov 09 18:03:33 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


