URL: http://www.it.kth.se/docs/Reports/sim/CacheSimSurvey.ps.Z
Refering-URL: http://www.it.kth.se/docs/Reports/sim/
Root-URL: http://www.it.kth.se
Title: 19 Evaluating Associativity in CPU Caches. IEEE Trans. on Computers, On the inclusion property for
Author: [] Mark D. Hill, Alan Jay Smith. [] J.L. Baer, W.H. Wang. [] P. Heidelberg, H. Stone. [] D. Nicol,A.G. Greenberg, B.D. Lubachevsky. [] F. Dahlgren. . [] D. Grundwald, G.J Nutt, A.M. Sloane, D. Wagner, B. Zorn. [] P. Stenstrm. [] P. Heildelberg, H. Stone. [] P. Heildelberg, H. Stone. [] Y.B. Lin, J.L. Baer. E.D. Lazowska. [] Misra J. . [] J. Archibald and J.-L. Baer. 
Web: YO889-0823 RLD.  YO889-0740 RLD.  
Affiliation: Dept. of CS, Univ. of Colorado.  
Note: Proc. of 15th Annual International Symposium on Computer Architectures. Hono lulu,  invalidate. IBM Technical Disclosure Bulletin, vol. 33 N0. 3A, August 1990.  IBM Technical Disclosure Bulletin, vol. 33 N0. 3A, August 1990.  ACM Transaction on Computer Systems, vol 4, November 1986.  
Date: 12, December 1989.  May 1988.  
Pubnum: C-38,  
Abstract-found: 0
Intro-found: 1
Reference: [1] <author> K.K. Bagchi. </author> <title> Simulation of Multiple Processor Systems: The state of the Art. </title> <journal> Int. Journal in Computer Simulation, pp. </journal> <volume> 125-128, Vol 1, Number 2, </volume> <year> 1992. </year>
Reference: [2] <author> H. Davis, S.R. Goldschmidt, and J. Hennessy. </author> <title> Multiprocessor simulation an tracing using Tango. </title> <booktitle> Proceedings of the 1991 Intern. Conf. on Parallel Processing, </booktitle> <pages> pp. </pages> <address> II99-II107, </address> <month> August </month> <year> 1991. </year>
Reference: [3] <author> E.A. Breer, C.N. Dellarocas, A. Colbrook, W. E. Weihl. PROTEUS: </author> <title> A high performance Parallel-Architecture Simulator. </title> <publisher> MIT, </publisher> <year> 1991. </year>
Reference: [4] <author> M. Martonosi, A. Gupta, T. Anderson. MemSpy: </author> <title> Analyzing Memory System Bottlenecks in Programs. </title> <journal> Performance Evaluation Review, </journal> <volume> Vol 20, No. 1, </volume> <month> June </month> <year> 1992. </year>
Reference: [5] <author> D. Lenoski, K. Gharachorioo, J. Laudon, A. Gupta, J. Hennessy, M. Horowitz, M. Lam. </author> <title> Design of scalable shared-memory multiprocessors: The DASH approach. </title> <booktitle> COMPCON 90, </booktitle> <year> 1990 </year>
Reference: [6] <author> E. Hagersten, P. Andersson, A. Landin, S. Haridi. </author> <title> Studying the performance of the Data Diffusion Machine. </title> <institution> Swedish Institute of Computer Science. </institution> <note> Report R91:17. </note>
Reference: [7] <author> M.A. Holliday. </author> <title> Techniques for Cache and Memory Simulation Using Address Reference Traces. </title> <journal> Int. Journal in Computer Simulation, pp. </journal> <volume> 129-151,Vol 1, Number 2, </volume> <year> 1992. </year>
Reference: [8] <author> D. Thiebaut, J.L. Wolf, and H. Stone. </author> <title> Synthetic Traces for Trace-Driven Simulation of Cache Memories. </title> <journal> IEEE Transactions on Computers. </journal> <month> April </month> <year> 1992. </year>
Reference: [9] <author> H. Stone. </author> <title> High-Performance Computer Architecture, 2nd Edition. </title> <publisher> Addison-Wesley, </publisher> <year> 1990. </year>
Reference: [10] <author> Sun Microsystems. </author> <title> Sparc Station 10 Series, models 41/52/54. Reference Manual, </title> <year> 1992. </year>
Reference: [11] <author> R. Mattson, J. Gecsei, D. Slutz, and I. Traiger. </author> <title> Evaluation Techniques for Storage Hierarchies. </title> <journal> IBM Systems Journal, </journal> <volume> Vol. 9, </volume> <pages> pp. 78-117, </pages> <year> 1970. </year>

References-found: 11

