m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1
vSIMON_control
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1524324463
!i10b 1
!s100 1PdMB]1j5Y]7:iPk<LDeH0
IOf53Sg9WAE0YCE=THMk=S2
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 SIMON_control_sv_unit
S1
Z3 dC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Simulation
w1524324283
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_control.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_control.sv
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1524324463.000000
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_control.sv|
!i113 1
Z6 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 tCvgOpt 0
n@s@i@m@o@n_control
vSIMON_dataIN
R0
R1
!i10b 1
!s100 G0ec6cI?E_h>iJ:FEjYC43
Ik>cl;>^<k[ldjL8C7DHnM1
R2
Z8 !s105 SIMON_dataIN_sv_unit
S1
R3
w1524321400
Z9 8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataIN.sv
Z10 FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataIN.sv
L0 3
R4
r1
!s85 0
31
R5
Z11 !s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataIN.sv|
Z12 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataIN.sv|
!i113 1
R6
R7
n@s@i@m@o@n_data@i@n
vSIMON_dataIN2
R0
!s110 1524251456
!i10b 1
!s100 U?`R8DP`iCj?ZQ_I^=GbW2
IEheUT86mm6^651UI6293=3
R2
R8
S1
R3
w1524251454
R9
R10
L0 3
R4
r1
!s85 0
31
!s108 1524251456.000000
R11
R12
!i113 1
R6
R7
n@s@i@m@o@n_data@i@n2
vSIMON_dataOUT
R0
Z13 !s110 1524324464
!i10b 1
!s100 IM[3?WHXcYcIEjX53jPAb1
IfS4TB7RY=R62M^Nj<:]h21
R2
!s105 SIMON_dataOUT_sv_unit
S1
R3
w1524321288
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataOUT.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataOUT.sv
L0 3
R4
r1
!s85 0
31
Z14 !s108 1524324464.000000
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataOUT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_dataOUT.sv|
!i113 1
R6
R7
n@s@i@m@o@n_data@o@u@t
vSIMON_function
R0
R1
!i10b 1
!s100 oLamm<KkaBz7@cz1M@V[Q0
I0Iz2<kAWkBcm3FIG=]8dn3
R2
!s105 SIMON_function_sv_unit
S1
R3
Z15 w1524247978
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_function.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_function.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_function.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_function.sv|
!i113 1
R6
R7
n@s@i@m@o@n_function
vSIMON_keyexpansion
R0
R1
!i10b 1
!s100 _Si2WlLH2_fKKM3V1k3ab3
IP<GGf<Ob?6V=C3PH@F2gg2
R2
!s105 SIMON_keyexpansion_sv_unit
S1
R3
R15
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_keyexpansion.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_keyexpansion.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_keyexpansion.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_keyexpansion.sv|
!i113 1
R6
R7
n@s@i@m@o@n_keyexpansion
vSIMON_round
R0
R1
!i10b 1
!s100 YDc4WGTCMgS5:^TWMiMHb1
Id@oOXVUcYQoV_hZKG[9Jb1
R2
!s105 SIMON_round_sv_unit
S1
R3
R15
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_round.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_round.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_round.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_round.sv|
!i113 1
R6
R7
n@s@i@m@o@n_round
vSIMON_topPKT
R0
R13
!i10b 1
!s100 GehMHH3HOOJS=iGJifmz50
IJj50`Sejb:KYM8o`Odj0`3
R2
!s105 SIMON_topPKT_sv_unit
S1
R3
w1524321555
Z16 8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_topPKT.sv
Z17 FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_topPKT.sv
L0 3
R4
r1
!s85 0
31
R14
Z18 !s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_topPKT.sv|
Z19 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/SIMON_topPKT.sv|
!i113 1
R6
R7
n@s@i@m@o@n_top@p@k@t
XSIMON_topPKT_sv_unit
R0
!s110 1524319504
!i10b 1
!s100 @ISYacUT51_60;Kd4JXC?3
I2QggR`S7S<^VP4l@<@hSb3
V2QggR`S7S<^VP4l@<@hSb3
!i103 1
S1
R3
w1524319470
R16
R17
FC:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh
L0 11
R4
r1
!s85 0
31
!s108 1524319504.000000
R18
R19
!i113 1
R6
R7
n@s@i@m@o@n_top@p@k@t_sv_unit
vtest_SIMON_control
R0
R13
!i10b 1
!s100 K9Ic^9XF`>8CJLc0On@Kn0
Ia@hcP=6WU7f;3m>iPNlh:0
R2
!s105 test_SIMON_control_sv_unit
S1
R3
w1524319075
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_control.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_control.sv
L0 3
R4
r1
!s85 0
31
R14
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_control.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_control
vtest_SIMON_dataIN
R0
R13
!i10b 1
!s100 nU5d;4Ca?S7b68U2kS>n_0
IYlj[U1j<l:^Nb?b[OEHjd1
R2
!s105 test_SIMON_dataIN_sv_unit
S1
R3
w1524321462
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataIN.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataIN.sv
L0 3
R4
r1
!s85 0
31
R14
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataIN.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataIN.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_data@i@n
vtest_SIMON_dataOUT
R0
R13
!i10b 1
!s100 kWHT@fXF@9oNBRgC7cD3[1
IcW02Ghb`[2zgF4cE?>a=_3
R2
!s105 test_SIMON_dataOUT_sv_unit
S1
R3
w1524321341
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataOUT.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataOUT.sv
L0 3
R4
r1
!s85 0
31
R14
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataOUT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_dataOUT.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_data@o@u@t
vtest_SIMON_topPKT
R0
!s110 1524324702
!i10b 1
!s100 ;>K:@R7:^DZ7dg^GC2Y160
ITDXk:SnO_izn[JFD]`DH<3
R2
!s105 test_SIMON_topPKT_sv_unit
S1
R3
w1524324696
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_topPKT.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_topPKT.sv
L0 3
R4
r1
!s85 0
31
!s108 1524324702.000000
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_final1\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_topPKT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Source/test_SIMON_topPKT.sv|
!i113 1
R6
R7
ntest_@s@i@m@o@n_top@p@k@t
