%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$C:\Users\alex\AppData\Local\Temp\s7ak.obj
end_init CODE 0 C0 C0 4 1
reset_vec CODE 0 0 0 6 1
config CONFIG 0 FFF8 FFF8 8 1
$dist/UseXC8/debug\PIC_Master.X.debug.obj
intcodelo CODE 0 18 18 A8 1
intcode CODE 0 8 8 10 1
text52 CODE 0 133C 133C 32 1
text51 CODE 0 1572 1572 6 1
text50 CODE 0 1528 1528 10 1
text49 CODE 0 11B4 11B4 3E 1
text48 CODE 0 F6C F6C 60 1
text47 CODE 0 10DA 10DA 50 1
text46 CODE 0 7EE 7EE 11E 1
text45 CODE 0 12D4 12D4 36 1
text44 CODE 0 1564 1564 8 1
text43 CODE 0 155C 155C 8 1
text42 CODE 0 1554 1554 8 1
text41 CODE 0 154C 154C 8 1
text40 CODE 0 3C0 3C0 1F0 1
text39 CODE 0 9F8 9F8 EC 1
text38 CODE 0 13CA 13CA 2E 1
text37 CODE 0 1516 1516 12 1
text36 CODE 0 DDA DDA 6E 1
intcode_body CODE 0 CE0 CE0 7E 1
text34 CODE 0 1504 1504 12 1
text33 CODE 0 1174 1174 40 1
text32 CODE 0 BB6 BB6 AA 1
text31 CODE 0 1470 1470 24 1
text30 CODE 0 14F2 14F2 12 1
text29 CODE 0 13F8 13F8 2C 1
text28 CODE 0 14B4 14B4 1A 1
text27 CODE 0 AE4 AE4 D2 1
text26 CODE 0 144A 144A 26 1
text25 CODE 0 C60 C60 80 1
text23 CODE 0 1424 1424 26 1
text22 CODE 0 11F2 11F2 3C 1
text21 CODE 0 1082 1082 58 1
text20 CODE 0 6D0 6D0 11E 1
text19 CODE 0 129E 129E 36 1
text18 CODE 0 1268 1268 36 1
text17 CODE 0 156C 156C 6 1
text16 CODE 0 1544 1544 8 1
text15 CODE 0 112A 112A 4A 1
text14 CODE 0 90C 90C EC 1
text13 CODE 0 139C 139C 2E 1
text12 CODE 0 122E 122E 3A 1
text11 CODE 0 D5E D5E 7C 1
text10 CODE 0 E48 E48 64 1
text9 CODE 0 102A 102A 58 1
text8 CODE 0 14E0 14E0 12 1
text7 CODE 0 136E 136E 2E 1
text6 CODE 0 5B0 5B0 120 1
text5 CODE 0 14CE 14CE 12 1
text4 CODE 0 F0C F0C 60 1
text3 CODE 0 FCC FCC 5E 1
text2 CODE 0 1494 1494 20 1
text1 CODE 0 130A 130A 32 1
text0 CODE 0 C4 C4 2FC 1
cstackCOMRAM COMRAM 1 1 1 30 1
cstackBANK0 BANK0 1 98 98 35 1
cstackBANK1 BANK1 1 1A2 1A2 24 1
cstackBANK2 BANK2 1 200 200 3E 1
dataBANK1 BANK1 1 1C6 1C6 C 1
bssBANK1 BANK1 1 100 100 A2 1
bssBANK0 BANK0 1 60 60 38 1
dataCOMRAM COMRAM 1 3D 3D 1 1
bssCOMRAM COMRAM 1 31 31 C 1
cinit CODE 0 EAC EAC 60 1
nvBANK0 BANK0 1 CD CD 2 1
idataBANK1 CODE 0 1538 1538 C 1
idataCOMRAM CODE 0 1578 1578 1 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
BANK0 000CF-000FF 1
BANK1 001D2-001FF 1
BANK10 00A00-00AFF 1
BANK11 00B00-00BFF 1
BANK12 00C00-00CFF 1
BANK13 00D00-00DFF 1
BANK14 00E00-00EBF 1
BANK2 0023E-002FF 1
BANK3 00300-003FF 1
BANK4 00400-004FF 1
BANK5 00500-005FF 1
BANK6 00600-006FF 1
BANK7 00700-007FF 1
BANK8 00800-008FF 1
BANK9 00900-009FF 1
BIGRAM 0003E-0005F 1
BIGRAM 000CF-000FF 1
BIGRAM 001D2-001FF 1
BIGRAM 0023E-00EBF 1
CODE 00006-00007 1
CODE 01579-0FFF7 1
COMRAM 0003E-0005F 1
CONST 00006-00007 1
CONST 01579-0FFF7 1
MEDIUMCONST 01579-0FFF7 1
RAM 000CF-000FF 1
RAM 001D2-001FF 1
RAM 0023E-00EBF 1
SFR 00EC0-00FFC 1
SMALLCONST 01579-0FFF7 1
STACK 0023E-009FF 1
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <file name>:<line number> <address> <psect name> <class name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/UseXC8/debug\PIC_Master.X.debug.obj
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":86 8 intcode CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":23 8 intcode CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":131 18 intcodelo CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":31 18 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":134 5C intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":135 60 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":139 62 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":143 66 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":144 6A intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":148 6C intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":153 70 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":158 76 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":165 7A intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":187 C4 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":213 C4 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":221 C8 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":236 CA text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":239 DE text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":242 F2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":246 F6 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":247 FA text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":260 FE text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":267 104 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":276 110 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":278 112 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":281 114 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":291 116 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":306 11C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":332 11E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":342 122 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":352 126 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":354 12A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":356 136 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":360 14C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":361 158 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":362 16E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":363 17A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":364 190 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":365 19C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":368 1B2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":369 1C8 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":370 1DE text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":371 1F4 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":373 20A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":374 210 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":387 216 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":404 216 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":405 240 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":416 248 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":417 28A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":420 28C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":424 28C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":425 290 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":439 292 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":440 298 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":441 29C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":442 2A0 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":447 2A2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":448 2A8 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":454 2AC text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":455 2B2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":456 2B8 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":436 2BA text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":413 2D2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":472 2EE text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":473 318 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":485 320 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":486 362 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":491 364 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":492 3A6 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":481 3A8 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":127 3C0 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":129 3C0 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":136 3C4 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":139 3CA text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":143 3D0 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":147 3D2 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":148 412 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":156 41C text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":158 426 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":159 42A text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":161 42C text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":165 42C text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":171 42E text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":172 430 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":180 446 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":181 44A text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":183 46E text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":184 484 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":185 49A text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":189 49C text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":190 4D6 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":192 4EA text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":194 51E text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":198 536 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":200 536 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":201 538 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":202 54E text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":204 564 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":206 57C text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":143 582 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":21 5B0 text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":25 5B4 text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":27 5DA text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":28 5DE text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":33 5DE text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":36 5E6 text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":38 5EC text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":40 5FA text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":41 63A text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":38 658 text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":43 686 text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":46 68C text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":48 6A6 text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":58 6CA text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":59 6CC text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":63 6D0 text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":72 6D0 text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":73 6E8 text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":74 702 text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":76 710 text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":77 72C text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":80 730 text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":81 754 text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":87 788 text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":89 7BA text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":91 7D8 text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":92 7E4 text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":94 7EA text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":63 7EE text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":72 7EE text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":73 806 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":74 820 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":76 82E text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":77 84A text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":80 84E text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":81 872 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":87 8A6 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":89 8D8 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":91 8F6 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":92 902 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":94 908 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":24 90C text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":28 90C text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":38 916 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":39 92E text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":41 948 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":42 956 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":46 95A text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":47 972 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":55 98A text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":56 9B6 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":59 9E8 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":60 9F4 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":24 9F8 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":28 9F8 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":38 A02 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":39 A1A text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":41 A34 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":42 A42 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":46 A46 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":47 A5E text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":55 A76 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":56 AA2 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":59 AD4 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":60 AE0 text39 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":63 AE4 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":72 AE4 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":73 AF4 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":74 B04 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":76 B12 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":77 B26 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":80 B2A text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":81 B40 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":87 B68 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":89 B8A text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":91 BA2 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":92 BAE text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":94 BB2 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":24 BB6 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":28 BB6 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":38 BBC text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":39 BCC text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":41 BDC text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":42 BEA text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":46 BEE text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":47 BFE text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":55 C0E text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":56 C2E text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":59 C50 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":60 C5C text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":153 C60 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":160 C60 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":162 C66 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":163 C7E text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":165 C86 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":166 C88 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":167 C8A text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":169 C94 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":170 C98 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":172 C9C text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":173 CB0 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":174 CB2 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":176 CB8 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":194 CBE text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":195 CD2 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":196 CD4 text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":198 CDA text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":86 CE0 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":91 D0C intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":93 D10 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":98 D12 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":102 D16 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":103 D1A intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":108 D1C intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":118 D20 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":119 D24 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":373 D5E text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":374 D5E text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":375 D6A text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":376 D80 text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":377 D96 text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":378 DAC text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":379 DC2 text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":380 DD8 text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":16 DDA text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":28 DDA text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":30 DEA text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":31 E1E text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":32 E2A text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":14 E48 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":17 E48 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":18 E5E text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":19 E74 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":20 E84 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":19 E9E text10 CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6070 EAC cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6072 EAC cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6075 EAC cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6137 EAC cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6138 EB0 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6139 EB2 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6140 EB2 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6141 EB4 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6142 EB6 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6145 EB8 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6146 EBC cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6147 EBE cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6148 EBE cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6149 EC0 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6150 EC2 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6153 EC4 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6154 EC8 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6155 ECA cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6156 ECA cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6157 ECC cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6158 ECE cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6163 ED0 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6164 ED2 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6165 ED4 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6166 ED6 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6167 ED8 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6168 EDA cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6169 EDC cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6170 EE0 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6171 EE4 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6172 EE4 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6173 EE6 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6174 EEA cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6175 EEC cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6176 EEE cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6180 EF0 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6181 EF2 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6182 EF4 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6183 EF6 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6184 EF8 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6185 EFA cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6186 EFC cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6187 EFE cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6193 F02 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6195 F02 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6196 F04 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6197 F06 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s7ak.":6198 F08 cinit CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":8 F0C text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":13 F0C text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":14 F16 text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":15 F1C text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":16 F1E text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":17 F26 text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":15 F2A text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":20 F30 text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":21 F44 text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":22 F54 text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":23 F5C text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":24 F62 text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":25 F62 text4 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":26 F6A text4 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":226 F6C text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":228 F6C text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":233 F74 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":238 F84 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":245 F94 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":248 FAE text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":251 FC6 text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":252 FCA text48 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":14 FCC text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":17 FCC text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":20 FDA text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":21 100C text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":194 102A text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":195 102A text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":196 1030 text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":197 1044 text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":198 1058 text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":199 106C text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":200 1080 text9 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":11 1082 text21 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":24 1082 text21 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":25 1092 text21 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 10A2 text21 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":27 10A4 text21 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 10C4 text21 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":32 10D6 text21 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 10D8 text21 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":11 10DA text47 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":24 10DA text47 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":25 10E6 text47 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 10F2 text47 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":27 10F4 text47 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 1114 text47 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":32 1126 text47 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 1128 text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":14 112A text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":17 112E text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":19 1136 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":20 1138 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":22 113A text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":24 113E text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":25 1140 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":27 1142 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":28 115A text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":30 1170 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":32 1172 text15 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":11 1174 text33 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":24 1174 text33 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":25 117C text33 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 1184 text33 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":27 1186 text33 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 11A2 text33 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":32 11B0 text33 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 11B2 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":33 11B4 text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":34 11B4 text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":35 11B8 text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":36 11C6 text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":37 11D6 text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":39 11E4 text49 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":43 11F2 text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":45 11F6 text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":47 11FE text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":49 1210 text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":50 1214 text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":52 1218 text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":54 121A text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":55 1220 text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":56 1224 text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":57 1224 text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":88 1226 text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":89 1228 text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":91 122A text22 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":93 122C text22 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":46 122E text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":47 1232 text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":49 124C text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":51 1264 text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":52 1266 text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":112 1268 text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":118 126C text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":135 129E text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":141 12A2 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":183 12D4 text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":189 12D8 text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":9 130A text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":10 130A text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":12 1316 text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":15 1322 text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":220 133C text52 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":221 133C text52 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":150 136E text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":156 1372 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":174 139C text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":180 13A0 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":126 13CA text38 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":132 13CE text38 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":41 13F8 text29 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":51 13F8 text29 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":52 1404 text29 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":55 1416 text29 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":57 1422 text29 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":18 1424 text23 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":20 1428 text23 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":21 1430 text23 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":22 1434 text23 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":23 1438 text23 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":25 143A text23 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":26 1440 text23 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":27 1444 text23 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":28 1444 text23 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":30 1446 text23 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":31 1448 text23 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":159 144A text26 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":165 144C text26 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":103 1470 text31 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":109 1472 text31 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":82 1494 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":84 1494 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":85 1496 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":87 1498 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":88 149A text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":91 149C text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":92 14A0 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":94 14A4 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":95 14A6 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":98 14A8 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":100 14AA text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":101 14AC text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":103 14AE text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":104 14B0 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":128 14B2 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":236 14B4 text28 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":238 14B4 text28 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":239 14B8 text28 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":252 14CC text28 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer0_thread.c":9 14CE text5 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer0_thread.c":12 14CE text5 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer0_thread.c":16 14DE text5 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":6 14E0 text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":7 14E0 text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":8 14F0 text8 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":14 14F2 text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":18 14F2 text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":20 14FA text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":21 14FE text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":22 1502 text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":15 1504 text34 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":19 1504 text34 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":20 1508 text34 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":22 150C text34 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":23 1514 text34 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":16 1516 text37 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":20 1516 text37 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":22 151E text37 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":23 1522 text37 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":24 1526 text37 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":25 1528 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":26 1528 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":14 1544 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":17 1544 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":18 1546 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":20 1548 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":23 154A text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":31 154C text41 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":33 154C text41 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":34 154E text41 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":35 1550 text41 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":36 1552 text41 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":24 1554 text42 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":26 1554 text42 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":27 1556 text42 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":28 1558 text42 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":29 155A text42 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":17 155C text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":19 155C text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":20 155E text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":21 1560 text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":22 1562 text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":10 1564 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":12 1564 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":13 1566 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":14 1568 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":15 156A text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":3 156C text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":5 156C text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/debug.c":8 1570 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":202 1572 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":204 1572 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":213 1574 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":216 1576 text51 CODE
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
ReadTimer1@timer 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_sendmsg@length 1B7 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainHigh_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_XINST$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@maxlength D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@maxlength A4 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi1_send_msg C60 0 CODE 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@tlength 12 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@tlength A9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip1 1564 0 CODE 0 text43 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainHigh_MQ 16C 0 BANK1 1 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@tlength 15 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@tlength AC 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__S0 10000 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__S1 23E 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__S2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_send_msg AE4 0 CODE 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSWDTPS$G2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1STATbits FC7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintentry 0 0 ABS 0 intentry dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintentry 0 0 ABS 0 intentry dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_recvmsg@maxlength 1BA 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@d 7 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@d 9E 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_i2c 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
send_uart_message@uart_message 1BE 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainHigh_sendmsg 13F8 0 CODE 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer1_lthread 102A 0 CODE 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_timer1_lthread 14E0 0 CODE 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_int_handler@result 1B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_LATB F8A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
receive_uart_message@uart_recv_packet 34 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainHigh_recvmsg 12D4 0 CODE 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainHigh_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainHigh_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_main C4 0 CODE 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip 1564 0 CODE 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
___sp 0 0 STACK 2 stack C:\Users\alex\AppData\Local\Temp\s7ak.obj
_timer0_int_handler DDA 0 CODE 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
init_i2c@ic C9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_timer1_int_handler 13F8 0 CODE 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
start C0 0 CODE 0 init C:\Users\alex\AppData\Local\Temp\s7ak.obj
__size_of_uart_transmit_interrupt_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_MQ_Main_Willing_to_block 60 0 BANK0 1 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@d1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@d1 98 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainHigh_MQ 100 0 BANK1 1 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer0_int_handler E48 0 CODE 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR0H FD7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR1H FCF 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR0L FD6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR1L FCE 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
?_in_high_int 98 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISB F93 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISD F95 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hirdata 0 0 CODE 0 irdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lirdata 0 0 CODE 0 irdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__HRAM 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__LRAM 1 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T0CON FD5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1CON FCD 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@qmsg 15 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@qmsg AC 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip1 155C 0 CODE 0 text43 dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip2 1554 0 CODE 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
OpenTimer0@config C9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_blip3 154C 0 CODE 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@msgtype E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@msgtype A5 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@qmsg 17 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@qmsg AE 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainLow_recvmsg 144A 0 CODE 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WDTPS$32768 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hconfig 10000 0 CONFIG 0 config dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lconfig FFF8 0 CONFIG 0 config dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@msgtype E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@msgtype A5 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@retval 1C0 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
OpenTimer1@config CB 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_debug_configure 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
OpenTimer1@config1 C9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_RTCOSC$T1OSCREF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@data 31 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@done 3D 0 COMRAM 1 dataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
send_uart_message@message_ptr 1B8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
?___lwmod C9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer0@timer 9A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbigram 0 0 ABS 0 bigram dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer0@timer0 98 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbigram 0 0 ABS 0 bigram dist/UseXC8/debug\PIC_Master.X.debug.obj
main@F9252 1C6 0 BANK1 1 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@n 5 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@n 9C 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_int_handler@msgtype B7 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_enter_sleep_mode 1572 0 CODE 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hram 0 0 ABS 0 ram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lram 0 0 ABS 0 ram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hcomram 0 0 ABS 0 comram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lcomram 0 0 ABS 0 comram dist/UseXC8/debug\PIC_Master.X.debug.obj
_send_msg 90C 0 CODE 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hsfr 0 0 ABS 0 sfr dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lsfr 0 0 ABS 0 sfr dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbss 0 0 RAM 1 bss dist/UseXC8/debug\PIC_Master.X.debug.obj
_recv_msg 6D0 0 CODE 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbss 0 0 RAM 1 bss dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@length D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@length A4 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hnvrram 0 0 COMRAM 1 nvrram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lnvrram 0 0 COMRAM 1 nvrram dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer1@timer 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer1_int_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer1@timer1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
main@F9254 1C9 0 BANK1 1 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_RCREG1 FAF 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_enter_sleep_mode 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TXREG1 FAE 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@index 33 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_SPBRG1 FB0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@length 1A6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_PIE1bits F9D 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
init_queue@i CB 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_timer1_lthread 14F2 0 CODE 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@msg_to_send B8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_PIR1bits F9E 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
main@F9256 1CC 0 BANK1 1 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_IPR1bits F9F 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@msgbuffer 1A8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msgbuffer 1BE 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_LATDbits F8C 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintsave_regs 0 0 BIGRAM 1 intsave_regs dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPADD FC8 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintsave_regs 0 0 BIGRAM 1 intsave_regs dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip2 155C 0 CODE 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_send_uart_message 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_RCONbits FD0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@s 9 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@s A0 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbigbss 0 0 BIGRAM 1 bigbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbigbss 0 0 BIGRAM 1 bigbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintret 0 0 ABS 0 intret dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintret 0 0 ABS 0 intret dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hramtop F00 0 RAM 0 ramtop dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lramtop F00 0 RAM 0 ramtop dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hstruct 0 0 COMRAM 1 struct dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lstruct 0 0 COMRAM 1 struct dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbigdata 0 0 BIGRAM 1 bigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
send_uart_message@checksum 1C2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbigdata 0 0 BIGRAM 1 bigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hfarbss 0 0 FARRAM 0 farbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lfarbss 0 0 FARRAM 0 farbss dist/UseXC8/debug\PIC_Master.X.debug.obj
main@uthread_data 20B 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
_timer0_lthread 14CE 0 CODE 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintcode 18 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPBUF FC9 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintcode 8 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
_timer1_lthread FCC 0 CODE 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hfardata 0 0 FARRAM 0 fardata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lfardata 0 0 FARRAM 0 fardata dist/UseXC8/debug\PIC_Master.X.debug.obj
main@F9258 1CF 0 BANK1 1 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1GCON F9A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_CPUDIV$OSC1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__pintcode 8 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
_OSCCON FD3 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Habs1 0 0 ABS 0 abs1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Labs1 0 0 ABS 0 abs1 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msgbuffer 200 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@slot 1B1 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_sendmsg@data 1B5 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@slot 1B1 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1_memcpy 1174 0 CODE 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_memcpy 10DA 0 CODE 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msgtype 221 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_in_high_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@s1 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@s1 9A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_sendmsg@data 1B5 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_enable_interrupts 154C 0 CODE 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@ic 222 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi1_recv_msg BB6 0 CODE 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_transmit_interrupt_handler CE0 0 CODE 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hdata 0 0 ABS 0 data dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ldata 0 0 ABS 0 data dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@qmsg 1B2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@qmsg 1B4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_recv_msg 90C 0 CODE 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
stackhi 9FF 0 ABS 0 - C:\Users\alex\AppData\Local\Temp\s7ak.obj
_check_msg 133C 0 CODE 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackBANK0 0 0 ABS 0 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackBANK0 0 0 ABS 0 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackBANK0 98 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_receive_byte 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_send_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htemp 0 0 COMRAM 1 temp dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltemp 0 0 COMRAM 1 temp dist/UseXC8/debug\PIC_Master.X.debug.obj
stacklo 23E 0 ABS 0 - C:\Users\alex\AppData\Local\Temp\s7ak.obj
__Hrbit 0 0 COMRAM 1 rbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lrbit 0 0 COMRAM 1 rbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hinit C0 0 CODE 0 init dist/UseXC8/debug\PIC_Master.X.debug.obj
__Linit C0 0 CODE 0 init dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintcodelo C0 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintcodelo 18 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hrbss 0 0 COMRAM 1 rbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_main 3C0 0 CODE 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lrbss 0 0 COMRAM 1 rbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__pintcodelo 18 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
_ic_ptr CD 0 BANK0 1 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_recvmsg@maxlength B4 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_check_msg 136E 0 CODE 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext 0 0 ABS 0 text dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext 0 0 ABS 0 text dist/UseXC8/debug\PIC_Master.X.debug.obj
_memcpy 1082 0 CODE 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@qptr B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@qptr A2 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi1_send_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
end_of_initialization F02 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_sendmsg@length B1 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
init_queue@qptr C9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_lthread 130A 0 CODE 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_sendmsg@msgtype 1B4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_send_uart_message 6D0 0 CODE 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@qptr B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@qptr A2 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SPBRGH1 F7F 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@qptr 1A8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@qptr 1A8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_configure 14B4 0 CODE 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HnvBANK0 0 0 ABS 0 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LnvBANK0 0 0 ABS 0 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_in_low_int 11F2 0 CODE 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pnvBANK0 CD 0 BANK0 1 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_send_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON1 FC6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON2 FC5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainLow_sendmsg 1470 0 CODE 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HdataBANK1 0 0 ABS 0 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LdataBANK1 0 0 ABS 0 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_configure 1494 0 CODE 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer1_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__pdataBANK1 1C6 0 BANK1 1 dataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip3 1554 0 CODE 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
_OpenTimer0 1424 0 CODE 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1ADD FC8 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_i2c_int_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@msgtype 1A4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_sendmsg@msgtype 1B4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISBbits F93 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISCbits F94 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_PORTBbits F81 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T0CONbits FD5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1CONbits FCD 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_ReadTimer1 1504 0 CODE 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SleepIfOkay F6C 0 CODE 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@msgtype 1E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainHigh_sendmsg 13CA 0 CODE 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
_OpenTimer1 11F2 0 CODE 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_i2c_int_handler 3C0 0 CODE 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
send_uart_message@length 1C3 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1BUF FC9 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_configure_master@slave_addr C9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hibigdata 0 0 CODE 0 ibigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Libigdata 0 0 CODE 0 ibigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_InterruptHandlerLow 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_transmit_interrupt_handler@message_status 1F 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_OSC$HSPLL 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@data 1AC 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_master_send@msg 1B8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hifardata 0 0 CODE 0 ifardata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lifardata 0 0 CODE 0 ifardata dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@data 1AD 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank0 0 0 ABS 0 bank0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank0 0 0 ABS 0 bank0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_i2c_configure_master 112A 0 CODE 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank1 0 0 ABS 0 bank1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank1 0 0 ABS 0 bank1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainLow_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank2 0 0 ABS 0 bank2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank2 0 0 ABS 0 bank2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_OpenTimer0 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_OpenTimer1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank3 0 0 ABS 0 bank3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank3 0 0 ABS 0 bank3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_recv_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank4 0 0 ABS 0 bank4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank4 0 0 ABS 0 bank4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_MSSP7B_EN$MSK7 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank5 0 0 ABS 0 bank5 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_sendmsg@data 18 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank5 0 0 ABS 0 bank5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hpowerup C0 0 CODE 0 powerup dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPSTAT FC7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lpowerup C0 0 CODE 0 powerup dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank6 0 0 ABS 0 bank6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank6 0 0 ABS 0 bank6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank7 0 0 ABS 0 bank7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank7 0 0 ABS 0 bank7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank8 0 0 ABS 0 bank8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer1_int_handler 1424 0 CODE 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank8 0 0 ABS 0 bank8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext0 0 0 ABS 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext0 0 0 ABS 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank9 0 0 ABS 0 bank9 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON1bits FC6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank9 0 0 ABS 0 bank9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainLow_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext1 0 0 ABS 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext1 0 0 ABS 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext0 C4 0 CODE 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON2bits FC5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext2 0 0 ABS 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@tptr 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext2 0 0 ABS 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext1 130A 0 CODE 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@tptr 1B8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext3 0 0 ABS 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext3 0 0 ABS 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext2 1494 0 CODE 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_sendmsg@msgtype 17 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_sendmsg@data AF 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext4 0 0 ABS 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext4 0 0 ABS 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext3 FCC 0 CODE 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainLow_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext5 0 0 ABS 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_SleepIfOkay 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext5 0 0 ABS 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext4 F0C 0 CODE 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext6 0 0 ABS 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext6 0 0 ABS 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext5 14CE 0 CODE 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainLow_sendmsg 139C 0 CODE 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext7 0 0 ABS 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext7 0 0 ABS 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext6 5B0 0 CODE 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext8 0 0 ABS 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext8 0 0 ABS 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext7 136E 0 CODE 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@tlength 1AF 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssCOMRAM 31 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext9 0 0 ABS 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackBANK1 0 0 ABS 0 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext9 0 0 ABS 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackBANK1 0 0 ABS 0 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext8 14E0 0 CODE 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@tlength 1B2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ReadTimer1 1516 0 CODE 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext9 102A 0 CODE 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackBANK1 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hclrtext 0 0 ABS 0 clrtext dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lclrtext 0 0 ABS 0 clrtext dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer0_int_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_WriteTimer0 1528 0 CODE 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_WriteTimer1 1504 0 CODE 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@msgbuffer 1A8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_WriteTimer0 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_WriteTimer1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_sendmsg@msgtype AE 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_recvmsg@data B2 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_i2c_master_send 1268 0 CODE 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainLow_sendmsg 1494 0 CODE 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_T1DIG$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_OSCTUNEbits F9B 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_memcpy 10DA 0 CODE 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of__initialization F02 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_receive_byte 14B4 0 CODE 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
_BAUDCONbits F7E 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainLow_recvmsg 129E 0 CODE 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@d C9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_InterruptHandlerLow 18 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainLow_recvmsg 1470 0 CODE 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPSTATbits FC7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_queues 102A 0 CODE 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_master_send@length 1BA 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
init_timer1_lthread@tptr C9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@n 1A6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WPCFG$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_InterruptHandlerHigh 8 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_i2c_configure_master 1174 0 CODE 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hidata 0 0 CODE 0 idata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lidata 0 0 CODE 0 idata dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@s CB 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hrdata 0 0 COMRAM 1 rdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lrdata 0 0 COMRAM 1 rdata dist/UseXC8/debug\PIC_Master.X.debug.obj
_in_high_int 1528 0 CODE 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_recvmsg@data 1B8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hidloc 0 0 IDLOC 0 idloc dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lidloc 0 0 IDLOC 0 idloc dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_STVREN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hstack 0 0 STACK 2 stack dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lstack 0 0 STACK 2 stack dist/UseXC8/debug\PIC_Master.X.debug.obj
int_func CE0 0 CODE 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msg 20F 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@length 1AA 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_queue 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
___lwmod F0C 0 CODE 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hparam 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lparam 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hspace_0 10000 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lspace_0 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1_send_msg BB6 0 CODE 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_send_msg 9F8 0 CODE 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_InterruptHandlerHigh 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainLow_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_recvmsg@msgtype 1B6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_IESO$ON 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackCOMRAM 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_queue E48 0 CODE 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hspace_1 23E 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lspace_1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hsmallconst 0 0 SMALLCONST 0 smallconst dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lsmallconst 0 0 SMALLCONST 0 smallconst dist/UseXC8/debug\PIC_Master.X.debug.obj
i1_recv_msg AE4 0 CODE 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_recv_msg 7EE 0 CODE 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_blip 156C 0 CODE 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hspace_2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lspace_2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hnvbit 0 0 COMRAM 1 nvbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lnvbit 0 0 COMRAM 1 nvbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hcinit 0 0 ABS 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lcinit 0 0 ABS 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcinit EAC 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSBOREN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
main@length 220 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ramtop F00 0 RAM 0 ramtop C:\Users\alex\AppData\Local\Temp\s7ak.obj
__mediumconst 0 0 MEDIUMCONST 0 mediumconst C:\Users\alex\AppData\Local\Temp\s7ak.obj
?_in_low_int 9A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_queues 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_main 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainLow_recvmsg 1268 0 CODE 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hconst 0 0 CODE 0 const dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lconst 0 0 CODE 0 const dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@data F 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@data A6 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@uptr 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_receive_byte 14CE 0 CODE 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@data 10 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@data A7 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackBANK2 0 0 ABS 0 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackBANK2 0 0 ABS 0 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_recvmsg@msgtype B0 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackBANK2 200 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainHigh_sendmsg 13CA 0 CODE 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSWDTEN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_check_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainHigh_recvmsg 12D4 0 CODE 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@myByte1 21C 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_lthread 133C 0 CODE 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_recvmsg@maxlength 1BA 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
check_msg@qptr 98 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_debug_configure 1572 0 CODE 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_in_high_int 1538 0 CODE 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssBANK0 0 0 ABS 0 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssBANK0 0 0 ABS 0 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WPEND$PAGE_WPFP 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank10 0 0 ABS 0 bank10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssBANK0 60 0 BANK0 1 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank10 0 0 ABS 0 bank10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer0_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_recvmsg@maxlength 1D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@msgval C9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank11 0 0 ABS 0 bank11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank11 0 0 ABS 0 bank11 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainLow_MQ 62 0 BANK0 1 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_FCMEN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank12 0 0 ABS 0 bank12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank12 0 0 ABS 0 bank12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank13 0 0 ABS 0 bank13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank13 0 0 ABS 0 bank13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssBANK1 0 0 ABS 0 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssBANK1 0 0 ABS 0 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@myByte2 21D 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer0_lthread 14E0 0 CODE 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_InterruptHandlerLow C0 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank14 0 0 ABS 0 bank14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssBANK1 100 0 BANK1 1 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank14 0 0 ABS 0 bank14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext10 0 0 ABS 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext10 0 0 ABS 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_OpenTimer0 144A 0 CODE 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_OpenTimer1 122E 0 CODE 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_enter_sleep_mode 1578 0 CODE 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext20 0 0 ABS 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext20 0 0 ABS 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext10 E48 0 CODE 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext30 0 0 ABS 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext11 0 0 ABS 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext30 0 0 ABS 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext11 0 0 ABS 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_PLLDIV$3 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext20 6D0 0 CODE 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_recvmsg@data 1B8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext40 0 0 ABS 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext21 0 0 ABS 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@maxlength 1AA 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext40 0 0 ABS 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext21 0 0 ABS 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext11 D5E 0 CODE 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext30 14F2 0 CODE 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext50 0 0 ABS 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext31 0 0 ABS 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext12 0 0 ABS 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext50 0 0 ABS 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext31 0 0 ABS 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext12 0 0 ABS 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext21 1082 0 CODE 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext40 3C0 0 CODE 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
_debug_configure 156C 0 CODE 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext41 0 0 ABS 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext22 0 0 ABS 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext41 0 0 ABS 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext22 0 0 ABS 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext12 122E 0 CODE 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext31 1470 0 CODE 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext50 1528 0 CODE 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_IOL1WAY$ON 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext51 0 0 ABS 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext32 0 0 ABS 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext13 0 0 ABS 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext51 0 0 ABS 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext32 0 0 ABS 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext13 0 0 ABS 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext22 11F2 0 CODE 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext41 154C 0 CODE 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
_RCSTA1bits FAC 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext42 0 0 ABS 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext23 0 0 ABS 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext42 0 0 ABS 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext23 0 0 ABS 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext13 139C 0 CODE 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext32 BB6 0 CODE 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext51 1572 0 CODE 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TXSTA1bits FAD 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext52 0 0 ABS 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext33 0 0 ABS 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext14 0 0 ABS 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext52 0 0 ABS 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext33 0 0 ABS 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext14 0 0 ABS 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext23 1424 0 CODE 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext42 1554 0 CODE 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HidataBANK1 0 0 ABS 0 idataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LidataBANK1 0 0 ABS 0 idataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_i2c_master_send 122E 0 CODE 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@t0thread_data 20D 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext43 0 0 ABS 0 text43 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext43 0 0 ABS 0 text43 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext14 90C 0 CODE 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext33 1174 0 CODE 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext52 133C 0 CODE 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@t1thread_data 21E 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pidataBANK1 1538 0 CODE 0 idataBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext34 0 0 ABS 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext15 0 0 ABS 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext34 0 0 ABS 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext15 0 0 ABS 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext43 155C 0 CODE 0 text43 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext44 0 0 ABS 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext25 0 0 ABS 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
_WriteTimer0 1516 0 CODE 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext44 0 0 ABS 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext25 0 0 ABS 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext15 112A 0 CODE 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext34 1504 0 CODE 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainLow_MQ 136 0 BANK1 1 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
___inthi_sp 0 0 STACK 2 stack C:\Users\alex\AppData\Local\Temp\s7ak.obj
__Htext16 0 0 ABS 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext16 0 0 ABS 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext25 C60 0 CODE 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext44 1564 0 CODE 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_blip3 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext45 0 0 ABS 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext26 0 0 ABS 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext45 0 0 ABS 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext26 0 0 ABS 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext16 1544 0 CODE 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext36 0 0 ABS 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext17 0 0 ABS 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext36 0 0 ABS 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext17 0 0 ABS 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext26 144A 0 CODE 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext45 12D4 0 CODE 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_sendmsg@length 1B7 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext46 0 0 ABS 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext27 0 0 ABS 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext46 0 0 ABS 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext27 0 0 ABS 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext17 156C 0 CODE 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext36 DDA 0 CODE 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext37 0 0 ABS 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext18 0 0 ABS 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of___lwmod F6C 0 CODE 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext37 0 0 ABS 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext18 0 0 ABS 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_recvmsg@msgtype 1B6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext27 AE4 0 CODE 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext46 7EE 0 CODE 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
___lwmod@divisor CB 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext47 0 0 ABS 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext28 0 0 ABS 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext47 0 0 ABS 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext28 0 0 ABS 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext18 1268 0 CODE 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext37 1516 0 CODE 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext38 0 0 ABS 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext19 0 0 ABS 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext38 0 0 ABS 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext19 0 0 ABS 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext28 14B4 0 CODE 0 text28 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext47 10DA 0 CODE 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_i2c_master_send 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_i2c_configure_master 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi1_memcpy 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WDTEN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext48 0 0 ABS 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext29 0 0 ABS 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext48 0 0 ABS 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext29 0 0 ABS 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext19 129E 0 CODE 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext38 13CA 0 CODE 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
___intlo_sp 0 0 STACK 2 stack C:\Users\alex\AppData\Local\Temp\s7ak.obj
__Htext39 0 0 ABS 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext39 0 0 ABS 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext29 13F8 0 CODE 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext48 F6C 0 CODE 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@msgtype 1A4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msgtype 1BA 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext49 0 0 ABS 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext49 0 0 ABS 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext39 9F8 0 CODE 0 text39 dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1GCONbits F9A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_OSCCONbits FD3 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext49 11B4 0 CODE 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
_INTCONbits FF2 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
?_ReadTimer1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_send_msg 9F8 0 CODE 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hend_init C4 0 CODE 0 end_init dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lend_init C0 0 CODE 0 end_init dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_recvmsg@data 1B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_memcpy 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_WriteTimer1 14F2 0 CODE 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainHigh_recvmsg 130A 0 CODE 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_transmit_interrupt_handler C60 0 CODE 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_queue EAC 0 CODE 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HidataCOMRAM 0 0 ABS 0 idataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@d1 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LidataCOMRAM 0 0 ABS 0 idataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_InterruptHandlerHigh D5E 0 CODE 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
__pidataCOMRAM 1578 0 CODE 0 idataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hjflash_buffer F800 0 CODE 0 jflash_buffer dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ljflash_buffer F800 0 CODE 0 jflash_buffer dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@msgtype 1AB 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_queues 1082 0 CODE 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_byte@message_status 1B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@msgtype 1AB 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_CP0$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__smallconst 0 0 SMALLCONST 0 smallconst C:\Users\alex\AppData\Local\Temp\s7ak.obj
__CFG_WPFP$PAGE_63 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@error B7 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hreset_vec 6 0 CODE 0 reset_vec dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lreset_vec 0 0 CODE 0 reset_vec dist/UseXC8/debug\PIC_Master.X.debug.obj
_in_low_int 11B4 0 CODE 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainHigh_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_enable_interrupts 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@s1 1A4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__accesstop 60 0 ABS 0 - C:\Users\alex\AppData\Local\Temp\s7ak.obj
__end_of_recv_msg 7EE 0 CODE 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hparam0 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lparam0 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
send_uart_message@i 1C4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintcode_body 0 0 ABS 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintcode_body 0 0 ABS 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
__pintcode_body CE0 0 CODE 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msg2 212 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi1_recv_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_enable_interrupts 1544 0 CODE 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
intlevel0 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s7ak.obj
main@msg3 215 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainLow_recvmsg@msgtype 19 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
intlevel1 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s7ak.obj
__CFG_WPDIS$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msg4 218 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
intlevel2 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s7ak.obj
intlevel3 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s7ak.obj
_FromMainLow_sendmsg 136E 0 CODE 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
send_uart_message@sent_counter 61 0 BANK0 1 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_recv_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSWDTOSC$T1OSCREF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1CON1bits FC6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_sendmsg@length 1A 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSP1CON2bits FC5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__HdataCOMRAM 0 0 ABS 0 dataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__LdataCOMRAM 0 0 ABS 0 dataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of___lwmod 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@slot 14 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@slot AB 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pdataCOMRAM 3D 0 COMRAM 1 dataCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_timer1_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_SleepIfOkay FCC 0 CODE 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@write_bit B6 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1recv_msg@slot 14 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@slot AB 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainHigh_recvmsg 129E 0 CODE 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
start_initialization EAC 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
_send_uart_message 5B0 0 CODE 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_i2c DDA 0 CODE 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi1_memcpy 11B4 0 CODE 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@last_reg_recvd 21B 0 BANK2 1 cstackBANK2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_memcpy 112A 0 CODE 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
send_uart_message@message_q_code 1BD 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_configure 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ReadTimer1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_i2c D5E 0 CODE 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__initialization EAC 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_in_low_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_LPT1OSC$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_int_handler@val B9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
___lwmod@dividend C9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__activetblptr 2 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_receive_byte@gotten_byte 1C 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
___lwmod@counter 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_int_handler@length B5 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_i2c_int_handler 5B0 0 CODE 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainHigh_sendmsg 139C 0 CODE 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@length 1A6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@length 1BC 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_memcpy 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect in on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
reset_vec 0 0 0 6 1
intcode 0 8 8 10 1
intcodelo 0 18 18 1561 1
config 0 FFF8 FFF8 8 1
cstackCOMRAM 1 1 1 3D 1
bssBANK0 1 60 60 6F 1
bssBANK1 1 100 100 D2 1
cstackBANK2 1 200 200 3E 1
