Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/VHDL Projects/Lab9/lab9_top_isim_beh.exe -prj D:/VHDL Projects/Lab9/lab9_top_beh.prj work.lab9_top 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/VHDL Projects/Lab9/seg7_hex.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab9/pulseGenerator.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab9/charCounter.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab9/upCounter2.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab9/upCounter.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab9/shiftRegister.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab9/seg7_driver.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab9/OnePPSgenerator.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab9/debouncer.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab9/lab9_top.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture arch of entity OnePPSgenerator [oneppsgenerator_default]
Compiling architecture behavioral of entity debouncer [debouncer_default]
Compiling architecture behavioral of entity shiftRegister [shiftregister_default]
Compiling architecture behavioral of entity seg7_hex [seg7_hex_default]
Compiling architecture behavioral of entity pulseGenerator [\pulseGenerator(16)\]
Compiling architecture behavioral of entity charCounter [\charCounter(2)\]
Compiling architecture behavioral of entity seg7_driver [seg7_driver_default]
Compiling architecture behavioral of entity upCounter [\upCounter(26)\]
Compiling architecture behavioral of entity upCounter2 [\upCounter2(16)\]
Compiling architecture behavioral of entity lab9_top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable D:/VHDL Projects/Lab9/lab9_top_isim_beh.exe
Fuse Memory Usage: 48420 KB
Fuse CPU Usage: 500 ms
