// Seed: 4162308247
module module_0;
  initial begin : LABEL_0
    id_1 = 1;
  end
  wire id_2;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output wand id_2,
    input wire id_3,
    output supply0 id_4,
    input logic id_5,
    input tri1 id_6,
    input uwire id_7,
    input supply0 id_8,
    input uwire id_9,
    input wire id_10,
    id_18,
    id_19,
    output logic id_11,
    output wire id_12,
    output supply0 id_13,
    input supply1 id_14,
    id_20,
    input tri0 id_15,
    output wor id_16,
    id_21
);
  initial id_11 <= id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
