
;CodeVisionAVR C Compiler V2.05.0 Professional
;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
;http://www.hpinfotech.com

;Chip type                : ATxmega128A1
;Program type             : Application
;Clock frequency          : 32.000000 MHz
;Memory model             : Small
;Optimize for             : Speed
;(s)printf features       : int, width
;(s)scanf features        : int, width
;External RAM size        : 0
;Data Stack size          : 4096 byte(s)
;Heap size                : 0 byte(s)
;Promote 'char' to 'int'  : Yes
;'char' is unsigned       : Yes
;8 bit enums              : Yes
;global 'const' stored in FLASH: No
;Enhanced core instructions    : On
;Smart register allocation     : On
;Automatic register allocation : On

	#pragma AVRPART ADMIN PART_NAME ATxmega128A1
	#pragma AVRPART MEMORY PROG_FLASH 135168
	#pragma AVRPART MEMORY EEPROM 2048
	#pragma AVRPART MEMORY INT_SRAM SIZE 16383
	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x2000

	#define CALL_SUPPORTED 1

	.LISTMAC
	.EQU CCP=0x34
	.EQU RAMPD=0x38
	.EQU RAMPX=0x39
	.EQU RAMPY=0x3A
	.EQU RAMPZ=0x3B
	.EQU EIND=0x3C
	.EQU WDT_CTRL=0x80
	.EQU PMIC_CTRL=0xA2
	.EQU NVM_ADDR0=0X01C0
	.EQU NVM_ADDR1=NVM_ADDR0+1
	.EQU NVM_ADDR2=NVM_ADDR1+1
	.EQU NVM_DATA0=NVM_ADDR0+4
	.EQU NVM_CMD=NVM_ADDR0+0xA
	.EQU NVM_CTRLA=NVM_ADDR0+0xB
	.EQU NVM_CTRLB=NVM_ADDR0+0xC
	.EQU NVM_STATUS=NVM_ADDR0+0xF
	.EQU PORTCFG_MPCMASK=0xB0
	.EQU PORTH_DIR=0x6E0
	.EQU PORTH_OUT=0x6E4
	.EQU PORTH_PIN0CTRL=0x6F0
	.EQU PORTJ_DIR=0x700
	.EQU PORTJ_OUT=0x704
	.EQU PORTJ_PIN0CTRL=0x710
	.EQU PORTK_DIR=0x720
	.EQU PORTK_OUT=0x724
	.EQU PORTK_PIN0CTRL=0x730
	.EQU EBI_CTRL=0x0440
	.EQU EBI_SDRAMCTRLA=EBI_CTRL+1
	.EQU EBI_REFRESHL=EBI_CTRL+4
	.EQU EBI_REFRESHH=EBI_CTRL+5
	.EQU EBI_INITDLYL=EBI_CTRL+6
	.EQU EBI_INITDLYH=EBI_CTRL+7
	.EQU EBI_SDRAMCTRLB=EBI_CTRL+8
	.EQU EBI_SDRAMCTRLC=EBI_CTRL+9
	.EQU EBI_CS0_CTRLA=EBI_CTRL+0x10
	.EQU EBI_CS0_CTRLB=EBI_CS0_CTRLA+1
	.EQU EBI_CS0_BASEADDRL=EBI_CS0_CTRLA+2
	.EQU EBI_CS0_BASEADDRH=EBI_CS0_CTRLA+3
	.EQU EBI_CS1_CTRLA=EBI_CTRL+0x14
	.EQU EBI_CS1_CTRLB=EBI_CS1_CTRLA+1
	.EQU EBI_CS1_BASEADDRL=EBI_CS1_CTRLA+2
	.EQU EBI_CS1_BASEADDRH=EBI_CS1_CTRLA+3
	.EQU EBI_CS2_CTRLA=EBI_CTRL+0x18
	.EQU EBI_CS2_CTRLB=EBI_CS2_CTRLA+1
	.EQU EBI_CS2_BASEADDRL=EBI_CS2_CTRLA+2
	.EQU EBI_CS2_BASEADDRH=EBI_CS2_CTRLA+3
	.EQU EBI_CS3_CTRLA=EBI_CTRL+0x1C
	.EQU EBI_CS3_CTRLB=EBI_CS3_CTRLA+1
	.EQU EBI_CS3_BASEADDRL=EBI_CS3_CTRLA+2
	.EQU EBI_CS3_BASEADDRH=EBI_CS3_CTRLA+3
	.EQU EBI_SDCAS_bp=3
	.EQU EBI_SDCAS_bm=8
	.EQU EBI_SDROW_bp=2
	.EQU EBI_SDROW_bm=4
	.EQU EBI_SDCOL_bp=0
	.EQU EBI_MRDLY_bp=6
	.EQU EBI_ROWCYCDLY_bp=3
	.EQU EBI_RPDLY_bp=0
	.EQU EBI_WRDLY_bp=6
	.EQU EBI_ESRDLY_bp=3
	.EQU EBI_ROWCOLDLY_bp=0
	.EQU EBI_CS_SDSREN_bm=4
	.EQU EBI_CS_ASPACE_256B_gc=0x00<<2
	.EQU EBI_CS_ASPACE_512B_gc=0x01<<2
	.EQU EBI_CS_ASPACE_1KB_gc=0x02<<2
	.EQU EBI_CS_ASPACE_2KB_gc=0x03<<2
	.EQU EBI_CS_ASPACE_4KB_gc=0x04<<2
	.EQU EBI_CS_ASPACE_8KB_gc=0x05<<2
	.EQU EBI_CS_ASPACE_16KB_gc=0x06<<2
	.EQU EBI_CS_ASPACE_32KB_gc=0x07<<2
	.EQU EBI_CS_ASPACE_64KB_gc=0x08<<2
	.EQU EBI_CS_ASPACE_128KB_gc=0x09<<2
	.EQU EBI_CS_ASPACE_256KB_gc=0x0A<<2
	.EQU EBI_CS_ASPACE_512KB_gc=0x0B<<2
	.EQU EBI_CS_ASPACE_1MB_gc=0x0C<<2
	.EQU EBI_CS_ASPACE_2MB_gc=0x0D<<2
	.EQU EBI_CS_ASPACE_4MB_gc=0x0E<<2
	.EQU EBI_CS_ASPACE_8MB_gc=0x0F<<2
	.EQU EBI_CS_ASPACE_16M_gc=0x10<<2
	.EQU EBI_CS_MODE_DISABLED_gc=0x00
	.EQU EBI_CS_MODE_SRAM_gc=0x01
	.EQU EBI_CS_MODE_LPC_gc=0x02
	.EQU EBI_CS_MODE_SDRAM_gc=0x03
	.EQU EBI_SDDATAW_4BIT_gc=0x00<<6
	.EQU EBI_SDDATAW_8BIT_gc=0x01<<6
	.EQU EBI_LPCMODE_ALE1_gc=0x00<<4
	.EQU EBI_LPCMODE_ALE12_gc=0x02<<4
	.EQU EBI_SRMODE_ALE1_gc=0x00<<2
	.EQU EBI_SRMODE_ALE2_gc=0x01<<2
	.EQU EBI_SRMODE_ALE12_gc=0x02<<2
	.EQU EBI_SRMODE_NOALE_gc=0x03<<2
	.EQU EBI_IFMODE_DISABLED_gc=0x00
	.EQU EBI_IFMODE_3PORT_gc=0x01
	.EQU EBI_IFMODE_4PORT_gc=0x02
	.EQU EBI_IFMODE_2PORT_gc=0x03
	.EQU EBI_SDCOL_8BIT_gc=0x00
	.EQU EBI_SDCOL_9BIT_gc=0x01
	.EQU EBI_SDCOL_10BIT_gc=0x02
	.EQU EBI_SDCOL_11BIT_gc=0x03
	.EQU SPL=0x3D
	.EQU SPH=0x3E
	.EQU SREG=0x3F
	.EQU GPIO0=0x00
	.EQU GPIO1=0x01
	.EQU GPIO2=0x02
	.EQU GPIO3=0x03
	.EQU GPIO4=0x04
	.EQU GPIO5=0x05
	.EQU GPIO6=0x06
	.EQU GPIO7=0x07
	.EQU GPIO8=0x08
	.EQU GPIO9=0x09
	.EQU GPIO10=0x0A
	.EQU GPIO11=0x0B
	.EQU GPIO12=0x0C
	.EQU GPIO13=0x0D
	.EQU GPIO14=0x0E
	.EQU GPIO15=0x0F

	.DEF R0X0=R0
	.DEF R0X1=R1
	.DEF R0X2=R2
	.DEF R0X3=R3
	.DEF R0X4=R4
	.DEF R0X5=R5
	.DEF R0X6=R6
	.DEF R0X7=R7
	.DEF R0X8=R8
	.DEF R0X9=R9
	.DEF R0XA=R10
	.DEF R0XB=R11
	.DEF R0XC=R12
	.DEF R0XD=R13
	.DEF R0XE=R14
	.DEF R0XF=R15
	.DEF R0X10=R16
	.DEF R0X11=R17
	.DEF R0X12=R18
	.DEF R0X13=R19
	.DEF R0X14=R20
	.DEF R0X15=R21
	.DEF R0X16=R22
	.DEF R0X17=R23
	.DEF R0X18=R24
	.DEF R0X19=R25
	.DEF R0X1A=R26
	.DEF R0X1B=R27
	.DEF R0X1C=R28
	.DEF R0X1D=R29
	.DEF R0X1E=R30
	.DEF R0X1F=R31

	.EQU __SRAM_START=0x2000
	.EQU __SRAM_END=0x3FFF
	.EQU __DSTACK_SIZE=0x1000
	.EQU __HEAP_SIZE=0x0000
	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1

	.MACRO __CPD1N
	CPI  R30,LOW(@0)
	LDI  R26,HIGH(@0)
	CPC  R31,R26
	LDI  R26,BYTE3(@0)
	CPC  R22,R26
	LDI  R26,BYTE4(@0)
	CPC  R23,R26
	.ENDM

	.MACRO __CPD2N
	CPI  R26,LOW(@0)
	LDI  R30,HIGH(@0)
	CPC  R27,R30
	LDI  R30,BYTE3(@0)
	CPC  R24,R30
	LDI  R30,BYTE4(@0)
	CPC  R25,R30
	.ENDM

	.MACRO __CPWRR
	CP   R@0,R@2
	CPC  R@1,R@3
	.ENDM

	.MACRO __CPWRN
	CPI  R@0,LOW(@2)
	LDI  R30,HIGH(@2)
	CPC  R@1,R30
	.ENDM

	.MACRO __ADDB1MN
	SUBI R30,LOW(-@0-(@1))
	.ENDM

	.MACRO __ADDB2MN
	SUBI R26,LOW(-@0-(@1))
	.ENDM

	.MACRO __ADDW1MN
	SUBI R30,LOW(-@0-(@1))
	SBCI R31,HIGH(-@0-(@1))
	.ENDM

	.MACRO __ADDW2MN
	SUBI R26,LOW(-@0-(@1))
	SBCI R27,HIGH(-@0-(@1))
	.ENDM

	.MACRO __ADDW1FN
	SUBI R30,LOW(-2*@0-(@1))
	SBCI R31,HIGH(-2*@0-(@1))
	.ENDM

	.MACRO __ADDD1FN
	SUBI R30,LOW(-2*@0-(@1))
	SBCI R31,HIGH(-2*@0-(@1))
	SBCI R22,BYTE3(-2*@0-(@1))
	.ENDM

	.MACRO __ADDD1N
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	SBCI R22,BYTE3(-@0)
	SBCI R23,BYTE4(-@0)
	.ENDM

	.MACRO __ADDD2N
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	SBCI R24,BYTE3(-@0)
	SBCI R25,BYTE4(-@0)
	.ENDM

	.MACRO __SUBD1N
	SUBI R30,LOW(@0)
	SBCI R31,HIGH(@0)
	SBCI R22,BYTE3(@0)
	SBCI R23,BYTE4(@0)
	.ENDM

	.MACRO __SUBD2N
	SUBI R26,LOW(@0)
	SBCI R27,HIGH(@0)
	SBCI R24,BYTE3(@0)
	SBCI R25,BYTE4(@0)
	.ENDM

	.MACRO __ANDBMNN
	LDS  R30,@0+(@1)
	ANDI R30,LOW(@2)
	STS  @0+(@1),R30
	.ENDM

	.MACRO __ANDWMNN
	LDS  R30,@0+(@1)
	ANDI R30,LOW(@2)
	STS  @0+(@1),R30
	LDS  R30,@0+(@1)+1
	ANDI R30,HIGH(@2)
	STS  @0+(@1)+1,R30
	.ENDM

	.MACRO __ANDD1N
	ANDI R30,LOW(@0)
	ANDI R31,HIGH(@0)
	ANDI R22,BYTE3(@0)
	ANDI R23,BYTE4(@0)
	.ENDM

	.MACRO __ANDD2N
	ANDI R26,LOW(@0)
	ANDI R27,HIGH(@0)
	ANDI R24,BYTE3(@0)
	ANDI R25,BYTE4(@0)
	.ENDM

	.MACRO __ORBMNN
	LDS  R30,@0+(@1)
	ORI  R30,LOW(@2)
	STS  @0+(@1),R30
	.ENDM

	.MACRO __ORWMNN
	LDS  R30,@0+(@1)
	ORI  R30,LOW(@2)
	STS  @0+(@1),R30
	LDS  R30,@0+(@1)+1
	ORI  R30,HIGH(@2)
	STS  @0+(@1)+1,R30
	.ENDM

	.MACRO __ORD1N
	ORI  R30,LOW(@0)
	ORI  R31,HIGH(@0)
	ORI  R22,BYTE3(@0)
	ORI  R23,BYTE4(@0)
	.ENDM

	.MACRO __ORD2N
	ORI  R26,LOW(@0)
	ORI  R27,HIGH(@0)
	ORI  R24,BYTE3(@0)
	ORI  R25,BYTE4(@0)
	.ENDM

	.MACRO __DELAY_USB
	LDI  R24,LOW(@0)
__DELAY_USB_LOOP:
	DEC  R24
	BRNE __DELAY_USB_LOOP
	.ENDM

	.MACRO __DELAY_USW
	LDI  R24,LOW(@0)
	LDI  R25,HIGH(@0)
__DELAY_USW_LOOP:
	SBIW R24,1
	BRNE __DELAY_USW_LOOP
	.ENDM

	.MACRO __GETD1S
	LDD  R30,Y+@0
	LDD  R31,Y+@0+1
	LDD  R22,Y+@0+2
	LDD  R23,Y+@0+3
	.ENDM

	.MACRO __GETD2S
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	LDD  R24,Y+@0+2
	LDD  R25,Y+@0+3
	.ENDM

	.MACRO __PUTD1S
	STD  Y+@0,R30
	STD  Y+@0+1,R31
	STD  Y+@0+2,R22
	STD  Y+@0+3,R23
	.ENDM

	.MACRO __PUTD2S
	STD  Y+@0,R26
	STD  Y+@0+1,R27
	STD  Y+@0+2,R24
	STD  Y+@0+3,R25
	.ENDM

	.MACRO __PUTDZ2
	STD  Z+@0,R26
	STD  Z+@0+1,R27
	STD  Z+@0+2,R24
	STD  Z+@0+3,R25
	.ENDM

	.MACRO __CLRD1S
	STD  Y+@0,R30
	STD  Y+@0+1,R30
	STD  Y+@0+2,R30
	STD  Y+@0+3,R30
	.ENDM

	.MACRO __POINTB1MN
	LDI  R30,LOW(@0+(@1))
	.ENDM

	.MACRO __POINTW1MN
	LDI  R30,LOW(@0+(@1))
	LDI  R31,HIGH(@0+(@1))
	.ENDM

	.MACRO __POINTD1M
	LDI  R30,LOW(@0)
	LDI  R31,HIGH(@0)
	LDI  R22,BYTE3(@0)
	LDI  R23,BYTE4(@0)
	.ENDM

	.MACRO __POINTW1FN
	LDI  R30,LOW(2*@0+(@1))
	LDI  R31,HIGH(2*@0+(@1))
	.ENDM

	.MACRO __POINTD1FN
	LDI  R30,LOW(2*@0+(@1))
	LDI  R31,HIGH(2*@0+(@1))
	LDI  R22,BYTE3(2*@0+(@1))
	LDI  R23,BYTE4(2*@0+(@1))
	.ENDM

	.MACRO __POINTB2MN
	LDI  R26,LOW(@0+(@1))
	.ENDM

	.MACRO __POINTW2MN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	.ENDM

	.MACRO __POINTBRM
	LDI  R@0,LOW(@1)
	.ENDM

	.MACRO __POINTWRM
	LDI  R@0,LOW(@2)
	LDI  R@1,HIGH(@2)
	.ENDM

	.MACRO __POINTBRMN
	LDI  R@0,LOW(@1+(@2))
	.ENDM

	.MACRO __POINTWRMN
	LDI  R@0,LOW(@2+(@3))
	LDI  R@1,HIGH(@2+(@3))
	.ENDM

	.MACRO __POINTWRFN
	LDI  R@0,LOW(@2*2+(@3))
	LDI  R@1,HIGH(@2*2+(@3))
	.ENDM

	.MACRO __GETD1N
	LDI  R30,LOW(@0)
	LDI  R31,HIGH(@0)
	LDI  R22,BYTE3(@0)
	LDI  R23,BYTE4(@0)
	.ENDM

	.MACRO __GETD2N
	LDI  R26,LOW(@0)
	LDI  R27,HIGH(@0)
	LDI  R24,BYTE3(@0)
	LDI  R25,BYTE4(@0)
	.ENDM

	.MACRO __GETB1MN
	LDS  R30,@0+(@1)
	.ENDM

	.MACRO __GETB1HMN
	LDS  R31,@0+(@1)
	.ENDM

	.MACRO __GETW1MN
	LDS  R30,@0+(@1)
	LDS  R31,@0+(@1)+1
	.ENDM

	.MACRO __GETD1MN
	LDS  R30,@0+(@1)
	LDS  R31,@0+(@1)+1
	LDS  R22,@0+(@1)+2
	LDS  R23,@0+(@1)+3
	.ENDM

	.MACRO __GETBRMN
	LDS  R@0,@1+(@2)
	.ENDM

	.MACRO __GETWRMN
	LDS  R@0,@2+(@3)
	LDS  R@1,@2+(@3)+1
	.ENDM

	.MACRO __GETWRZ
	LDD  R@0,Z+@2
	LDD  R@1,Z+@2+1
	.ENDM

	.MACRO __GETD2Z
	LDD  R26,Z+@0
	LDD  R27,Z+@0+1
	LDD  R24,Z+@0+2
	LDD  R25,Z+@0+3
	.ENDM

	.MACRO __GETB2MN
	LDS  R26,@0+(@1)
	.ENDM

	.MACRO __GETW2MN
	LDS  R26,@0+(@1)
	LDS  R27,@0+(@1)+1
	.ENDM

	.MACRO __GETD2MN
	LDS  R26,@0+(@1)
	LDS  R27,@0+(@1)+1
	LDS  R24,@0+(@1)+2
	LDS  R25,@0+(@1)+3
	.ENDM

	.MACRO __PUTB1MN
	STS  @0+(@1),R30
	.ENDM

	.MACRO __PUTW1MN
	STS  @0+(@1),R30
	STS  @0+(@1)+1,R31
	.ENDM

	.MACRO __PUTD1MN
	STS  @0+(@1),R30
	STS  @0+(@1)+1,R31
	STS  @0+(@1)+2,R22
	STS  @0+(@1)+3,R23
	.ENDM

	.MACRO __PUTB1EN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	CALL __EEPROMWRB
	.ENDM

	.MACRO __PUTW1EN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	CALL __EEPROMWRW
	.ENDM

	.MACRO __PUTD1EN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	CALL __EEPROMWRD
	.ENDM

	.MACRO __PUTBR0MN
	STS  @0+(@1),R0
	.ENDM

	.MACRO __PUTBMRN
	STS  @0+(@1),R@2
	.ENDM

	.MACRO __PUTWMRN
	STS  @0+(@1),R@2
	STS  @0+(@1)+1,R@3
	.ENDM

	.MACRO __PUTBZR
	STD  Z+@1,R@0
	.ENDM

	.MACRO __PUTWZR
	STD  Z+@2,R@0
	STD  Z+@2+1,R@1
	.ENDM

	.MACRO __GETW1R
	MOV  R30,R@0
	MOV  R31,R@1
	.ENDM

	.MACRO __GETW2R
	MOV  R26,R@0
	MOV  R27,R@1
	.ENDM

	.MACRO __GETWRN
	LDI  R@0,LOW(@2)
	LDI  R@1,HIGH(@2)
	.ENDM

	.MACRO __PUTW1R
	MOV  R@0,R30
	MOV  R@1,R31
	.ENDM

	.MACRO __PUTW2R
	MOV  R@0,R26
	MOV  R@1,R27
	.ENDM

	.MACRO __ADDWRN
	SUBI R@0,LOW(-@2)
	SBCI R@1,HIGH(-@2)
	.ENDM

	.MACRO __ADDWRR
	ADD  R@0,R@2
	ADC  R@1,R@3
	.ENDM

	.MACRO __SUBWRN
	SUBI R@0,LOW(@2)
	SBCI R@1,HIGH(@2)
	.ENDM

	.MACRO __SUBWRR
	SUB  R@0,R@2
	SBC  R@1,R@3
	.ENDM

	.MACRO __ANDWRN
	ANDI R@0,LOW(@2)
	ANDI R@1,HIGH(@2)
	.ENDM

	.MACRO __ANDWRR
	AND  R@0,R@2
	AND  R@1,R@3
	.ENDM

	.MACRO __ORWRN
	ORI  R@0,LOW(@2)
	ORI  R@1,HIGH(@2)
	.ENDM

	.MACRO __ORWRR
	OR   R@0,R@2
	OR   R@1,R@3
	.ENDM

	.MACRO __EORWRR
	EOR  R@0,R@2
	EOR  R@1,R@3
	.ENDM

	.MACRO __GETWRS
	LDD  R@0,Y+@2
	LDD  R@1,Y+@2+1
	.ENDM

	.MACRO __PUTBSR
	STD  Y+@1,R@0
	.ENDM

	.MACRO __PUTWSR
	STD  Y+@2,R@0
	STD  Y+@2+1,R@1
	.ENDM

	.MACRO __MOVEWRR
	MOV  R@0,R@2
	MOV  R@1,R@3
	.ENDM

	.MACRO __INWR
	IN   R@0,@2
	IN   R@1,@2+1
	.ENDM

	.MACRO __OUTWR
	OUT  @2+1,R@1
	OUT  @2,R@0
	.ENDM

	.MACRO __CALL1MN
	LDS  R30,@0+(@1)
	LDS  R31,@0+(@1)+1
	ICALL
	.ENDM

	.MACRO __CALL1FN
	LDI  R30,LOW(2*@0+(@1))
	LDI  R31,HIGH(2*@0+(@1))
	CALL __GETW1PF
	ICALL
	.ENDM

	.MACRO __CALL2EN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	CALL __EEPROMRDW
	ICALL
	.ENDM

	.MACRO __GETW1STACK
	IN   R26,SPL
	IN   R27,SPH
	ADIW R26,@0+1
	LD   R30,X+
	LD   R31,X
	.ENDM

	.MACRO __GETD1STACK
	IN   R26,SPL
	IN   R27,SPH
	ADIW R26,@0+1
	LD   R30,X+
	LD   R31,X+
	LD   R22,X
	.ENDM

	.MACRO __NBST
	BST  R@0,@1
	IN   R30,SREG
	LDI  R31,0x40
	EOR  R30,R31
	OUT  SREG,R30
	.ENDM


	.MACRO __PUTB1SN
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1SN
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1SN
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1SNS
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	ADIW R26,@1
	ST   X,R30
	.ENDM

	.MACRO __PUTW1SNS
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	ADIW R26,@1
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1SNS
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	ADIW R26,@1
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1PMN
	LDS  R26,@0
	LDS  R27,@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1PMN
	LDS  R26,@0
	LDS  R27,@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1PMN
	LDS  R26,@0
	LDS  R27,@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1PMNS
	LDS  R26,@0
	LDS  R27,@0+1
	ADIW R26,@1
	ST   X,R30
	.ENDM

	.MACRO __PUTW1PMNS
	LDS  R26,@0
	LDS  R27,@0+1
	ADIW R26,@1
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1PMNS
	LDS  R26,@0
	LDS  R27,@0+1
	ADIW R26,@1
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1RN
	MOVW R26,R@0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1RN
	MOVW R26,R@0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1RN
	MOVW R26,R@0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1RNS
	MOVW R26,R@0
	ADIW R26,@1
	ST   X,R30
	.ENDM

	.MACRO __PUTW1RNS
	MOVW R26,R@0
	ADIW R26,@1
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1RNS
	MOVW R26,R@0
	ADIW R26,@1
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1RON
	MOV  R26,R@0
	MOV  R27,R@1
	SUBI R26,LOW(-@2)
	SBCI R27,HIGH(-@2)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1RON
	MOV  R26,R@0
	MOV  R27,R@1
	SUBI R26,LOW(-@2)
	SBCI R27,HIGH(-@2)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1RON
	MOV  R26,R@0
	MOV  R27,R@1
	SUBI R26,LOW(-@2)
	SBCI R27,HIGH(-@2)
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1RONS
	MOV  R26,R@0
	MOV  R27,R@1
	ADIW R26,@2
	ST   X,R30
	.ENDM

	.MACRO __PUTW1RONS
	MOV  R26,R@0
	MOV  R27,R@1
	ADIW R26,@2
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1RONS
	MOV  R26,R@0
	MOV  R27,R@1
	ADIW R26,@2
	CALL __PUTDP1
	.ENDM


	.MACRO __GETB1SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R30,Z
	.ENDM

	.MACRO __GETB1HSX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R31,Z
	.ENDM

	.MACRO __GETW1SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R0,Z+
	LD   R31,Z
	MOV  R30,R0
	.ENDM

	.MACRO __GETD1SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R0,Z+
	LD   R1,Z+
	LD   R22,Z+
	LD   R23,Z
	MOVW R30,R0
	.ENDM

	.MACRO __GETB2SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R26,X
	.ENDM

	.MACRO __GETW2SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R27,X
	MOV  R26,R0
	.ENDM

	.MACRO __GETD2SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R1,X+
	LD   R24,X+
	LD   R25,X
	MOVW R26,R0
	.ENDM

	.MACRO __GETBRSX
	MOVW R30,R28
	SUBI R30,LOW(-@1)
	SBCI R31,HIGH(-@1)
	LD   R@0,Z
	.ENDM

	.MACRO __GETWRSX
	MOVW R30,R28
	SUBI R30,LOW(-@2)
	SBCI R31,HIGH(-@2)
	LD   R@0,Z+
	LD   R@1,Z
	.ENDM

	.MACRO __GETBRSX2
	MOVW R26,R28
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	LD   R@0,X
	.ENDM

	.MACRO __GETWRSX2
	MOVW R26,R28
	SUBI R26,LOW(-@2)
	SBCI R27,HIGH(-@2)
	LD   R@0,X+
	LD   R@1,X
	.ENDM

	.MACRO __LSLW8SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R31,Z
	CLR  R30
	.ENDM

	.MACRO __PUTB1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X+,R30
	ST   X+,R31
	ST   X+,R22
	ST   X,R23
	.ENDM

	.MACRO __CLRW1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X+,R30
	ST   X,R30
	.ENDM

	.MACRO __CLRD1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X+,R30
	ST   X+,R30
	ST   X+,R30
	ST   X,R30
	.ENDM

	.MACRO __PUTB2SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	ST   Z,R26
	.ENDM

	.MACRO __PUTW2SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	ST   Z+,R26
	ST   Z,R27
	.ENDM

	.MACRO __PUTD2SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	ST   Z+,R26
	ST   Z+,R27
	ST   Z+,R24
	ST   Z,R25
	.ENDM

	.MACRO __PUTBSRX
	MOVW R30,R28
	SUBI R30,LOW(-@1)
	SBCI R31,HIGH(-@1)
	ST   Z,R@0
	.ENDM

	.MACRO __PUTWSRX
	MOVW R30,R28
	SUBI R30,LOW(-@2)
	SBCI R31,HIGH(-@2)
	ST   Z+,R@0
	ST   Z,R@1
	.ENDM

	.MACRO __PUTB1SNX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R27,X
	MOV  R26,R0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1SNX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R27,X
	MOV  R26,R0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1SNX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R27,X
	MOV  R26,R0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X+,R31
	ST   X+,R22
	ST   X,R23
	.ENDM

	.MACRO __MULBRR
	MULS R@0,R@1
	MOVW R30,R0
	.ENDM

	.MACRO __MULBRRU
	MUL  R@0,R@1
	MOVW R30,R0
	.ENDM

	.MACRO __MULBRR0
	MULS R@0,R@1
	.ENDM

	.MACRO __MULBRRU0
	MUL  R@0,R@1
	.ENDM

	.MACRO __MULBNWRU
	LDI  R26,@2
	MUL  R26,R@0
	MOVW R30,R0
	MUL  R26,R@1
	ADD  R31,R0
	.ENDM

;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
	.DEF _InterruptCounter=R2
	.DEF _CTRLA_value=R4
	.DEF _glcd_writebyte_clmn=R7
	.DEF _glcd_writebyte_pg=R6
	.DEF _glcd_writebyte_data=R9
	.DEF _glcd_clear_page_page=R8
	.DEF _glcd_putchar_column=R11
	.DEF _glcd_putchar_page=R10
	.DEF _glcd_putchar_ch=R13
	.DEF _glcd_puts_column=R12

;GPIO0-GPIO15 INITIALIZATION VALUES
	.EQU __GPIO0_INIT=0x00
	.EQU __GPIO1_INIT=0x00
	.EQU __GPIO2_INIT=0x00
	.EQU __GPIO3_INIT=0x00
	.EQU __GPIO4_INIT=0x00
	.EQU __GPIO5_INIT=0x00
	.EQU __GPIO6_INIT=0x00
	.EQU __GPIO7_INIT=0x00
	.EQU __GPIO8_INIT=0x00
	.EQU __GPIO9_INIT=0x00
	.EQU __GPIO10_INIT=0x00
	.EQU __GPIO11_INIT=0x00
	.EQU __GPIO12_INIT=0x00
	.EQU __GPIO13_INIT=0x00
	.EQU __GPIO14_INIT=0x00
	.EQU __GPIO15_INIT=0x00

;GLOBAL REGISTER VARIABLES INITIALIZATION VALUES
	.EQU __R2_INIT=0x00
	.EQU __R3_INIT=0x00
	.EQU __R4_INIT=0x01
	.EQU __R5_INIT=0x00
	.EQU __R6_INIT=0x00
	.EQU __R7_INIT=0x00
	.EQU __R8_INIT=0x00
	.EQU __R9_INIT=0x00
	.EQU __R10_INIT=0x00
	.EQU __R11_INIT=0x00
	.EQU __R12_INIT=0x00
	.EQU __R13_INIT=0x00
	.EQU __R14_INIT=0x00

	.CSEG
	.ORG 0x00

;START OF CODE MARKER
__START_OF_CODE:

;INTERRUPT VECTORS
	JMP  __RESET
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  _tcc0_overflow_isr
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  _tcc1_overflow_isr
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00

_picture:
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0xC0,0xF8,0xFF,0xFF,0xFF,0xFF
	.DB  0xFF,0xFF,0xF8,0xC0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x80
	.DB  0xC0,0xE0,0xF0,0xF8,0xFC,0xFE,0x7F,0x3F
	.DB  0x1F,0x8F,0x8F,0xDF,0xFF,0xFF,0xFE,0xFC
	.DB  0xF8,0xF0,0xE0,0xE0,0xE0,0xE0,0xE0,0xC0
	.DB  0xC0,0xC0,0xC0,0xE0,0xE0,0xF0,0xF0,0xF0
	.DB  0xF8,0xF8,0xF8,0xF8,0xF8,0xF8,0xF8,0xF0
	.DB  0xF0,0xF0,0xF8,0xFC,0xFE,0xFE,0xFE,0xFC
	.DB  0xF8,0xF8,0xF8,0xF8,0xF8,0xF8,0xF8,0xF0
	.DB  0xF0,0xF0,0xE0,0xC0,0xC0,0x80,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0xC0,0xF8,0xFC,0xFE
	.DB  0xFE,0xFC,0xF8,0xC0,0x0,0x0,0x0,0x0
	.DB  0xF0,0xF0,0xF8,0xF8,0xF8,0xFC,0xFC,0xFC
	.DB  0xFE,0xBE,0xBF,0xBF,0x1F,0x1F,0x3,0x3
	.DB  0x1F,0x1F,0xBF,0xBF,0xBE,0xFE,0xFC,0xFC
	.DB  0xFC,0xF8,0xF8,0xF8,0xF8,0xFC,0xFC,0xFE
	.DB  0x3E,0x3E,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F
	.DB  0x1F,0x1F,0x1F,0x1F,0x3F,0x7F,0xFE,0xFF
	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x7F,0x3F
	.DB  0x1F,0xF,0x7,0x3,0x3,0x3,0xF,0x1F
	.DB  0x1F,0x1F,0x1F,0xF,0xF,0x3,0x1,0x1
	.DB  0x0,0x1C,0x3E,0x7F,0xFF,0xFF,0xFF,0xFF
	.DB  0xFF,0xEF,0xCF,0x8F,0xF,0x7,0x1,0x81
	.DB  0xC1,0xE3,0xF7,0xFF,0xFF,0xFF,0xFF,0x7F
	.DB  0x3F,0x1F,0x7,0xF,0x3F,0x7F,0x7F,0x7E
	.DB  0x7C,0xFC,0xF8,0xF8,0xF0,0xFC,0xFE,0xBE
	.DB  0x3E,0x7F,0x7F,0x7F,0xFF,0xFF,0xFF,0xFF
	.DB  0xF7,0xFF,0xFF,0xFF,0x7F,0x7F,0x7F,0x3E
	.DB  0x1,0x1,0x3,0x3,0x3,0x7,0x7,0x7
	.DB  0xF,0xF,0x7F,0xFF,0xFF,0xFF,0xF8,0xF8
	.DB  0xFE,0xFF,0xFF,0xFF,0xFF,0xFF,0xF7,0xFF
	.DB  0xFF,0xFF,0xFF,0xFF,0x3,0x1,0x1,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x1
	.DB  0x1,0x3,0x3,0x1,0x1,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x1,0x3
	.DB  0x7,0xF,0xF,0x1F,0x3F,0x3F,0x3F,0x1F
	.DB  0xF,0xF,0x7,0x3,0x1,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x80,0xC1,0xE3,0xFF,0xFF,0xFF,0xFF
	.DB  0xFE,0x0,0x0,0x0,0x1,0xF,0x1F,0x3F
	.DB  0x3F,0x3F,0xF,0x1,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0xC0,0xE0,0xF0,0xF0
	.DB  0xE0,0xC0,0x0,0x3,0x1F,0x7F,0xFF,0xFF
	.DB  0xFF,0xFF,0xE7,0xC3,0x81,0x81,0x1,0x1
	.DB  0x1,0x1,0x1,0x1,0x0,0x0,0x0,0x0
	.DB  0x0,0x80,0xE1,0xFF,0x9F,0x81,0xC1,0x7F
	.DB  0x1E,0x0,0x70,0xF8,0x9C,0x94,0x94,0xDC
	.DB  0x58,0x0,0x80,0x81,0xF1,0xFF,0x8F,0x80
	.DB  0x0,0x0,0xE0,0xF0,0x94,0x94,0xF4,0xFC
	.DB  0x98,0x0,0x4,0x1C,0xFC,0xC4,0x60,0x3C
	.DB  0xC,0x4,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x80,0xE1,0xFF,0x9F,0x11,0x31,0xF9
	.DB  0xCF,0x86,0x0,0x0,0xF0,0xE0,0xE0,0xE0
	.DB  0xC0,0x80,0x80,0x0,0x0,0x0,0x0,0x80
	.DB  0xC7,0xCF,0xCF,0x8F,0x87,0xF7,0xFF,0xFF
	.DB  0xFF,0xFF,0xFC,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x3E,0x3E,0x3E,0x7F,0xFF,0xFF,0xFF,0xFF
	.DB  0xFF,0xFF,0x7F,0x3E,0x3E,0x3E,0xFC,0xF1
	.DB  0xFB,0xFF,0xFF,0xFF,0xFF,0x1F,0x1F,0x1F
	.DB  0x1F,0x1F,0x1F,0xC,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x2,0x2,0x2,0x3,0x2,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x3,0x3,0x7,0x7
	.DB  0x1F,0xFF,0xFF,0xFF,0xFC,0xF8,0xF8,0xFF
	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x7F,0x3F
	.DB  0x7F,0xFF,0xFF,0xFC,0xF8,0xF0,0xF0,0xF0
	.DB  0xE0,0xE0,0xE0,0xC0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x1,0x3,0x7,0x7
	.DB  0x37,0x79,0xFC,0xFC,0xFC,0xFE,0xFF,0xFF
	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0xFC
	.DB  0x7C,0xFC,0xF8,0xF8,0xF8,0xF8,0xFC,0xFC
	.DB  0xFC,0xFC,0xB8,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0xC0,0xE0,0xE0,0xE0,0xC0,0x80,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0xC0,0xE0,0xE0,0xE0,0xC0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x80,0xE0,0xF8
	.DB  0xFC,0xFC,0xFC,0xF8,0xE0,0xE0,0xE0,0xE0
	.DB  0xE0,0xE0,0xE0,0xF0,0xF0,0xF0,0xF8,0xFC
	.DB  0xFE,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
	.DB  0x7F,0xF,0x7F,0xFF,0xFF,0xFF,0xFF,0xFE
	.DB  0xFF,0xFF,0xFF,0xDF,0x8F,0x87,0x7,0x7
	.DB  0x7,0x3,0x3,0x1,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x1,0x1F,0x7F
	.DB  0x7F,0x7F,0x3F,0x1F,0x1,0x0,0x0,0x0
	.DB  0x0,0x80,0xC0,0xF9,0xFF,0xFF,0xFF,0xFF
	.DB  0xFF,0xDF,0xDF,0xDF,0xDF,0xDF,0xDF,0xFF
	.DB  0xFF,0xFF,0xFF,0xFF,0x1F,0x1F,0x1F,0x1F
	.DB  0x1F,0xF,0xF,0xF,0xF,0x1F,0x1F,0x3F
	.DB  0x7E,0xFE,0xFC,0xFC,0xFC,0xF8,0xF8,0xFE
	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0xF8,0xF8
	.DB  0xFC,0xFC,0xFE,0xFE,0x7F,0x1F,0x1F,0xF
	.DB  0x7,0x83,0x81,0x83,0x83,0x83,0xC3,0xC3
	.DB  0xFB,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xF9,0xF9,0xF0
	.DB  0xE0,0x0,0xE0,0xF0,0xF9,0xFF,0xFF,0xFF
	.DB  0x7F,0x7F,0x3F,0x3F,0x1F,0x1F,0xF,0x6
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x3C,0x7E,0xFE,0xFE
	.DB  0xFF,0xFF,0xFF,0xFF,0x7F,0x7F,0x3F,0x3F
	.DB  0x3F,0x1F,0x1F,0x7,0x7,0x7,0x7,0x7
	.DB  0x7,0x3,0x3,0x1,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0xE1,0xFF,0xFF,0xFF,0xFF
	.DB  0xFF,0x7F,0x3E,0x7F,0xFF,0xFF,0xFF,0xFF
	.DB  0xFF,0xE1,0x1,0x0,0x0,0x0,0x0,0x6
	.DB  0xF,0x1F,0x1F,0x1F,0x1F,0x3F,0x3F,0x3F
	.DB  0xFF,0xFF,0xFF,0xF9,0xFF,0xFF,0xFF,0x7F
	.DB  0x3F,0x3F,0x1F,0x1F,0x1F,0x1F,0xFF,0xFF
	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0x1F,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
_tbl10_G100:
	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
	.DB  0x1,0x0
_tbl16_G100:
	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
_glcd_font:
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
	.DB  0x5F,0x0,0x0,0x0,0x0,0x0,0x5F,0x0
	.DB  0x0,0x0,0x14,0x7F,0x14,0x7F,0x14,0x0
	.DB  0x24,0x2A,0x7F,0x2A,0x12,0x0,0x23,0x13
	.DB  0x8,0x64,0x62,0x0,0x36,0x49,0x55,0x22
	.DB  0x50,0x0,0x0,0x5,0x3,0x0,0x0,0x0
	.DB  0x0,0x1C,0x22,0x41,0x0,0x0,0x0,0x41
	.DB  0x22,0x1C,0x0,0x0,0x8,0x2A,0x1C,0x2A
	.DB  0x8,0x0,0x8,0x8,0x3E,0x8,0x8,0x0
	.DB  0x0,0x50,0x30,0x0,0x0,0x0,0x8,0x8
	.DB  0x8,0x8,0x8,0x0,0x0,0x30,0x30,0x0
	.DB  0x0,0x0,0x20,0x10,0x8,0x4,0x2,0x0
	.DB  0x3E,0x51,0x49,0x45,0x3E,0x0,0x0,0x42
	.DB  0x7F,0x40,0x0,0x0,0x42,0x61,0x51,0x49
	.DB  0x46,0x0,0x21,0x41,0x45,0x4B,0x31,0x0
	.DB  0x18,0x14,0x12,0x7F,0x10,0x0,0x27,0x45
	.DB  0x45,0x45,0x39,0x0,0x3C,0x4A,0x49,0x49
	.DB  0x30,0x0,0x1,0x71,0x9,0x5,0x3,0x0
	.DB  0x36,0x49,0x49,0x49,0x36,0x0,0x6,0x49
	.DB  0x49,0x29,0x1E,0x0,0x0,0x36,0x36,0x0
	.DB  0x0,0x0,0x0,0x56,0x36,0x0,0x0,0x0
	.DB  0x0,0x8,0x14,0x22,0x41,0x0,0x14,0x14
	.DB  0x14,0x14,0x14,0x0,0x41,0x22,0x14,0x8
	.DB  0x0,0x0,0x2,0x1,0x51,0x9,0x6,0x0
	.DB  0x32,0x49,0x79,0x41,0x3E,0x0,0x7E,0x11
	.DB  0x11,0x11,0x7E,0x0,0x7F,0x49,0x49,0x49
	.DB  0x36,0x0,0x3E,0x41,0x41,0x41,0x22,0x0
	.DB  0x7F,0x41,0x41,0x22,0x1C,0x0,0x7F,0x49
	.DB  0x49,0x49,0x41,0x0,0x7F,0x9,0x9,0x1
	.DB  0x1,0x0,0x3E,0x41,0x41,0x51,0x32,0x0
	.DB  0x7F,0x8,0x8,0x8,0x7F,0x0,0x0,0x41
	.DB  0x7F,0x41,0x0,0x0,0x20,0x40,0x41,0x3F
	.DB  0x1,0x0,0x7F,0x8,0x14,0x22,0x41,0x0
	.DB  0x7F,0x40,0x40,0x40,0x40,0x0,0x7F,0x2
	.DB  0x4,0x2,0x7F,0x0,0x7F,0x4,0x8,0x10
	.DB  0x7F,0x0,0x3E,0x41,0x41,0x41,0x3E,0x0
	.DB  0x7F,0x9,0x9,0x9,0x6,0x0,0x3E,0x41
	.DB  0x51,0x21,0x5E,0x0,0x7F,0x9,0x19,0x29
	.DB  0x46,0x0,0x46,0x49,0x49,0x49,0x31,0x0
	.DB  0x1,0x1,0x7F,0x1,0x1,0x0,0x3F,0x40
	.DB  0x40,0x40,0x3F,0x0,0x1F,0x20,0x40,0x20
	.DB  0x1F,0x0,0x7F,0x20,0x18,0x20,0x7F,0x0
	.DB  0x63,0x14,0x8,0x14,0x63,0x0,0x3,0x4
	.DB  0x78,0x4,0x3,0x0,0x61,0x51,0x49,0x45
	.DB  0x43,0x0,0x0,0x0,0x7F,0x41,0x41,0x0
	.DB  0x2,0x4,0x8,0x10,0x20,0x0,0x41,0x41
	.DB  0x7F,0x0,0x0,0x0,0x4,0x2,0x1,0x2
	.DB  0x4,0x0,0x40,0x40,0x40,0x40,0x40,0x0
	.DB  0x0,0x1,0x2,0x4,0x0,0x0,0x20,0x54
	.DB  0x54,0x54,0x78,0x0,0x7F,0x48,0x44,0x44
	.DB  0x38,0x0,0x38,0x44,0x44,0x44,0x20,0x0
	.DB  0x38,0x44,0x44,0x48,0x7F,0x0,0x38,0x54
	.DB  0x54,0x54,0x18,0x0,0x8,0x7E,0x9,0x1
	.DB  0x2,0x0,0x8,0x14,0x54,0x54,0x3C,0x0
	.DB  0x7F,0x8,0x4,0x4,0x78,0x0,0x0,0x44
	.DB  0x7D,0x40,0x0,0x0,0x20,0x40,0x44,0x3D
	.DB  0x0,0x0,0x0,0x7F,0x10,0x28,0x44,0x0
	.DB  0x0,0x41,0x7F,0x40,0x0,0x0,0x7C,0x4
	.DB  0x18,0x4,0x78,0x0,0x7C,0x8,0x4,0x4
	.DB  0x78,0x0,0x38,0x44,0x44,0x44,0x38,0x0
	.DB  0x7C,0x14,0x14,0x14,0x8,0x0,0x8,0x14
	.DB  0x14,0x18,0x7C,0x0,0x7C,0x8,0x4,0x4
	.DB  0x8,0x0,0x48,0x54,0x54,0x54,0x20,0x0
	.DB  0x4,0x3F,0x44,0x40,0x20,0x0,0x3C,0x40
	.DB  0x40,0x20,0x7C,0x0,0x1C,0x20,0x40,0x20
	.DB  0x1C,0x0,0x3C,0x40,0x30,0x40,0x3C,0x0
	.DB  0x44,0x28,0x10,0x28,0x44,0x0,0xC,0x50
	.DB  0x50,0x50,0x3C,0x0,0x44,0x64,0x54,0x4C
	.DB  0x44,0x0

_0x0:
	.DB  0x30,0x78,0x25,0x30,0x34,0x58,0x25,0x30
	.DB  0x34,0x58,0x0
_0x2020003:
	.DB  0xFF

__GLOBAL_INI_TBL:
	.DW  0x01
	.DW  _stack_pointer_G101
	.DW  _0x2020003*2

_0xFFFFFFFF:
	.DW  0

__RESET:
	CLI
	CLR  R30
	OUT  RAMPD,R30
	OUT  RAMPX,R30
	OUT  RAMPY,R30

;MEMORY MAPPED EEPROM ACCESS IS USED
	LDS  R31,NVM_CTRLB
	ORI  R31,0x08
	STS  NVM_CTRLB,R31

;INTERRUPT VECTORS ARE PLACED
;AT THE START OF FLASH
	LDI  R31,0xD8
	OUT  CCP,R31
	STS  PMIC_CTRL,R30

;NO EXTERNAL RAM IS USED
	STS  EBI_CTRL,R30

;DISABLE WATCHDOG
	LDS  R26,WDT_CTRL
	CBR  R26,2
	SBR  R26,1
	OUT  CCP,R31
	STS  WDT_CTRL,R26

;CLEAR SRAM
	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
	LDI  R26,LOW(__SRAM_START)
	LDI  R27,HIGH(__SRAM_START)
__CLEAR_SRAM:
	ST   X+,R30
	SBIW R24,1
	BRNE __CLEAR_SRAM

;GLOBAL VARIABLES INITIALIZATION
	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
__GLOBAL_INI_NEXT:
	LPM  R24,Z+
	LPM  R25,Z+
	SBIW R24,0
	BREQ __GLOBAL_INI_END
	LPM  R26,Z+
	LPM  R27,Z+
	LPM  R0,Z+
	LPM  R1,Z+
	MOVW R22,R30
	MOVW R30,R0
__GLOBAL_INI_LOOP:
	LPM  R0,Z+
	ST   X+,R0
	SBIW R24,1
	BRNE __GLOBAL_INI_LOOP
	MOVW R30,R22
	RJMP __GLOBAL_INI_NEXT
__GLOBAL_INI_END:

	OUT  RAMPZ,R24

;GPIO0-GPIO15 INITIALIZATION
	LDI  R30,__GPIO0_INIT
	OUT  GPIO0,R30
	;__GPIO1_INIT = __GPIO0_INIT
	OUT  GPIO1,R30
	;__GPIO2_INIT = __GPIO0_INIT
	OUT  GPIO2,R30
	;__GPIO3_INIT = __GPIO0_INIT
	OUT  GPIO3,R30
	;__GPIO4_INIT = __GPIO0_INIT
	OUT  GPIO4,R30
	;__GPIO5_INIT = __GPIO0_INIT
	OUT  GPIO5,R30
	;__GPIO6_INIT = __GPIO0_INIT
	OUT  GPIO6,R30
	;__GPIO7_INIT = __GPIO0_INIT
	OUT  GPIO7,R30
	;__GPIO8_INIT = __GPIO0_INIT
	OUT  GPIO8,R30
	;__GPIO9_INIT = __GPIO0_INIT
	OUT  GPIO9,R30
	;__GPIO10_INIT = __GPIO0_INIT
	OUT  GPIO10,R30
	;__GPIO11_INIT = __GPIO0_INIT
	OUT  GPIO11,R30
	;__GPIO12_INIT = __GPIO0_INIT
	OUT  GPIO12,R30
	;__GPIO13_INIT = __GPIO0_INIT
	OUT  GPIO13,R30
	;__GPIO14_INIT = __GPIO0_INIT
	OUT  GPIO14,R30
	;__GPIO15_INIT = __GPIO0_INIT
	OUT  GPIO15,R30

;GLOBAL REGISTER VARIABLES INITIALIZATION
	;__R2_INIT = __GPIO0_INIT
	MOV  R2,R30
	;__R3_INIT = __GPIO0_INIT
	MOV  R3,R30
	LDI  R30,__R4_INIT
	MOV  R4,R30
	LDI  R30,__R5_INIT
	MOV  R5,R30
	;__R6_INIT = __R5_INIT
	MOV  R6,R30
	;__R7_INIT = __R5_INIT
	MOV  R7,R30
	;__R8_INIT = __R5_INIT
	MOV  R8,R30
	;__R9_INIT = __R5_INIT
	MOV  R9,R30
	;__R10_INIT = __R5_INIT
	MOV  R10,R30
	;__R11_INIT = __R5_INIT
	MOV  R11,R30
	;__R12_INIT = __R5_INIT
	MOV  R12,R30
	;__R13_INIT = __R5_INIT
	MOV  R13,R30

;HARDWARE STACK POINTER INITIALIZATION
	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
	OUT  SPL,R30
	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
	OUT  SPH,R30

;DATA STACK POINTER INITIALIZATION
	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)

	JMP  _main

	.ESEG
	.ORG 0

	.DSEG
	.ORG 0x3000

	.CSEG
;/*****************************************************
;This program was produced by the
;CodeWizardAVR V2.05.0 Professional
;Automatic Program Generator
;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
;http://www.hpinfotech.com
;
;Project :
;Version :
;Date    : 8/25/2011
;Author  : NeVaDa
;Company :
;Comments:
;
;
;Chip type               : ATxmega128A1
;Program type            : Application
;AVR Core Clock frequency: 32.000000 MHz
;Memory model            : Small
;Data Stack size         : 2048
;*****************************************************/
;
;// I/O Registers definitions
;#include <io.h>
;#include <delay.h>
;#include <stdio.h>
;
;#define NormalDelay   0
;#define TimerDelay    1
;#define TimerDelay1V1 2
;#define DelayType     TimerDelay1V1
;
;#if   DelayType == NormalDelay
;#include <glcd128x64.h>
;#elif DelayType == TimerDelay
;#include <glcd128x64td.h>
;#elif DelayType == TimerDelay1V1
;#include <glcd128x64td1V1.h>
;#else
;#error No glcd library detected
;#endif
;
;// Declare your global variables here
;
;// System Clocks initialization
;void system_clocks_init(void)
; 0000 002F {

	.CSEG
_system_clocks_init:
; 0000 0030 unsigned char n,s;
; 0000 0031 
; 0000 0032 // Optimize for speed
; 0000 0033 #pragma optsize-
; 0000 0034 // Save interrupts enabled/disabled state
; 0000 0035 s=SREG;
	ST   -Y,R17
	ST   -Y,R16
;	n -> R17
;	s -> R16
	IN   R16,63
; 0000 0036 // Disable interrupts
; 0000 0037 #asm("cli")
	cli
; 0000 0038 
; 0000 0039 // External 12000.000 kHz clock source on XTAL1 initialization
; 0000 003A OSC.XOSCCTRL=0xCB;
	LDI  R30,LOW(203)
	STS  82,R30
; 0000 003B // Enable the external clock source
; 0000 003C OSC.CTRL|=OSC_XOSCEN_bm;
	LDS  R30,80
	ORI  R30,8
	STS  80,R30
; 0000 003D 
; 0000 003E // System Clock prescaler A division factor: 1
; 0000 003F // System Clock prescalers B & C division factors: B:1, C:1
; 0000 0040 // ClkPer4: 24000.000 kHz
; 0000 0041 // ClkPer2: 24000.000 kHz
; 0000 0042 // ClkPer:  24000.000 kHz
; 0000 0043 // ClkCPU:  24000.000 kHz
; 0000 0044 n=(CLK.PSCTRL & (~(CLK_PSADIV_gm | CLK_PSBCDIV1_bm | CLK_PSBCDIV0_bm))) |
; 0000 0045 	CLK_PSADIV_1_gc | CLK_PSBCDIV_1_1_gc;
	LDS  R30,65
	ANDI R30,LOW(0x80)
	MOV  R17,R30
; 0000 0046 CCP=CCP_IOREG_gc;
	LDI  R30,LOW(216)
	OUT  0x34,R30
; 0000 0047 CLK.PSCTRL=n;
	STS  65,R17
; 0000 0048 
; 0000 0049 // PLL initialization
; 0000 004A // PLL clock cource: External Osc. or Clock
; 0000 004B // PLL multiplication factor: 2
; 0000 004C // PLL frequency: 24.000000 MHz
; 0000 004D // Set the PLL clock source and multiplication factor
; 0000 004E n=(OSC.PLLCTRL & (~(OSC_PLLSRC_gm | OSC_PLLFAC_gm))) |
; 0000 004F 	OSC_PLLSRC_XOSC_gc | 2;
	LDS  R30,85
	ANDI R30,LOW(0x20)
	ORI  R30,LOW(0xC2)
	MOV  R17,R30
; 0000 0050 CCP=CCP_IOREG_gc;
	LDI  R30,LOW(216)
	OUT  0x34,R30
; 0000 0051 OSC.PLLCTRL=n;
	STS  85,R17
; 0000 0052 
; 0000 0053 // Wait for the clock source of PLL to be stable
; 0000 0054 while ((OSC.STATUS & OSC_XOSCRDY_bm)==0);
_0x3:
	LDS  R30,81
	ANDI R30,LOW(0x8)
	BREQ _0x3
; 0000 0055 
; 0000 0056 // Enable the PLL
; 0000 0057 OSC.CTRL|=OSC_PLLEN_bm;
	LDS  R30,80
	ORI  R30,0x10
	STS  80,R30
; 0000 0058 
; 0000 0059 // System Clock prescaler A division factor: 1
; 0000 005A // System Clock prescalers B & C division factors: B:1, C:1
; 0000 005B // ClkPer4: 24000.000 kHz
; 0000 005C // ClkPer2: 24000.000 kHz
; 0000 005D // ClkPer:  24000.000 kHz
; 0000 005E // ClkCPU:  24000.000 kHz
; 0000 005F n=(CLK.PSCTRL & (~(CLK_PSADIV_gm | CLK_PSBCDIV1_bm | CLK_PSBCDIV0_bm))) |
; 0000 0060 	CLK_PSADIV_1_gc | CLK_PSBCDIV_1_1_gc;
	LDS  R30,65
	ANDI R30,LOW(0x80)
	MOV  R17,R30
; 0000 0061 CCP=CCP_IOREG_gc;
	LDI  R30,LOW(216)
	OUT  0x34,R30
; 0000 0062 CLK.PSCTRL=n;
	STS  65,R17
; 0000 0063 
; 0000 0064 // Wait for the PLL to stabilize
; 0000 0065 while ((OSC.STATUS & OSC_PLLRDY_bm)==0);
_0x6:
	LDS  R30,81
	ANDI R30,LOW(0x10)
	BREQ _0x6
; 0000 0066 
; 0000 0067 // Select the system clock source: Phase Locked Loop
; 0000 0068 n=(CLK.CTRL & (~CLK_SCLKSEL_gm)) | CLK_SCLKSEL_PLL_gc;
	LDS  R30,64
	ANDI R30,LOW(0xF8)
	ORI  R30,4
	MOV  R17,R30
; 0000 0069 CCP=CCP_IOREG_gc;
	LDI  R30,LOW(216)
	OUT  0x34,R30
; 0000 006A CLK.CTRL=n;
	STS  64,R17
; 0000 006B 
; 0000 006C // Disable the unused oscillators: 2 MHz, 32 MHz, internal 32 kHz
; 0000 006D OSC.CTRL&= ~(OSC_RC2MEN_bm | OSC_RC32MEN_bm | OSC_RC32KEN_bm);
	LDS  R30,80
	ANDI R30,LOW(0xF8)
	STS  80,R30
; 0000 006E 
; 0000 006F // Peripheral Clock output: Disabled
; 0000 0070 PORTCFG.CLKEVOUT=(PORTCFG.CLKEVOUT & (~PORTCFG_CLKOUT_gm)) | PORTCFG_CLKOUT_OFF_gc;
	LDS  R30,180
	ANDI R30,LOW(0xFC)
	STS  180,R30
; 0000 0071 
; 0000 0072 // Restore interrupts enabled/disabled state
; 0000 0073 SREG=s;
	OUT  0x3F,R16
; 0000 0074 // Restore optimization for size if needed
; 0000 0075 #pragma optsize_default
; 0000 0076 }
	RJMP _0x208000D
;
;// Ports initialization
;void ports_init(void)
; 0000 007A {
_ports_init:
; 0000 007B // PORTA initialization
; 0000 007C // OUT register
; 0000 007D PORTA.OUT=0x00;
	LDI  R30,LOW(0)
	STS  1540,R30
; 0000 007E // Bit0: Input
; 0000 007F // Bit1: Input
; 0000 0080 // Bit2: Input
; 0000 0081 // Bit3: Input
; 0000 0082 // Bit4: Input
; 0000 0083 // Bit5: Input
; 0000 0084 // Bit6: Input
; 0000 0085 // Bit7: Input
; 0000 0086 PORTA.DIR=0x00;
	STS  1536,R30
; 0000 0087 // Bit0 Output/Pull configuration: Totempole/No
; 0000 0088 // Bit0 Input/Sense configuration: Sense both edges
; 0000 0089 // Bit0 inverted: Off
; 0000 008A // Bit0 slew rate limitation: Off
; 0000 008B PORTA.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1552,R30
; 0000 008C // Bit1 Output/Pull configuration: Totempole/No
; 0000 008D // Bit1 Input/Sense configuration: Sense both edges
; 0000 008E // Bit1 inverted: Off
; 0000 008F // Bit1 slew rate limitation: Off
; 0000 0090 PORTA.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1553,R30
; 0000 0091 // Bit2 Output/Pull configuration: Totempole/No
; 0000 0092 // Bit2 Input/Sense configuration: Sense both edges
; 0000 0093 // Bit2 inverted: Off
; 0000 0094 // Bit2 slew rate limitation: Off
; 0000 0095 PORTA.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1554,R30
; 0000 0096 // Bit3 Output/Pull configuration: Totempole/No
; 0000 0097 // Bit3 Input/Sense configuration: Sense both edges
; 0000 0098 // Bit3 inverted: Off
; 0000 0099 // Bit3 slew rate limitation: Off
; 0000 009A PORTA.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1555,R30
; 0000 009B // Bit4 Output/Pull configuration: Totempole/No
; 0000 009C // Bit4 Input/Sense configuration: Sense both edges
; 0000 009D // Bit4 inverted: Off
; 0000 009E // Bit4 slew rate limitation: Off
; 0000 009F PORTA.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1556,R30
; 0000 00A0 // Bit5 Output/Pull configuration: Totempole/No
; 0000 00A1 // Bit5 Input/Sense configuration: Sense both edges
; 0000 00A2 // Bit5 inverted: Off
; 0000 00A3 // Bit5 slew rate limitation: Off
; 0000 00A4 PORTA.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1557,R30
; 0000 00A5 // Bit6 Output/Pull configuration: Totempole/No
; 0000 00A6 // Bit6 Input/Sense configuration: Sense both edges
; 0000 00A7 // Bit6 inverted: Off
; 0000 00A8 // Bit6 slew rate limitation: Off
; 0000 00A9 PORTA.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1558,R30
; 0000 00AA // Bit7 Output/Pull configuration: Totempole/No
; 0000 00AB // Bit7 Input/Sense configuration: Sense both edges
; 0000 00AC // Bit7 inverted: Off
; 0000 00AD // Bit7 slew rate limitation: Off
; 0000 00AE PORTA.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1559,R30
; 0000 00AF // Interrupt 0 level: Disabled
; 0000 00B0 // Interrupt 1 level: Disabled
; 0000 00B1 PORTA.INTCTRL=(PORTA.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 00B2 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1545
	ANDI R30,LOW(0xF0)
	STS  1545,R30
; 0000 00B3 // Bit0 pin change interrupt 0: Off
; 0000 00B4 // Bit1 pin change interrupt 0: Off
; 0000 00B5 // Bit2 pin change interrupt 0: Off
; 0000 00B6 // Bit3 pin change interrupt 0: Off
; 0000 00B7 // Bit4 pin change interrupt 0: Off
; 0000 00B8 // Bit5 pin change interrupt 0: Off
; 0000 00B9 // Bit6 pin change interrupt 0: Off
; 0000 00BA // Bit7 pin change interrupt 0: Off
; 0000 00BB PORTA.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1546,R30
; 0000 00BC // Bit0 pin change interrupt 1: Off
; 0000 00BD // Bit1 pin change interrupt 1: Off
; 0000 00BE // Bit2 pin change interrupt 1: Off
; 0000 00BF // Bit3 pin change interrupt 1: Off
; 0000 00C0 // Bit4 pin change interrupt 1: Off
; 0000 00C1 // Bit5 pin change interrupt 1: Off
; 0000 00C2 // Bit6 pin change interrupt 1: Off
; 0000 00C3 // Bit7 pin change interrupt 1: Off
; 0000 00C4 PORTA.INT1MASK=0x00;
	STS  1547,R30
; 0000 00C5 
; 0000 00C6 // PORTB initialization
; 0000 00C7 // OUT register
; 0000 00C8 PORTB.OUT=0x00;
	STS  1572,R30
; 0000 00C9 // Bit0: Input
; 0000 00CA // Bit1: Input
; 0000 00CB // Bit2: Input
; 0000 00CC // Bit3: Input
; 0000 00CD // Bit4: Input
; 0000 00CE // Bit5: Input
; 0000 00CF // Bit6: Input
; 0000 00D0 // Bit7: Input
; 0000 00D1 PORTB.DIR=0x00;
	STS  1568,R30
; 0000 00D2 // Bit0 Output/Pull configuration: Totempole/No
; 0000 00D3 // Bit0 Input/Sense configuration: Sense both edges
; 0000 00D4 // Bit0 inverted: Off
; 0000 00D5 // Bit0 slew rate limitation: Off
; 0000 00D6 PORTB.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1584,R30
; 0000 00D7 // Bit1 Output/Pull configuration: Totempole/No
; 0000 00D8 // Bit1 Input/Sense configuration: Sense both edges
; 0000 00D9 // Bit1 inverted: Off
; 0000 00DA // Bit1 slew rate limitation: Off
; 0000 00DB PORTB.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1585,R30
; 0000 00DC // Bit2 Output/Pull configuration: Totempole/No
; 0000 00DD // Bit2 Input/Sense configuration: Sense both edges
; 0000 00DE // Bit2 inverted: Off
; 0000 00DF // Bit2 slew rate limitation: Off
; 0000 00E0 PORTB.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1586,R30
; 0000 00E1 // Bit3 Output/Pull configuration: Totempole/No
; 0000 00E2 // Bit3 Input/Sense configuration: Sense both edges
; 0000 00E3 // Bit3 inverted: Off
; 0000 00E4 // Bit3 slew rate limitation: Off
; 0000 00E5 PORTB.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1587,R30
; 0000 00E6 // Bit4 Output/Pull configuration: Totempole/No
; 0000 00E7 // Bit4 Input/Sense configuration: Sense both edges
; 0000 00E8 // Bit4 inverted: Off
; 0000 00E9 // Bit4 slew rate limitation: Off
; 0000 00EA PORTB.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1588,R30
; 0000 00EB // Bit5 Output/Pull configuration: Totempole/No
; 0000 00EC // Bit5 Input/Sense configuration: Sense both edges
; 0000 00ED // Bit5 inverted: Off
; 0000 00EE // Bit5 slew rate limitation: Off
; 0000 00EF PORTB.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1589,R30
; 0000 00F0 // Bit6 Output/Pull configuration: Totempole/No
; 0000 00F1 // Bit6 Input/Sense configuration: Sense both edges
; 0000 00F2 // Bit6 inverted: Off
; 0000 00F3 // Bit6 slew rate limitation: Off
; 0000 00F4 PORTB.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1590,R30
; 0000 00F5 // Bit7 Output/Pull configuration: Totempole/No
; 0000 00F6 // Bit7 Input/Sense configuration: Sense both edges
; 0000 00F7 // Bit7 inverted: Off
; 0000 00F8 // Bit7 slew rate limitation: Off
; 0000 00F9 PORTB.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1591,R30
; 0000 00FA // Interrupt 0 level: Disabled
; 0000 00FB // Interrupt 1 level: Disabled
; 0000 00FC PORTB.INTCTRL=(PORTB.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 00FD 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1577
	ANDI R30,LOW(0xF0)
	STS  1577,R30
; 0000 00FE // Bit0 pin change interrupt 0: Off
; 0000 00FF // Bit1 pin change interrupt 0: Off
; 0000 0100 // Bit2 pin change interrupt 0: Off
; 0000 0101 // Bit3 pin change interrupt 0: Off
; 0000 0102 // Bit4 pin change interrupt 0: Off
; 0000 0103 // Bit5 pin change interrupt 0: Off
; 0000 0104 // Bit6 pin change interrupt 0: Off
; 0000 0105 // Bit7 pin change interrupt 0: Off
; 0000 0106 PORTB.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1578,R30
; 0000 0107 // Bit0 pin change interrupt 1: Off
; 0000 0108 // Bit1 pin change interrupt 1: Off
; 0000 0109 // Bit2 pin change interrupt 1: Off
; 0000 010A // Bit3 pin change interrupt 1: Off
; 0000 010B // Bit4 pin change interrupt 1: Off
; 0000 010C // Bit5 pin change interrupt 1: Off
; 0000 010D // Bit6 pin change interrupt 1: Off
; 0000 010E // Bit7 pin change interrupt 1: Off
; 0000 010F PORTB.INT1MASK=0x00;
	STS  1579,R30
; 0000 0110 
; 0000 0111 // PORTC initialization
; 0000 0112 // OUT register
; 0000 0113 PORTC.OUT=0x00;
	STS  1604,R30
; 0000 0114 // Bit0: Input
; 0000 0115 // Bit1: Input
; 0000 0116 // Bit2: Input
; 0000 0117 // Bit3: Input
; 0000 0118 // Bit4: Input
; 0000 0119 // Bit5: Input
; 0000 011A // Bit6: Input
; 0000 011B // Bit7: Input
; 0000 011C PORTC.DIR=0x00;
	STS  1600,R30
; 0000 011D // Bit0 Output/Pull configuration: Totempole/No
; 0000 011E // Bit0 Input/Sense configuration: Sense both edges
; 0000 011F // Bit0 inverted: Off
; 0000 0120 // Bit0 slew rate limitation: Off
; 0000 0121 PORTC.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1616,R30
; 0000 0122 // Bit1 Output/Pull configuration: Totempole/No
; 0000 0123 // Bit1 Input/Sense configuration: Sense both edges
; 0000 0124 // Bit1 inverted: Off
; 0000 0125 // Bit1 slew rate limitation: Off
; 0000 0126 PORTC.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1617,R30
; 0000 0127 // Bit2 Output/Pull configuration: Totempole/No
; 0000 0128 // Bit2 Input/Sense configuration: Sense both edges
; 0000 0129 // Bit2 inverted: Off
; 0000 012A // Bit2 slew rate limitation: Off
; 0000 012B PORTC.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1618,R30
; 0000 012C // Bit3 Output/Pull configuration: Totempole/No
; 0000 012D // Bit3 Input/Sense configuration: Sense both edges
; 0000 012E // Bit3 inverted: Off
; 0000 012F // Bit3 slew rate limitation: Off
; 0000 0130 PORTC.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1619,R30
; 0000 0131 // Bit4 Output/Pull configuration: Totempole/No
; 0000 0132 // Bit4 Input/Sense configuration: Sense both edges
; 0000 0133 // Bit4 inverted: Off
; 0000 0134 // Bit4 slew rate limitation: Off
; 0000 0135 PORTC.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1620,R30
; 0000 0136 // Bit5 Output/Pull configuration: Totempole/No
; 0000 0137 // Bit5 Input/Sense configuration: Sense both edges
; 0000 0138 // Bit5 inverted: Off
; 0000 0139 // Bit5 slew rate limitation: Off
; 0000 013A PORTC.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1621,R30
; 0000 013B // Bit6 Output/Pull configuration: Totempole/No
; 0000 013C // Bit6 Input/Sense configuration: Sense both edges
; 0000 013D // Bit6 inverted: Off
; 0000 013E // Bit6 slew rate limitation: Off
; 0000 013F PORTC.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1622,R30
; 0000 0140 // Bit7 Output/Pull configuration: Totempole/No
; 0000 0141 // Bit7 Input/Sense configuration: Sense both edges
; 0000 0142 // Bit7 inverted: Off
; 0000 0143 // Bit7 slew rate limitation: Off
; 0000 0144 PORTC.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1623,R30
; 0000 0145 // Interrupt 0 level: Disabled
; 0000 0146 // Interrupt 1 level: Disabled
; 0000 0147 PORTC.INTCTRL=(PORTC.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 0148 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1609
	ANDI R30,LOW(0xF0)
	STS  1609,R30
; 0000 0149 // Bit0 pin change interrupt 0: Off
; 0000 014A // Bit1 pin change interrupt 0: Off
; 0000 014B // Bit2 pin change interrupt 0: Off
; 0000 014C // Bit3 pin change interrupt 0: Off
; 0000 014D // Bit4 pin change interrupt 0: Off
; 0000 014E // Bit5 pin change interrupt 0: Off
; 0000 014F // Bit6 pin change interrupt 0: Off
; 0000 0150 // Bit7 pin change interrupt 0: Off
; 0000 0151 PORTC.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1610,R30
; 0000 0152 // Bit0 pin change interrupt 1: Off
; 0000 0153 // Bit1 pin change interrupt 1: Off
; 0000 0154 // Bit2 pin change interrupt 1: Off
; 0000 0155 // Bit3 pin change interrupt 1: Off
; 0000 0156 // Bit4 pin change interrupt 1: Off
; 0000 0157 // Bit5 pin change interrupt 1: Off
; 0000 0158 // Bit6 pin change interrupt 1: Off
; 0000 0159 // Bit7 pin change interrupt 1: Off
; 0000 015A PORTC.INT1MASK=0x00;
	STS  1611,R30
; 0000 015B 
; 0000 015C // PORTD initialization
; 0000 015D // OUT register
; 0000 015E PORTD.OUT=0x00;
	STS  1636,R30
; 0000 015F // Bit0: Input
; 0000 0160 // Bit1: Input
; 0000 0161 // Bit2: Input
; 0000 0162 // Bit3: Input
; 0000 0163 // Bit4: Input
; 0000 0164 // Bit5: Input
; 0000 0165 // Bit6: Input
; 0000 0166 // Bit7: Input
; 0000 0167 PORTD.DIR=0x00;
	STS  1632,R30
; 0000 0168 // Bit0 Output/Pull configuration: Totempole/No
; 0000 0169 // Bit0 Input/Sense configuration: Sense both edges
; 0000 016A // Bit0 inverted: Off
; 0000 016B // Bit0 slew rate limitation: Off
; 0000 016C PORTD.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1648,R30
; 0000 016D // Bit1 Output/Pull configuration: Totempole/No
; 0000 016E // Bit1 Input/Sense configuration: Sense both edges
; 0000 016F // Bit1 inverted: Off
; 0000 0170 // Bit1 slew rate limitation: Off
; 0000 0171 PORTD.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1649,R30
; 0000 0172 // Bit2 Output/Pull configuration: Totempole/No
; 0000 0173 // Bit2 Input/Sense configuration: Sense both edges
; 0000 0174 // Bit2 inverted: Off
; 0000 0175 // Bit2 slew rate limitation: Off
; 0000 0176 PORTD.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1650,R30
; 0000 0177 // Bit3 Output/Pull configuration: Totempole/No
; 0000 0178 // Bit3 Input/Sense configuration: Sense both edges
; 0000 0179 // Bit3 inverted: Off
; 0000 017A // Bit3 slew rate limitation: Off
; 0000 017B PORTD.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1651,R30
; 0000 017C // Bit4 Output/Pull configuration: Totempole/No
; 0000 017D // Bit4 Input/Sense configuration: Sense both edges
; 0000 017E // Bit4 inverted: Off
; 0000 017F // Bit4 slew rate limitation: Off
; 0000 0180 PORTD.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1652,R30
; 0000 0181 // Bit5 Output/Pull configuration: Totempole/No
; 0000 0182 // Bit5 Input/Sense configuration: Sense both edges
; 0000 0183 // Bit5 inverted: Off
; 0000 0184 // Bit5 slew rate limitation: Off
; 0000 0185 PORTD.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1653,R30
; 0000 0186 // Bit6 Output/Pull configuration: Totempole/No
; 0000 0187 // Bit6 Input/Sense configuration: Sense both edges
; 0000 0188 // Bit6 inverted: Off
; 0000 0189 // Bit6 slew rate limitation: Off
; 0000 018A PORTD.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1654,R30
; 0000 018B // Bit7 Output/Pull configuration: Totempole/No
; 0000 018C // Bit7 Input/Sense configuration: Sense both edges
; 0000 018D // Bit7 inverted: Off
; 0000 018E // Bit7 slew rate limitation: Off
; 0000 018F PORTD.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1655,R30
; 0000 0190 // Interrupt 0 level: Disabled
; 0000 0191 // Interrupt 1 level: Disabled
; 0000 0192 PORTD.INTCTRL=(PORTD.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 0193 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1641
	ANDI R30,LOW(0xF0)
	STS  1641,R30
; 0000 0194 // Bit0 pin change interrupt 0: Off
; 0000 0195 // Bit1 pin change interrupt 0: Off
; 0000 0196 // Bit2 pin change interrupt 0: Off
; 0000 0197 // Bit3 pin change interrupt 0: Off
; 0000 0198 // Bit4 pin change interrupt 0: Off
; 0000 0199 // Bit5 pin change interrupt 0: Off
; 0000 019A // Bit6 pin change interrupt 0: Off
; 0000 019B // Bit7 pin change interrupt 0: Off
; 0000 019C PORTD.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1642,R30
; 0000 019D // Bit0 pin change interrupt 1: Off
; 0000 019E // Bit1 pin change interrupt 1: Off
; 0000 019F // Bit2 pin change interrupt 1: Off
; 0000 01A0 // Bit3 pin change interrupt 1: Off
; 0000 01A1 // Bit4 pin change interrupt 1: Off
; 0000 01A2 // Bit5 pin change interrupt 1: Off
; 0000 01A3 // Bit6 pin change interrupt 1: Off
; 0000 01A4 // Bit7 pin change interrupt 1: Off
; 0000 01A5 PORTD.INT1MASK=0x00;
	STS  1643,R30
; 0000 01A6 
; 0000 01A7 // PORTE initialization
; 0000 01A8 // OUT register
; 0000 01A9 PORTE.OUT=0x00;
	STS  1668,R30
; 0000 01AA // Bit0: Input
; 0000 01AB // Bit1: Input
; 0000 01AC // Bit2: Input
; 0000 01AD // Bit3: Input
; 0000 01AE // Bit4: Input
; 0000 01AF // Bit5: Input
; 0000 01B0 // Bit6: Input
; 0000 01B1 // Bit7: Input
; 0000 01B2 PORTE.DIR=0x00;
	STS  1664,R30
; 0000 01B3 // Bit0 Output/Pull configuration: Totempole/No
; 0000 01B4 // Bit0 Input/Sense configuration: Sense both edges
; 0000 01B5 // Bit0 inverted: Off
; 0000 01B6 // Bit0 slew rate limitation: Off
; 0000 01B7 PORTE.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1680,R30
; 0000 01B8 // Bit1 Output/Pull configuration: Totempole/No
; 0000 01B9 // Bit1 Input/Sense configuration: Sense both edges
; 0000 01BA // Bit1 inverted: Off
; 0000 01BB // Bit1 slew rate limitation: Off
; 0000 01BC PORTE.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1681,R30
; 0000 01BD // Bit2 Output/Pull configuration: Totempole/No
; 0000 01BE // Bit2 Input/Sense configuration: Sense both edges
; 0000 01BF // Bit2 inverted: Off
; 0000 01C0 // Bit2 slew rate limitation: Off
; 0000 01C1 PORTE.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1682,R30
; 0000 01C2 // Bit3 Output/Pull configuration: Totempole/No
; 0000 01C3 // Bit3 Input/Sense configuration: Sense both edges
; 0000 01C4 // Bit3 inverted: Off
; 0000 01C5 // Bit3 slew rate limitation: Off
; 0000 01C6 PORTE.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1683,R30
; 0000 01C7 // Bit4 Output/Pull configuration: Totempole/No
; 0000 01C8 // Bit4 Input/Sense configuration: Sense both edges
; 0000 01C9 // Bit4 inverted: Off
; 0000 01CA // Bit4 slew rate limitation: Off
; 0000 01CB PORTE.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1684,R30
; 0000 01CC // Bit5 Output/Pull configuration: Totempole/No
; 0000 01CD // Bit5 Input/Sense configuration: Sense both edges
; 0000 01CE // Bit5 inverted: Off
; 0000 01CF // Bit5 slew rate limitation: Off
; 0000 01D0 PORTE.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1685,R30
; 0000 01D1 // Bit6 Output/Pull configuration: Totempole/No
; 0000 01D2 // Bit6 Input/Sense configuration: Sense both edges
; 0000 01D3 // Bit6 inverted: Off
; 0000 01D4 // Bit6 slew rate limitation: Off
; 0000 01D5 PORTE.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1686,R30
; 0000 01D6 // Bit7 Output/Pull configuration: Totempole/No
; 0000 01D7 // Bit7 Input/Sense configuration: Sense both edges
; 0000 01D8 // Bit7 inverted: Off
; 0000 01D9 // Bit7 slew rate limitation: Off
; 0000 01DA PORTE.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1687,R30
; 0000 01DB // Interrupt 0 level: Disabled
; 0000 01DC // Interrupt 1 level: Disabled
; 0000 01DD PORTE.INTCTRL=(PORTE.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 01DE 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1673
	ANDI R30,LOW(0xF0)
	STS  1673,R30
; 0000 01DF // Bit0 pin change interrupt 0: Off
; 0000 01E0 // Bit1 pin change interrupt 0: Off
; 0000 01E1 // Bit2 pin change interrupt 0: Off
; 0000 01E2 // Bit3 pin change interrupt 0: Off
; 0000 01E3 // Bit4 pin change interrupt 0: Off
; 0000 01E4 // Bit5 pin change interrupt 0: Off
; 0000 01E5 // Bit6 pin change interrupt 0: Off
; 0000 01E6 // Bit7 pin change interrupt 0: Off
; 0000 01E7 PORTE.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1674,R30
; 0000 01E8 // Bit0 pin change interrupt 1: Off
; 0000 01E9 // Bit1 pin change interrupt 1: Off
; 0000 01EA // Bit2 pin change interrupt 1: Off
; 0000 01EB // Bit3 pin change interrupt 1: Off
; 0000 01EC // Bit4 pin change interrupt 1: Off
; 0000 01ED // Bit5 pin change interrupt 1: Off
; 0000 01EE // Bit6 pin change interrupt 1: Off
; 0000 01EF // Bit7 pin change interrupt 1: Off
; 0000 01F0 PORTE.INT1MASK=0x00;
	STS  1675,R30
; 0000 01F1 
; 0000 01F2 // PORTF initialization
; 0000 01F3 // OUT register
; 0000 01F4 PORTF.OUT=0x00;
	STS  1700,R30
; 0000 01F5 // Bit0: Input
; 0000 01F6 // Bit1: Input
; 0000 01F7 // Bit2: Input
; 0000 01F8 // Bit3: Input
; 0000 01F9 // Bit4: Input
; 0000 01FA // Bit5: Input
; 0000 01FB // Bit6: Input
; 0000 01FC // Bit7: Input
; 0000 01FD PORTF.DIR=0x00;
	STS  1696,R30
; 0000 01FE // Bit0 Output/Pull configuration: Totempole/No
; 0000 01FF // Bit0 Input/Sense configuration: Sense both edges
; 0000 0200 // Bit0 inverted: Off
; 0000 0201 // Bit0 slew rate limitation: Off
; 0000 0202 PORTF.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1712,R30
; 0000 0203 // Bit1 Output/Pull configuration: Totempole/No
; 0000 0204 // Bit1 Input/Sense configuration: Sense both edges
; 0000 0205 // Bit1 inverted: Off
; 0000 0206 // Bit1 slew rate limitation: Off
; 0000 0207 PORTF.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1713,R30
; 0000 0208 // Bit2 Output/Pull configuration: Totempole/No
; 0000 0209 // Bit2 Input/Sense configuration: Sense both edges
; 0000 020A // Bit2 inverted: Off
; 0000 020B // Bit2 slew rate limitation: Off
; 0000 020C PORTF.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1714,R30
; 0000 020D // Bit3 Output/Pull configuration: Totempole/No
; 0000 020E // Bit3 Input/Sense configuration: Sense both edges
; 0000 020F // Bit3 inverted: Off
; 0000 0210 // Bit3 slew rate limitation: Off
; 0000 0211 PORTF.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1715,R30
; 0000 0212 // Bit4 Output/Pull configuration: Totempole/No
; 0000 0213 // Bit4 Input/Sense configuration: Sense both edges
; 0000 0214 // Bit4 inverted: Off
; 0000 0215 // Bit4 slew rate limitation: Off
; 0000 0216 PORTF.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1716,R30
; 0000 0217 // Bit5 Output/Pull configuration: Totempole/No
; 0000 0218 // Bit5 Input/Sense configuration: Sense both edges
; 0000 0219 // Bit5 inverted: Off
; 0000 021A // Bit5 slew rate limitation: Off
; 0000 021B PORTF.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1717,R30
; 0000 021C // Bit6 Output/Pull configuration: Totempole/No
; 0000 021D // Bit6 Input/Sense configuration: Sense both edges
; 0000 021E // Bit6 inverted: Off
; 0000 021F // Bit6 slew rate limitation: Off
; 0000 0220 PORTF.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1718,R30
; 0000 0221 // Bit7 Output/Pull configuration: Totempole/No
; 0000 0222 // Bit7 Input/Sense configuration: Sense both edges
; 0000 0223 // Bit7 inverted: Off
; 0000 0224 // Bit7 slew rate limitation: Off
; 0000 0225 PORTF.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1719,R30
; 0000 0226 // Interrupt 0 level: Disabled
; 0000 0227 // Interrupt 1 level: Disabled
; 0000 0228 PORTF.INTCTRL=(PORTF.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 0229 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1705
	ANDI R30,LOW(0xF0)
	STS  1705,R30
; 0000 022A // Bit0 pin change interrupt 0: Off
; 0000 022B // Bit1 pin change interrupt 0: Off
; 0000 022C // Bit2 pin change interrupt 0: Off
; 0000 022D // Bit3 pin change interrupt 0: Off
; 0000 022E // Bit4 pin change interrupt 0: Off
; 0000 022F // Bit5 pin change interrupt 0: Off
; 0000 0230 // Bit6 pin change interrupt 0: Off
; 0000 0231 // Bit7 pin change interrupt 0: Off
; 0000 0232 PORTF.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1706,R30
; 0000 0233 // Bit0 pin change interrupt 1: Off
; 0000 0234 // Bit1 pin change interrupt 1: Off
; 0000 0235 // Bit2 pin change interrupt 1: Off
; 0000 0236 // Bit3 pin change interrupt 1: Off
; 0000 0237 // Bit4 pin change interrupt 1: Off
; 0000 0238 // Bit5 pin change interrupt 1: Off
; 0000 0239 // Bit6 pin change interrupt 1: Off
; 0000 023A // Bit7 pin change interrupt 1: Off
; 0000 023B PORTF.INT1MASK=0x00;
	STS  1707,R30
; 0000 023C 
; 0000 023D // PORTH initialization
; 0000 023E // OUT register
; 0000 023F PORTH.OUT=0x00;
	STS  1764,R30
; 0000 0240 // Bit0: Input
; 0000 0241 // Bit1: Input
; 0000 0242 // Bit2: Input
; 0000 0243 // Bit3: Input
; 0000 0244 // Bit4: Input
; 0000 0245 // Bit5: Input
; 0000 0246 // Bit6: Input
; 0000 0247 // Bit7: Input
; 0000 0248 PORTH.DIR=0x00;
	STS  1760,R30
; 0000 0249 // Bit0 Output/Pull configuration: Totempole/No
; 0000 024A // Bit0 Input/Sense configuration: Sense both edges
; 0000 024B // Bit0 inverted: Off
; 0000 024C // Bit0 slew rate limitation: Off
; 0000 024D PORTH.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1776,R30
; 0000 024E // Bit1 Output/Pull configuration: Totempole/No
; 0000 024F // Bit1 Input/Sense configuration: Sense both edges
; 0000 0250 // Bit1 inverted: Off
; 0000 0251 // Bit1 slew rate limitation: Off
; 0000 0252 PORTH.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1777,R30
; 0000 0253 // Bit2 Output/Pull configuration: Totempole/No
; 0000 0254 // Bit2 Input/Sense configuration: Sense both edges
; 0000 0255 // Bit2 inverted: Off
; 0000 0256 // Bit2 slew rate limitation: Off
; 0000 0257 PORTH.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1778,R30
; 0000 0258 // Bit3 Output/Pull configuration: Totempole/No
; 0000 0259 // Bit3 Input/Sense configuration: Sense both edges
; 0000 025A // Bit3 inverted: Off
; 0000 025B // Bit3 slew rate limitation: Off
; 0000 025C PORTH.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1779,R30
; 0000 025D // Bit4 Output/Pull configuration: Totempole/No
; 0000 025E // Bit4 Input/Sense configuration: Sense both edges
; 0000 025F // Bit4 inverted: Off
; 0000 0260 // Bit4 slew rate limitation: Off
; 0000 0261 PORTH.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1780,R30
; 0000 0262 // Bit5 Output/Pull configuration: Totempole/No
; 0000 0263 // Bit5 Input/Sense configuration: Sense both edges
; 0000 0264 // Bit5 inverted: Off
; 0000 0265 // Bit5 slew rate limitation: Off
; 0000 0266 PORTH.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1781,R30
; 0000 0267 // Bit6 Output/Pull configuration: Totempole/No
; 0000 0268 // Bit6 Input/Sense configuration: Sense both edges
; 0000 0269 // Bit6 inverted: Off
; 0000 026A // Bit6 slew rate limitation: Off
; 0000 026B PORTH.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1782,R30
; 0000 026C // Bit7 Output/Pull configuration: Totempole/No
; 0000 026D // Bit7 Input/Sense configuration: Sense both edges
; 0000 026E // Bit7 inverted: Off
; 0000 026F // Bit7 slew rate limitation: Off
; 0000 0270 PORTH.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1783,R30
; 0000 0271 // Interrupt 0 level: Disabled
; 0000 0272 // Interrupt 1 level: Disabled
; 0000 0273 PORTH.INTCTRL=(PORTH.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 0274 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1769
	ANDI R30,LOW(0xF0)
	STS  1769,R30
; 0000 0275 // Bit0 pin change interrupt 0: Off
; 0000 0276 // Bit1 pin change interrupt 0: Off
; 0000 0277 // Bit2 pin change interrupt 0: Off
; 0000 0278 // Bit3 pin change interrupt 0: Off
; 0000 0279 // Bit4 pin change interrupt 0: Off
; 0000 027A // Bit5 pin change interrupt 0: Off
; 0000 027B // Bit6 pin change interrupt 0: Off
; 0000 027C // Bit7 pin change interrupt 0: Off
; 0000 027D PORTH.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1770,R30
; 0000 027E // Bit0 pin change interrupt 1: Off
; 0000 027F // Bit1 pin change interrupt 1: Off
; 0000 0280 // Bit2 pin change interrupt 1: Off
; 0000 0281 // Bit3 pin change interrupt 1: Off
; 0000 0282 // Bit4 pin change interrupt 1: Off
; 0000 0283 // Bit5 pin change interrupt 1: Off
; 0000 0284 // Bit6 pin change interrupt 1: Off
; 0000 0285 // Bit7 pin change interrupt 1: Off
; 0000 0286 PORTH.INT1MASK=0x00;
	STS  1771,R30
; 0000 0287 
; 0000 0288 // PORTJ initialization
; 0000 0289 // OUT register
; 0000 028A PORTJ.OUT=0x00;
	STS  1796,R30
; 0000 028B // Bit0: Input
; 0000 028C // Bit1: Input
; 0000 028D // Bit2: Input
; 0000 028E // Bit3: Input
; 0000 028F // Bit4: Input
; 0000 0290 // Bit5: Input
; 0000 0291 // Bit6: Input
; 0000 0292 // Bit7: Input
; 0000 0293 PORTJ.DIR=0x00;
	STS  1792,R30
; 0000 0294 // Bit0 Output/Pull configuration: Totempole/No
; 0000 0295 // Bit0 Input/Sense configuration: Sense both edges
; 0000 0296 // Bit0 inverted: Off
; 0000 0297 // Bit0 slew rate limitation: Off
; 0000 0298 PORTJ.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1808,R30
; 0000 0299 // Bit1 Output/Pull configuration: Totempole/No
; 0000 029A // Bit1 Input/Sense configuration: Sense both edges
; 0000 029B // Bit1 inverted: Off
; 0000 029C // Bit1 slew rate limitation: Off
; 0000 029D PORTJ.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1809,R30
; 0000 029E // Bit2 Output/Pull configuration: Totempole/No
; 0000 029F // Bit2 Input/Sense configuration: Sense both edges
; 0000 02A0 // Bit2 inverted: Off
; 0000 02A1 // Bit2 slew rate limitation: Off
; 0000 02A2 PORTJ.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1810,R30
; 0000 02A3 // Bit3 Output/Pull configuration: Totempole/No
; 0000 02A4 // Bit3 Input/Sense configuration: Sense both edges
; 0000 02A5 // Bit3 inverted: Off
; 0000 02A6 // Bit3 slew rate limitation: Off
; 0000 02A7 PORTJ.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1811,R30
; 0000 02A8 // Bit4 Output/Pull configuration: Totempole/No
; 0000 02A9 // Bit4 Input/Sense configuration: Sense both edges
; 0000 02AA // Bit4 inverted: Off
; 0000 02AB // Bit4 slew rate limitation: Off
; 0000 02AC PORTJ.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1812,R30
; 0000 02AD // Bit5 Output/Pull configuration: Totempole/No
; 0000 02AE // Bit5 Input/Sense configuration: Sense both edges
; 0000 02AF // Bit5 inverted: Off
; 0000 02B0 // Bit5 slew rate limitation: Off
; 0000 02B1 PORTJ.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1813,R30
; 0000 02B2 // Bit6 Output/Pull configuration: Totempole/No
; 0000 02B3 // Bit6 Input/Sense configuration: Sense both edges
; 0000 02B4 // Bit6 inverted: Off
; 0000 02B5 // Bit6 slew rate limitation: Off
; 0000 02B6 PORTJ.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1814,R30
; 0000 02B7 // Bit7 Output/Pull configuration: Totempole/No
; 0000 02B8 // Bit7 Input/Sense configuration: Sense both edges
; 0000 02B9 // Bit7 inverted: Off
; 0000 02BA // Bit7 slew rate limitation: Off
; 0000 02BB PORTJ.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1815,R30
; 0000 02BC // Interrupt 0 level: Disabled
; 0000 02BD // Interrupt 1 level: Disabled
; 0000 02BE PORTJ.INTCTRL=(PORTJ.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 02BF 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1801
	ANDI R30,LOW(0xF0)
	STS  1801,R30
; 0000 02C0 // Bit0 pin change interrupt 0: Off
; 0000 02C1 // Bit1 pin change interrupt 0: Off
; 0000 02C2 // Bit2 pin change interrupt 0: Off
; 0000 02C3 // Bit3 pin change interrupt 0: Off
; 0000 02C4 // Bit4 pin change interrupt 0: Off
; 0000 02C5 // Bit5 pin change interrupt 0: Off
; 0000 02C6 // Bit6 pin change interrupt 0: Off
; 0000 02C7 // Bit7 pin change interrupt 0: Off
; 0000 02C8 PORTJ.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1802,R30
; 0000 02C9 // Bit0 pin change interrupt 1: Off
; 0000 02CA // Bit1 pin change interrupt 1: Off
; 0000 02CB // Bit2 pin change interrupt 1: Off
; 0000 02CC // Bit3 pin change interrupt 1: Off
; 0000 02CD // Bit4 pin change interrupt 1: Off
; 0000 02CE // Bit5 pin change interrupt 1: Off
; 0000 02CF // Bit6 pin change interrupt 1: Off
; 0000 02D0 // Bit7 pin change interrupt 1: Off
; 0000 02D1 PORTJ.INT1MASK=0x00;
	STS  1803,R30
; 0000 02D2 
; 0000 02D3 // PORTK initialization
; 0000 02D4 // OUT register
; 0000 02D5 PORTK.OUT=0x00;
	STS  1828,R30
; 0000 02D6 // Bit0: Input
; 0000 02D7 // Bit1: Input
; 0000 02D8 // Bit2: Input
; 0000 02D9 // Bit3: Input
; 0000 02DA // Bit4: Input
; 0000 02DB // Bit5: Input
; 0000 02DC // Bit6: Input
; 0000 02DD // Bit7: Input
; 0000 02DE PORTK.DIR=0x00;
	STS  1824,R30
; 0000 02DF // Bit0 Output/Pull configuration: Totempole/No
; 0000 02E0 // Bit0 Input/Sense configuration: Sense both edges
; 0000 02E1 // Bit0 inverted: Off
; 0000 02E2 // Bit0 slew rate limitation: Off
; 0000 02E3 PORTK.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1840,R30
; 0000 02E4 // Bit1 Output/Pull configuration: Totempole/No
; 0000 02E5 // Bit1 Input/Sense configuration: Sense both edges
; 0000 02E6 // Bit1 inverted: Off
; 0000 02E7 // Bit1 slew rate limitation: Off
; 0000 02E8 PORTK.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1841,R30
; 0000 02E9 // Bit2 Output/Pull configuration: Totempole/No
; 0000 02EA // Bit2 Input/Sense configuration: Sense both edges
; 0000 02EB // Bit2 inverted: Off
; 0000 02EC // Bit2 slew rate limitation: Off
; 0000 02ED PORTK.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1842,R30
; 0000 02EE // Bit3 Output/Pull configuration: Totempole/No
; 0000 02EF // Bit3 Input/Sense configuration: Sense both edges
; 0000 02F0 // Bit3 inverted: Off
; 0000 02F1 // Bit3 slew rate limitation: Off
; 0000 02F2 PORTK.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1843,R30
; 0000 02F3 // Bit4 Output/Pull configuration: Totempole/No
; 0000 02F4 // Bit4 Input/Sense configuration: Sense both edges
; 0000 02F5 // Bit4 inverted: Off
; 0000 02F6 // Bit4 slew rate limitation: Off
; 0000 02F7 PORTK.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1844,R30
; 0000 02F8 // Bit5 Output/Pull configuration: Totempole/No
; 0000 02F9 // Bit5 Input/Sense configuration: Sense both edges
; 0000 02FA // Bit5 inverted: Off
; 0000 02FB // Bit5 slew rate limitation: Off
; 0000 02FC PORTK.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1845,R30
; 0000 02FD // Bit6 Output/Pull configuration: Totempole/No
; 0000 02FE // Bit6 Input/Sense configuration: Sense both edges
; 0000 02FF // Bit6 inverted: Off
; 0000 0300 // Bit6 slew rate limitation: Off
; 0000 0301 PORTK.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1846,R30
; 0000 0302 // Bit7 Output/Pull configuration: Totempole/No
; 0000 0303 // Bit7 Input/Sense configuration: Sense both edges
; 0000 0304 // Bit7 inverted: Off
; 0000 0305 // Bit7 slew rate limitation: Off
; 0000 0306 PORTK.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1847,R30
; 0000 0307 // Interrupt 0 level: Disabled
; 0000 0308 // Interrupt 1 level: Disabled
; 0000 0309 PORTK.INTCTRL=(PORTK.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 030A 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1833
	ANDI R30,LOW(0xF0)
	STS  1833,R30
; 0000 030B // Bit0 pin change interrupt 0: Off
; 0000 030C // Bit1 pin change interrupt 0: Off
; 0000 030D // Bit2 pin change interrupt 0: Off
; 0000 030E // Bit3 pin change interrupt 0: Off
; 0000 030F // Bit4 pin change interrupt 0: Off
; 0000 0310 // Bit5 pin change interrupt 0: Off
; 0000 0311 // Bit6 pin change interrupt 0: Off
; 0000 0312 // Bit7 pin change interrupt 0: Off
; 0000 0313 PORTK.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1834,R30
; 0000 0314 // Bit0 pin change interrupt 1: Off
; 0000 0315 // Bit1 pin change interrupt 1: Off
; 0000 0316 // Bit2 pin change interrupt 1: Off
; 0000 0317 // Bit3 pin change interrupt 1: Off
; 0000 0318 // Bit4 pin change interrupt 1: Off
; 0000 0319 // Bit5 pin change interrupt 1: Off
; 0000 031A // Bit6 pin change interrupt 1: Off
; 0000 031B // Bit7 pin change interrupt 1: Off
; 0000 031C PORTK.INT1MASK=0x00;
	STS  1835,R30
; 0000 031D 
; 0000 031E // PORTQ initialization
; 0000 031F // OUT register
; 0000 0320 PORTQ.OUT=0x00;
	STS  1988,R30
; 0000 0321 // Bit0: Input
; 0000 0322 // Bit1: Input
; 0000 0323 // Bit2: Input
; 0000 0324 // Bit3: Input
; 0000 0325 PORTQ.DIR=0x00;
	STS  1984,R30
; 0000 0326 // Bit0 Output/Pull configuration: Totempole/No
; 0000 0327 // Bit0 Input/Sense configuration: Sense both edges
; 0000 0328 // Bit0 inverted: Off
; 0000 0329 // Bit0 slew rate limitation: Off
; 0000 032A PORTQ.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  2000,R30
; 0000 032B // Bit1 Output/Pull configuration: Totempole/No
; 0000 032C // Bit1 Input/Sense configuration: Sense both edges
; 0000 032D // Bit1 inverted: Off
; 0000 032E // Bit1 slew rate limitation: Off
; 0000 032F PORTQ.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  2001,R30
; 0000 0330 // Bit2 Output/Pull configuration: Totempole/No
; 0000 0331 // Bit2 Input/Sense configuration: Sense both edges
; 0000 0332 // Bit2 inverted: Off
; 0000 0333 // Bit2 slew rate limitation: Off
; 0000 0334 PORTQ.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  2002,R30
; 0000 0335 // Bit3 Output/Pull configuration: Totempole/No
; 0000 0336 // Bit3 Input/Sense configuration: Sense both edges
; 0000 0337 // Bit3 inverted: Off
; 0000 0338 // Bit3 slew rate limitation: Off
; 0000 0339 PORTQ.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  2003,R30
; 0000 033A // Interrupt 0 level: Disabled
; 0000 033B // Interrupt 1 level: Disabled
; 0000 033C PORTQ.INTCTRL=(PORTQ.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 033D 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1993
	ANDI R30,LOW(0xF0)
	STS  1993,R30
; 0000 033E // Bit0 pin change interrupt 0: Off
; 0000 033F // Bit1 pin change interrupt 0: Off
; 0000 0340 // Bit2 pin change interrupt 0: Off
; 0000 0341 // Bit3 pin change interrupt 0: Off
; 0000 0342 PORTQ.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1994,R30
; 0000 0343 // Bit0 pin change interrupt 1: Off
; 0000 0344 // Bit1 pin change interrupt 1: Off
; 0000 0345 // Bit2 pin change interrupt 1: Off
; 0000 0346 // Bit3 pin change interrupt 1: Off
; 0000 0347 PORTQ.INT1MASK=0x00;
	STS  1995,R30
; 0000 0348 
; 0000 0349 // PORTR initialization
; 0000 034A // OUT register
; 0000 034B PORTR.OUT=0x00;
	STS  2020,R30
; 0000 034C // Bit0: Input
; 0000 034D // Bit1: Input
; 0000 034E PORTR.DIR=0x00;
	STS  2016,R30
; 0000 034F // Bit0 Output/Pull configuration: Totempole/No
; 0000 0350 // Bit0 Input/Sense configuration: Sense both edges
; 0000 0351 // Bit0 inverted: Off
; 0000 0352 // Bit0 slew rate limitation: Off
; 0000 0353 PORTR.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  2032,R30
; 0000 0354 // Bit1 Output/Pull configuration: Totempole/No
; 0000 0355 // Bit1 Input/Sense configuration: Sense both edges
; 0000 0356 // Bit1 inverted: Off
; 0000 0357 // Bit1 slew rate limitation: Off
; 0000 0358 PORTR.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  2033,R30
; 0000 0359 // Interrupt 0 level: Disabled
; 0000 035A // Interrupt 1 level: Disabled
; 0000 035B PORTR.INTCTRL=(PORTR.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 035C 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,2025
	ANDI R30,LOW(0xF0)
	STS  2025,R30
; 0000 035D // Bit0 pin change interrupt 0: Off
; 0000 035E // Bit1 pin change interrupt 0: Off
; 0000 035F PORTR.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  2026,R30
; 0000 0360 // Bit0 pin change interrupt 1: Off
; 0000 0361 // Bit1 pin change interrupt 1: Off
; 0000 0362 PORTR.INT1MASK=0x00;
	STS  2027,R30
; 0000 0363 }
	RET
;
;// Virtual Ports initialization
;void vports_init(void)
; 0000 0367 {
_vports_init:
; 0000 0368 // PORTA mapped to VPORT0
; 0000 0369 // PORTB mapped to VPORT1
; 0000 036A PORTCFG.VPCTRLA=PORTCFG_VP1MAP_PORTB_gc | PORTCFG_VP0MAP_PORTA_gc;
	LDI  R30,LOW(16)
	STS  178,R30
; 0000 036B // PORTC mapped to VPORT2
; 0000 036C // PORTD mapped to VPORT3
; 0000 036D PORTCFG.VPCTRLB=PORTCFG_VP3MAP_PORTD_gc | PORTCFG_VP2MAP_PORTC_gc;
	LDI  R30,LOW(50)
	STS  179,R30
; 0000 036E }
	RET
;
;#if DelayType != NormalDelay
;// Disable a Timer/Counter type 0
;void tc0_disable(TC0_t *ptc)
; 0000 0373 {
_tc0_disable:
; 0000 0374 // Timer/Counter off
; 0000 0375 ptc->CTRLA=(ptc->CTRLA & (~TC0_CLKSEL_gm)) | TC_CLKSEL_OFF_gc;
;	*ptc -> Y+0
; 0000 0376 // Issue a reset command
; 0000 0377 ptc->CTRLFSET=TC_CMD_RESET_gc;
; 0000 0378 }
;#endif
;
;// Disable a Timer/Counter type 1
;void tc1_disable(TC1_t *ptc)
; 0000 037D {
_tc1_disable:
; 0000 037E // Timer/Counter off
; 0000 037F ptc->CTRLA=(ptc->CTRLA & (~TC1_CLKSEL_gm)) | TC_CLKSEL_OFF_gc;
;	*ptc -> Y+0
_0x208000E:
	LD   R26,Y
	LDD  R27,Y+1
	LD   R30,X
	ANDI R30,LOW(0xF0)
	ST   X,R30
; 0000 0380 // Issue a reset command
; 0000 0381 ptc->CTRLFSET=TC_CMD_RESET_gc;
	ADIW R26,9
	LDI  R30,LOW(12)
	ST   X,R30
; 0000 0382 }
	ADIW R28,2
	RET
;
;#if DelayType != NormalDelay
;// Timer/Counter TCC0 initialization
;void tcc0_init(void)
; 0000 0387 {
_tcc0_init:
; 0000 0388 unsigned char s;
; 0000 0389 unsigned char n;
; 0000 038A 
; 0000 038B // Note: the correct PORTC direction for the Compare Channels outputs
; 0000 038C // is configured in the ports_init function
; 0000 038D 
; 0000 038E // Save interrupts enabled/disabled state
; 0000 038F s=SREG;
	ST   -Y,R17
	ST   -Y,R16
;	s -> R17
;	n -> R16
	IN   R17,63
; 0000 0390 // Disable interrupts
; 0000 0391 #asm("cli")
	cli
; 0000 0392 
; 0000 0393 // Disable and reset the timer/counter just to be sure
; 0000 0394 tc0_disable(&TCC0);
	LDI  R30,LOW(2048)
	LDI  R31,HIGH(2048)
	ST   -Y,R31
	ST   -Y,R30
	RCALL _tc0_disable
; 0000 0395 // Clock source: Peripheral Clock/1
; 0000 0396 TCC0.CTRLA=(TCC0.CTRLA & (~TC0_CLKSEL_gm)) | TC_CLKSEL_DIV1_gc;
	LDS  R30,2048
	ANDI R30,LOW(0xF0)
	ORI  R30,1
	STS  2048,R30
; 0000 0397 // Mode: Normal Operation, Overflow Int./Event on TOP
; 0000 0398 // Compare/Capture on channel A: Off
; 0000 0399 // Compare/Capture on channel B: Off
; 0000 039A // Compare/Capture on channel C: Off
; 0000 039B // Compare/Capture on channel D: Off
; 0000 039C TCC0.CTRLB=(TCC0.CTRLB & (~(TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm | TC0_WGMODE_gm))) |
; 0000 039D 	TC_WGMODE_NORMAL_gc;
	LDS  R30,2049
	ANDI R30,LOW(0x8)
	STS  2049,R30
; 0000 039E 
; 0000 039F // Capture event source: None
; 0000 03A0 // Capture event action: None
; 0000 03A1 TCC0.CTRLD=(TCC0.CTRLD & (~(TC0_EVACT_gm | TC0_EVSEL_gm))) |
; 0000 03A2 	TC_EVACT_OFF_gc | TC_EVSEL_OFF_gc;
	LDS  R30,2051
	ANDI R30,LOW(0x10)
	STS  2051,R30
; 0000 03A3 
; 0000 03A4 // Overflow interrupt: High Level
; 0000 03A5 // Error interrupt: Disabled
; 0000 03A6 TCC0.INTCTRLA=(TCC0.INTCTRLA & (~(TC0_ERRINTLVL_gm | TC0_OVFINTLVL_gm))) |
; 0000 03A7 	TC_ERRINTLVL_OFF_gc | TC_OVFINTLVL_HI_gc;
	LDS  R30,2054
	ANDI R30,LOW(0xF0)
	ORI  R30,LOW(0x3)
	STS  2054,R30
; 0000 03A8 
; 0000 03A9 // Compare/Capture channel A interrupt: Disabled
; 0000 03AA // Compare/Capture channel B interrupt: Disabled
; 0000 03AB // Compare/Capture channel C interrupt: Disabled
; 0000 03AC // Compare/Capture channel D interrupt: Disabled
; 0000 03AD TCC0.INTCTRLB=(TCC0.INTCTRLB & (~(TC0_CCDINTLVL_gm | TC0_CCCINTLVL_gm | TC0_CCBINTLVL_gm | TC0_CCAINTLVL_gm))) |
; 0000 03AE 	TC_CCDINTLVL_OFF_gc | TC_CCCINTLVL_OFF_gc | TC_CCBINTLVL_OFF_gc | TC_CCAINTLVL_OFF_gc;
	LDS  R30,2055
	ANDI R30,LOW(0x0)
	STS  2055,R30
; 0000 03AF 
; 0000 03B0 // High resolution extension: Off
; 0000 03B1 HIRESC.CTRL&= ~HIRES_HREN0_bm;
	LDS  R30,2192
	ANDI R30,0xFE
	STS  2192,R30
; 0000 03B2 
; 0000 03B3 // Advanced Waveform Extension initialization
; 0000 03B4 // Optimize for speed
; 0000 03B5 #pragma optsize-
; 0000 03B6 // Disable locking the AWEX configuration registers just to be sure
; 0000 03B7 n=MCU.AWEXLOCK & (~MCU_AWEXCLOCK_bm);
	LDS  R30,153
	ANDI R30,0xFE
	MOV  R16,R30
; 0000 03B8 CCP=CCP_IOREG_gc;
	LDI  R30,LOW(216)
	OUT  0x34,R30
; 0000 03B9 MCU.AWEXLOCK=n;
	STS  153,R16
; 0000 03BA // Restore optimization for size if needed
; 0000 03BB #pragma optsize_default
; 0000 03BC 
; 0000 03BD // Pattern generation: Off
; 0000 03BE // Dead time insertion: Off
; 0000 03BF AWEXC.CTRL&= ~(AWEX_PGM_bm | AWEX_CWCM_bm | AWEX_DTICCDEN_bm | AWEX_DTICCCEN_bm | AWEX_DTICCBEN_bm | AWEX_DTICCAEN_bm);
	LDS  R30,2176
	ANDI R30,LOW(0xC0)
	STS  2176,R30
; 0000 03C0 
; 0000 03C1 // Fault protection initialization
; 0000 03C2 // Fault detection on OCD Break detection: On
; 0000 03C3 // Fault detection restart mode: Latched Mode
; 0000 03C4 // Fault detection action: None (Fault protection disabled)
; 0000 03C5 AWEXC.FDCTRL=(AWEXC.FDCTRL & (~(AWEX_FDDBD_bm | AWEX_FDMODE_bm | AWEX_FDACT_gm))) |
; 0000 03C6 	AWEX_FDACT_NONE_gc;
	LDS  R30,2179
	ANDI R30,LOW(0xE8)
	STS  2179,R30
; 0000 03C7 // Fault detect events:
; 0000 03C8 // Event channel 0: Off
; 0000 03C9 // Event channel 1: Off
; 0000 03CA // Event channel 2: Off
; 0000 03CB // Event channel 3: Off
; 0000 03CC // Event channel 4: Off
; 0000 03CD // Event channel 5: Off
; 0000 03CE // Event channel 6: Off
; 0000 03CF // Event channel 7: Off
; 0000 03D0 AWEXC.FDEVMASK=0b00000000;
	LDI  R30,LOW(0)
	STS  2178,R30
; 0000 03D1 // Make sure the fault detect flag is cleared
; 0000 03D2 AWEXC.STATUS|=AWEXC.STATUS & AWEX_FDF_bm;
	LDI  R26,LOW(2180)
	LDI  R27,HIGH(2180)
	MOV  R0,R26
	LD   R26,X
	LDS  R30,2180
	ANDI R30,LOW(0x4)
	OR   R30,R26
	MOV  R26,R0
	ST   X,R30
; 0000 03D3 
; 0000 03D4 // Clear the interrupt flags
; 0000 03D5 TCC0.INTFLAGS=TCC0.INTFLAGS;
	LDS  R30,2060
	STS  2060,R30
; 0000 03D6 // Set counter register
; 0000 03D7 TCC0.CNT=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2080,R30
	STS  2080+1,R31
; 0000 03D8 // Set period register
; 0000 03D9 TCC0.PER=0x00DF;
	LDI  R30,LOW(223)
	LDI  R31,HIGH(223)
	STS  2086,R30
	STS  2086+1,R31
; 0000 03DA // Set channel A Compare/Capture register
; 0000 03DB TCC0.CCA=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2088,R30
	STS  2088+1,R31
; 0000 03DC // Set channel B Compare/Capture register
; 0000 03DD TCC0.CCB=0x0000;
	STS  2090,R30
	STS  2090+1,R31
; 0000 03DE // Set channel C Compare/Capture register
; 0000 03DF TCC0.CCC=0x0000;
	STS  2092,R30
	STS  2092+1,R31
; 0000 03E0 // Set channel D Compare/Capture register
; 0000 03E1 TCC0.CCD=0x0000;
	STS  2094,R30
	STS  2094+1,R31
; 0000 03E2 
; 0000 03E3 // Restore interrupts enabled/disabled state
; 0000 03E4 SREG=s;
	OUT  0x3F,R17
; 0000 03E5 }
_0x208000D:
	LD   R16,Y+
	LD   R17,Y+
	RET
;
;// Timer/counter TCC0 Overflow/Underflow interrupt service routine
;interrupt [TCC0_OVF_vect] void tcc0_overflow_isr(void)
; 0000 03E9 {
_tcc0_overflow_isr:
	ST   -Y,R0
	ST   -Y,R1
	ST   -Y,R15
	ST   -Y,R22
	ST   -Y,R23
	ST   -Y,R24
	ST   -Y,R25
	ST   -Y,R26
	ST   -Y,R27
	ST   -Y,R30
	ST   -Y,R31
	IN   R30,SREG
	ST   -Y,R30
; 0000 03EA // write your code here
; 0000 03EB     glcd_timer_isr();
	RCALL _glcd_timer_isr
; 0000 03EC }
	LD   R30,Y+
	OUT  SREG,R30
	LD   R31,Y+
	LD   R30,Y+
	LD   R27,Y+
	LD   R26,Y+
	LD   R25,Y+
	LD   R24,Y+
	LD   R23,Y+
	LD   R22,Y+
	LD   R15,Y+
	LD   R1,Y+
	LD   R0,Y+
	RETI
;#endif
;
;// Timer/Counter TCC1 initialization
;void tcc1_init(void)
; 0000 03F1 {
_tcc1_init:
; 0000 03F2 unsigned char s;
; 0000 03F3 
; 0000 03F4 // Note: the correct PORTC direction for the Compare Channels outputs
; 0000 03F5 // is configured in the ports_init function
; 0000 03F6 
; 0000 03F7 // Save interrupts enabled/disabled state
; 0000 03F8 s=SREG;
	ST   -Y,R17
;	s -> R17
	IN   R17,63
; 0000 03F9 // Disable interrupts
; 0000 03FA #asm("cli")
	cli
; 0000 03FB 
; 0000 03FC // Disable and reset the timer/counter just to be sure
; 0000 03FD tc1_disable(&TCC1);
	LDI  R30,LOW(2112)
	LDI  R31,HIGH(2112)
	ST   -Y,R31
	ST   -Y,R30
	RCALL _tc1_disable
; 0000 03FE // Clock source: Peripheral Clock/1
; 0000 03FF TCC1.CTRLA=(TCC1.CTRLA & (~TC1_CLKSEL_gm)) | TC_CLKSEL_DIV1_gc;
	LDS  R30,2112
	ANDI R30,LOW(0xF0)
	ORI  R30,1
	STS  2112,R30
; 0000 0400 // Mode: Normal Operation, Overflow Int./Event on TOP
; 0000 0401 // Compare/Capture on channel A: Off
; 0000 0402 // Compare/Capture on channel B: Off
; 0000 0403 TCC1.CTRLB=(TCC1.CTRLB & (~(TC1_CCAEN_bm | TC1_CCBEN_bm | TC1_WGMODE_gm))) |
; 0000 0404 	TC_WGMODE_NORMAL_gc;
	LDS  R30,2113
	ANDI R30,LOW(0xC8)
	STS  2113,R30
; 0000 0405 
; 0000 0406 // Capture event source: None
; 0000 0407 // Capture event action: None
; 0000 0408 TCC1.CTRLD=(TCC1.CTRLD & (~(TC1_EVACT_gm | TC1_EVSEL_gm))) |
; 0000 0409 	TC_EVACT_OFF_gc | TC_EVSEL_OFF_gc;
	LDS  R30,2115
	ANDI R30,LOW(0x10)
	STS  2115,R30
; 0000 040A 
; 0000 040B // Overflow interrupt: Medium Level
; 0000 040C // Error interrupt: Disabled
; 0000 040D TCC1.INTCTRLA=(TCC1.INTCTRLA & (~(TC1_ERRINTLVL_gm | TC1_OVFINTLVL_gm))) |
; 0000 040E 	TC_ERRINTLVL_OFF_gc | TC_OVFINTLVL_MED_gc;
	LDS  R30,2118
	ANDI R30,LOW(0xF0)
	ORI  R30,2
	STS  2118,R30
; 0000 040F 
; 0000 0410 // Compare/Capture channel A interrupt: Disabled
; 0000 0411 // Compare/Capture channel B interrupt: Disabled
; 0000 0412 TCC1.INTCTRLB=(TCC1.INTCTRLB & (~(TC1_CCBINTLVL_gm | TC1_CCAINTLVL_gm))) |
; 0000 0413 	TC_CCBINTLVL_OFF_gc | TC_CCAINTLVL_OFF_gc;
	LDS  R30,2119
	ANDI R30,LOW(0xF0)
	STS  2119,R30
; 0000 0414 
; 0000 0415 // High resolution extension: Off
; 0000 0416 HIRESC.CTRL&= ~HIRES_HREN1_bm;
	LDS  R30,2192
	ANDI R30,0xFD
	STS  2192,R30
; 0000 0417 
; 0000 0418 // Clear the interrupt flags
; 0000 0419 TCC1.INTFLAGS=TCC1.INTFLAGS;
	LDS  R30,2124
	STS  2124,R30
; 0000 041A // Set counter register
; 0000 041B TCC1.CNT=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2144,R30
	STS  2144+1,R31
; 0000 041C // Set period register
; 0000 041D TCC1.PER=0xFFFF;
	LDI  R30,LOW(65535)
	LDI  R31,HIGH(65535)
	STS  2150,R30
	STS  2150+1,R31
; 0000 041E // Set channel A Compare/Capture register
; 0000 041F TCC1.CCA=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2152,R30
	STS  2152+1,R31
; 0000 0420 // Set channel B Compare/Capture register
; 0000 0421 TCC1.CCB=0x0000;
	STS  2154,R30
	STS  2154+1,R31
; 0000 0422 
; 0000 0423 // Restore interrupts enabled/disabled state
; 0000 0424 SREG=s;
	OUT  0x3F,R17
; 0000 0425 }
	LD   R17,Y+
	RET
;
;unsigned int  InterruptCounter = 0;
;
;// Timer/counter TCC1 Overflow/Underflow interrupt service routine
;interrupt [TCC1_OVF_vect] void tcc1_overflow_isr(void)
; 0000 042B {
_tcc1_overflow_isr:
	ST   -Y,R30
	ST   -Y,R31
	IN   R30,SREG
	ST   -Y,R30
; 0000 042C // write your code here
; 0000 042D     InterruptCounter++;
	MOVW R30,R2
	ADIW R30,1
	MOVW R2,R30
; 0000 042E }
	LD   R30,Y+
	OUT  SREG,R30
	LD   R31,Y+
	LD   R30,Y+
	RETI
;
;/*****************************************************************************************
;********************************* GLCD FUNCTIONS *****************************************
;*****************************************************************************************/
;
;#if DelayType == TimerDelay
;
;unsigned int CTRLA_value = 0x01;
;
;inline void timer_stop (void)
;{
;  TCC0.CNT = 0x0000;
;  TCC0.CTRLA = 0x00;
;}
;
;inline void timer_start (void)
;{
;  TCC0.CTRLA = CTRLA_value;
;}
;
;inline void set_7us (void)
;{
;  CTRLA_value = 0x01;
;  TCC0.PER=0x00DF;
;}
;
;inline void set_10ms (void)
;{
;  CTRLA_value = 0x04;
;  TCC0.PER=0x9C3F;
;}
;
;#endif
;
;// ------------------------------------------------------
;// GLCD Picture name: picture1.bmp
;// GLCD Model: KS0108 128x64
;// ------------------------------------------------------
;
;flash unsigned char  picture[1024] = {
;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,192,248,255,255,255,255,
; 255,255,248,192,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
;   0,  0,  0,  0,  0,  0,  0,128,192,224,240,248,252,254,127, 63,
;  31,143,143,223,255,255,254,252,248,240,224,224,224,224,224,192,
; 192,192,192,224,224,240,240,240,248,248,248,248,248,248,248,240,
; 240,240,248,252,254,254,254,252,248,248,248,248,248,248,248,240,
; 240,240,224,192,192,128,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
;   0,  0,  0,  0,192,248,252,254,254,252,248,192,  0,  0,  0,  0,
; 240,240,248,248,248,252,252,252,254,190,191,191, 31, 31,  3,  3,
;  31, 31,191,191,190,254,252,252,252,248,248,248,248,252,252,254,
;  62, 62, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 63,127,254,255,
; 255,255,255,255,255,255,127, 63, 31, 15,  7,  3,  3,  3, 15, 31,
;  31, 31, 31, 15, 15,  3,  1,  1,  0, 28, 62,127,255,255,255,255,
; 255,239,207,143, 15,  7,  1,129,193,227,247,255,255,255,255,127,
;  63, 31,  7, 15, 63,127,127,126,124,252,248,248,240,252,254,190,
;  62,127,127,127,255,255,255,255,247,255,255,255,127,127,127, 62,
;   1,  1,  3,  3,  3,  7,  7,  7, 15, 15,127,255,255,255,248,248,
; 254,255,255,255,255,255,247,255,255,255,255,255,  3,  1,  1,  0,
;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  1,
;   1,  3,  3,  1,  1,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  1,  3,
;   7, 15, 15, 31, 63, 63, 63, 31, 15, 15,  7,  3,  1,  0,  0,  0,
;   0,  0,  0,  0,  0,  0,  0,  0,  0,128,193,227,255,255,255,255,
; 254,  0,  0,  0,  1, 15, 31, 63, 63, 63, 15,  1,  0,  0,  0,  0,
;   0,  0,  0,  0,192,224,240,240,224,192,  0,  3, 31,127,255,255,
; 255,255,231,195,129,129,  1,  1,  1,  1,  1,  1,  0,  0,  0,  0,
;   0,128,225,255,159,129,193,127, 30,  0,112,248,156,148,148,220,
;  88,  0,128,129,241,255,143,128,  0,  0,224,240,148,148,244,252,
; 152,  0,  4, 28,252,196, 96, 60, 12,  4,  0,  0,  0,  0,  0,  0,
;   0,128,225,255,159, 17, 49,249,207,134,  0,  0,240,224,224,224,
; 192,128,128,  0,  0,  0,  0,128,199,207,207,143,135,247,255,255,
; 255,255,252,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
;  62, 62, 62,127,255,255,255,255,255,255,127, 62, 62, 62,252,241,
; 251,255,255,255,255, 31, 31, 31, 31, 31, 31, 12,  0,  0,  0,  0,
;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
;   0,  2,  2,  2,  3,  2,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  3,  3,  7,  7,
;  31,255,255,255,252,248,248,255,255,255,255,255,255,255,127, 63,
; 127,255,255,252,248,240,240,240,224,224,224,192,  0,  0,  0,  0,
;   0,  0,  0,  0,  1,  3,  7,  7, 55,121,252,252,252,254,255,255,
; 255,255,255,255,255,255,254,252,124,252,248,248,248,248,252,252,
; 252,252,184,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
;   0,192,224,224,224,192,128,  0,  0,  0,  0,  0,  0,  0,  0,  0,
; 192,224,224,224,192,  0,  0,  0,  0,  0,  0,  0,  0,128,224,248,
; 252,252,252,248,224,224,224,224,224,224,224,240,240,240,248,252,
; 254,255,255,255,255,255,255,255,127, 15,127,255,255,255,255,254,
; 255,255,255,223,143,135,  7,  7,  7,  3,  3,  1,  0,  0,  0,  0,
;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  1, 31,127,
; 127,127, 63, 31,  1,  0,  0,  0,  0,128,192,249,255,255,255,255,
; 255,223,223,223,223,223,223,255,255,255,255,255, 31, 31, 31, 31,
;  31, 15, 15, 15, 15, 31, 31, 63,126,254,252,252,252,248,248,254,
; 255,255,255,255,255,254,248,248,252,252,254,254,127, 31, 31, 15,
;   7,131,129,131,131,131,195,195,251,255,255,255,255,255,255,255,
; 255,255,255,255,255,249,249,240,224,  0,224,240,249,255,255,255,
; 127,127, 63, 63, 31, 31, 15,  6,  0,  0,  0,  0,  0,  0,  0,  0,
;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,
;   0,  0,  0,  0, 60,126,254,254,255,255,255,255,127,127, 63, 63,
;  63, 31, 31,  7,  7,  7,  7,  7,  7,  3,  3,  1,  0,  0,  0,  0,
;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,225,255,255,255,255,
; 255,127, 62,127,255,255,255,255,255,225,  1,  0,  0,  0,  0,  6,
;  15, 31, 31, 31, 31, 63, 63, 63,255,255,255,249,255,255,255,127,
;  63, 63, 31, 31, 31, 31,255,255,255,255,255,255,255, 31,  0,  0,
;   0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0
;};
;
;void main(void)
; 0000 049A {
_main:
; 0000 049B // Declare your local variables here
; 0000 049C unsigned char n;
; 0000 049D unsigned char str[22];
; 0000 049E 
; 0000 049F // Interrupt system initialization
; 0000 04A0 // Optimize for speed
; 0000 04A1 #pragma optsize-
; 0000 04A2 // Make sure the interrupts are disabled
; 0000 04A3 #asm("cli")
	SBIW R28,22
;	n -> R17
;	str -> Y+0
	cli
; 0000 04A4 // Low level interrupt: Off
; 0000 04A5 // Round-robin scheduling for low level interrupt: Off
; 0000 04A6 // Medium level interrupt: On
; 0000 04A7 // High level interrupt: On
; 0000 04A8 // The interrupt vectors will be placed at the start of the Application FLASH section
; 0000 04A9 n=(PMIC.CTRL & (~(PMIC_RREN_bm | PMIC_IVSEL_bm | PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_LOLVLEN_bm))) |
; 0000 04AA 	PMIC_MEDLVLEN_bm | PMIC_HILVLEN_bm;
	LDS  R30,162
	ANDI R30,LOW(0x38)
	ORI  R30,LOW(0x6)
	MOV  R17,R30
; 0000 04AB CCP=CCP_IOREG_gc;
	LDI  R30,LOW(216)
	OUT  0x34,R30
; 0000 04AC PMIC.CTRL=n;
	STS  162,R17
; 0000 04AD // Set the default priority for round-robin scheduling
; 0000 04AE PMIC.INTPRI=0x00;
	LDI  R30,LOW(0)
	STS  161,R30
; 0000 04AF // Restore optimization for size if needed
; 0000 04B0 #pragma optsize_default
; 0000 04B1 
; 0000 04B2 // System clocks initialization
; 0000 04B3 system_clocks_init();
	RCALL _system_clocks_init
; 0000 04B4 
; 0000 04B5 // Ports initialization
; 0000 04B6 ports_init();
	RCALL _ports_init
; 0000 04B7 
; 0000 04B8 // Virtual Ports initialization
; 0000 04B9 vports_init();
	RCALL _vports_init
; 0000 04BA 
; 0000 04BB #if ((DelayType == TimerDelay) || (DelayType == TimerDelay1V1))
; 0000 04BC // Timer/Counter TCC0 initialization
; 0000 04BD tcc0_init();
	RCALL _tcc0_init
; 0000 04BE #endif
; 0000 04BF #if DelayType == TimerDelay
; 0000 04C0 timer_interrupt_enable = (void (*)())(timer_start);
; 0000 04C1 timer_interrupt_disable = (void (*)())(timer_stop);
; 0000 04C2 set_delay_7us = (void (*)())(set_7us);
; 0000 04C3 set_delay_10ms = (void (*)())(set_10ms);
; 0000 04C4 #endif
; 0000 04C5 
; 0000 04C6 // Timer/Counter TCC1 initialization
; 0000 04C7 tcc1_init();
	RCALL _tcc1_init
; 0000 04C8 
; 0000 04C9 // Globaly enable interrupts
; 0000 04CA #asm("sei")
	sei
; 0000 04CB delay_ms(500);
	LDI  R30,LOW(500)
	LDI  R31,HIGH(500)
	ST   -Y,R31
	ST   -Y,R30
	CALL _delay_ms
; 0000 04CC glcd_define(&(PORTE.OUT), &(PORTD.OUT), 1, &(PORTD.OUT), 4, &(PORTD.OUT), 5, &(PORTF.OUT), 1, &(PORTF.OUT), 2, &(PORTF.OUT), 3);
	LDI  R30,LOW(1668)
	LDI  R31,HIGH(1668)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(1636)
	LDI  R31,HIGH(1636)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(1)
	ST   -Y,R30
	LDI  R30,LOW(1636)
	LDI  R31,HIGH(1636)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(4)
	ST   -Y,R30
	LDI  R30,LOW(1636)
	LDI  R31,HIGH(1636)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(5)
	ST   -Y,R30
	LDI  R30,LOW(1700)
	LDI  R31,HIGH(1700)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(1)
	ST   -Y,R30
	LDI  R30,LOW(1700)
	LDI  R31,HIGH(1700)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(2)
	ST   -Y,R30
	LDI  R30,LOW(1700)
	LDI  R31,HIGH(1700)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(3)
	ST   -Y,R30
	RCALL _glcd_define
; 0000 04CD glcd_init();
	RCALL _glcd_init
; 0000 04CE #if DelayType != NormalDelay
; 0000 04CF while (glcd_status());
_0x9:
	RCALL _glcd_status
	CPI  R30,0
	BRNE _0x9
; 0000 04D0 #endif
; 0000 04D1 TCC1.CNT = 0;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2144,R30
	STS  2144+1,R31
; 0000 04D2 InterruptCounter = 0;
	CLR  R2
	CLR  R3
; 0000 04D3 glcd_putbmp(picture);
	LDI  R30,LOW(_picture*2)
	LDI  R31,HIGH(_picture*2)
	ST   -Y,R31
	ST   -Y,R30
	RCALL _glcd_putbmp
; 0000 04D4 delay_ms(1000);
	LDI  R30,LOW(1000)
	LDI  R31,HIGH(1000)
	ST   -Y,R31
	ST   -Y,R30
	CALL _delay_ms
; 0000 04D5 /*#if DelayType == TimerDelay
; 0000 04D6 while (glcd_status());
; 0000 04D7 #endif*/
; 0000 04D8 TCC1.CTRLA = 0x00;
	LDI  R30,LOW(0)
	STS  2112,R30
; 0000 04D9 sprintf(str,"0x%04X%04X",InterruptCounter,TCC1.CNT);
	MOVW R30,R28
	ST   -Y,R31
	ST   -Y,R30
	__POINTW1FN _0x0,0
	ST   -Y,R31
	ST   -Y,R30
	MOVW R30,R2
	CLR  R22
	CLR  R23
	CALL __PUTPARD1
	LDS  R30,2144
	LDS  R31,2144+1
	CLR  R22
	CLR  R23
	CALL __PUTPARD1
	LDI  R24,8
	RCALL _sprintf
	ADIW R28,12
; 0000 04DA glcd_clear();
	RCALL _glcd_clear
; 0000 04DB #if DelayType != NormalDelay
; 0000 04DC while(glcd_status());
_0xC:
	RCALL _glcd_status
	CPI  R30,0
	BRNE _0xC
; 0000 04DD #endif
; 0000 04DE glcd_puts_center(0,str);
	LDI  R30,LOW(0)
	ST   -Y,R30
	MOVW R30,R28
	ADIW R30,1
	ST   -Y,R31
	ST   -Y,R30
	RCALL _glcd_puts_center
; 0000 04DF #if DelayType != NormalDelay
; 0000 04E0 while(glcd_status());
_0xF:
	RCALL _glcd_status
	CPI  R30,0
	BRNE _0xF
; 0000 04E1 #endif
; 0000 04E2 while (1)
_0x12:
; 0000 04E3       {
; 0000 04E4       // Place your code here
; 0000 04E5 
; 0000 04E6       }
	RJMP _0x12
; 0000 04E7 }
_0x15:
	RJMP _0x15

	.CSEG
_put_buff_G100:
	ST   -Y,R17
	ST   -Y,R16
	LDD  R26,Y+2
	LDD  R27,Y+2+1
	ADIW R26,2
	CALL __GETW1P
	SBIW R30,0
	BREQ _0x2000016
	LDD  R26,Y+2
	LDD  R27,Y+2+1
	ADIW R26,4
	CALL __GETW1P
	MOVW R16,R30
	SBIW R30,0
	BREQ _0x2000018
	__CPWRN 16,17,2
	BRLO _0x2000019
	MOVW R30,R16
	SBIW R30,1
	MOVW R16,R30
	__PUTW1SNS 2,4
_0x2000018:
	LDD  R26,Y+2
	LDD  R27,Y+2+1
	ADIW R26,2
	CALL __GETW1P
	ADIW R30,1
	ST   X+,R30
	ST   X,R31
	SBIW R30,1
	LDD  R26,Y+4
	STD  Z+0,R26
	LDD  R26,Y+2
	LDD  R27,Y+2+1
	CALL __GETW1P
	TST  R31
	BRMI _0x200001A
	CALL __GETW1P
	ADIW R30,1
	ST   X+,R30
	ST   X,R31
_0x200001A:
_0x2000019:
	RJMP _0x200001B
_0x2000016:
	LDD  R26,Y+2
	LDD  R27,Y+2+1
	LDI  R30,LOW(65535)
	LDI  R31,HIGH(65535)
	ST   X+,R30
	ST   X,R31
_0x200001B:
	LDD  R17,Y+1
	LDD  R16,Y+0
	ADIW R28,5
	RET
__print_G100:
	SBIW R28,6
	CALL __SAVELOCR6
	LDI  R17,0
	LDD  R26,Y+12
	LDD  R27,Y+12+1
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	ST   X+,R30
	ST   X,R31
_0x200001C:
	LDD  R30,Y+18
	LDD  R31,Y+18+1
	ADIW R30,1
	STD  Y+18,R30
	STD  Y+18+1,R31
	SBIW R30,1
	LPM  R30,Z
	MOV  R18,R30
	CPI  R30,0
	BRNE PC+3
	JMP _0x200001E
	MOV  R30,R17
	CPI  R30,0
	BRNE _0x2000022
	CPI  R18,37
	BRNE _0x2000023
	LDI  R17,LOW(1)
	RJMP _0x2000024
_0x2000023:
	ST   -Y,R18
	LDD  R30,Y+13
	LDD  R31,Y+13+1
	ST   -Y,R31
	ST   -Y,R30
	LDD  R30,Y+17
	LDD  R31,Y+17+1
	ICALL
_0x2000024:
	RJMP _0x2000021
_0x2000022:
	CPI  R30,LOW(0x1)
	BRNE _0x2000025
	CPI  R18,37
	BRNE _0x2000026
	ST   -Y,R18
	LDD  R30,Y+13
	LDD  R31,Y+13+1
	ST   -Y,R31
	ST   -Y,R30
	LDD  R30,Y+17
	LDD  R31,Y+17+1
	ICALL
	RJMP _0x20000CF
_0x2000026:
	LDI  R17,LOW(2)
	LDI  R20,LOW(0)
	LDI  R16,LOW(0)
	CPI  R18,45
	BRNE _0x2000027
	LDI  R16,LOW(1)
	RJMP _0x2000021
_0x2000027:
	CPI  R18,43
	BRNE _0x2000028
	LDI  R20,LOW(43)
	RJMP _0x2000021
_0x2000028:
	CPI  R18,32
	BRNE _0x2000029
	LDI  R20,LOW(32)
	RJMP _0x2000021
_0x2000029:
	RJMP _0x200002A
_0x2000025:
	CPI  R30,LOW(0x2)
	BRNE _0x200002B
_0x200002A:
	LDI  R21,LOW(0)
	LDI  R17,LOW(3)
	CPI  R18,48
	BRNE _0x200002C
	ORI  R16,LOW(128)
	RJMP _0x2000021
_0x200002C:
	RJMP _0x200002D
_0x200002B:
	CPI  R30,LOW(0x3)
	BREQ PC+3
	JMP _0x2000021
_0x200002D:
	CPI  R18,48
	BRLO _0x2000030
	CPI  R18,58
	BRLO _0x2000031
_0x2000030:
	RJMP _0x200002F
_0x2000031:
	LDI  R26,LOW(10)
	MUL  R21,R26
	MOV  R21,R0
	MOV  R30,R18
	SUBI R30,LOW(48)
	ADD  R21,R30
	RJMP _0x2000021
_0x200002F:
	MOV  R30,R18
	CPI  R30,LOW(0x63)
	BRNE _0x2000035
	LDD  R30,Y+16
	LDD  R31,Y+16+1
	SBIW R30,4
	STD  Y+16,R30
	STD  Y+16+1,R31
	LDD  R26,Z+4
	ST   -Y,R26
	LDD  R30,Y+13
	LDD  R31,Y+13+1
	ST   -Y,R31
	ST   -Y,R30
	LDD  R30,Y+17
	LDD  R31,Y+17+1
	ICALL
	RJMP _0x2000036
_0x2000035:
	CPI  R30,LOW(0x73)
	BRNE _0x2000038
	LDD  R30,Y+16
	LDD  R31,Y+16+1
	SBIW R30,4
	STD  Y+16,R30
	STD  Y+16+1,R31
	LDD  R26,Y+16
	LDD  R27,Y+16+1
	ADIW R26,4
	CALL __GETW1P
	STD  Y+6,R30
	STD  Y+6+1,R31
	ST   -Y,R31
	ST   -Y,R30
	CALL _strlen
	MOV  R17,R30
	RJMP _0x2000039
_0x2000038:
	CPI  R30,LOW(0x70)
	BRNE _0x200003B
	LDD  R30,Y+16
	LDD  R31,Y+16+1
	SBIW R30,4
	STD  Y+16,R30
	STD  Y+16+1,R31
	LDD  R26,Y+16
	LDD  R27,Y+16+1
	ADIW R26,4
	CALL __GETW1P
	STD  Y+6,R30
	STD  Y+6+1,R31
	ST   -Y,R31
	ST   -Y,R30
	CALL _strlenf
	MOV  R17,R30
	ORI  R16,LOW(8)
_0x2000039:
	ORI  R16,LOW(2)
	ANDI R16,LOW(127)
	LDI  R19,LOW(0)
	RJMP _0x200003C
_0x200003B:
	CPI  R30,LOW(0x64)
	BREQ _0x200003F
	CPI  R30,LOW(0x69)
	BRNE _0x2000040
_0x200003F:
	ORI  R16,LOW(4)
	RJMP _0x2000041
_0x2000040:
	CPI  R30,LOW(0x75)
	BRNE _0x2000042
_0x2000041:
	LDI  R30,LOW(_tbl10_G100*2)
	LDI  R31,HIGH(_tbl10_G100*2)
	STD  Y+6,R30
	STD  Y+6+1,R31
	LDI  R17,LOW(5)
	RJMP _0x2000043
_0x2000042:
	CPI  R30,LOW(0x58)
	BRNE _0x2000045
	ORI  R16,LOW(8)
	RJMP _0x2000046
_0x2000045:
	CPI  R30,LOW(0x78)
	BREQ PC+3
	JMP _0x2000077
_0x2000046:
	LDI  R30,LOW(_tbl16_G100*2)
	LDI  R31,HIGH(_tbl16_G100*2)
	STD  Y+6,R30
	STD  Y+6+1,R31
	LDI  R17,LOW(4)
_0x2000043:
	SBRS R16,2
	RJMP _0x2000048
	LDD  R30,Y+16
	LDD  R31,Y+16+1
	SBIW R30,4
	STD  Y+16,R30
	STD  Y+16+1,R31
	LDD  R26,Y+16
	LDD  R27,Y+16+1
	ADIW R26,4
	CALL __GETW1P
	STD  Y+10,R30
	STD  Y+10+1,R31
	LDD  R26,Y+11
	TST  R26
	BRPL _0x2000049
	CALL __ANEGW1
	STD  Y+10,R30
	STD  Y+10+1,R31
	LDI  R20,LOW(45)
_0x2000049:
	CPI  R20,0
	BREQ _0x200004A
	SUBI R17,-LOW(1)
	RJMP _0x200004B
_0x200004A:
	ANDI R16,LOW(251)
_0x200004B:
	RJMP _0x200004C
_0x2000048:
	LDD  R30,Y+16
	LDD  R31,Y+16+1
	SBIW R30,4
	STD  Y+16,R30
	STD  Y+16+1,R31
	LDD  R26,Y+16
	LDD  R27,Y+16+1
	ADIW R26,4
	CALL __GETW1P
	STD  Y+10,R30
	STD  Y+10+1,R31
_0x200004C:
_0x200003C:
	SBRC R16,0
	RJMP _0x200004D
_0x200004E:
	CP   R17,R21
	BRSH _0x2000050
	SBRS R16,7
	RJMP _0x2000051
	SBRS R16,2
	RJMP _0x2000052
	ANDI R16,LOW(251)
	MOV  R18,R20
	SUBI R17,LOW(1)
	RJMP _0x2000053
_0x2000052:
	LDI  R18,LOW(48)
_0x2000053:
	RJMP _0x2000054
_0x2000051:
	LDI  R18,LOW(32)
_0x2000054:
	ST   -Y,R18
	LDD  R30,Y+13
	LDD  R31,Y+13+1
	ST   -Y,R31
	ST   -Y,R30
	LDD  R30,Y+17
	LDD  R31,Y+17+1
	ICALL
	SUBI R21,LOW(1)
	RJMP _0x200004E
_0x2000050:
_0x200004D:
	MOV  R19,R17
	SBRS R16,1
	RJMP _0x2000055
_0x2000056:
	CPI  R19,0
	BREQ _0x2000058
	SBRS R16,3
	RJMP _0x2000059
	LDD  R30,Y+6
	LDD  R31,Y+6+1
	LPM  R18,Z+
	STD  Y+6,R30
	STD  Y+6+1,R31
	RJMP _0x200005A
_0x2000059:
	LDD  R26,Y+6
	LDD  R27,Y+6+1
	LD   R18,X+
	STD  Y+6,R26
	STD  Y+6+1,R27
_0x200005A:
	ST   -Y,R18
	LDD  R30,Y+13
	LDD  R31,Y+13+1
	ST   -Y,R31
	ST   -Y,R30
	LDD  R30,Y+17
	LDD  R31,Y+17+1
	ICALL
	CPI  R21,0
	BREQ _0x200005B
	SUBI R21,LOW(1)
_0x200005B:
	SUBI R19,LOW(1)
	RJMP _0x2000056
_0x2000058:
	RJMP _0x200005C
_0x2000055:
_0x200005E:
	LDI  R18,LOW(48)
	LDD  R30,Y+6
	LDD  R31,Y+6+1
	CALL __GETW1PF
	STD  Y+8,R30
	STD  Y+8+1,R31
	LDD  R30,Y+6
	LDD  R31,Y+6+1
	ADIW R30,2
	STD  Y+6,R30
	STD  Y+6+1,R31
_0x2000060:
	LDD  R30,Y+8
	LDD  R31,Y+8+1
	LDD  R26,Y+10
	LDD  R27,Y+10+1
	CP   R26,R30
	CPC  R27,R31
	BRLO _0x2000062
	SUBI R18,-LOW(1)
	LDD  R26,Y+8
	LDD  R27,Y+8+1
	LDD  R30,Y+10
	LDD  R31,Y+10+1
	SUB  R30,R26
	SBC  R31,R27
	STD  Y+10,R30
	STD  Y+10+1,R31
	RJMP _0x2000060
_0x2000062:
	CPI  R18,58
	BRLO _0x2000063
	SBRS R16,3
	RJMP _0x2000064
	SUBI R18,-LOW(7)
	RJMP _0x2000065
_0x2000064:
	SUBI R18,-LOW(39)
_0x2000065:
_0x2000063:
	SBRC R16,4
	RJMP _0x2000067
	CPI  R18,49
	BRSH _0x2000069
	LDD  R26,Y+8
	LDD  R27,Y+8+1
	SBIW R26,1
	BRNE _0x2000068
_0x2000069:
	RJMP _0x20000D0
_0x2000068:
	CP   R21,R19
	BRLO _0x200006D
	SBRS R16,0
	RJMP _0x200006E
_0x200006D:
	RJMP _0x200006C
_0x200006E:
	LDI  R18,LOW(32)
	SBRS R16,7
	RJMP _0x200006F
	LDI  R18,LOW(48)
_0x20000D0:
	ORI  R16,LOW(16)
	SBRS R16,2
	RJMP _0x2000070
	ANDI R16,LOW(251)
	ST   -Y,R20
	LDD  R30,Y+13
	LDD  R31,Y+13+1
	ST   -Y,R31
	ST   -Y,R30
	LDD  R30,Y+17
	LDD  R31,Y+17+1
	ICALL
	CPI  R21,0
	BREQ _0x2000071
	SUBI R21,LOW(1)
_0x2000071:
_0x2000070:
_0x200006F:
_0x2000067:
	ST   -Y,R18
	LDD  R30,Y+13
	LDD  R31,Y+13+1
	ST   -Y,R31
	ST   -Y,R30
	LDD  R30,Y+17
	LDD  R31,Y+17+1
	ICALL
	CPI  R21,0
	BREQ _0x2000072
	SUBI R21,LOW(1)
_0x2000072:
_0x200006C:
	SUBI R19,LOW(1)
	LDD  R26,Y+8
	LDD  R27,Y+8+1
	SBIW R26,2
	BRLO _0x200005F
	RJMP _0x200005E
_0x200005F:
_0x200005C:
	SBRS R16,0
	RJMP _0x2000073
_0x2000074:
	CPI  R21,0
	BREQ _0x2000076
	SUBI R21,LOW(1)
	LDI  R30,LOW(32)
	ST   -Y,R30
	LDD  R30,Y+13
	LDD  R31,Y+13+1
	ST   -Y,R31
	ST   -Y,R30
	LDD  R30,Y+17
	LDD  R31,Y+17+1
	ICALL
	RJMP _0x2000074
_0x2000076:
_0x2000073:
_0x2000077:
_0x2000036:
_0x20000CF:
	LDI  R17,LOW(0)
_0x2000021:
	RJMP _0x200001C
_0x200001E:
	LDD  R26,Y+12
	LDD  R27,Y+12+1
	CALL __GETW1P
	CALL __LOADLOCR6
	RJMP _0x208000A
_sprintf:
	PUSH R15
	MOV  R15,R24
	SBIW R28,6
	CALL __SAVELOCR4
	MOVW R26,R28
	ADIW R26,12
	CALL __ADDW2R15
	CALL __GETW1P
	SBIW R30,0
	BRNE _0x2000078
	LDI  R30,LOW(65535)
	LDI  R31,HIGH(65535)
	RJMP _0x208000C
_0x2000078:
	MOVW R26,R28
	ADIW R26,6
	CALL __ADDW2R15
	MOVW R16,R26
	MOVW R26,R28
	ADIW R26,12
	CALL __ADDW2R15
	CALL __GETW1P
	STD  Y+6,R30
	STD  Y+6+1,R31
	LDI  R30,LOW(0)
	STD  Y+8,R30
	STD  Y+8+1,R30
	MOVW R26,R28
	ADIW R26,10
	CALL __ADDW2R15
	CALL __GETW1P
	ST   -Y,R31
	ST   -Y,R30
	ST   -Y,R17
	ST   -Y,R16
	LDI  R30,LOW(_put_buff_G100)
	LDI  R31,HIGH(_put_buff_G100)
	ST   -Y,R31
	ST   -Y,R30
	MOVW R30,R28
	ADIW R30,10
	ST   -Y,R31
	ST   -Y,R30
	RCALL __print_G100
	MOVW R18,R30
	LDD  R26,Y+6
	LDD  R27,Y+6+1
	LDI  R30,LOW(0)
	ST   X,R30
	MOVW R30,R18
_0x208000C:
	CALL __LOADLOCR4
	ADIW R28,10
	POP  R15
	RET

	.CSEG
_timer_interrupt_disable:
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2080,R30
	STS  2080+1,R31
	STS  2048,R30
	RET
_timer_interrupt_enable:
	STS  2048,R4
	RET
_set_delay_7us:
	LDI  R30,LOW(1)
	LDI  R31,HIGH(1)
	MOVW R4,R30
	LDI  R30,LOW(223)
	LDI  R31,HIGH(223)
	RJMP _0x208000B
_set_delay_10ms:
	LDI  R30,LOW(4)
	LDI  R31,HIGH(4)
	MOVW R4,R30
	LDI  R30,LOW(39999)
	LDI  R31,HIGH(39999)
_0x208000B:
	STS  2086,R30
	STS  2086+1,R31
	RET
_glcd_define:
	LDD  R30,Y+18
	LDD  R31,Y+18+1
	STS  _glcd_data_address_G101,R30
	STS  _glcd_data_address_G101+1,R31
	LDD  R30,Y+16
	LDD  R31,Y+16+1
	STS  _glcd_rs_address_G101,R30
	STS  _glcd_rs_address_G101+1,R31
	LDD  R30,Y+13
	LDD  R31,Y+13+1
	STS  _glcd_rw_address_G101,R30
	STS  _glcd_rw_address_G101+1,R31
	LDD  R30,Y+10
	LDD  R31,Y+10+1
	STS  _glcd_en_address_G101,R30
	STS  _glcd_en_address_G101+1,R31
	LDD  R30,Y+7
	LDD  R31,Y+7+1
	STS  _glcd_cs1_address_G101,R30
	STS  _glcd_cs1_address_G101+1,R31
	LDD  R30,Y+4
	LDD  R31,Y+4+1
	STS  _glcd_cs2_address_G101,R30
	STS  _glcd_cs2_address_G101+1,R31
	LDD  R30,Y+1
	LDD  R31,Y+1+1
	STS  _glcd_rst_address_G101,R30
	STS  _glcd_rst_address_G101+1,R31
	LDD  R30,Y+15
	LDI  R26,LOW(1)
	CALL __LSLB12
	STS  _glcd_rs_bit_msk_G101,R30
	LDD  R30,Y+12
	CALL __LSLB12
	STS  _glcd_rw_bit_msk_G101,R30
	LDD  R30,Y+9
	CALL __LSLB12
	STS  _glcd_en_bit_msk_G101,R30
	LDD  R30,Y+6
	CALL __LSLB12
	STS  _glcd_cs1_bit_msk_G101,R30
	LDD  R30,Y+3
	CALL __LSLB12
	STS  _glcd_cs2_bit_msk_G101,R30
	LD   R30,Y
	CALL __LSLB12
	STS  _glcd_rst_bit_msk_G101,R30
	LDS  R30,_glcd_data_address_G101
	LDS  R31,_glcd_data_address_G101+1
	SBIW R30,3
	LDI  R26,LOW(255)
	STD  Z+0,R26
	LDS  R30,_glcd_rs_address_G101
	LDS  R31,_glcd_rs_address_G101+1
	SBIW R30,3
	LDS  R26,_glcd_rs_bit_msk_G101
	STD  Z+0,R26
	LDS  R30,_glcd_rw_bit_msk_G101
	__PUTB1PMNS _glcd_rw_address_G101,2
	LDS  R30,_glcd_rw_address_G101
	LDS  R31,_glcd_rw_address_G101+1
	SBIW R30,3
	LDS  R26,_glcd_rw_bit_msk_G101
	STD  Z+0,R26
	LDS  R30,_glcd_en_address_G101
	LDS  R31,_glcd_en_address_G101+1
	SBIW R30,3
	LDS  R26,_glcd_en_bit_msk_G101
	STD  Z+0,R26
	LDS  R30,_glcd_cs1_address_G101
	LDS  R31,_glcd_cs1_address_G101+1
	SBIW R30,3
	LDS  R26,_glcd_cs1_bit_msk_G101
	STD  Z+0,R26
	LDS  R30,_glcd_cs2_address_G101
	LDS  R31,_glcd_cs2_address_G101+1
	SBIW R30,3
	LDS  R26,_glcd_cs2_bit_msk_G101
	STD  Z+0,R26
	LDS  R30,_glcd_rst_address_G101
	LDS  R31,_glcd_rst_address_G101+1
	SBIW R30,3
	LDS  R26,_glcd_rst_bit_msk_G101
	STD  Z+0,R26
_0x208000A:
	ADIW R28,20
	RET

	.DSEG

	.CSEG
_push:
	LDS  R30,_stack_pointer_G101
	SUBI R30,-LOW(1)
	STS  _stack_pointer_G101,R30
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LD   R26,Y
	STD  Z+0,R26
	LDS  R30,_stack_pointer_G101
	LDI  R26,LOW(_function_stack)
	LDI  R27,HIGH(_function_stack)
	LDI  R31,0
	LSL  R30
	ROL  R31
	ADD  R30,R26
	ADC  R31,R27
	LDD  R26,Y+1
	LDD  R27,Y+1+1
	STD  Z+0,R26
	STD  Z+1,R27
	RJMP _0x2080003
_run_function:
	LDS  R30,_stack_pointer_G101
	LDI  R26,LOW(_function_stack)
	LDI  R27,HIGH(_function_stack)
	LDI  R31,0
	LSL  R30
	ROL  R31
	ADD  R26,R30
	ADC  R27,R31
	CALL __GETW1P
	RET
_pull_void:
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(0)
	STD  Z+0,R26
	LDS  R30,_stack_pointer_G101
	SUBI R30,LOW(1)
	STS  _stack_pointer_G101,R30
	RET
_glcd_status:
	LDS  R26,_stack_pointer_G101
	LDI  R30,LOW(6)
	CALL __LTB12U
	RET
_glcd_timer_isr:
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LD   R30,Z
	LDI  R31,0
	CPI  R30,LOW(0x1)
	LDI  R26,HIGH(0x1)
	CPC  R31,R26
	BRNE _0x2020007
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(2)
	STD  Z+0,R26
	RCALL _timer_interrupt_enable
	RET
	RJMP _0x2020006
_0x2020007:
	CPI  R30,LOW(0x2)
	LDI  R26,HIGH(0x2)
	CPC  R31,R26
	BRNE _0x2020006
	RCALL _timer_interrupt_disable
	RJMP _0x2080004
_0x2020006:
	RET
_delay:
	LDI  R30,LOW(_glcd_timer_isr)
	LDI  R31,HIGH(_glcd_timer_isr)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(1)
	ST   -Y,R30
	RCALL _push
	RCALL _glcd_timer_isr
	RET
_glcd_unlock_lock_void:
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LD   R30,Z
	LDI  R31,0
	CPI  R30,LOW(0x1)
	LDI  R26,HIGH(0x1)
	CPC  R31,R26
	BRNE _0x202000C
	RCALL _set_delay_7us
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(2)
	RJMP _0x2080008
_0x202000C:
	CPI  R30,LOW(0x2)
	LDI  R26,HIGH(0x2)
	CPC  R31,R26
	BRNE _0x202000D
	LDS  R30,_glcd_en_bit_msk_G101
	__PUTB1PMNS _glcd_en_address_G101,1
	RJMP _0x2080009
_0x202000D:
	CPI  R30,LOW(0x3)
	LDI  R26,HIGH(0x3)
	CPC  R31,R26
	BRNE _0x202000B
	LDS  R30,_glcd_en_bit_msk_G101
	__PUTB1PMNS _glcd_en_address_G101,2
	RJMP _0x2080004
_0x202000B:
	RET
_glcd_unlock_lock:
	LDI  R30,LOW(_glcd_unlock_lock_void)
	LDI  R31,HIGH(_glcd_unlock_lock_void)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(1)
	ST   -Y,R30
	RCALL _push
	RCALL _glcd_unlock_lock_void
	RET
_glcd_init_void:
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LD   R30,Z
	LDI  R31,0
	CPI  R30,LOW(0x1)
	LDI  R26,HIGH(0x1)
	CPC  R31,R26
	BRNE _0x2020012
	LDI  R30,LOW(0)
	STS  _i_S101000D000,R30
	LDS  R30,_glcd_rst_bit_msk_G101
	__PUTB1PMNS _glcd_rst_address_G101,2
	RCALL _set_delay_10ms
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(2)
	RJMP _0x2080008
_0x2020012:
	CPI  R30,LOW(0x2)
	LDI  R26,HIGH(0x2)
	CPC  R31,R26
	BRNE _0x2020013
	LDS  R30,_glcd_rst_bit_msk_G101
	__PUTB1PMNS _glcd_rst_address_G101,1
_0x2080009:
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(3)
_0x2080008:
	STD  Z+0,R26
	RCALL _delay
	RET
	RJMP _0x2020011
_0x2020013:
	CPI  R30,LOW(0x3)
	LDI  R26,HIGH(0x3)
	CPC  R31,R26
	BRNE _0x2020014
	LDS  R30,_glcd_rs_bit_msk_G101
	__PUTB1PMNS _glcd_rs_address_G101,2
	LDS  R30,_glcd_cs1_bit_msk_G101
	__PUTB1PMNS _glcd_cs1_address_G101,2
	LDS  R30,_glcd_cs2_bit_msk_G101
	__PUTB1PMNS _glcd_cs2_address_G101,1
	LDS  R26,_glcd_data_address_G101
	LDS  R27,_glcd_data_address_G101+1
	LDI  R30,LOW(62)
	ST   X,R30
	RJMP _0x2080006
_0x2020014:
	CPI  R30,LOW(0x4)
	LDI  R26,HIGH(0x4)
	CPC  R31,R26
	BRNE _0x2020015
	LDS  R26,_glcd_data_address_G101
	LDS  R27,_glcd_data_address_G101+1
	LDI  R30,LOW(64)
	ST   X,R30
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(5)
	RJMP _0x2080005
_0x2020015:
	CPI  R30,LOW(0x5)
	LDI  R26,HIGH(0x5)
	CPC  R31,R26
	BRNE _0x2020016
	LDS  R26,_glcd_data_address_G101
	LDS  R27,_glcd_data_address_G101+1
	LDI  R30,LOW(184)
	ST   X,R30
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(6)
	RJMP _0x2080005
_0x2020016:
	CPI  R30,LOW(0x6)
	LDI  R26,HIGH(0x6)
	CPC  R31,R26
	BRNE _0x2020017
	LDS  R26,_glcd_data_address_G101
	LDS  R27,_glcd_data_address_G101+1
	LDI  R30,LOW(63)
	ST   X,R30
	LDS  R30,_i_S101000D000
	SUBI R30,-LOW(1)
	STS  _i_S101000D000,R30
	LDS  R26,_i_S101000D000
	CPI  R26,LOW(0x2)
	BRSH _0x2020018
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(7)
	RJMP _0x202005C
_0x2020018:
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(8)
_0x202005C:
	STD  Z+0,R26
	RJMP _0x2080007
_0x2020017:
	CPI  R30,LOW(0x7)
	LDI  R26,HIGH(0x7)
	CPC  R31,R26
	BRNE _0x202001A
	LDS  R30,_glcd_cs1_bit_msk_G101
	__PUTB1PMNS _glcd_cs1_address_G101,3
	LDS  R30,_glcd_cs2_bit_msk_G101
	__PUTB1PMNS _glcd_cs2_address_G101,3
	LDS  R26,_glcd_data_address_G101
	LDS  R27,_glcd_data_address_G101+1
	LDI  R30,LOW(62)
	ST   X,R30
	RJMP _0x2080006
_0x202001A:
	CPI  R30,LOW(0x8)
	LDI  R26,HIGH(0x8)
	CPC  R31,R26
	BRNE _0x2020011
	RJMP _0x2080004
_0x2020011:
	RET
_glcd_init:
	LDI  R30,LOW(_glcd_init_void)
	LDI  R31,HIGH(_glcd_init_void)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(1)
	ST   -Y,R30
	RCALL _push
	RCALL _glcd_init_void
	RET
_glcd_writebyte_void:
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LD   R30,Z
	LDI  R31,0
	CPI  R30,LOW(0x1)
	LDI  R26,HIGH(0x1)
	CPC  R31,R26
	BREQ PC+3
	JMP _0x202001F
	LDI  R30,LOW(64)
	CP   R7,R30
	BRLO _0x2020020
	LDS  R30,_glcd_cs1_bit_msk_G101
	__PUTB1PMNS _glcd_cs1_address_G101,2
	LDS  R30,_glcd_cs2_bit_msk_G101
	__PUTB1PMNS _glcd_cs2_address_G101,1
	RJMP _0x2020021
_0x2020020:
	LDS  R30,_glcd_cs1_bit_msk_G101
	__PUTB1PMNS _glcd_cs1_address_G101,1
	LDS  R30,_glcd_cs2_bit_msk_G101
	__PUTB1PMNS _glcd_cs2_address_G101,2
_0x2020021:
	LDS  R30,_glcd_rs_bit_msk_G101
	__PUTB1PMNS _glcd_rs_address_G101,2
	LDS  R30,_glcd_rw_bit_msk_G101
	__PUTB1PMNS _glcd_rw_address_G101,2
	MOV  R30,R6
	ORI  R30,LOW(0xB8)
	LDS  R26,_glcd_data_address_G101
	LDS  R27,_glcd_data_address_G101+1
	ST   X,R30
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(2)
	RJMP _0x2080005
_0x202001F:
	CPI  R30,LOW(0x2)
	LDI  R26,HIGH(0x2)
	CPC  R31,R26
	BRNE _0x2020022
	LDS  R30,_glcd_rs_bit_msk_G101
	__PUTB1PMNS _glcd_rs_address_G101,2
	LDS  R30,_glcd_rw_bit_msk_G101
	__PUTB1PMNS _glcd_rw_address_G101,2
	MOV  R30,R7
	ORI  R30,0x40
	LDS  R26,_glcd_data_address_G101
	LDS  R27,_glcd_data_address_G101+1
	ST   X,R30
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(3)
	RJMP _0x2080005
_0x2020022:
	CPI  R30,LOW(0x3)
	LDI  R26,HIGH(0x3)
	CPC  R31,R26
	BRNE _0x2020023
	LDS  R30,_glcd_rs_bit_msk_G101
	__PUTB1PMNS _glcd_rs_address_G101,1
	LDS  R30,_glcd_rw_bit_msk_G101
	__PUTB1PMNS _glcd_rw_address_G101,2
	LDS  R26,_glcd_data_address_G101
	LDS  R27,_glcd_data_address_G101+1
	ST   X,R9
_0x2080006:
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(4)
_0x2080005:
	STD  Z+0,R26
_0x2080007:
	RCALL _glcd_unlock_lock
	RET
	RJMP _0x202001E
_0x2020023:
	CPI  R30,LOW(0x4)
	LDI  R26,HIGH(0x4)
	CPC  R31,R26
	BRNE _0x202001E
	RJMP _0x2080004
_0x202001E:
	RET
_glcd_writebyte:
	LDD  R7,Y+2
	LDD  R6,Y+1
	LDD  R9,Y+0
	LDI  R30,LOW(_glcd_writebyte_void)
	LDI  R31,HIGH(_glcd_writebyte_void)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(1)
	ST   -Y,R30
	RCALL _push
	RCALL _glcd_writebyte_void
	RJMP _0x2080003
_glcd_putchar_void:
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LD   R30,Z
	LDI  R31,0
	CPI  R30,LOW(0x1)
	LDI  R26,HIGH(0x1)
	CPC  R31,R26
	BRNE _0x202002F
	LDI  R30,LOW(0)
	STS  _i_S1010013001,R30
	MOV  R30,R13
	LDI  R31,0
	SBIW R30,32
	MOV  R13,R30
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(2)
	STD  Z+0,R26
	ST   -Y,R11
	ST   -Y,R10
	MOV  R30,R13
	LDI  R26,LOW(6)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_glcd_font*2)
	SBCI R31,HIGH(-_glcd_font*2)
	RJMP _0x2080002
_0x202002F:
	CPI  R30,LOW(0x2)
	LDI  R26,HIGH(0x2)
	CPC  R31,R26
	BRNE _0x202002E
	LDS  R30,_i_S1010013001
	SUBI R30,-LOW(1)
	STS  _i_S1010013001,R30
	LDS  R26,_i_S1010013001
	CPI  R26,LOW(0x6)
	BRSH _0x2020031
	INC  R11
	ST   -Y,R11
	ST   -Y,R10
	MOV  R30,R13
	LDI  R26,LOW(6)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_glcd_font*2)
	SBCI R31,HIGH(-_glcd_font*2)
	MOVW R26,R30
	LDS  R30,_i_S1010013001
	LDI  R31,0
	ADD  R30,R26
	ADC  R31,R27
	LPM  R30,Z
	ST   -Y,R30
	RCALL _glcd_writebyte
	RJMP _0x2020032
_0x2020031:
	RCALL _pull_void
	RCALL _run_function
	ICALL
_0x2020032:
	RET
_0x202002E:
	RET
_glcd_putchar:
	LDD  R11,Y+2
	LDD  R10,Y+1
	LDD  R13,Y+0
	LDI  R30,LOW(_glcd_putchar_void)
	LDI  R31,HIGH(_glcd_putchar_void)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(1)
	ST   -Y,R30
	RCALL _push
	RCALL _glcd_putchar_void
	RJMP _0x2080003
_glcd_puts_void:
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LD   R30,Z
	LDI  R31,0
	CPI  R30,LOW(0x1)
	LDI  R26,HIGH(0x1)
	CPC  R31,R26
	BRNE _0x2020035
	LDS  R26,_glcd_puts_str
	LDS  R27,_glcd_puts_str+1
	LD   R30,X
	CPI  R30,0
	BREQ _0x2020037
	ST   -Y,R12
	LDS  R30,_glcd_puts_page
	ST   -Y,R30
	LD   R30,X+
	STS  _glcd_puts_str,R26
	STS  _glcd_puts_str+1,R27
	ST   -Y,R30
	RCALL _glcd_putchar
	LDI  R30,LOW(6)
	ADD  R12,R30
	RJMP _0x2020038
_0x2020037:
	RCALL _pull_void
	RCALL _run_function
	ICALL
_0x2020038:
	RET
_0x2020035:
	RET
_glcd_puts:
	LDD  R12,Y+3
	LDD  R30,Y+2
	STS  _glcd_puts_page,R30
	LD   R30,Y
	LDD  R31,Y+1
	STS  _glcd_puts_str,R30
	STS  _glcd_puts_str+1,R31
	LDI  R30,LOW(_glcd_puts_void)
	LDI  R31,HIGH(_glcd_puts_void)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(1)
	ST   -Y,R30
	RCALL _push
	RCALL _glcd_puts_void
	ADIW R28,4
	RET
_glcd_puts_center_void:
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LD   R30,Z
	LDI  R31,0
	CPI  R30,LOW(0x1)
	LDI  R26,HIGH(0x1)
	CPC  R31,R26
	BRNE _0x202003C
	LDS  R30,_glcd_puts_center_str
	LDS  R31,_glcd_puts_center_str+1
	ST   -Y,R31
	ST   -Y,R30
	CALL _strlen
	STS  _i_S1010017000,R30
	LDS  R26,_i_S1010017000
	LDI  R30,LOW(6)
	MUL  R30,R26
	MOVW R30,R0
	LDI  R26,LOW(128)
	LDI  R27,HIGH(128)
	SUB  R26,R30
	SBC  R27,R31
	LDI  R30,LOW(2)
	LDI  R31,HIGH(2)
	CALL __DIVW21
	STS  _i_S1010017000,R30
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(2)
	STD  Z+0,R26
	LDS  R30,_i_S1010017000
	ST   -Y,R30
	LDS  R30,_glcd_puts_center_page
	ST   -Y,R30
	LDS  R30,_glcd_puts_center_str
	LDS  R31,_glcd_puts_center_str+1
	ST   -Y,R31
	ST   -Y,R30
	RCALL _glcd_puts
	RET
	RJMP _0x202003B
_0x202003C:
	CPI  R30,LOW(0x2)
	LDI  R26,HIGH(0x2)
	CPC  R31,R26
	BRNE _0x202003B
_0x2080004:
	RCALL _pull_void
	RCALL _run_function
	ICALL
	RET
_0x202003B:
	RET
_glcd_puts_center:
	LDD  R30,Y+2
	STS  _glcd_puts_center_page,R30
	LD   R30,Y
	LDD  R31,Y+1
	STS  _glcd_puts_center_str,R30
	STS  _glcd_puts_center_str+1,R31
	LDI  R30,LOW(_glcd_puts_center_void)
	LDI  R31,HIGH(_glcd_puts_center_void)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(1)
	ST   -Y,R30
	RCALL _push
	RCALL _glcd_puts_center_void
_0x2080003:
	ADIW R28,3
	RET
_glcd_clear_void:
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LD   R30,Z
	LDI  R31,0
	CPI  R30,LOW(0x1)
	LDI  R26,HIGH(0x1)
	CPC  R31,R26
	BRNE _0x202004C
	LDI  R30,LOW(0)
	STS  _i_S101001D000,R30
	STS  _j_S101001D000,R30
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(2)
	STD  Z+0,R26
	LDI  R30,LOW(0)
	ST   -Y,R30
	ST   -Y,R30
	RJMP _0x2080001
_0x202004C:
	CPI  R30,LOW(0x2)
	LDI  R26,HIGH(0x2)
	CPC  R31,R26
	BRNE _0x202004B
	LDS  R26,_i_S101001D000
	CPI  R26,LOW(0x7)
	BRNE _0x202004F
	LDS  R26,_j_S101001D000
	CPI  R26,LOW(0x7F)
	BRLO _0x2020051
_0x202004F:
	LDS  R26,_i_S101001D000
	CPI  R26,LOW(0x7)
	BRSH _0x202004E
_0x2020051:
	LDS  R30,_j_S101001D000
	SUBI R30,-LOW(1)
	STS  _j_S101001D000,R30
	LDS  R26,_j_S101001D000
	CPI  R26,LOW(0x80)
	BRNE _0x2020053
	LDI  R30,LOW(0)
	STS  _j_S101001D000,R30
	LDS  R30,_i_S101001D000
	SUBI R30,-LOW(1)
	STS  _i_S101001D000,R30
_0x2020053:
	LDS  R30,_j_S101001D000
	ST   -Y,R30
	LDS  R30,_i_S101001D000
	ST   -Y,R30
	LDI  R30,LOW(0)
	ST   -Y,R30
	RCALL _glcd_writebyte
	RJMP _0x2020054
_0x202004E:
	RCALL _pull_void
	RCALL _run_function
	ICALL
_0x2020054:
	RET
_0x202004B:
	RET
_glcd_clear:
	LDI  R30,LOW(_glcd_clear_void)
	LDI  R31,HIGH(_glcd_clear_void)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(1)
	ST   -Y,R30
	RCALL _push
	RCALL _glcd_clear_void
	RET
_glcd_putbmp_void:
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LD   R30,Z
	LDI  R31,0
	CPI  R30,LOW(0x1)
	LDI  R26,HIGH(0x1)
	CPC  R31,R26
	BRNE _0x2020058
	LDI  R30,LOW(0)
	STS  _i_S101001F000,R30
	STS  _i_S101001F000+1,R30
	LDS  R30,_stack_pointer_G101
	LDI  R31,0
	SUBI R30,LOW(-_function_status)
	SBCI R31,HIGH(-_function_status)
	LDI  R26,LOW(2)
	STD  Z+0,R26
	LDI  R30,LOW(0)
	ST   -Y,R30
	ST   -Y,R30
	LDS  R30,_glcd_putbmp_bmp
	LDS  R31,_glcd_putbmp_bmp+1
_0x2080002:
	LPM  R30,Z
_0x2080001:
	ST   -Y,R30
	RCALL _glcd_writebyte
	RET
	RJMP _0x2020057
_0x2020058:
	CPI  R30,LOW(0x2)
	LDI  R26,HIGH(0x2)
	CPC  R31,R26
	BRNE _0x2020057
	LDS  R30,_i_S101001F000
	LDS  R31,_i_S101001F000+1
	ADIW R30,1
	STS  _i_S101001F000,R30
	STS  _i_S101001F000+1,R31
	LDS  R26,_i_S101001F000
	LDS  R27,_i_S101001F000+1
	CPI  R26,LOW(0x400)
	LDI  R30,HIGH(0x400)
	CPC  R27,R30
	BRSH _0x202005A
	LDS  R30,_i_S101001F000
	LDS  R31,_i_S101001F000+1
	ANDI R30,LOW(0x7F)
	ANDI R31,HIGH(0x7F)
	ST   -Y,R30
	LDI  R30,LOW(128)
	LDI  R31,HIGH(128)
	CALL __DIVW21U
	ST   -Y,R30
	LDS  R30,_i_S101001F000
	LDS  R31,_i_S101001F000+1
	LDS  R26,_glcd_putbmp_bmp
	LDS  R27,_glcd_putbmp_bmp+1
	ADD  R30,R26
	ADC  R31,R27
	LPM  R30,Z
	ST   -Y,R30
	RCALL _glcd_writebyte
	RJMP _0x202005B
_0x202005A:
	RCALL _pull_void
	RCALL _run_function
	ICALL
_0x202005B:
	RET
_0x2020057:
	RET
_glcd_putbmp:
	LD   R30,Y
	LDD  R31,Y+1
	STS  _glcd_putbmp_bmp,R30
	STS  _glcd_putbmp_bmp+1,R31
	LDI  R30,LOW(_glcd_putbmp_void)
	LDI  R31,HIGH(_glcd_putbmp_void)
	ST   -Y,R31
	ST   -Y,R30
	LDI  R30,LOW(1)
	ST   -Y,R30
	RCALL _push
	RCALL _glcd_putbmp_void
	ADIW R28,2
	RET

	.CSEG

	.CSEG
_strlen:
    ld   r26,y+
    ld   r27,y+
    clr  r30
    clr  r31
strlen0:
    ld   r22,x+
    tst  r22
    breq strlen1
    adiw r30,1
    rjmp strlen0
strlen1:
    ret
_strlenf:
    clr  r26
    clr  r27
    ld   r30,y+
    ld   r31,y+
strlenf0:
	lpm  r0,z+
    tst  r0
    breq strlenf1
    adiw r26,1
    rjmp strlenf0
strlenf1:
    movw r30,r26
    ret

	.DSEG
_glcd_data_address_G101:
	.BYTE 0x2
_glcd_rs_address_G101:
	.BYTE 0x2
_glcd_rs_bit_msk_G101:
	.BYTE 0x1
_glcd_rw_address_G101:
	.BYTE 0x2
_glcd_rw_bit_msk_G101:
	.BYTE 0x1
_glcd_en_address_G101:
	.BYTE 0x2
_glcd_en_bit_msk_G101:
	.BYTE 0x1
_glcd_cs1_address_G101:
	.BYTE 0x2
_glcd_cs1_bit_msk_G101:
	.BYTE 0x1
_glcd_cs2_address_G101:
	.BYTE 0x2
_glcd_cs2_bit_msk_G101:
	.BYTE 0x1
_glcd_rst_address_G101:
	.BYTE 0x2
_glcd_rst_bit_msk_G101:
	.BYTE 0x1
_function_stack:
	.BYTE 0xC
_function_status:
	.BYTE 0x6
_stack_pointer_G101:
	.BYTE 0x1
_i_S101000D000:
	.BYTE 0x1
_i_S1010013001:
	.BYTE 0x1
_glcd_puts_page:
	.BYTE 0x1
_glcd_puts_str:
	.BYTE 0x2
_glcd_puts_center_page:
	.BYTE 0x1
_glcd_puts_center_str:
	.BYTE 0x2
_i_S1010017000:
	.BYTE 0x1
_glcd_putsf_column:
	.BYTE 0x1
_glcd_putsf_page:
	.BYTE 0x1
_glcd_putsf_str:
	.BYTE 0x2
_glcd_putsf_center_page:
	.BYTE 0x1
_glcd_putsf_center_str:
	.BYTE 0x2
_i_S101001D000:
	.BYTE 0x1
_j_S101001D000:
	.BYTE 0x1
_glcd_putbmp_bmp:
	.BYTE 0x2
_i_S101001F000:
	.BYTE 0x2

	.CSEG

	.CSEG
_delay_ms:
	ld   r30,y+
	ld   r31,y+
	adiw r30,0
	breq __delay_ms1
__delay_ms0:
	__DELAY_USW 0x1F40
	wdr
	sbiw r30,1
	brne __delay_ms0
__delay_ms1:
	ret

__ADDW2R15:
	CLR  R0
	ADD  R26,R15
	ADC  R27,R0
	RET

__ANEGW1:
	NEG  R31
	NEG  R30
	SBCI R31,0
	RET

__LSLB12:
	TST  R30
	MOV  R0,R30
	MOV  R30,R26
	BREQ __LSLB12R
__LSLB12L:
	LSL  R30
	DEC  R0
	BRNE __LSLB12L
__LSLB12R:
	RET

__LTB12U:
	CP   R26,R30
	LDI  R30,1
	BRLO __LTB12U1
	CLR  R30
__LTB12U1:
	RET

__DIVW21U:
	CLR  R0
	CLR  R1
	LDI  R25,16
__DIVW21U1:
	LSL  R26
	ROL  R27
	ROL  R0
	ROL  R1
	SUB  R0,R30
	SBC  R1,R31
	BRCC __DIVW21U2
	ADD  R0,R30
	ADC  R1,R31
	RJMP __DIVW21U3
__DIVW21U2:
	SBR  R26,1
__DIVW21U3:
	DEC  R25
	BRNE __DIVW21U1
	MOVW R30,R26
	MOVW R26,R0
	RET

__DIVW21:
	RCALL __CHKSIGNW
	RCALL __DIVW21U
	BRTC __DIVW211
	RCALL __ANEGW1
__DIVW211:
	RET

__CHKSIGNW:
	CLT
	SBRS R31,7
	RJMP __CHKSW1
	RCALL __ANEGW1
	SET
__CHKSW1:
	SBRS R27,7
	RJMP __CHKSW2
	COM  R26
	COM  R27
	ADIW R26,1
	BLD  R0,0
	INC  R0
	BST  R0,0
__CHKSW2:
	RET

__GETW1P:
	LD   R30,X+
	LD   R31,X
	SBIW R26,1
	RET

__GETW1PF:
	LPM  R0,Z+
	LPM  R31,Z
	MOV  R30,R0
	RET

__PUTPARD1:
	ST   -Y,R23
	ST   -Y,R22
	ST   -Y,R31
	ST   -Y,R30
	RET

__SAVELOCR6:
	ST   -Y,R21
__SAVELOCR5:
	ST   -Y,R20
__SAVELOCR4:
	ST   -Y,R19
__SAVELOCR3:
	ST   -Y,R18
__SAVELOCR2:
	ST   -Y,R17
	ST   -Y,R16
	RET

__LOADLOCR6:
	LDD  R21,Y+5
__LOADLOCR5:
	LDD  R20,Y+4
__LOADLOCR4:
	LDD  R19,Y+3
__LOADLOCR3:
	LDD  R18,Y+2
__LOADLOCR2:
	LDD  R17,Y+1
	LD   R16,Y
	RET

;END OF CODE MARKER
__END_OF_CODE:
