

================================================================
== Vitis HLS Report for 'write_output_top_Pipeline_VITIS_LOOP_192_1'
================================================================
* Date:           Fri Jul 18 13:04:10 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1538|     1538|  15.380 us|  15.380 us|  1537|  1537|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_1  |     1536|     1536|         3|          3|          4|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     21|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     62|    -|
|Register         |        -|    -|      30|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      30|     83|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln192_fu_98_p2   |         +|   0|  0|  10|          10|           1|
    |icmp_ln192_fu_92_p2  |      icmp|   0|  0|  11|          10|          11|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  21|          20|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  17|          4|    1|          4|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|   10|         20|
    |gmem1_blk_n_W         |   9|          2|    1|          2|
    |i_fu_56               |   9|          2|   10|         20|
    |output_s_blk_n        |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  62|         14|   24|         50|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   3|   0|    3|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_fu_56                |  10|   0|   10|          0|
    |output_s_read_reg_130  |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  30|   0|   30|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  write_output_top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  write_output_top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  write_output_top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  write_output_top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  write_output_top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  write_output_top_Pipeline_VITIS_LOOP_192_1|  return value|
|m_axi_gmem1_0_AWVALID    |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWREADY    |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWADDR     |  out|   32|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWID       |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWLEN      |  out|   32|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE     |  out|    3|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWBURST    |  out|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK     |  out|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE    |  out|    4|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWPROT     |  out|    3|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWQOS      |  out|    4|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWREGION   |  out|    4|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_AWUSER     |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WVALID     |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WREADY     |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WDATA      |  out|   16|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WSTRB      |  out|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WLAST      |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WID        |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_WUSER      |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARVALID    |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARREADY    |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARADDR     |  out|   32|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARID       |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARLEN      |  out|   32|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE     |  out|    3|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARBURST    |  out|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK     |  out|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE    |  out|    4|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARPROT     |  out|    3|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARQOS      |  out|    4|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARREGION   |  out|    4|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_ARUSER     |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RVALID     |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RREADY     |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RDATA      |   in|   16|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RLAST      |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RID        |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM   |   in|   11|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RUSER      |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_RRESP      |   in|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_BVALID     |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_BREADY     |  out|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_BRESP      |   in|    2|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_BID        |   in|    1|       m_axi|                                       gmem1|       pointer|
|m_axi_gmem1_0_BUSER      |   in|    1|       m_axi|                                       gmem1|       pointer|
|sext_ln192               |   in|   31|     ap_none|                                  sext_ln192|        scalar|
|output_s_dout            |   in|   16|     ap_fifo|                                    output_s|       pointer|
|output_s_empty_n         |   in|    1|     ap_fifo|                                    output_s|       pointer|
|output_s_read            |  out|    1|     ap_fifo|                                    output_s|       pointer|
|output_s_num_data_valid  |   in|   10|     ap_fifo|                                    output_s|       pointer|
|output_s_fifo_cap        |   in|   10|     ap_fifo|                                    output_s|       pointer|
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+

