
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP2 for linux64 - Dec 03, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
############################################
#
# Auto-generated project tcl file:
#  * sets up variable
#  * runs customized script
#
############################################
sh date
Thu Jul  4 10:21:44 CEST 2024
set TOP_MODULE cve2_top
cve2_top
set DC_SCRIPT dc_script.tcl
dc_script.tcl
set READ_SOURCES alessiocaviglia_vcve2_vcve2_top_0.1-read-sources
alessiocaviglia_vcve2_vcve2_top_0.1-read-sources
set SCRIPT_DIR ../../scripts
../../scripts
set REPORT_DIR ../../rpt
../../rpt
sh mkdir -p ${REPORT_DIR}
############################################
#
# Run custom script
#
############################################
source ${SCRIPT_DIR}/${DC_SCRIPT}
------------------------------------------------------------------
USED LIBRARIES
* /software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.db
------------------------------------------------------------------
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_pkg_0.1/rtl/vcve2_pkg.sv
Warning:  ../src/alessiocaviglia_vcve2_vcve2_pkg_0.1/rtl/vcve2_pkg.sv:15: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Loading db file '/software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.db'
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv
Warning:  ../src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv:23: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_generic_flop_0/rtl/prim_generic_flop.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_ram_1p_pkg_0/rtl/prim_ram_1p_pkg.sv
Warning:  ../src/lowrisc_prim_ram_1p_pkg_0/rtl/prim_ram_1p_pkg.sv:18: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv
Warning:  ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:81: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_76_68_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_76_68_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_22_16_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_22_16_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_28_22_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_28_22_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_39_32_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_39_32_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_64_57_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_64_57_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_72_64_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_72_64_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_22_16_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_22_16_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_39_32_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_39_32_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_72_64_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_72_64_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_76_68_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_76_68_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_xilinx_buf_0/rtl/prim_xilinx_buf.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_xilinx_flop_0/rtl/prim_xilinx_flop.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_fracturable_adder.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_alu.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_branch_predict.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_compressed_decoder.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_controller.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/lowrisc_dv_dv_fcov_macros_0/dv_fcov_macros.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_pmp_reset_default.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_csr.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_counter.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_ex_block.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_fetch_fifo.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/lowrisc_dv_dv_fcov_macros_0/dv_fcov_macros.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_if_stage.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/lowrisc_dv_dv_fcov_macros_0/dv_fcov_macros.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_multdiv_fast.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_multdiv_slow.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_prefetch_buffer.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_pmp.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_wb.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/lowrisc_dv_dv_fcov_macros_0/dv_fcov_macros.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv:55: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vce2_agu.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_lsu_interface.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_dmem_arbiter.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_core.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_cipher_0/rtl/prim_subst_perm.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_cipher_0/rtl/prim_present.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_cipher_0/rtl/prim_prince.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh
Warning:  ../src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh:71: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_lfsr_0.1/rtl/prim_lfsr.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_abstract_buf_0/prim_buf.sv
Warning:  ../src/lowrisc_prim_abstract_buf_0/prim_buf.sv:27: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv
Warning:  ../src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv:29: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_abstract_flop_0/prim_flop.sv
Warning:  ../src/lowrisc_prim_abstract_flop_0/prim_flop.sv:30: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_ram_1p_adv_0.1/rtl/prim_ram_1p_adv.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_ram_1p_scr_0.1/rtl/prim_ram_1p_scr.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/lowrisc_prim_util_get_scramble_params_0/rtl/prim_util_get_scramble_params.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_top_0.1/rtl/cve2_register_file_ff.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_vcve2_vcve2_top_0.1/rtl/cve2_top.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/standard.sldb'
  Loading link library 'tcbn65lpwc'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine cve2_top line 127 in file
		'../src/alessiocaviglia_vcve2_vcve2_top_0.1/rtl/cve2_top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| fetch_enable_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   core_busy_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cve2_top)
Elaborated 1 design.
Current design is now 'cve2_top'.
Information: Building the design 'vcve2_core' instantiated from design 'cve2_top' with
	the parameters "PMPEnable=1'h0,PMPGranularity=32'h00000000,PMPNumRegions=32'h00000004,MHPMCounterNum=32'h00000000,MHPMCounterWidth=32'h00000028,RV32E=1'h0,RV32M=3,RV32B=0,DbgTriggerEn=1'h1,DbgHwBreakNum=32'h00000001,DmHaltAddr=32'h1a110800,DmExceptionAddr=32'h1a110808". (HDL-193)

Statistics for case statements in always block at line 1050 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_core.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1078           |    user/user     |
|           1090           |    user/user     |
|           1102           |    user/user     |
|           1114           |    user/user     |
|           1126           |    user/user     |
|           1141           |    user/user     |
===============================================

Statistics for case statements in always block at line 1172 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_core.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1176           |    user/user     |
|           1179           |    user/user     |
|           1190           |    user/user     |
|           1201           |    user/user     |
|           1214           |    user/user     |
===============================================

Inferred memory devices in process
	in routine vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808 line 1023 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_core.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vsew_q_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     vsew_q_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     vlmul_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      vl_q_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808)
Information: Building the design 'cve2_if_stage' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "DmHaltAddr=32'h1a110800,DmExceptionAddr=32'h1a110808". (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_if_stage.sv:123: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 122 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           123            |    user/user     |
===============================================

Statistics for case statements in always block at line 136 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           137            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cve2_if_stage_1a110800_1a110808 line 220 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_if_stage.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|  instr_new_id_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| instr_valid_id_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine cve2_if_stage_1a110800_1a110808 line 237 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_if_stage.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|         pc_id_o_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     instr_rdata_id_o_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   instr_rdata_alu_id_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    instr_fetch_err_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| instr_fetch_err_plus2_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    instr_rdata_c_id_o_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
| instr_is_compressed_id_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   illegal_c_insn_id_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully. (cve2_if_stage_1a110800_1a110808)
Information: Building the design 'vcve2_id_stage' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "RV32E=1'h0,RV32M=3,RV32B=0". (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv:319: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv:379: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv:708: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 292 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           293            |    user/user     |
===============================================

Statistics for case statements in always block at line 302 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           303            |    user/user     |
===============================================

Statistics for case statements in always block at line 318 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           319            |    user/user     |
===============================================

Statistics for case statements in always block at line 342 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           343            |    user/user     |
===============================================

Statistics for case statements in always block at line 378 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           379            |    user/user     |
===============================================

Statistics for case statements in always block at line 694 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           708            |    user/user     |
|           710            |    user/user     |
===============================================

Inferred memory devices in process
	in routine vcve2_id_stage_0_3_0 line 359 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    imd_val_q_reg    | Flip-flop |  68   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vcve2_id_stage_0_3_0 line 638 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| branch_set_raw_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine vcve2_id_stage_0_3_0 line 656 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| branch_jump_set_done_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine vcve2_id_stage_0_3_0 line 681 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_id_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    id_fsm_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_id_stage_0_3_0)
Information: Building the design 'vcve2_ex_block' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "RV32M=3,RV32B=0". (HDL-193)

Statistics for case statements in always block at line 101 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_ex_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================
Presto compilation completed successfully. (vcve2_ex_block_RV32M3_RV32B0)
Information: Building the design 'cve2_load_store_unit'. (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv:114: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv:122: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv:134: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv:148: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv:111: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv:168: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv:221: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv:236: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv:275: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv:314: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 110 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           111            |    user/user     |
|           114            |    user/user     |
|           122            |    user/user     |
|           134            |    user/user     |
|           148            |    user/user     |
===============================================

Statistics for case statements in always block at line 167 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |    user/user     |
===============================================

Statistics for case statements in always block at line 220 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           221            |    user/user     |
===============================================

Statistics for case statements in always block at line 235 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           236            |    user/user     |
===============================================

Statistics for case statements in always block at line 274 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           275            |    user/user     |
===============================================

Statistics for case statements in always block at line 313 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           314            |    user/user     |
===============================================

Statistics for case statements in always block at line 332 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           348            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cve2_load_store_unit line 182 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cve2_load_store_unit line 191 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_we_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| rdata_offset_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_type_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| data_sign_ext_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cve2_load_store_unit line 211 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_last_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cve2_load_store_unit line 453 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_load_store_unit.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      lsu_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      ls_fsm_cs_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| handle_misaligned_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pmp_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (cve2_load_store_unit)
Information: Building the design 'vcve2_lsu_interface'. (HDL-193)

Statistics for case statements in always block at line 43 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_lsu_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine vcve2_lsu_interface line 33 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_lsu_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   curr_state_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     addr_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_lsu_interface)
Information: Building the design 'vcve2_dmem_arbiter'. (HDL-193)

Statistics for case statements in always block at line 71 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_dmem_arbiter.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            72            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine vcve2_dmem_arbiter line 60 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_dmem_arbiter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prev_op_q_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_dmem_arbiter)
Information: Building the design 'vcve2_wb'. (HDL-193)
Presto compilation completed successfully. (vcve2_wb)
Information: Building the design 'cve2_register_file_ff' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "RV32E=1'h0,DataWidth=32,WordZeroVal=32'h00000000". (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_top_0.1/rtl/cve2_register_file_ff.sv:62: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine cve2_register_file_ff_0_32_00000000 line 55 in file
		'../src/alessiocaviglia_vcve2_vcve2_top_0.1/rtl/cve2_register_file_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rf_reg_q_reg     | Flip-flop |  992  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================================
|            block name/line             | Inputs | Outputs | # sel inputs |
============================================================================
| cve2_register_file_ff_0_32_00000000/69 |   32   |   32    |      5       |
| cve2_register_file_ff_0_32_00000000/70 |   32   |   32    |      5       |
============================================================================
Presto compilation completed successfully. (cve2_register_file_ff_0_32_00000000)
Information: Building the design 'vcve2_vrf_interface' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "VLEN=128,PIPE_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 105 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           131            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 559 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           561            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 593 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           596            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 650 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           651            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine vcve2_vrf_interface_VLEN128_PIPE_WIDTH32 line 91 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| last_iteration_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     vrf_state_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| num_iterations_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| first_iteration_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine vcve2_vrf_interface_VLEN128_PIPE_WIDTH32 line 550 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|     rbuffer_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| curr_state_rdelay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine vcve2_vrf_interface_VLEN128_PIPE_WIDTH32 line 584 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|     wbuffer_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| curr_state_wdelay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine vcve2_vrf_interface_VLEN128_PIPE_WIDTH32 line 623 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rd_q_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      rs1_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rs2_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rs3_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_vrf_interface_VLEN128_PIPE_WIDTH32)
Information: Building the design 'vce2_agu' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "AddrWidth=32". (HDL-193)

Inferred memory devices in process
	in routine vce2_agu_AddrWidth32 line 33 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vce2_agu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_rd_q_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|   addr_rs1_q_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|   addr_rs2_q_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vce2_agu_AddrWidth32)
Information: Building the design 'cve2_cs_registers' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "DbgTriggerEn=1'h1,DbgHwBreakNum=32'h00000001,MHPMCounterNum=32'h00000000,MHPMCounterWidth=32'h00000028,PMPEnable=1'h0,PMPGranularity=32'h00000000,PMPNumRegions=32'h00000004,RV32E=1'h0,RV32M=3,RV32B=0". (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv:126: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv:126: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv:1138: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv:1142: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv:1341: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv:1392: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv:1433: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv:718: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 262 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           266            |    user/user     |
===============================================

Statistics for case statements in always block at line 484 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           521            |    user/user     |
|           622            |    user/user     |
|           625            |    user/user     |
===============================================

Statistics for case statements in always block at line 717 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           718            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0 line 703 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   priv_lvl_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0 line 1302 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mcountinhibit_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================================================================
|                               block name/line                                | Inputs | Outputs | # sel inputs |
==================================================================================================================
| cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0/407 |   32   |   67    |      5       |
==================================================================================================================
Presto compilation completed successfully. (cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0)
Information: Building the design 'cve2_prefetch_buffer'. (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_prefetch_buffer.sv:83: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_prefetch_buffer.sv:212: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine cve2_prefetch_buffer line 151 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_prefetch_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stored_addr_q_reg  | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cve2_prefetch_buffer line 168 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_prefetch_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  fetch_addr_q_reg   | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cve2_prefetch_buffer line 229 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_prefetch_buffer.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|  branch_discard_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     valid_req_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    discard_req_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| rdata_outstanding_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (cve2_prefetch_buffer)
Information: Building the design 'cve2_compressed_decoder'. (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_compressed_decoder.sv:45: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_compressed_decoder.sv:142: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_compressed_decoder.sv:124: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_compressed_decoder.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_compressed_decoder.sv:208: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_compressed_decoder.sv:42: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 36 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_compressed_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    user/user     |
|            45            |    user/user     |
|            86            |    user/user     |
|           124            |    user/user     |
|           142            |    user/user     |
|           208            |    user/user     |
===============================================
Presto compilation completed successfully. (cve2_compressed_decoder)
Information: Building the design 'vcve2_decoder' instantiated from design 'vcve2_id_stage_0_3_0' with
	the parameters "RV32E=1'h0,RV32M=3,RV32B=0". (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:443: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:443: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:452: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:948: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:963: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:969: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:975: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:981: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:987: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:993: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:943: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1025: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1036: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1010: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1062: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1119: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1125: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1131: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1132: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1133: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1134: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1136: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1137: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1138: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1140: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1141: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1142: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1145: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1146: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1147: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1150: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1151: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1152: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1153: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1156: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1159: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1160: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1162: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1165: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1168: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1171: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1174: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1177: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1180: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1185: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1188: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1191: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1196: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:1202: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:382: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv:934: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 223 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           265            |    user/user     |
|           305            |    user/user     |
|           334            |    user/user     |
|           351            |    user/user     |
|           382            |    user/user     |
|           391            |    user/user     |
|           407            |    user/user     |
|           432            |    user/user     |
|           484            |    user/user     |
|           594            |    user/user     |
|           620            |    user/user     |
|           656            |    user/user     |
|           679            |    auto/auto     |
|           686            |    auto/auto     |
|           702            |    auto/auto     |
|           709            |    auto/auto     |
|           734            |    user/user     |
===============================================

Statistics for case statements in always block at line 802 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           817            |    user/user     |
|           859            |    user/user     |
|           934            |    user/user     |
|           1104           |    user/user     |
|           1252           |    user/user     |
|           1330           |    user/user     |
===============================================
Presto compilation completed successfully. (vcve2_decoder_0_3_0)
Information: Building the design 'cve2_controller'. (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_controller.sv:307: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 318 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           357            |    user/user     |
|           601            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cve2_controller line 729 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_controller.sv'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|     illegal_insn_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ctrl_fsm_cs_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       nmi_mode_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    do_single_step_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      debug_mode_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| enter_debug_mode_prio_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       load_err_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       store_err_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        exc_req_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (cve2_controller)
Information: Building the design 'cve2_alu' instantiated from design 'vcve2_ex_block_RV32M3_RV32B0' with
	the parameters "RV32B=0". (HDL-193)

Statistics for case statements in always block at line 58 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            64            |    user/user     |
===============================================

Statistics for case statements in always block at line 88 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |    user/user     |
===============================================

Statistics for case statements in always block at line 100 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           101            |    user/user     |
===============================================

Statistics for case statements in always block at line 130 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           131            |    user/user     |
===============================================

Statistics for case statements in always block at line 170 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           171            |    user/user     |
===============================================

Statistics for case statements in always block at line 315 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           316            |    user/user     |
===============================================

Statistics for case statements in always block at line 382 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           383            |    user/user     |
===============================================

Statistics for case statements in always block at line 402 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           403            |    user/user     |
===============================================

Statistics for case statements in always block at line 1330 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1333           |    user/user     |
===============================================
Presto compilation completed successfully. (cve2_alu_RV32B0)
Information: Building the design 'cve2_multdiv_fast' instantiated from design 'vcve2_ex_block_RV32M3_RV32B0' with
	the parameters "RV32M=3". (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_multdiv_fast.sv:267: signed to unsigned assignment occurs. (VER-318)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_multdiv_fast.sv:284: signed to unsigned part selection occurs. (VER-318)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_multdiv_fast.sv:287: signed to unsigned part selection occurs. (VER-318)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_multdiv_fast.sv:335: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 183 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_multdiv_fast.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           196            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 280 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_multdiv_fast.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           282            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 315 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_multdiv_fast.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           335            |    user/user     |
===============================================

Statistics for case statements in always block at line 535 in file
	'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_multdiv_fast.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           548            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cve2_multdiv_fast_RV32M3 line 102 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_multdiv_fast.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  div_by_zero_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  div_counter_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   md_state_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| op_numerator_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  op_quotient_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cve2_multdiv_fast_RV32M3 line 372 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_multdiv_fast.sv'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
| gen_mult_single_cycle.mult_state_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================================
Statistics for MUX_OPs
==================================================================
|       block name/line        | Inputs | Outputs | # sel inputs |
==================================================================
| cve2_multdiv_fast_RV32M3/601 |   32   |    1    |      5       |
==================================================================
Presto compilation completed successfully. (cve2_multdiv_fast_RV32M3)
Information: Building the design 'cve2_csr' instantiated from design 'cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=6,ResetValue=6'h0c". (HDL-193)

Inferred memory devices in process
	in routine cve2_csr_6_0c line 28 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cve2_csr_6_0c)
Information: Building the design 'cve2_csr' instantiated from design 'cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=32,ShadowCopy=1'h0,ResetValue=1'h0". (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_csr.sv:14: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine cve2_csr_32_0_0 line 28 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cve2_csr_32_0_0)
Information: Building the design 'cve2_csr' instantiated from design 'cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=19,ShadowCopy=1'h0,ResetValue=1'h0". (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_csr.sv:14: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine cve2_csr_19_0_0 line 28 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cve2_csr_19_0_0)
Information: Building the design 'cve2_csr' instantiated from design 'cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=7,ShadowCopy=1'h0,ResetValue=1'h0". (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_csr.sv:14: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine cve2_csr_7_0_0 line 28 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cve2_csr_7_0_0)
Information: Building the design 'cve2_csr' instantiated from design 'cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=32,ResetValue=32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine cve2_csr_32_00000001 line 28 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cve2_csr_32_00000001)
Information: Building the design 'cve2_csr' instantiated from design 'cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=32,ShadowCopy=1'h0,ResetValue=32'h40000003". (HDL-193)

Inferred memory devices in process
	in routine cve2_csr_32_0_40000003 line 28 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cve2_csr_32_0_40000003)
Information: Building the design 'cve2_csr' instantiated from design 'cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=3,ShadowCopy=1'h0,ResetValue=3'h4". (HDL-193)

Inferred memory devices in process
	in routine cve2_csr_3_0_4 line 28 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cve2_csr_3_0_4)
Information: Building the design 'cve2_counter' instantiated from design 'cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "CounterWidth=64". (HDL-193)

Inferred memory devices in process
	in routine cve2_counter_CounterWidth64 line 63 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cve2_counter_CounterWidth64)
Information: Building the design 'cve2_counter' instantiated from design 'cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "CounterWidth=64,ProvideValUpd=1". (HDL-193)

Inferred memory devices in process
	in routine cve2_counter_CounterWidth64_ProvideValUpd1 line 63 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cve2_counter_CounterWidth64_ProvideValUpd1)
Information: Building the design 'cve2_csr' instantiated from design 'cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=32'h00000001,ShadowCopy=1'h0,ResetValue=1'h0". (HDL-193)

Inferred memory devices in process
	in routine cve2_csr_00000001_0_0 line 28 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cve2_csr_00000001_0_0)
Information: Building the design 'cve2_fetch_fifo' instantiated from design 'cve2_prefetch_buffer' with
	the parameters "NUM_REQS=32'h00000002". (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_fetch_fifo.sv:205: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_fetch_fifo.sv:237: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine cve2_fetch_fifo_00000002 line 151 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_fetch_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  instr_addr_q_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cve2_fetch_fifo_00000002 line 219 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_fetch_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     valid_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cve2_fetch_fifo_00000002 line 228 in file
		'../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/cve2_fetch_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      err_q_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cve2_fetch_fifo_00000002)
Information: Building the design 'vcve2_fracturable_adder' instantiated from design 'cve2_alu_RV32B0' with
	the parameters "PIPE_WIDTH=32". (HDL-193)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_fracturable_adder.sv:14: signed to unsigned assignment occurs. (VER-318)
Warning:  ../src/alessiocaviglia_vcve2_vcve2_core_0.1/rtl/vcve2_fracturable_adder.sv:15: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully. (vcve2_fracturable_adder_PIPE_WIDTH32)

  Linking design 'cve2_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (31 designs)              /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/cve2_top.db, etc
  tcbn65lpwc (library)        /software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.db

Writing ddc file '../../rpt/precompiled.ddc'.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.2 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1971 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cve2_csr_32_0_0_0'
  Processing 'cve2_csr_00000001_0_0_0'
  Processing 'cve2_counter_CounterWidth64_ProvideValUpd1'
  Processing 'cve2_counter_CounterWidth64'
  Processing 'cve2_csr_7_0_0_0'
  Processing 'cve2_csr_3_0_4'
  Processing 'cve2_csr_32_0_40000003'
  Processing 'cve2_csr_32_00000001'
  Processing 'cve2_csr_19_0_0'
  Processing 'cve2_csr_6_0c'
  Processing 'cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0'
Information: The register 'mcountinhibit_q_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'vce2_agu_AddrWidth32'
  Processing 'vcve2_vrf_interface_VLEN128_PIPE_WIDTH32'
  Processing 'cve2_register_file_ff_0_32_00000000'
  Processing 'vcve2_wb'
  Processing 'vcve2_dmem_arbiter'
  Processing 'vcve2_lsu_interface'
  Processing 'cve2_load_store_unit'
  Processing 'cve2_multdiv_fast_RV32M3'
  Processing 'vcve2_fracturable_adder_PIPE_WIDTH32'
  Processing 'cve2_alu_RV32B0'
  Processing 'vcve2_ex_block_RV32M3_RV32B0'
  Processing 'cve2_controller'
  Processing 'vcve2_decoder_0_3_0'
  Processing 'vcve2_id_stage_0_3_0'
  Processing 'cve2_compressed_decoder'
  Processing 'cve2_fetch_fifo_00000002'
  Processing 'cve2_prefetch_buffer'
  Processing 'cve2_if_stage_1a110800_1a110808'
  Processing 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808'
  Processing 'cve2_top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808_DW01_inc_0_DW01_inc_1'
  Processing 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808_DW01_cmp2_1_DW01_cmp2_4'
  Processing 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808_DW_rash_0'
  Processing 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808_DW01_ash_0'
  Processing 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808_DW_rash_1'
  Processing 'cve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0_DW01_cmp6_0'
  Processing 'cve2_counter_CounterWidth64_ProvideValUpd1_DW01_inc_0_DW01_inc_2'
  Processing 'cve2_counter_CounterWidth64_DW01_inc_0_DW01_inc_3'
  Processing 'vce2_agu_AddrWidth32_DW01_inc_0_DW01_inc_4'
  Processing 'vce2_agu_AddrWidth32_DW01_inc_1_DW01_inc_5'
  Processing 'vce2_agu_AddrWidth32_DW01_inc_2_DW01_inc_6'
  Processing 'vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_DW01_sub_0_DW01_sub_3'
  Processing 'vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_DW01_ash_0_DW01_ash_1'
  Processing 'vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_DW_rash_0_DW_rash_2'
  Processing 'vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_DW01_dec_0_DW01_dec_1'
  Processing 'vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_DW_rash_1_DW_rash_3'
  Processing 'vcve2_lsu_interface_DW01_add_0_DW01_add_1'
  Processing 'cve2_multdiv_fast_RV32M3_DW01_dec_0_DW01_dec_2'
  Processing 'cve2_multdiv_fast_RV32M3_DW01_ash_0_DW01_ash_2'
  Processing 'cve2_alu_RV32B0_DW_rash_0_DW_rash_4'
  Processing 'cve2_alu_RV32B0_DW01_sub_0_DW01_sub_4'
  Processing 'vcve2_fracturable_adder_PIPE_WIDTH32_DW01_add_0_DW01_add_2'
  Processing 'vcve2_fracturable_adder_PIPE_WIDTH32_DW01_add_1_DW01_add_3'
  Processing 'vcve2_fracturable_adder_PIPE_WIDTH32_DW01_add_2_DW01_add_4'
  Processing 'vcve2_fracturable_adder_PIPE_WIDTH32_DW01_add_3_DW01_add_5'
  Processing 'cve2_controller_DW01_add_0_DW01_add_6'
  Processing 'cve2_prefetch_buffer_DW01_add_0_DW01_add_7'
  Processing 'cve2_fetch_fifo_00000002_DW01_add_0_DW01_add_8'
  Allocating blocks in 'DW02_mult_A_width8_B_width8'
  Building model 'DW01_MUX'
  Processing 'DW01_MUX'
  Building model 'DW01_mmux_width2'
  Processing 'DW01_mmux_width2'
  Building model 'DW01_mmux_width3'
  Processing 'DW01_mmux_width3'
  Building model 'DW01_mmux_width4'
  Processing 'DW01_mmux_width4'
  Building model 'DW01_mmux_width5'
  Processing 'DW01_mmux_width5'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width14' (cla)
  Processing 'DW01_add_width14'
  Building model 'DW02_mult_A_width8_B_width8' (csa)
  Processing 'DW02_mult_A_width8_B_width8'
  Allocating blocks in 'DW02_mult_A_width17_B_width17'
  Building model 'DW01_add_width32' (cla)
  Processing 'DW01_add_width32'
  Building model 'DW02_mult_A_width17_B_width17' (csa)
  Processing 'DW02_mult_A_width17_B_width17'
  Building model 'DW01_add_width32' (rpl)
  Processing 'DW01_add_width32'
  Processing 'cve2_multdiv_fast_RV32M3_DW02_mult_0'
  Processing 'cve2_multdiv_fast_RV32M3_DW01_add_0_DW01_add_9'
  Processing 'cve2_multdiv_fast_RV32M3_DW02_mult_1'
  Processing 'cve2_multdiv_fast_RV32M3_DW01_add_1_DW01_add_10'
  Processing 'cve2_multdiv_fast_RV32M3_DW02_mult_2'
  Processing 'cve2_multdiv_fast_RV32M3_DW01_add_2_DW01_add_11'
  Processing 'cve2_multdiv_fast_RV32M3_DW02_mult_3'
  Processing 'cve2_multdiv_fast_RV32M3_DW01_add_3_DW01_add_12'
  Processing 'cve2_multdiv_fast_RV32M3_DW01_add_4_DW01_add_13'
  Processing 'cve2_multdiv_fast_RV32M3_DW01_add_5_DW01_add_14'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26   70534.4      2.10    2224.3    2811.1                          
    0:00:26   70534.4      2.10    2224.3    2811.1                          
    0:00:27   76070.5      1.77    1501.3     295.6                          
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/if_stage_i/pc_id_o_reg[0]' is a constant and will be removed. (OPT-1206)
    0:00:38   77715.4      0.71     492.1       0.0                          
    0:00:40   77649.1      0.78     544.6       0.0                          
    0:00:40   77649.1      0.78     544.6       0.0                          
    0:00:40   77649.1      0.78     544.6       0.0                          
    0:00:40   77645.2      0.77     541.3       0.0                          
    0:00:40   77645.2      0.77     541.3       0.0                          
    0:00:40   77645.2      0.77     541.3       0.0                          
    0:00:43   60932.9      2.80    1589.7       0.0                          
    0:00:44   61182.0      2.20    1849.6       0.0                          
    0:00:45   61111.4      1.85    1511.8       0.0                          
    0:00:45   61123.7      1.72    1422.9       0.0                          
    0:00:46   61126.2      1.70    1404.7       0.0                          
    0:00:46   61151.0      1.59    1306.3       0.0                          
    0:00:46   61143.8      1.54    1277.9       0.0                          
    0:00:46   61156.8      1.54    1271.4       0.0                          
    0:00:46   61160.0      1.51    1257.7       0.0                          
    0:00:47   61173.7      1.52    1266.1       0.0                          
    0:00:47   61191.4      1.43    1185.2       0.0                          
    0:00:47   61203.6      1.43    1179.8       0.0                          
    0:00:47   61219.4      1.42    1157.9       0.0                          
    0:00:47   61212.6      1.40    1149.2       0.0                          
    0:00:47   61214.4      1.38    1101.9       0.0                          
    0:00:47   61214.8      1.35    1087.9       0.0                          
    0:00:47   61214.8      1.35    1087.9       0.0                          
    0:00:47   61214.8      1.35    1087.9       0.0                          
    0:00:47   61214.8      1.35    1087.9       0.0                          
    0:00:48   61214.8      1.35    1087.9       0.0                          
    0:00:48   61214.8      1.35    1087.9       0.0                          
    0:00:48   61214.8      1.35    1087.9       0.0                          
    0:00:48   61273.4      1.27    1006.0       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[14][18]/D
    0:00:48   61314.1      1.19     955.6       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[1][15]/D
    0:00:49   61375.7      1.13     914.7       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[2][14]/D
    0:00:49   61442.3      1.08     871.4       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[14][18]/D
    0:00:50   61477.6      1.02     822.3       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[14][18]/D
    0:00:50   61526.5      0.98     787.9       0.0 u_cve2_core/cs_registers_i/mcycle_counter_i/counter_q_reg[63]/D
    0:00:51   61563.6      0.96     754.0       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[29][29]/D
    0:00:51   61617.2      0.92     717.5       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[14][15]/D
    0:00:52   62056.4      0.77     564.5       0.1 u_cve2_core/register_file_i/rf_reg_q_reg[29][28]/D
    0:00:53   62325.4      0.62     448.1       0.1                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53   62325.4      0.62     448.1       0.1                          
    0:00:54   62436.6      0.57     414.4       0.1 u_cve2_core/register_file_i/rf_reg_q_reg[14][15]/D
    0:00:54   62451.4      0.56     406.2       0.1 u_cve2_core/register_file_i/rf_reg_q_reg[14][16]/D
    0:00:55   62468.3      0.54     399.7       0.1 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:00:55   62512.2      0.53     393.3       0.1 u_cve2_core/register_file_i/rf_reg_q_reg[14][16]/D
    0:00:55   62535.6      0.53     386.4       0.1 u_cve2_core/register_file_i/rf_reg_q_reg[14][16]/D
    0:00:56   62573.4      0.50     368.3       0.1 u_cve2_core/register_file_i/rf_reg_q_reg[14][15]/D
    0:00:56   62633.2      0.49     358.1       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[9][28]/D
    0:00:56   62677.8      0.48     350.3       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[9][28]/D
    0:00:56   62683.9      0.47     347.4       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[9][28]/D
    0:00:57   62706.2      0.46     339.2       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[14][15]/D
    0:00:57   62696.9      0.46     337.0       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[14][15]/D
    0:00:57   62690.0      0.46     334.6       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[14][15]/D
    0:00:57   62711.6      0.44     319.7       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[6][25]/D
    0:00:58   62732.9      0.43     312.6       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[19][16]/D
    0:00:58   62753.8      0.42     303.2       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[19][16]/D
    0:00:58   62784.7      0.41     287.7       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[19][16]/D
    0:00:59   62797.3      0.40     285.0       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[14][13]/D
    0:00:59   62827.2      0.39     273.7       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[14][15]/D
    0:00:59   62850.2      0.38     271.0       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[14][22]/D
    0:00:59   62855.6      0.38     269.4       2.6 u_cve2_core/register_file_i/rf_reg_q_reg[14][13]/D
    0:01:00   62903.5      0.37     262.0       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[16][22]/D
    0:01:00   62958.2      0.36     255.3       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[13][13]/D
    0:01:00   62974.1      0.36     250.9       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[13][13]/D
    0:01:00   62985.6      0.35     246.4       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[14][14]/D
    0:01:01   62988.1      0.35     245.5       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[29][28]/D
    0:01:01   62988.5      0.35     245.0       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[30][12]/D
    0:01:01   62991.0      0.34     240.2       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[29][28]/D
    0:01:01   62992.4      0.34     239.1       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[30][12]/D
    0:01:02   62999.6      0.33     234.9       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[29][28]/D
    0:01:02   63008.6      0.33     233.7       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:02   63009.7      0.33     232.3       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[16][22]/D
    0:01:02   63041.8      0.32     228.6       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[29][28]/D
    0:01:02   63048.6      0.32     222.7       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[30][18]/D
    0:01:03   63054.7      0.32     218.2       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[29][28]/D
    0:01:03   63065.5      0.32     217.2       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[29][28]/D
    0:01:03   63074.9      0.31     214.6       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[29][28]/D
    0:01:03   63081.7      0.31     214.0       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[29][28]/D
    0:01:04   63094.3      0.31     212.0       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[29][28]/D
    0:01:04   63085.7      0.31     208.9       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[29][28]/D
    0:01:04   63089.6      0.30     205.8       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[2][14]/D
    0:01:05   63122.8      0.29     200.2       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:05   63145.1      0.29     193.0       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[2][14]/D
    0:01:05   63151.6      0.29     191.7       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:05   63114.8      0.29     190.2       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[2][14]/D
    0:01:05   63112.0      0.28     189.3       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[2][14]/D
    0:01:06   63126.7      0.28     186.5       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[2][14]/D
    0:01:06   63123.1      0.28     186.4       5.3 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:06   63207.0      0.27     180.1       6.0 u_cve2_core/register_file_i/rf_reg_q_reg[30][18]/D
    0:01:06   63209.5      0.27     178.1       6.0 u_cve2_core/register_file_i/rf_reg_q_reg[2][14]/D
    0:01:06   63220.3      0.26     174.7       6.0 u_cve2_core/register_file_i/rf_reg_q_reg[9][28]/D
    0:01:07   63234.7      0.26     170.6       6.0 u_cve2_core/register_file_i/rf_reg_q_reg[30][12]/D
    0:01:07   63234.7      0.25     168.4       6.0 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:07   63241.6      0.25     166.0       6.0 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:07   63246.6      0.25     163.8       6.0 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:07   63256.3      0.24     160.5       6.0 u_cve2_core/register_file_i/rf_reg_q_reg[2][14]/D
    0:01:07   63290.2      0.24     159.0       6.0 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:07   63310.7      0.24     156.7       6.0 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:08   63310.3      0.23     154.0       6.0 u_cve2_core/register_file_i/rf_reg_q_reg[9][28]/D
    0:01:08   63330.8      0.23     153.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[9][28]/D
    0:01:08   63344.5      0.23     152.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[29][29]/D
    0:01:08   63357.5      0.23     151.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:08   63383.8      0.23     150.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][9]/D
    0:01:08   63384.1      0.22     148.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:08   63397.4      0.22     147.2       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:09   63411.8      0.22     144.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[30][10]/D
    0:01:09   63412.2      0.22     144.2       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[9][14]/D
    0:01:09   63413.3      0.22     142.2       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:09   63418.3      0.21     140.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:09   63434.5      0.21     138.1      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:09   63434.2      0.21     136.8      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:10   63439.6      0.21     135.7      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:10   63448.2      0.21     134.5      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:10   63454.0      0.21     133.4      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:10   63456.1      0.20     133.0      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[8][14]/D
    0:01:10   63468.4      0.20     132.6      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:10   63470.9      0.20     131.7      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[30][7]/D
    0:01:10   63482.4      0.20     129.8      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[14][16]/D
    0:01:10   63491.8      0.20     129.4      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:11   63496.8      0.20     127.6      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:11   63500.4      0.19     125.1      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:11   63509.4      0.19     124.1      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[13][10]/D
    0:01:11   63522.0      0.19     123.0      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:11   63531.4      0.19     120.7      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[13][27]/D
    0:01:11   63552.6      0.19     120.0      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:11   63551.9      0.18     118.9      11.5 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:11   63559.4      0.18     117.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:11   63572.8      0.18     114.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[29][29]/D
    0:01:11   63571.0      0.18     114.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:11   63573.1      0.18     112.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[29][29]/D
    0:01:12   63592.6      0.18     110.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:12   63592.2      0.17     110.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][27]/D
    0:01:12   63594.7      0.17     109.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[29][29]/D
    0:01:12   63598.0      0.17     107.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[29][29]/D
    0:01:12   63602.6      0.17     106.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[29][29]/D
    0:01:12   63603.0      0.17     104.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[8][14]/D
    0:01:12   63610.6      0.17     104.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[29][29]/D
    0:01:12   63610.6      0.16     103.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:12   63615.2      0.16     100.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[29][29]/D
    0:01:12   63611.6      0.16     100.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[29][29]/D
    0:01:12   63611.6      0.16     100.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:13   63616.7      0.16      99.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:13   63631.1      0.16      98.9       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:13   63649.1      0.16      97.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:13   63661.0      0.15      96.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[2][27]/D
    0:01:13   63655.6      0.15      95.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:13   63665.6      0.15      93.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[29][29]/D
    0:01:13   63674.3      0.15      92.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[8][14]/D
    0:01:13   63675.4      0.15      91.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:13   63677.5      0.15      91.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[8][14]/D
    0:01:13   63688.7      0.15      91.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:13   63705.6      0.14      90.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[30][24]/D
    0:01:13   63710.6      0.14      89.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:14   63726.8      0.14      89.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:14   63742.7      0.14      86.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[30][24]/D
    0:01:14   63790.6      0.14      84.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:14   63793.1      0.13      83.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][30]/D
    0:01:14   63811.1      0.13      83.2       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:14   63810.0      0.13      81.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:14   63819.7      0.13      80.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[8][14]/D
    0:01:15   63830.2      0.13      78.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:15   63841.7      0.13      77.9       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[8][14]/D
    0:01:15   63853.2      0.13      76.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:15   63854.3      0.12      76.2       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[8][14]/D
    0:01:15   63863.6      0.12      75.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:15   63867.6      0.12      75.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:15   63869.8      0.12      74.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:15   63873.4      0.12      74.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:15   63881.6      0.12      74.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:15   63888.8      0.12      74.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:16   63893.2      0.12      72.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][9]/D
    0:01:16   63895.0      0.12      71.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:16   63900.7      0.11      69.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:16   63922.0      0.11      68.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][30]/D
    0:01:16   63930.6      0.11      66.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:16   63947.5      0.11      65.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:16   63968.8      0.11      65.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:16   63969.5      0.11      64.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:17   63967.7      0.11      63.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:17   63988.9      0.11      62.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:17   63995.4      0.10      62.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[2][27]/D
    0:01:17   63996.8      0.10      61.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:17   64018.1      0.10      60.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:17   64027.4      0.10      59.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:17   64032.8      0.10      57.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:17   64055.9      0.10      56.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[30][24]/D
    0:01:17   64059.8      0.10      55.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:17   64062.7      0.10      55.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:18   64069.2      0.10      55.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:18   64072.8      0.09      53.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:18   64093.7      0.09      53.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:18   64094.8      0.09      52.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:18   64097.3      0.09      51.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:18   64092.2      0.09      51.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:18   64101.6      0.09      50.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:18   64105.6      0.09      50.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:19   64118.9      0.09      49.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:19   64133.3      0.09      49.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[30][24]/D
    0:01:19   64144.4      0.09      48.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[27][28]/D
    0:01:19   64121.0      0.09      47.9       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:19   64129.0      0.08      47.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:19   64132.6      0.08      46.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:19   64138.7      0.08      45.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:19   64137.2      0.08      45.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:19   64140.1      0.08      44.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:20   64143.4      0.08      43.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[17][28]/D
    0:01:20   64143.4      0.08      43.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:20   64147.7      0.08      42.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:20   64141.2      0.08      42.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:20   64141.9      0.08      41.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:20   64143.0      0.08      41.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:20   64143.7      0.08      41.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:21   64144.1      0.08      41.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:21   64147.0      0.07      40.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[2][27]/D
    0:01:21   64156.0      0.07      40.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:21   64148.0      0.07      40.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:21   64147.0      0.07      39.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:21   64149.1      0.07      39.2       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:21   64148.8      0.07      39.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][14]/D
    0:01:22   64171.4      0.07      38.9       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:22   64188.7      0.07      38.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:22   64201.0      0.07      38.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[2][27]/D
    0:01:22   64201.3      0.07      37.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[16][14]/D
    0:01:22   64202.4      0.07      37.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[16][14]/D
    0:01:22   64212.8      0.07      36.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[16][14]/D
    0:01:22   64215.0      0.07      36.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[2][27]/D
    0:01:22   64215.4      0.07      35.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:22   64214.3      0.07      35.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:22   64207.8      0.07      35.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:23   64214.3      0.06      34.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:23   64219.3      0.06      33.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:23   64215.0      0.06      33.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:23   64228.7      0.06      32.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:23   64229.8      0.06      31.9       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][10]/D
    0:01:23   64239.8      0.06      31.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:23   64233.0      0.06      31.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:24   64233.0      0.06      31.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:24   64235.2      0.06      30.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:24   64243.8      0.06      30.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:24   64244.2      0.06      30.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:25   64242.7      0.06      30.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:25   64244.9      0.06      29.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:25   64253.5      0.06      29.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:25   64257.1      0.06      29.2       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:25   64256.8      0.06      29.2       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:25   64256.4      0.06      28.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:25   64263.2      0.05      27.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[22][25]/D
    0:01:25   64260.7      0.05      27.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:26   64271.2      0.05      26.9       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:26   64270.1      0.05      25.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:26   64269.4      0.05      25.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:26   64271.9      0.05      25.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:26   64271.5      0.05      25.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:26   64261.8      0.05      24.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:26   64264.3      0.05      23.9       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:26   64268.6      0.05      23.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:27   64270.4      0.05      23.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:27   64278.7      0.05      23.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:27   64282.3      0.05      22.9       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[22][25]/D
    0:01:27   64280.2      0.05      22.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:27   64293.8      0.05      22.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[22][25]/D
    0:01:27   64296.0      0.05      22.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:27   64298.9      0.05      21.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:28   64300.3      0.05      21.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:28   64296.4      0.05      21.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:28   64297.4      0.04      20.6       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[14][23]/D
    0:01:28   64313.3      0.04      20.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:28   64314.0      0.04      20.2       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:28   64321.2      0.04      19.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:28   64340.6      0.04      19.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:28   64342.8      0.04      19.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:29   64352.9      0.04      18.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:31   64353.6      0.04      18.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[1][14]/D
    0:01:33   64359.7      0.04      15.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:33   64370.9      0.03      12.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][18]/D
    0:01:33   64386.4      0.03      11.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:33   64396.4      0.03      11.4       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:33   64415.5      0.03      10.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:34   64417.0      0.03       9.9       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:34   64422.4      0.03       9.9       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:34   64433.5      0.03       9.9       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:34   64436.8      0.03       9.7       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:34   64451.5      0.03       8.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:35   64464.5      0.02       8.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:35   64472.8      0.02       7.3       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:35   64478.5      0.02       5.9       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:35   64491.1      0.02       4.2       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][15]/D
    0:01:36   64489.3      0.01       3.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[2][27]/D
    0:01:36   64486.8      0.01       2.2       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[30][24]/D
    0:01:36   64484.6      0.01       1.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[28][7]/D
    0:01:36   64494.0      0.01       0.8       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:36   64497.2      0.00       0.5       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[30][24]/D
    0:01:36   64504.1      0.00       0.2       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[2][27]/D
    0:01:37   64508.0      0.00       0.1       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:37   64510.6      0.00       0.0       8.7 u_cve2_core/register_file_i/rf_reg_q_reg[26][15]/D
    0:01:37   64510.6      0.00       0.0       8.7                          
    0:01:37   64476.0      0.00       0.0       8.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:37   64476.0      0.00       0.0       8.7                          
    0:01:37   64473.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:37   64473.8      0.00       0.0       0.0                          
    0:01:37   64473.8      0.00       0.0       0.0                          
    0:01:38   63796.3      0.09      28.4       0.0                          
    0:01:39   63537.5      0.09      27.6       0.0                          
    0:01:39   63358.2      0.09      30.4       0.0                          
    0:01:39   63221.0      0.09      30.7       0.0                          
    0:01:39   63098.3      0.09      34.1       0.0                          
    0:01:39   63000.0      0.09      33.5       0.0                          
    0:01:39   62948.5      0.09      33.6       0.0                          
    0:01:40   62921.9      0.09      33.8       0.0                          
    0:01:40   62921.9      0.09      33.8       0.0                          
    0:01:40   62948.2      0.04      12.0       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[26][15]/D
    0:01:40   62947.1      0.03      11.1       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[26][15]/D
    0:01:40   62952.1      0.03      10.8       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[26][15]/D
    0:01:41   62952.8      0.03      10.8       0.0                          
    0:01:41   62956.4      0.03       9.1       0.0                          
    0:01:41   62959.0      0.02       8.7       0.0                          
    0:01:41   62959.7      0.02       8.0       0.0                          
    0:01:41   62966.5      0.02       7.7       0.0                          
    0:01:42   62972.6      0.02       7.2       0.0                          
    0:01:42   62977.7      0.02       6.2       0.0                          
    0:01:42   62978.4      0.02       5.9       0.0                          
    0:01:42   62981.3      0.02       5.0       0.0                          
    0:01:42   62982.4      0.01       3.9       0.0                          
    0:01:42   62982.4      0.01       3.8       0.0                          
    0:01:43   62061.1      2.47     142.9       0.0                          
    0:01:43   61795.8      2.47     147.0       0.0                          
    0:01:43   61722.7      2.47     146.7       0.0                          
    0:01:43   61722.4      2.47     146.7       0.0                          
    0:01:43   61722.4      2.47     146.7       0.0                          
    0:01:43   61722.4      2.47     146.7       0.0                          
    0:01:43   61722.4      2.47     146.7       0.0                          
    0:01:43   61722.4      2.47     146.7       0.0                          
    0:01:43   61991.3      0.13      83.0       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:44   62041.0      0.07      38.7       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:44   62076.2      0.06      28.7       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:44   62102.2      0.05      23.9       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:45   62122.0      0.04      17.1       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:45   62154.4      0.03      13.1       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:45   62166.6      0.02       8.6       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[13][31]/D
    0:01:45   62185.0      0.02       5.3       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[30][12]/D
    0:01:46   62206.2      0.01       3.5       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:46   62206.2      0.01       2.9       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:46   62230.0      0.01       1.2       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:47   62243.3      0.00       0.5       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[14][17]/D
    0:01:47   62257.3      0.00       0.0       0.0 u_cve2_core/register_file_i/rf_reg_q_reg[4][26]/D
    0:01:47   62175.2      0.00       0.0       0.0                          
Loading db file '/software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'cve2_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'u_cve2_core/cs_registers_i/gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr/clk_i': 2403 load(s), 1 driver(s)
Writing ddc file '../../rpt/compiled.ddc'.
Warning: In the design cve2_top, net 'instr_addr_o[0]' is connecting multiple ports. (UCN-1)
Writing verilog file '/home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
############################################
#
#  all done -- exit
#
############################################
sh dateThu Jul  4 10:24:20 CEST 2024
Thu Jul  4 10:24:20 CEST 2024
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> 
Memory usage for this session 525 Mbytes.
Memory usage for this session including child processes 525 Mbytes.
CPU usage for this session 115 seconds ( 0.03 hours ).
Elapsed time for this session 208 seconds ( 0.06 hours ).

Thank you...
