#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 12 23:56:38 2023
# Process ID: 28924
# Current directory: D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27868 D:\self_learning\PYNQ_Z2\prjs\hdmi_test_720p\hdmi_test_720p.xpr
# Log file: D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/vivado.log
# Journal file: D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {71.5}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {71.5} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {53.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.CLKOUT1_JITTER {233.934} CONFIG.CLKOUT1_PHASE_ERROR {296.014}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all system_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_processing_system7_0_0_synth_1 system_v_tc_0_0_synth_1 system_v_axi4s_vid_out_0_0_synth_1 system_clk_wiz_0_0_synth_1}
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {71.25}] [get_bd_cells processing_system7_0]
endgroup
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {71.25} CONFIG.MMCM_CLKFBOUT_MULT_F {49.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14.000} CONFIG.CLKOUT1_JITTER {252.815} CONFIG.CLKOUT1_PHASE_ERROR {293.793}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all system_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_processing_system7_0_0_synth_1 system_v_tc_0_0_synth_1 system_v_axi4s_vid_out_0_0_synth_1 system_clk_wiz_0_0_synth_1}
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_processing_system7_0_0_synth_1 system_clk_wiz_0_0_synth_1}
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {70.88} CONFIG.MMCM_CLKFBOUT_MULT_F {55.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.625} CONFIG.CLKOUT1_JITTER {227.092} CONFIG.CLKOUT1_PHASE_ERROR {298.577}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all system_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_v_tc_0_0_synth_1 system_v_axi4s_vid_out_0_0_synth_1 system_clk_wiz_0_0_synth_1}
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins clk_wiz_0/clk_out1]
undo
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_v_tc_0_0_synth_1 system_v_axi4s_vid_out_0_0_synth_1}
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {71.5}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { [ delete_ip_run [get_ips -all system_processing_system7_0_0] ] }
catch { config_ip_cache -export [get_ips -all system_v_tc_0_0] }
catch { [ delete_ip_run [get_ips -all system_v_tc_0_0] ] }
catch { config_ip_cache -export [get_ips -all system_v_axi4s_vid_out_0_0] }
catch { [ delete_ip_run [get_ips -all system_v_axi4s_vid_out_0_0] ] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {72}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_processing_system7_0_0_synth_1 system_v_tc_0_0_synth_1 system_v_axi4s_vid_out_0_0_synth_1}
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
