Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.

Fitter Resource Usage Summary

Resource,Usage,%
Logic utilization (ALMs needed / total ALMs on device),"1 / 56,480",< 1 %
ALMs needed [=A-B+C],1,
    [A] ALMs used in final placement [=a+b+c+d],"1 / 56,480",< 1 %
        [a] ALMs used for LUT logic and registers,0,
        [b] ALMs used for LUT logic,1,
        [c] ALMs used for registers,0,
        [d] ALMs used for memory (up to half of total ALMs),0,
    [B] Estimate of ALMs recoverable by dense packing,"0 / 56,480",0 %
    [C] Estimate of ALMs unavailable [=a+b+c+d],"0 / 56,480",0 %
        [a] Due to location constrained logic,0,
        [b] Due to LAB-wide signal conflicts,0,
        [c] Due to LAB input limits,0,
        [d] Due to virtual I/Os,0,
 , ,
Difficulty packing design,Low,
 , ,
Total LABs:  partially or completely used,"1 / 5,648",< 1 %
    -- Logic LABs,1,
    -- Memory LABs (up to half of total LABs),0,
 , ,
Combinational ALUT usage for logic,1,
    -- 7 input functions,0,
    -- 6 input functions,0,
    -- 5 input functions,0,
    -- 4 input functions,0,
    -- <=3 input functions,1,
Combinational ALUT usage for route-throughs,0,
 , ,
Dedicated logic registers,0,
    -- By type:, ,
        -- Primary logic registers,"0 / 112,960",0 %
        -- Secondary logic registers,"0 / 112,960",0 %
    -- By function:, ,
        -- Design implementation registers,0,
        -- Routing optimization registers,0,
 , ,
Virtual pins,0,
I/O pins,2 / 268,< 1 %
    -- Clock pins ,0 / 11,0 %
    -- Dedicated input pins ,0 / 23,0 %
 , ,
M10K blocks,0 / 686,0 %
Total MLAB memory bits,0,
Total block memory bits,"0 / 7,024,640",0 %
Total block memory implementation bits,"0 / 7,024,640",0 %
 , ,
Total DSP Blocks,0 / 156,0 %
 , ,
Fractional PLLs,0 / 7,0 %
Global signals ,0,
    -- Global clocks,0 / 16,0 %
    -- Quadrant clocks,0 / 88,0 %
    -- Horizontal periphery clocks,0 / 18,0 %
SERDES Transmitters,0 / 120,0 %
SERDES Receivers,0 / 120,0 %
JTAGs,0 / 1,0 %
ASMI blocks,0 / 1,0 %
CRC blocks,0 / 1,0 %
Remote update blocks,0 / 1,0 %
Oscillator blocks,0 / 1,0 %
Hard IPs,0 / 1,0 %
Standard RX PCSs,0 / 6,0 %
HSSI PMA RX Deserializers,0 / 6,0 %
Standard TX PCSs,0 / 6,0 %
HSSI PMA TX Serializers,0 / 6,0 %
Channel PLLs,0 / 6,0 %
Impedance control blocks,0 / 3,0 %
Hard Memory Controllers,0 / 2,0 %
Average interconnect usage (total/H/V),0.0% / 0.0% / 0.0%,
Peak interconnect usage (total/H/V),0.0% / 0.0% / 0.0%,
Maximum fan-out,1,
Highest non-global fan-out,1,
Total fan-out,2,
Average fan-out,0.40,