#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Oct 28 19:39:41 2024
# Process ID: 20804
# Current directory: C:/Users/johnh/Desktop/hdmi_output
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8788 C:\Users\johnh\Desktop\hdmi_output\hdmi_output.xpr
# Log file: C:/Users/johnh/Desktop/hdmi_output/vivado.log
# Journal file: C:/Users/johnh/Desktop/hdmi_output\vivado.jou
# Running On: DESKTOP-U9NB2CD, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 24, Host memory: 68638 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/johnh/Desktop/hdmi_output/hdmi_output.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1511.980 ; gain = 210.633
update_compile_order -fileset sources_1
set_property top hdmi_tx_top [current_fileset]
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/johnh/Desktop/hdmi_output/hdmi_output.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Mon Oct 28 19:41:17 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/johnh/Desktop/hdmi_output/hdmi_output.runs/clk_wiz_0_synth_1/runme.log
wait_on_run clk_wiz_0_synth_1
[Mon Oct 28 19:41:18 2024] Waiting for clk_wiz_0_synth_1 to finish...
[Mon Oct 28 19:41:23 2024] Waiting for clk_wiz_0_synth_1 to finish...
[Mon Oct 28 19:41:28 2024] Waiting for clk_wiz_0_synth_1 to finish...
[Mon Oct 28 19:41:33 2024] Waiting for clk_wiz_0_synth_1 to finish...
[Mon Oct 28 19:41:43 2024] Waiting for clk_wiz_0_synth_1 to finish...
[Mon Oct 28 19:41:53 2024] Waiting for clk_wiz_0_synth_1 to finish...
[Mon Oct 28 19:42:03 2024] Waiting for clk_wiz_0_synth_1 to finish...
[Mon Oct 28 19:42:13 2024] Waiting for clk_wiz_0_synth_1 to finish...
[Mon Oct 28 19:42:33 2024] Waiting for clk_wiz_0_synth_1 to finish...

*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 492.223 ; gain = 181.438
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
Command: synth_design -top clk_wiz_0 -part xcku3p-ffva676-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 16584
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1987.973 ; gain = 418.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:67]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:67]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82567]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 55.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82567]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:67]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2095.418 ; gain = 525.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2095.418 ; gain = 525.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2095.418 ; gain = 525.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2095.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/johnh/Desktop/hdmi_output/hdmi_output.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/johnh/Desktop/hdmi_output/hdmi_output.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2100.621 ; gain = 0.734
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2100.621 ; gain = 530.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku3p-ffva676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2100.621 ; gain = 530.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/johnh/Desktop/hdmi_output/hdmi_output.runs/clk_wiz_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2100.621 ; gain = 530.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2100.621 ; gain = 530.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1368 (col length:96)
BRAMs: 720 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2100.621 ; gain = 530.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2512.387 ; gain = 942.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2512.387 ; gain = 942.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2521.945 ; gain = 952.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2537.727 ; gain = 967.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2537.727 ; gain = 967.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2537.727 ; gain = 967.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2537.727 ; gain = 967.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2537.727 ; gain = 967.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2537.727 ; gain = 967.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME4_ADV |     1|
|3     |IBUFDS     |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2537.727 ; gain = 967.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2537.727 ; gain = 962.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2537.727 ; gain = 967.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2581.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

The system cannot find the path specified.
Synth Design complete | Checksum: d9ea2a8c
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2581.527 ; gain = 2017.723
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2581.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/hdmi_output/hdmi_output.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_wiz_0, cache-ID = f5a732681c8de6c2
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2581.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/hdmi_output/hdmi_output.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_wiz_0_utilization_synth.rpt -pb clk_wiz_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 19:42:33 2024...
[Mon Oct 28 19:42:38 2024] clk_wiz_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:01:20 . Memory (MB): peak = 1563.219 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcku3p-ffva676-2-i
Top: hdmi_tx_top
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15744
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2996.133 ; gain = 398.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_tx_top' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:31]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/johnh/Desktop/hdmi_output/.Xil/Vivado-20804-DESKTOP-U9NB2CD/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'video_clk_gen' of component 'clk_wiz_0' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/johnh/Desktop/hdmi_output/.Xil/Vivado-20804-DESKTOP-U9NB2CD/realtime/clk_wiz_0_stub.vhdl:19]
INFO: [Synth 8-6157] synthesizing module 'reset_power_on' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/reset_power_on.v:29]
	Parameter FREQ bound to: 27 - type: integer 
	Parameter MAX_TIME bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reset_power_on' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/reset_power_on.v:29]
INFO: [Synth 8-6157] synthesizing module 'i2c_config' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:30]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_top' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_top.v:30]
INFO: [Synth 8-226] default block is never used [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_top.v:96]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_byte_ctrl' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_bit_ctrl' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_bit_ctrl' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_byte_ctrl' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_top' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_top.v:30]
INFO: [Synth 8-6155] done synthesizing module 'i2c_config' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:30]
INFO: [Synth 8-6157] synthesizing module 'lut_hdmi_out' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/lut_hdmi_out.v:30]
INFO: [Synth 8-6155] done synthesizing module 'lut_hdmi_out' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/lut_hdmi_out.v:30]
INFO: [Synth 8-6157] synthesizing module 'color_bar' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/color_bar.v:34]
INFO: [Synth 8-6155] done synthesizing module 'color_bar' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/color_bar.v:34]
INFO: [Synth 8-256] done synthesizing module 'hdmi_tx_top' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:31]
WARNING: [Synth 8-7137] Register i2c_write_req_reg in module i2c_config has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:101]
WARNING: [Synth 8-3848] Net i2c_read_req in module/entity i2c_config does not have driver. [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:57]
WARNING: [Synth 8-3848] Net hdmi_out_nrst in module/entity hdmi_tx_top does not have driver. [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:18]
WARNING: [Synth 8-3848] Net video_pixel_clk in module/entity hdmi_tx_top does not have driver. [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:19]
WARNING: [Synth 8-7129] Port i2c_slave_dev_addr[0] in module i2c_master_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_out_nrst in module hdmi_tx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port video_pixel_clk in module hdmi_tx_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3116.027 ; gain = 518.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3133.836 ; gain = 536.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3133.836 ; gain = 536.141
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'video_clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3155.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'video_clk_gen/inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'video_clk_gen/inst'
Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'video_clk_gen/inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'video_clk_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_tx_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_tx_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3265.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3600.684 ; gain = 1002.988
31 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 3600.684 ; gain = 2037.465
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3645.090 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_tx_top' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:31]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/johnh/Desktop/hdmi_output/.Xil/Vivado-20804-DESKTOP-U9NB2CD/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'video_clk_gen' of component 'clk_wiz_0' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/johnh/Desktop/hdmi_output/.Xil/Vivado-20804-DESKTOP-U9NB2CD/realtime/clk_wiz_0_stub.vhdl:19]
INFO: [Synth 8-6157] synthesizing module 'reset_power_on' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/reset_power_on.v:29]
	Parameter FREQ bound to: 27 - type: integer 
	Parameter MAX_TIME bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reset_power_on' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/reset_power_on.v:29]
INFO: [Synth 8-6157] synthesizing module 'i2c_config' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:30]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_top' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_top.v:30]
INFO: [Synth 8-226] default block is never used [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_top.v:96]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_byte_ctrl' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_bit_ctrl' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_bit_ctrl' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_byte_ctrl' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_top' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_top.v:30]
INFO: [Synth 8-6155] done synthesizing module 'i2c_config' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:30]
INFO: [Synth 8-6157] synthesizing module 'lut_hdmi_out' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/lut_hdmi_out.v:30]
INFO: [Synth 8-6155] done synthesizing module 'lut_hdmi_out' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/lut_hdmi_out.v:30]
INFO: [Synth 8-6157] synthesizing module 'color_bar' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/color_bar.v:34]
INFO: [Synth 8-6155] done synthesizing module 'color_bar' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/color_bar.v:34]
INFO: [Synth 8-256] done synthesizing module 'hdmi_tx_top' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:31]
WARNING: [Synth 8-7137] Register i2c_write_req_reg in module i2c_config has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:101]
WARNING: [Synth 8-3848] Net i2c_read_req in module/entity i2c_config does not have driver. [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:57]
WARNING: [Synth 8-3848] Net video_pixel_clk in module/entity hdmi_tx_top does not have driver. [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:19]
WARNING: [Synth 8-7129] Port i2c_slave_dev_addr[0] in module i2c_master_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port video_pixel_clk in module hdmi_tx_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3703.980 ; gain = 58.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3721.922 ; gain = 76.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3721.922 ; gain = 76.832
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'video_clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3761.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'video_clk_gen/inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'video_clk_gen/inst'
Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'video_clk_gen/inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'video_clk_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_tx_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_tx_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3835.805 ; gain = 190.715
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3955.344 ; gain = 55.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_tx_top' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:31]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/johnh/Desktop/hdmi_output/.Xil/Vivado-20804-DESKTOP-U9NB2CD/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'video_clk_gen' of component 'clk_wiz_0' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/johnh/Desktop/hdmi_output/.Xil/Vivado-20804-DESKTOP-U9NB2CD/realtime/clk_wiz_0_stub.vhdl:19]
INFO: [Synth 8-6157] synthesizing module 'reset_power_on' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/reset_power_on.v:29]
	Parameter FREQ bound to: 27 - type: integer 
	Parameter MAX_TIME bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reset_power_on' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/reset_power_on.v:29]
INFO: [Synth 8-6157] synthesizing module 'i2c_config' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:30]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_top' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_top.v:30]
INFO: [Synth 8-226] default block is never used [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_top.v:96]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_byte_ctrl' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_bit_ctrl' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_bit_ctrl' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_byte_ctrl' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_top' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_top.v:30]
INFO: [Synth 8-6155] done synthesizing module 'i2c_config' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:30]
INFO: [Synth 8-6157] synthesizing module 'lut_hdmi_out' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/lut_hdmi_out.v:30]
INFO: [Synth 8-6155] done synthesizing module 'lut_hdmi_out' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/lut_hdmi_out.v:30]
INFO: [Synth 8-6157] synthesizing module 'color_bar' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/color_bar.v:34]
INFO: [Synth 8-6155] done synthesizing module 'color_bar' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/color_bar.v:34]
INFO: [Synth 8-256] done synthesizing module 'hdmi_tx_top' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:31]
WARNING: [Synth 8-7137] Register i2c_write_req_reg in module i2c_config has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:101]
WARNING: [Synth 8-3848] Net i2c_read_req in module/entity i2c_config does not have driver. [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:57]
WARNING: [Synth 8-7129] Port i2c_slave_dev_addr[0] in module i2c_master_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3955.344 ; gain = 55.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3955.344 ; gain = 55.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3955.344 ; gain = 55.109
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'video_clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3968.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'video_clk_gen/inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'video_clk_gen/inst'
Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'video_clk_gen/inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'video_clk_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_tx_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_tx_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3968.156 ; gain = 67.922
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3968.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_tx_top' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:31]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/johnh/Desktop/hdmi_output/.Xil/Vivado-20804-DESKTOP-U9NB2CD/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'video_clk_gen' of component 'clk_wiz_0' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/johnh/Desktop/hdmi_output/.Xil/Vivado-20804-DESKTOP-U9NB2CD/realtime/clk_wiz_0_stub.vhdl:19]
INFO: [Synth 8-6157] synthesizing module 'reset_power_on' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/reset_power_on.v:29]
	Parameter FREQ bound to: 27 - type: integer 
	Parameter MAX_TIME bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reset_power_on' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/reset_power_on.v:29]
INFO: [Synth 8-6157] synthesizing module 'i2c_config' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:30]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_top' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_top.v:30]
INFO: [Synth 8-226] default block is never used [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_top.v:96]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_byte_ctrl' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_bit_ctrl' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_bit_ctrl' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_byte_ctrl' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_top' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_master_top.v:30]
INFO: [Synth 8-6155] done synthesizing module 'i2c_config' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:30]
INFO: [Synth 8-6157] synthesizing module 'lut_hdmi_out' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/lut_hdmi_out.v:30]
INFO: [Synth 8-6155] done synthesizing module 'lut_hdmi_out' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/lut_hdmi_out.v:30]
INFO: [Synth 8-6157] synthesizing module 'color_bar' [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/color_bar.v:34]
INFO: [Synth 8-6155] done synthesizing module 'color_bar' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/color_bar.v:34]
INFO: [Synth 8-256] done synthesizing module 'hdmi_tx_top' (0#1) [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.vhd:31]
WARNING: [Synth 8-7137] Register i2c_write_req_reg in module i2c_config has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:101]
WARNING: [Synth 8-3848] Net i2c_read_req in module/entity i2c_config does not have driver. [C:/Users/johnh/Desktop/hdmi_output/imported_hdl/i2c_master/i2c_config.v:57]
WARNING: [Synth 8-7129] Port i2c_slave_dev_addr[0] in module i2c_master_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3968.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3968.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3968.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'video_clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4009.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'video_clk_gen/inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'video_clk_gen/inst'
Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'video_clk_gen/inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'video_clk_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_tx_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_tx_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4009.652 ; gain = 41.496
set_property IOSTANDARD LVCMOS33 [get_ports [list {video_data[23]} {video_data[22]} {video_data[21]} {video_data[20]} {video_data[19]} {video_data[18]} {video_data[17]} {video_data[16]} {video_data[15]} {video_data[14]} {video_data[13]} {video_data[12]} {video_data[11]} {video_data[10]} {video_data[9]} {video_data[8]} {video_data[7]} {video_data[6]} {video_data[5]} {video_data[4]} {video_data[3]} {video_data[2]} {video_data[1]} {video_data[0]}]]
set_property OFFCHIP_TERM NONE [get_ports [list {video_data[23]} {video_data[22]} {video_data[21]} {video_data[20]} {video_data[19]} {video_data[18]} {video_data[17]} {video_data[16]} {video_data[15]} {video_data[14]} {video_data[13]} {video_data[12]} {video_data[11]} {video_data[10]} {video_data[9]} {video_data[8]} {video_data[7]} {video_data[6]} {video_data[5]} {video_data[4]} {video_data[3]} {video_data[2]} {video_data[1]} {video_data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_i2c_scl]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_i2c_sda]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_out_nrst]]
set_property IOSTANDARD LVCMOS18 [get_ports [list reset]]
set_property IOSTANDARD LVDS [get_ports [list sysclk_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list video_de]]
set_property IOSTANDARD LVCMOS33 [get_ports [list video_hs]]
set_property IOSTANDARD LVCMOS33 [get_ports [list video_pixel_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list video_vs]]
set_property OFFCHIP_TERM NONE [get_ports [list hdmi_i2c_scl]]
set_property OFFCHIP_TERM NONE [get_ports [list hdmi_i2c_sda]]
set_property OFFCHIP_TERM NONE [get_ports [list hdmi_i2c_sda]]
set_property OFFCHIP_TERM NONE [get_ports [list hdmi_out_nrst]]
set_property OFFCHIP_TERM NONE [get_ports [list video_de]]
set_property OFFCHIP_TERM NONE [get_ports [list video_hs]]
set_property OFFCHIP_TERM NONE [get_ports [list video_pixel_clk]]
set_property OFFCHIP_TERM NONE [get_ports [list video_vs]]
file mkdir C:/Users/johnh/Desktop/hdmi_output/hdmi_output.srcs/constrs_1/new
close [ open C:/Users/johnh/Desktop/hdmi_output/hdmi_output.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/johnh/Desktop/hdmi_output/hdmi_output.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file C:/Users/johnh/Desktop/hdmi_output/hdmi_output.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
set_property IOSTANDARD LVDS [get_ports [list sysclk_p]]
place_ports sysclk_p D19
place_ports reset E22
place_ports video_de AA15
place_ports video_hs AB15
place_ports video_pixel_clk W15
place_ports video_vs Y15
place_ports hdmi_out_nrst AF12
place_ports hdmi_i2c_scl AF15
place_ports hdmi_i2c_sda AE16
place_ports {video_data[23]} AD9
place_ports {video_data[22]} AC9
place_ports {video_data[21]} AF10
place_ports {video_data[20]} AE10
place_ports {video_data[19]} AE11
place_ports {video_data[18]} AD11
place_ports {video_data[17]} AC11
place_ports {video_data[16]} AC12
place_ports {video_data[15]} AD8
place_ports {video_data[14]} AC8
place_ports {video_data[13]} AB11
place_ports {video_data[12]} AB12
place_ports {video_data[11]} AC13
place_ports {video_data[10]} AC14
place_ports {video_data[9]} AD13
place_ports {video_data[8]} AD14
place_ports {video_data[7]} W8
place_ports {video_data[6]} Y8
place_ports {video_data[5]} W9
place_ports {video_data[4]} AA8
place_ports {video_data[3]} AA9
place_ports {video_data[2]} AA10
place_ports {video_data[1]} AB9
place_ports {video_data[0]} AB10
save_constraints
launch_runs synth_1 -jobs 24
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Oct 28 19:56:31 2024] Launched synth_1...
Run output will be captured here: C:/Users/johnh/Desktop/hdmi_output/hdmi_output.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Mon Oct 28 19:58:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/johnh/Desktop/hdmi_output/hdmi_output.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku3p-ffva676-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'video_clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4057.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'video_clk_gen/inst'
Finished Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'video_clk_gen/inst'
Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'video_clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [c:/Users/johnh/Desktop/hdmi_output/hdmi_output.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'video_clk_gen/inst'
Parsing XDC File [C:/Users/johnh/Desktop/hdmi_output/hdmi_output.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/johnh/Desktop/hdmi_output/hdmi_output.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4057.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4057.996 ; gain = 0.000
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4447.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4447.168 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4447.168 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 4447.168 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4447.168 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4447.168 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4447.168 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 4447.168 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 4447.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4447.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5402.277 ; gain = 955.109
ipx::package_project -root_dir C:/Users/johnh/Desktop/hdmi_output/../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/johnh/Desktop/hdmi_output/imported_hdl/top.v'.
CRITICAL WARNING: [IP_Flow 19-5655] Packaging a component with a VHDL-2008 top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'video_pixel_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'video_pixel_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'video_pixel_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'video_pixel_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\johnh\Desktop\hdmi_output\imported_hdl\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\johnh\Desktop\hdmi_output\imported_hdl\lut_hdmi_out.v:]
ERROR: [Common 17-180] Spawn failed: No error
ipx::unload_core c:/Users/johnh/Desktop/ip_repo/component.xml
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 20:05:33 2024...
