Xilinx Platform Studio (XPS)
Xilinx EDK 9.2 Build EDK_Jm.16

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Mar 08 14:03:47 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.




Done!

At Local date and time: Tue Mar 08 14:04:26 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 14:05:44 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make hwclean; exit;" started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -rf implementation synthesis xst hdl

rm -rf xst.srp system.srp



Done!

At Local date and time: Tue Mar 08 14:05:50 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_0/lib/
rm -rf ppc405_1/lib/
rm -f libgen.log
rm -f xylophone_hero/executable.elf 




Done!

At Local date and time: Tue Mar 08 14:13:08 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 46 - Running
XST synthesis

INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line 62 - Running
XST synthesis

INSTANCE:jtagppc_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Running
XST synthesis

INSTANCE:reset_block - C:\BenChenJess\Xylophone_Hero\system.mhs line 75 -
Running XST synthesis

INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 - Running XST
synthesis

INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100 - Running XST
synthesis

INSTANCE:plb2opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Running
XST synthesis

INSTANCE:rs232_uart_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line 122 -
Running XST synthesis

INSTANCE:plb_bram_if_cntlr_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line 138
- Running XST synthesis

INSTANCE:plb_bram_if_cntlr_1_bram - C:\BenChenJess\Xylophone_Hero\system.mhs
line 149 - Running XST synthesis

INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 155 - Running XST
synthesis

INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169 - Running XST
synthesis

INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

INSTANCE:reset_split - C:\BenChenJess\Xylophone_Hero\system.mhs line 213 -
Running XST synthesis

INSTANCE:and_gate_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 224 -
Running XST synthesis

INSTANCE:i2c_rst_or - C:\BenChenJess\Xylophone_Hero\system.mhs line 233 -
Running XST synthesis

INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs line 242 -
Running XST synthesis

INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs line 254 -
Running XST synthesis

INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs line 265 -
Running XST synthesis

INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs line 276 -
Running XST synthesis

INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line 287 - Running XST
synthesis

INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298 - Running XST
synthesis

INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line 308 - Running
XST synthesis

INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line 319 - Running XST
synthesis

INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs line 330 - Running
XST synthesis


Running NGCBUILD ...

Rebuilding cache ...


Total run time: 192.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************

xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
.... Copying flowfile C:/Xilinx92i/xilinx/data/fpga.flw into working directory
C:/BenChenJess/Xylophone_Hero/implementation 

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...


Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Total Number Slice Registers:     2,704 out of  27,392    9%
    Number used as Flip Flops:                 2,680
    Number used as Latches:                       24
  Number of 4 input LUTs:           2,855 out of  27,392   10%
Logic Distribution:
  Number of occupied Slices:        2,860 out of  13,696   20%
  Number of Slices containing only related logic:   2,860 out of   2,860  100%
  Number of Slices containing unrelated logic:          0 out of   2,860    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,368 out of  27,392   12%
  Number used as logic:             2,855
  Number used as a route-thru:        104
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     197

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,600,399
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  223 MB
Total REAL time to MAP completion:  11 secs 
Total CPU time to MAP completion:   9 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       2860 out of 13696  20%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:994f01) REAL time: 6 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 7 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 7 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 7 secs 

Phase 8.8

...................................................................................................................................
......................

......
.........................................................................
....................................
..................................

.......
.......

..
Phase 8.8 (Checksum:11304af) REAL time: 20 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 20 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 27 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 27 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 28 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 28 secs 


REAL time consumed by placer: 29 secs 
CPU  time consumed by placer: 28 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 30 secs 
Total CPU time to Placer completion: 28 secs 

Starting Router


Phase 1: 21331 unrouted;       REAL time: 35 secs 


Phase 2: 17450 unrouted;       REAL time: 36 secs 


Phase 3: 3470 unrouted;       REAL time: 39 secs 


Phase 4: 3470 unrouted; (49143)      REAL time: 39 secs 

Phase 5: 3508 unrouted; (0)      REAL time: 40 secs 

Phase 6: 3508 unrouted; (0)      REAL time: 40 secs 


Phase 7: 0 unrouted; (0)      REAL time: 43 secs 


Phase 8: 0 unrouted; (0)      REAL time: 45 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      3 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  476 |  0.246     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.131     |  1.224      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1305 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.621     |  1.903      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.032     |  1.333      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.017     |  1.377      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.020     |  1.383      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the 
difference between
the minimum and maximum path delays which includes logic delays.


Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.257ns|     9.743ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.376ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    10.525ns|    14.475ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.561ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 46 secs 

Peak Memory Usage:  299 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 373503 paths, 0 nets, and 17316 connections

Design statistics:
   Minimum period:  14.475ns (Maximum frequency:  69.085MHz)


Analysis completed Tue Mar 08 14:17:55 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed

xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Tue Mar 08 14:17:58 2011


Running DRC.

WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss

libgen
Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 


Output Directory (-od)		: C:\BenChenJess\Xylophone_Hero\
Part (-p)			: virtex2p

Software Specification file	: system.mss

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 


INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - opb
  - RS232_Uart_1
  - i2c
  - white_color
  - black_color
  - white_count
  - black_count
  - calib
  - RGB
  - clk_27
  - frame
  - game_mode
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\standalone_v1_00_a\ ...


Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\opbarb_v1_02_a\ ...


Copying files for driver uartlite_v1_12_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_12_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\uartlite_v1_12_a\ ...


Copying files for driver iic_v1_13_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\iic_v1_13_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\iic_v1_13_a\ ...


Copying files for driver gpio_v2_11_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_11_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\gpio_v2_11_a\ ...


Copying files for driver cpu_ppc405_v1_10_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\cpu_ppc405_v1_10_a\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling opbarb

Compiling uartlite

Compiling iic

Compiling gpio

Compiling cpu_ppc405


Libraries generated in C:\BenChenJess\Xylophone_Hero\ppc405_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for ppc405_1


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_1\libsrc\standalone_v1_00_a\ ...


Copying files for driver cpu_ppc405_v1_10_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_1\libsrc\cpu_ppc405_v1_10_a\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

Compiling bsp

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling cpu_ppc405


Libraries generated in C:\BenChenJess\Xylophone_Hero\ppc405_1\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 

   text	   data	    bss	    dec	    hex	filename
  10606	   2328	   8860	  21794	   5522	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream

*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.




Done!

At Local date and time: Tue Mar 08 14:23:49 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.

'3': Programming device...

done.
'3': Reading status register contents...
C
RC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 14:24:36 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC
 error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 14:27:27 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
Downloading c:/Xilinx92i/data/xusb_xlp.hex.

Downloaded firmware version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successful
ly.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 14:28:33 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC
 error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 14:30:18 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 29.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  


Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Total Number Slice Registers:     2,703 out of  27,392    9%
    Number used as Flip Flops:                 2,679
    Number used as Latches:                       24
  Number of 4 input LUTs:           2,883 out of  27,392   10%
Logic Distribution:
  Number of occupied Slices:        2,874 out of  13,696   20%
  Number of Slices containing only related logic:   2,874 out of   2,874  100%
  Number of Slices containing unrelated logic:          0 out of   2,874    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,396 out of  27,392   12%
  Number used as logic:             2,883
  Number used as a route-thru:        104
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     197

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,600,556
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  225 MB
Total REAL time to MAP completion:  9 secs 
Total CPU time to MAP completion:   9 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       2874 out of 13696  20%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Starting Placer


Phase 1.1
Phase 1.1 (Checksum:99500b) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
......................................................................................................

.....

.................................................................
.......................................

.....
.....

..
Phase 8.8 (Checksum:1144437) REAL time: 17 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 17 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 24 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 24 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 24 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 25 secs 


REAL time consumed by placer: 26 secs 
CPU  time consumed by placer: 26 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 26 secs 
Total CPU time to Placer completion: 26 secs 

Starting Router


Phase 1: 21467 unrouted;       REAL time: 31 secs 

Phase 2: 17555 unrouted;       REAL time: 32 secs 


Phase 3: 3546 unrouted;       REAL time: 36 secs 

Phase 4: 3546 unrouted; (790)      REAL time: 36 secs 

Phase 5: 3553 unrouted; (0)      REAL time: 37 secs 

Phase 6: 3553 unrouted; (0)      REAL time: 37 secs 


Phase 7: 0 unrouted; (0)      REAL time: 40 secs 

Phase 8: 0 unrouted; (0)      REAL time: 41 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 42 secs 
Total CPU time to Router completion: 42 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  477 |  0.266     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.174     |  1.152      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1305 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.000     |  2.578      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.026     |  1.303      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.021     |  1.363      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.020     |  1.325      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the 
difference between
the minimum and maximum path delays which includes logic delays.


Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.284ns|     9.716ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.239ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    12.555ns|    12.445ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 45 secs 
Total CPU time to PAR completion: 44 secs 

Peak Memory Usage:  300 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 385094 paths, 0 nets, and 17450 connections

Design statistics:
   Minimum period:  12.445ns (Maximum frequency:  80.354MHz)


Analysis completed Tue Mar 08 14:32:15 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Tue Mar 08 14:32:17 2011

Running DRC.

WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.

 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.




Done!

At Local date and time: Tue Mar 08 14:33:53 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 19:01:28 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).

Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 19:01:53 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).

Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 19:08:12 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

/
cygdrive/c/DOCUME~1/Student/LOCALS~1/Temp/ccBPw2Cp.o: In function `main':
/cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c:305: undefined reference to `calibrateBall'
collect2: ld returned 1 exit status
make: *** [xylophone_hero/executable.elf] Error 1



Done!

At Local date and time: Tue Mar 08 19:08:25 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  10826	   2328	   8864	  22018	   5602	xylophone_hero/executable.elf

*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).

Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 19:11:40 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  10998	   2328	   8852	  22178	   56a2	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).

Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 19:18:54 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 831. parse error, unexpected EQ

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Tue Mar 08 19:19:39 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line 287 - Running XST
synthesis


Running NGCBUILD ...

Rebuilding cache ...


Total run time: 36.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  


Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Total Number Slice Registers:     2,719 out of  27,392    9%
    Number used as Flip Flops:                 2,695
    Number used as Latches:                       24
  Number of 4 input LUTs:           2,887 out of  27,392   10%
Logic Distribution:
  Number of occupied Slices:        2,879 out of  13,696   21%
  Number of Slices containing only related logic:   2,879 out of   2,879  100%
  Number of Slices containing unrelated logic:          0 out of   2,879    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,403 out of  27,392   12%
  Number used as logic:             2,887
  Number used as a route-thru:        104
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,600,903
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  223 MB
Total REAL time to MAP completion:  9 secs 
Total CPU time to MAP completion:   9 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       2879 out of 13696  21%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Starting Placer


Phase 1.1
Phase 1.1 (Checksum:99506a) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
..............................................................................................................
............

.......
............................................................
.......................................

......
......

..
Phase 8.8 (Checksum:1142abf) REAL time: 17 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 17 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 24 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 24 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 24 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 25 secs 


REAL time consumed by placer: 26 secs 
CPU  time consumed by placer: 26 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 26 secs 
Total CPU time to Placer completion: 26 secs 

Starting Router


Phase 1: 21503 unrouted;       REAL time: 31 secs 


Phase 2: 17533 unrouted;       REAL time: 33 secs 


Phase 3: 3645 unrouted;       REAL time: 36 secs 

Phase 4: 3645 unrouted; (0)      REAL time: 36 secs 

Phase 5: 3645 unrouted; (0)      REAL time: 37 secs 

Phase 6: 3645 unrouted; (0)      REAL time: 37 secs 


Phase 7: 0 unrouted; (0)      REAL time: 40 secs 


Phase 8: 0 unrouted; (0)      REAL time: 41 secs 

WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 43 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  477 |  0.212     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.209     |  1.207      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1312 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.023     |  1.316      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.014     |  1.256      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.015     |  2.598      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.005     |  1.349      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is
 reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.


Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.171ns|     9.829ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.362ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.442ns|    13.558ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.479ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 45 secs 
Total CPU time to PAR completion: 45 secs 

Peak Memory Usage:  299 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 423481 paths, 0 nets, and 17447 connections

Design statistics:
   Minimum period:  13.558ns (Maximum frequency:  73.757MHz)


Analysis completed Tue Mar 08 19:21:43 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Tue Mar 08 19:21:45 2011

Running DRC.

WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************

Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss
libgen
Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 


Output Directory (-od)		: C:\BenChenJess\Xylophone_Hero\
Part (-p)			: virtex2p

Software Specification file	: system.mss

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 


INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - opb
  - RS232_Uart_1
  - i2c
  - white_color
  - black_color
  - white_count
  - black_count
  - calib
  - RGB
  - clk_27
  - frame
  - game_mode
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\standalone_v1_00_a\ ...


Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\opbarb_v1_02_a\ ...


Copying files for driver uartlite_v1_12_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_12_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\uartlite_v1_12_a\ ...


Copying files for driver iic_v1_13_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\iic_v1_13_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\iic_v1_13_a\ ...


Copying files for driver gpio_v2_11_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_11_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\gpio_v2_11_a\ ...


Copying files for driver cpu_ppc405_v1_10_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\cpu_ppc405_v1_10_a\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:


make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling opbarb

Compiling uartlite

Compiling iic

Compiling gpio

Compiling cpu_ppc405


Libraries generated in C:\BenChenJess\Xylophone_Hero\ppc405_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1


Generating platform libraries and device drivers ...

Running CopyFiles ...


Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_1\libsrc\standalone_v1_00_a\ ...


Copying files for driver cpu_ppc405_v1_10_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_1\libsrc\cpu_ppc405_v1_10_a\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling cpu_ppc405


Libraries generated in C:\BenChenJess\Xylophone_Hero\ppc405_1\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 
powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

/cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c:268:43: error: invalid suffix "b0010" on integer constant
/cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c:269:43: error: invalid suffix "b0001" on integer constant
/cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c:297:35: error: invalid suffix "b0001" on integer constant
/cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c:334:35: error: invalid suffix "b0000" on integer constant

make: *** [xylophone_hero/executable.elf] Error 1



Done!

At Local date and time: Tue Mar 08 19:35:53 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 654. parse error, unexpected END, expecting SEMICOLON
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 675. Undefined symbol 'consec_x'.
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 676. Undefined symbol 'consec_x_tmp'.
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 677. Undefined symbol 'consec_y'.
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 678. Undefined symbol 'left_tmp'.
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 679. Undefined symbol 'right_tmp'.
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 680. Undefined symbol 'found_bot'.
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 685. consec_x: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 692. consec_y: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 692. Undefined symbol 'stage'.
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 692. stage: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 699. consec_x_tmp: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 706. found_bot: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 708. left_tmp: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 709. right_tmp: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 739. < can not have such operands in this context.
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 748. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 805. Undefined symbol 'ball_size'.
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 805. ball_size: Undefined symbol (last report in this block)

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Tue Mar 08 19:36:35 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist

IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 805. Undefined symbol 'ball_size'.
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 805. ball_size: Undefined symbol (last report in this block)

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Tue Mar 08 19:37:07 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...


Total run time: 29.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************

xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Total Number Slice Registers:     2,769 out of  27,392   10%
    Number used as Flip Flops:                 2,745
    Number used as Latches:                       24
  Number of 4 input LUTs:           2,986 out of  27,392   10%
Logic Distribution:
  Number of occupied Slices:        2,932 out of  13,696   21%
  Number of Slices containing only related logic:   2,932 out of   2,932  100%
  Number of Slices containing unrelated logic:          0 out of   2,932    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,504 out of  27,392   12%
  Number used as logic:             2,986
  Number used as a route-thru:        106
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,602,269
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  224 MB
Total REAL time to MAP completion:  9 secs 
Total CPU time to MAP completion:   9 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       2932 out of 13696  21%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Starting Placer


Phase 1.1
Phase 1.1 (Checksum:9951f9) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
..............................................................................................
.................................................

.............
.........................................
...................................................
........
......

.......
...

Phase 8.8 (Checksum:1199eaf) REAL time: 18 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 18 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 25 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 25 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 25 secs 

Phase 13.24

Phase 13.24 (Checksum:7bfa473) REAL time: 25 secs 

REAL time consumed by placer: 27 secs 
CPU  time consumed by placer: 27 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 27 secs 
Total CPU time to Placer completion: 27 secs 

Starting Router


Phase 1: 21878 unrouted;       REAL time: 32 secs 

Phase 2: 17816 unrouted;       REAL time: 33 secs 


Phase 3: 3604 unrouted;       REAL time: 37 secs 

Phase 4: 3604 unrouted; (1417)      REAL time: 37 secs 


Phase 5: 3602 unrouted; (0)      REAL time: 37 secs 

Phase 6: 3611 unrouted; (0)      REAL time: 38 secs 


Phase 7: 0 unrouted; (0)      REAL time: 41 secs 


Phase 8: 0 unrouted; (0)      REAL time: 42 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 44 secs 
Total CPU time to Router completion: 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  501 |  0.221     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.196     |  1.189      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1311 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.041     |  1.331      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.009     |  1.343      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.023     |  1.320      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.010     |  2.738      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.746     |  4.619      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the 
difference between
the minimum and maximum path delays which includes logic delays.


Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.228ns|     9.772ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.496ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.626ns|    13.374ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 46 secs 

Peak Memory Usage:  301 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 517804 paths, 0 nets, and 17815 connections

Design statistics:
   Minimum period:  13.374ns (Maximum frequency:  74.772MHz)


Analysis completed Tue Mar 08 19:39:06 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Tue Mar 08 19:39:09 2011

Running DRC.

WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11078	   2328	   8852	  22258	   56f2	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream

*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).

Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 19:42:45 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 29.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Total Number Slice Registers:     2,769 out of  27,392   10%
    Number used as Flip Flops:                 2,745
    Number used as Latches:                       24
  Number of 4 input LUTs:           2,986 out of  27,392   10%
Logic Distribution:
  Number of occupied Slices:        2,932 out of  13,696   21%
  Number of Slices containing only related logic:   2,932 out of   2,932  100%
  Number of Slices containing unrelated logic:          0 out of   2,932    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,504 out of  27,392   12%
  Number used as logic:             2,986
  Number used as a route-thru:        106
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,602,269
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  224 MB
Total REAL time to MAP completion:  9 secs 
Total CPU time to MAP completion:   9 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       2932 out of 13696  21%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Starting Placer


Phase 1.1
Phase 1.1 (Checksum:9951f9) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
............................................................................................
...................................................

.............
.....................................
....................................................
...........
......

.......
...

Phase 8.8 (Checksum:1199eaf) REAL time: 18 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 18 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 25 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 25 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 25 secs 

Phase 13.24

Phase 13.24 (Checksum:7bfa473) REAL time: 26 secs 

REAL time consumed by placer: 27 secs 
CPU  time consumed by placer: 27 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 28 secs 
Total CPU time to Placer completion: 28 secs 

Starting Router


Phase 1: 21878 unrouted;       REAL time: 32 secs 


Phase 2: 17816 unrouted;       REAL time: 33 secs 


Phase 3: 3604 unrouted;       REAL time: 37 secs 

Phase 4: 3604 unrouted; (1417)      REAL time: 37 secs 


Phase 5: 3602 unrouted; (0)      REAL time: 38 secs 

Phase 6: 3611 unrouted; (0)      REAL time: 38 secs 


Phase 7: 0 unrouted; (0)      REAL time: 41 secs 


Phase 8: 0 unrouted; (0)      REAL time: 43 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 44 secs 
Total CPU time to Router completion: 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  501 |  0.221     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.196     |  1.189      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1311 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.041     |  1.331      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.009     |  1.343      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.023     |  1.320      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.010     |  2.738      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.746     |  4.619      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the 
difference between
the minimum and maximum path delays which includes logic delays.


Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.228ns|     9.772ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.496ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.626ns|    13.374ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 46 secs 

Peak Memory Usage:  301 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 517804 paths, 0 nets, and 17815 connections

Design statistics:
   Minimum period:  13.374ns (Maximum frequency:  74.772MHz)


Analysis completed Tue Mar 08 19:44:44 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed

xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Tue Mar 08 19:44:47 2011

Running DRC.

WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11134	   2328	   8860	  22322	   5732	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 20:08:27 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 644. parse error, unexpected ELSIF
ERROR:HDLParsers:837 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 665. Width mismatch. Expected width 10, Actual width is 11 for dimension 1 of mallet_width.
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 672. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 822. Undefined symbol 'ball_width'.
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 822. ball_width: Undefined symbol (last report in this block)

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details

ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Tue Mar 08 20:08:53 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist

IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 644. parse error, unexpected ELSIF
ERROR:HDLParsers:837 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 665. Width mismatch. Expected width 10, Actual width is 11 for dimension 1 of mallet_width.
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 672. parse error, unexpected IF, expecting PROCESS

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Tue Mar 08 20:09:30 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:837 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 662. Width mismatch. Expected width 10, Actual width is 11 for dimension 1 of mallet_width.
ERROR:HDLParsers:837 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 665. Width mismatch. Expected width 10, Actual width is 11 for dimension 1 of mallet_width.

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Tue Mar 08 20:10:52 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist

IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 30.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Total Number Slice Registers:     2,779 out of  27,392   10%
    Number used as Flip Flops:                 2,755
    Number used as Latches:                       24
  Number of 4 input LUTs:           2,995 out of  27,392   10%
Logic Distribution:
  Number of occupied Slices:        2,943 out of  13,696   21%
  Number of Slices containing only related logic:   2,943 out of   2,943  100%
  Number of Slices containing unrelated logic:          0 out of   2,943    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,513 out of  27,392   12%
  Number used as logic:             2,995
  Number used as a route-thru:        106
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,602,424
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  225 MB
Total REAL time to MAP completion:  9 secs 
Total CPU time to MAP completion:   9 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       2943 out of 13696  21%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 



Starting Placer

Phase 1.1
Phase 1.1 (Checksum:995291) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
....................................................................................
.............................................

.....
...............................
...........................................................
....................................
.....
......

......
...
Phase 8.8 (Checksum:119f44f) REAL time: 19 secs 

Phase 9.5

Phase 9.5 (Checksum:55d4a77) REAL time: 19 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 27 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 27 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 27 secs 

Phase 13.24

Phase 13.24 (Checksum:7bfa473) REAL time: 27 secs 

REAL time consumed by placer: 29 secs 
CPU  time consumed by placer: 29 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 29 secs 
Total CPU time to Placer completion: 29 secs 

Starting Router


Phase 1: 21999 unrouted;       REAL time: 34 secs 

Phase 2: 17984 unrouted;       REAL time: 35 secs 


Phase 3: 3616 unrouted;       REAL time: 39 secs 

Phase 4: 3616 unrouted; (4320)      REAL time: 39 secs 


Phase 5: 3617 unrouted; (0)      REAL time: 40 secs 

Phase 6: 3620 unrouted; (0)      REAL time: 40 secs 


Phase 7: 0 unrouted; (0)      REAL time: 43 secs 


Phase 8: 0 unrouted; (0)      REAL time: 45 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 7 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 46 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  507 |  0.177     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.155     |  1.228      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1312 |  0.272     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.015     |  2.262      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.020     |  1.291      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.028     |  1.326      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.050     |  1.354      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the 
difference between
the minimum and maximum path delays which includes logic delays.


Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.347ns|     9.653ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.393ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    10.342ns|    14.658ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.479ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 48 secs 

Peak Memory Usage:  301 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 541254 paths, 0 nets, and 17942 connections

Design statistics:
   Minimum period:  14.658ns (Maximum frequency:  68.222MHz)


Analysis completed Tue Mar 08 20:12:55 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Tue Mar 08 20:12:58 2011

Running DRC.

WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 20:26:44 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 841. parse error, unexpected EQ, expecting COMMA or CLOSEPAR

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Tue Mar 08 20:28:09 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist

IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 30.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Total Number Slice Registers:     2,830 out of  27,392   10%
    Number used as Flip Flops:                 2,806
    Number used as Latches:                       24
  Number of 4 input LUTs:           3,018 out of  27,392   11%
Logic Distribution:
  Number of occupied Slices:        2,961 out of  13,696   21%
  Number of Slices containing only related logic:   2,961 out of   2,961  100%
  Number of Slices containing unrelated logic:          0 out of   2,961    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,539 out of  27,392   12%
  Number used as logic:             3,018
  Number used as a route-thru:        109
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,603,048
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  225 MB
Total REAL time to MAP completion:  9 secs 
Total CPU time to MAP completion:   9 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       2961 out of 13696  21%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 

Finished initial Timing Analysis.  REAL time: 3 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:99539b) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
...........................................................................
......................

......
...
............................................................
............................
......
......
....
..
....
Phase 8.8 (Checksum:1194257) REAL time: 19 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 19 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 27 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 27 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 27 secs 

Phase 13.24

Phase 13.24 (Checksum:7bfa473) REAL time: 28 secs 

REAL time consumed by placer: 29 secs 
CPU  time consumed by placer: 29 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 29 secs 
Total CPU time to Placer completion: 29 secs 

Starting Router


Phase 1: 22078 unrouted;       REAL time: 35 secs 


Phase 2: 18033 unrouted;       REAL time: 36 secs 


Phase 3: 3616 unrouted;       REAL time: 39 secs 


Phase 4: 3616 unrouted; (190)      REAL time: 39 secs 

Phase 5: 3616 unrouted; (0)      REAL time: 40 secs 

Phase 6: 3616 unrouted; (0)      REAL time: 40 secs 


Phase 7: 0 unrouted; (0)      REAL time: 43 secs 


Phase 8: 0 unrouted; (0)      REAL time: 45 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 46 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  533 |  0.266     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.159     |  1.145      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1312 |  0.268     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.008     |  1.493      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.026     |  1.329      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.059     |  1.366      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.027     |  1.291      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the 
difference between
the minimum and maximum path delays which includes logic delays.


Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.171ns|     9.829ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.243ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    10.735ns|    14.265ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.561ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 49 secs 

Peak Memory Usage:  302 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 444527 paths, 0 nets, and 18040 connections

Design statistics:
   Minimum period:  14.265ns (Maximum frequency:  70.102MHz)


Analysis completed Tue Mar 08 20:30:12 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 



xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Tue Mar 08 20:30:15 2011

Running DRC.

WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 20:38:34 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist

IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 580. Undefined symbol 'sheet_lines'.
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 580. sheet_lines: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 650. Undefined symbol 'line_whores'.
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 650. line_whores: Undefined symbol (last report in this block)
ERROR:HDLParsers:3402 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 651. Read symbol =, expecting <= or := 
ERROR:HDLParsers:3402 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 653. Read symbol =, expecting <= or := 
ERROR:HDLParsers:3402 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 657. Read symbol =, expecting <= or := 
ERROR:HDLParsers:3402 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 659. Read symbol =, expecting <= or := 
ERROR:HDLParsers:3402 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 663. Read symbol =, expecting <= or := 
ERROR:HDLParsers:3402 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 665. Read symbol =, expecting <= or := 
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 667. parse error, unexpected ROW, expecting THEN
ERROR:HDLParsers:3402 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 671. Read symbol =, expecting <= or := 
ERROR:HDLParsers:3402 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 674. Read symbol =, expecting <= or := 
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 676. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 927. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 931. parse error, unexpected PORT, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 938. parse error, unexpected PORT, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 952. parse error, unexpected PORT, expecting OPENPAR or TICK or LSQBRACK

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Tue Mar 08 20:40:56 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist

IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 580. Undefined symbol 'sheet_lines'.
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 580. sheet_lines: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 650. Undefined symbol 'line_whores'.
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 650. line_whores: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 667. parse error, unexpected ROW, expecting THEN
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 676. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 927. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 931. parse error, unexpected PORT, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 938. parse error, unexpected PORT, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 952. parse error, unexpected PORT, expecting OPENPAR or TICK or LSQBRACK

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Tue Mar 08 20:42:03 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist

IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 667. parse error, unexpected ROW, expecting THEN
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 676. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 927. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 931. parse error, unexpected PORT, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 938. parse error, unexpected PORT, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 952. parse error, unexpected PORT, expecting OPENPAR or TICK or LSQBRACK
ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Tue Mar 08 20:43:16 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 927. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 931. parse error, unexpected PORT, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 938. parse error, unexpected PORT, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 952. parse error, unexpected PORT, expecting OPENPAR or TICK or LSQBRACK

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Tue Mar 08 20:44:00 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist

IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 31.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Total Number Slice Registers:     2,833 out of  27,392   10%
    Number used as Flip Flops:                 2,808
    Number used as Latches:                       25
  Number of 4 input LUTs:           3,177 out of  27,392   11%
Logic Distribution:
  Number of occupied Slices:        3,050 out of  13,696   22%
  Number of Slices containing only related logic:   3,050 out of   3,050  100%
  Number of Slices containing unrelated logic:          0 out of   3,050    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,698 out of  27,392   13%
  Number used as logic:             3,177
  Number used as a route-thru:        109
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,604,353
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  227 MB
Total REAL time to MAP completion:  9 secs 
Total CPU time to MAP completion:   9 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       3050 out of 13696  22%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 



Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9956df) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
........................................................................................
..................................................

.......
........................................
.......................................................
....................
.......

.......
...

Phase 8.8 (Checksum:11b75c7) REAL time: 18 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 18 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 26 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 26 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 26 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 26 secs 


REAL time consumed by placer: 28 secs 
CPU  time consumed by placer: 28 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 28 secs 
Total CPU time to Placer completion: 28 secs 

Starting Router


Phase 1: 22556 unrouted;       REAL time: 33 secs 


Phase 2: 18541 unrouted;       REAL time: 35 secs 


Phase 3: 3623 unrouted;       REAL time: 38 secs 

Phase 4: 3623 unrouted; (31025)      REAL time: 39 secs 

Phase 5: 3632 unrouted; (0)      REAL time: 39 secs 


Phase 6: 3632 unrouted; (0)      REAL time: 40 secs 


Phase 7: 0 unrouted; (0)      REAL time: 43 secs 


Phase 8: 0 unrouted; (0)      REAL time: 44 secs 


WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/black_count_not0000 may have excessive skew because 
      1 CLK pins and 7 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 46 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  535 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.215     |  1.192      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1311 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/black_co |              |      |      |            |             |
|         unt_not0000 |         Local|      |    8 |  0.000     |  1.641      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.009     |  2.596      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.016     |  1.311      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.027     |  1.388      |
+---------------------+--------------+------+------+------------+-------------+

|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.025     |  2.187      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.123ns|     9.877ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.248ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    10.636ns|    14.364ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.479ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 48 secs 

Peak Memory Usage:  305 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 485863 paths, 0 nets, and 18238 connections

Design statistics:
   Minimum period:  14.364ns (Maximum frequency:  69.618MHz)


Analysis completed Tue Mar 08 20:46:06 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************

Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Tue Mar 08 20:46:08 2011


Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/black_count_not0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Tue Mar 08 20:50:50 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 32.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Total Number Slice Registers:     2,833 out of  27,392   10%
    Number used as Flip Flops:                 2,808
    Number used as Latches:                       25
  Number of 4 input LUTs:           3,177 out of  27,392   11%
Logic Distribution:
  Number of occupied Slices:        3,050 out of  13,696   22%
  Number of Slices containing only related logic:   3,050 out of   3,050  100%
  Number of Slices containing unrelated logic:          0 out of   3,050    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,698 out of  27,392   13%
  Number used as logic:             3,177
  Number used as a route-thru:        109
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,604,353
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  227 MB
Total REAL time to MAP completion:  9 secs 
Total CPU time to MAP completion:   9 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       3050 out of 13696  22%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 

Finished initial Timing Analysis.  REAL time: 3 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9956df) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
.....................................................................................
.....................................

........
..................................................
....................................................
.......................

.......
.......

...
Phase 8.8 (Checksum:11bb357) REAL time: 18 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 18 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 26 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 26 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 26 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 27 secs 


REAL time consumed by placer: 28 secs 
CPU  time consumed by placer: 28 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 28 secs 
Total CPU time to Placer completion: 28 secs 

Starting Router


Phase 1: 22556 unrouted;       REAL time: 33 secs 

Phase 2: 18504 unrouted;       REAL time: 35 secs 


Phase 3: 3946 unrouted;       REAL time: 38 secs 

Phase 4: 3946 unrouted; (11923)      REAL time: 39 secs 

Phase 5: 3952 unrouted; (0)      REAL time: 39 secs 

Phase 6: 3952 unrouted; (0)      REAL time: 39 secs 


Phase 7: 0 unrouted; (0)      REAL time: 43 secs 


Phase 8: 0 unrouted; (0)      REAL time: 45 secs 


WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/black_count_not0000 may have excessive skew because 
      1 CLK pins and 7 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 46 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  535 |  0.270     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.220     |  1.197      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1311 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/black_co |              |      |      |            |             |
|         unt_not0000 |         Local|      |    8 |  0.000     |  1.541      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.018     |  2.635      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.148     |  1.440      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.027     |  1.369      |
+---------------------+--------------+------+------+------------+-------------+

|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.012     |  1.265      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.058ns|     9.942ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.242ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.310ns|    13.690ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.554ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 48 secs 

Peak Memory Usage:  305 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 485863 paths, 0 nets, and 18238 connections

Design statistics:
   Minimum period:  13.690ns (Maximum frequency:  73.046MHz)


Analysis completed Tue Mar 08 20:52:55 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Tue Mar 08 20:52:57 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/black_count_not0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 09:55:18 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist

IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 32.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Total Number Slice Registers:     2,833 out of  27,392   10%
    Number used as Flip Flops:                 2,808
    Number used as Latches:                       25
  Number of 4 input LUTs:           3,177 out of  27,392   11%
Logic Distribution:
  Number of occupied Slices:        3,050 out of  13,696   22%
  Number of Slices containing only related logic:   3,050 out of   3,050  100%
  Number of Slices containing unrelated logic:          0 out of   3,050    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,698 out of  27,392   13%
  Number used as logic:             3,177
  Number used as a route-thru:        109
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,604,353
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  227 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   9 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.93 2007-04-13".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       3050 out of 13696  22%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9956df) REAL time: 5 secs 

Phase 2.7

Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
......................................................................
....................................................

........
.......................
.........................................................................
.............................

.......
.......

...
Phase 8.8 (Checksum:11bb357) REAL time: 19 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 19 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 26 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 26 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 27 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 27 secs 


REAL time consumed by placer: 28 secs 
CPU  time consumed by placer: 28 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 29 secs 
Total CPU time to Placer completion: 29 secs 

Starting Router


Phase 1: 22556 unrouted;       REAL time: 34 secs 

Phase 2: 18504 unrouted;       REAL time: 35 secs 


Phase 3: 3946 unrouted;       REAL time: 39 secs 

Phase 4: 3946 unrouted; (11923)      REAL time: 39 secs 


Phase 5: 3952 unrouted; (0)      REAL time: 40 secs 

Phase 6: 3952 unrouted; (0)      REAL time: 40 secs 


Phase 7: 0 unrouted; (0)      REAL time: 43 secs 


Phase 8: 0 unrouted; (0)      REAL time: 45 secs 


WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/black_count_not0000 may have excessive skew because 
      1 CLK pins and 7 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  535 |  0.270     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.220     |  1.197      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1311 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/black_co |              |      |      |            |             |
|         unt_not0000 |         Local|      |    8 |  0.000     |  1.541      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.018     |  2.635      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.148     |  1.440      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.027     |  1.369      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.012     |  1.265      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.0
58ns|     9.942ns|       0|           0

  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.242ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.310ns|    13.690ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.554ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 50 secs 
Total CPU time to PAR completion: 49 secs 

Peak Memory Usage:  305 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 485863 paths, 0 nets, and 18238 connections

Design statistics:
   Minimum period:  13.690ns (Maximum frequency:  73.046MHz)


Analysis completed Wed Mar 09 09:57:26 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 09:57:28 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/black_count_not0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.

 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
Downloading c:/Xilinx92i/data/xusb_xlp.hex.

Downloaded firmware version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successful
ly.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 09:59:51 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...


Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist

IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 658. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 661. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 664. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 667. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 670. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 673. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 673. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 676. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 676. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 679. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 679. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 725. parse error, unexpected PROCESS
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 739. parse error, unexpected IF, expecting PROCESS

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Wed Mar 09 10:03:00 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist

IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 658. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 661. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 664. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 667. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 670. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 673. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 673. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 676. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 676. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 679. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 679. parse error, unexpected CLOSEPAR, expecting THEN
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 725. parse error, unexpected PROCESS
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 739. parse error, unexpected IF, expecting PROCESS

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Wed Mar 09 10:03:23 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist


Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 658. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 673. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 676. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 679. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 725. parse error, unexpected PROCESS
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 739. parse error, unexpected IF, expecting PROCESS

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Wed Mar 09 10:05:49 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 728. parse error, unexpected PROCESS
ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 742. parse error, unexpected IF, expecting PROCESS

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Wed Mar 09 10:06:29 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...


Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist

IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 34.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     2,839 out of  27,392   10%
    Number used as Flip Flops:                 2,807
    Number used as Latches:                       32
  Number of 4 input LUTs:           3,388 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,155 out of  13,696   23%
  Number of Slices containing only related logic:   3,155 out of   3,155  100%
  Number of Slices containing unrelated logic:          0 out of   3,155    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,909 out of  27,392   14%
  Number used as logic:             3,388
  Number used as a route-thru:        109
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,606,078
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  228 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       3155 out of 13696  23%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 

Finished initial Timing Analysis.  REAL time: 3 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:995c70) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
............................................................................
....................................................................................

.....
.
.........................................................................................
...................................
..............
.....

.....
...

Phase 8.8 (Checksum:12d16e7) REAL time: 20 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 20 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 28 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 28 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 28 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 28 secs 


REAL time consumed by placer: 30 secs 
CPU  time consumed by placer: 30 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 30 secs 
Total CPU time to Placer completion: 30 secs 

Starting Router


Phase 1: 23340 unrouted;       REAL time: 35 secs 


Phase 2: 19329 unrouted;       REAL time: 38 secs 


Phase 3: 4232 unrouted;       REAL time: 42 secs 

Phase 4: 4232 unrouted; (0)      REAL time: 42 secs 

Phase 5: 4232 unrouted; (0)      REAL time: 43 secs 

Phase 6: 4232 unrouted; (0)      REAL time: 43 secs 


Phase 7: 0 unrouted; (0)      REAL time: 47 secs 


Phase 8: 0 unrouted; (0)      REAL time: 49 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 3 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  534 |  0.274     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.215     |  1.192      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1311 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.483     |  1.034      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.034     |  2.397      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.018     |  1.316      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.006     |  2.598      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    3 |  0.000     |  1.240      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    6 |  0.005     |  2.261      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.237ns|     9.763ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.368ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    10.340ns|    14.660ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  305 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 489104 paths, 0 nets, and 18187 connections

Design statistics:
   Minimum period:  14.660ns (Maximum frequency:  68.213MHz)


Analysis completed Wed Mar 09 10:08:42 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par

*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 10:08:44 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 10:11:00 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 10:15:07 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 10:28:36 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 36.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     2,845 out of  27,392   10%
    Number used as Flip Flops:                 2,810
    Number used as Latches:                       35
  Number of 4 input LUTs:           3,508 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,227 out of  13,696   23%
  Number of Slices containing only related logic:   3,227 out of   3,227  100%
  Number of Slices containing unrelated logic:          0 out of   3,227    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,029 out of  27,392   14%
  Number used as logic:             3,508
  Number used as a route-thru:        109
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,607,017
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  230 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       3227 out of 13696  23%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:9960ab) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
...............................................................
...............................................................

.......
...........
........................................................................................
...........................

.......
.......

..
Phase 8.8 (Checksum:12c405f) REAL time: 19 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 19 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 27 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 27 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 27 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 27 secs 


REAL time consumed by placer: 29 secs 
CPU  time consumed by placer: 29 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 29 secs 
Total CPU time to Placer completion: 29 secs 

Starting Router


Phase 1: 23786 unrouted;       REAL time: 34 secs 


Phase 2: 19789 unrouted;       REAL time: 38 secs 


Phase 3: 4354 unrouted;       REAL time: 41 secs 


Phase 4: 4354 unrouted; (144)      REAL time: 42 secs 

Phase 5: 4351 unrouted; (0)      REAL time: 42 secs 

Phase 6: 4351 unrouted; (0)      REAL time: 42 secs 


Phase 7: 0 unrouted; (0)      REAL time: 46 secs 


Phase 8: 0 unrouted; (0)      REAL time: 48 secs 

WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 49 secs 
Total CPU time to Router completion: 49 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  537 |  0.262     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.156     |  1.138      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1311 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.015     |  1.363      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.023     |  1.292      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    3 |  0.092     |  2.232      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.119     |  1.454      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.024     |  1.531      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    7 |  0.005     |  2.177      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------

  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.131ns|     9.869ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.239ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    10.856ns|    14.144ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.561ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 52 secs 
Total CPU time to PAR completion: 51 secs 

Peak Memory Usage:  305 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 456853 paths, 0 nets, and 18215 connections

Design statistics:
   Minimum period:  14.144ns (Maximum frequency:  70.701MHz)


Analysis completed Wed Mar 09 10:30:50 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..

*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 10:30:52 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Trying to terminate Process...



Done!

At Local date and time: Wed Mar 09 10:31:38 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist

IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 35.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     2,845 out of  27,392   10%
    Number used as Flip Flops:                 2,810
    Number used as Latches:                       35
  Number of 4 input LUTs:           3,507 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,227 out of  13,696   23%
  Number of Slices containing only related logic:   3,227 out of   3,227  100%
  Number of Slices containing unrelated logic:          0 out of   3,227    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,028 out of  27,392   14%
  Number used as logic:             3,507
  Number used as a route-thru:        109
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,607,002
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  229 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       3227 out of 13696  23%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9960ab) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
.......................................................................
....................................................................

.......
............
...............................................................................
.................................
.............
......

......

..
Phase 8.8 (Checksum:1302fb7) REAL time: 20 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 20 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 28 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 28 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 29 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 29 secs 


REAL time consumed by placer: 30 secs 
CPU  time consumed by placer: 30 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 31 secs 
Total CPU time to Placer completion: 31 secs 

Starting Router


Phase 1: 23783 unrouted;       REAL time: 36 secs 


Phase 2: 19841 unrouted;       REAL time: 38 secs 


Phase 3: 4509 unrouted;       REAL time: 42 secs 

Phase 4: 4509 unrouted; (32)      REAL time: 42 secs 

Phase 5: 4507 unrouted; (0)      REAL time: 43 secs 

Phase 6: 4507 unrouted; (0)      REAL time: 43 secs 


Phase 7: 0 unrouted; (0)      REAL time: 47 secs 


Phase 8: 0 unrouted; (0)      REAL time: 49 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  537 |  0.262     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.198     |  1.175      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1311 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.009     |  1.338      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.016     |  1.301      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    3 |  0.051     |  1.312      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.548     |  1.074      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.004     |  2.500      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local
|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    7 |  0.005     |  2.107      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.363ns|     9.637ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.423ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.765ns|    13.235ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.556ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 52 secs 

Peak Memory Usage:  305 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd


Trying to terminate Process...

Xilinx Platform Studio (XPS)
Xilinx EDK 9.2 Build EDK_Jm.16

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Mar 09 10:41:19 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 36.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     2,845 out of  27,392   10%
    Number used as Flip Flops:                 2,810
    Number used as Latches:                       35
  Number of 4 input LUTs:           3,507 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,227 out of  13,696   23%
  Number of Slices containing only related logic:   3,227 out of   3,227  100%
  Number of Slices containing unrelated logic:          0 out of   3,227    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,028 out of  27,392   14%
  Number used as logic:             3,507
  Number used as a route-thru:        109
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,607,002
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  229 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       3227 out of 13696  23%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 


Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9960ab) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
.......................................................................
....................................................................

.......
........
.................................................................................
...................................
.............
......

......

..
Phase 8.8 (Checksum:1302fb7) REAL time: 21 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 21 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 28 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 28 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 29 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 29 secs 


REAL time consumed by placer: 30 secs 
CPU  time consumed by placer: 30 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 31 secs 
Total CPU time to Placer completion: 31 secs 

Starting Router


Phase 1: 23783 unrouted;       REAL time: 36 secs 


Phase 2: 19841 unrouted;       REAL time: 38 secs 


Phase 3: 4509 unrouted;       REAL time: 42 secs 

Phase 4: 4509 unrouted; (32)      REAL time: 43 secs 

Phase 5: 4507 unrouted; (0)      REAL time: 43 secs 

Phase 6: 4507 unrouted; (0)      REAL time: 43 secs 


Phase 7: 0 unrouted; (0)      REAL time: 47 secs 


Phase 8: 0 unrouted; (0)      REAL time: 49 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  537 |  0.262     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.198     |  1.175      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1311 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.009     |  1.338      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.016     |  1.301      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    3 |  0.051     |  1.312      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.548     |  1.074      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.004     |  2.500      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local
|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    7 |  0.005     |  2.107      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.363ns|     9.637ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.423ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.765ns|    13.235ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.556ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 52 secs 

Peak Memory Usage:  305 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 456847 paths, 0 nets, and 18212 connections

Design statistics:
   Minimum period:  13.235ns (Maximum frequency:  75.557MHz)


Analysis completed Wed Mar 09 10:43:35 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 10:43:38 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 15:47:24 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0xed0ca4
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
Downloading c:/Xilinx92i/data/xusb_xlp.hex.

Downloaded firmware version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully
.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 15:48:10 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 15:52:34 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..

****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist

IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:Xst:2073 - Unexpected use of shared variable <vert_lines<0>>.

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Wed Mar 09 15:55:12 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 974. parse error, unexpected OR, expecting COMMA or CLOSEPAR

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Wed Mar 09 15:56:16 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 37.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************

xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".

Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     2,842 out of  27,392   10%
    Number used as Flip Flops:                 2,807
    Number used as Latches:                       35
  Number of 4 input LUTs:           3,487 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,213 out of  13,696   23%
  Number of Slices containing only related logic:   3,213 out of   3,213  100%
  Number of Slices containing unrelated logic:          0 out of   3,213    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,009 out of  27,392   14%
  Number used as logic:             3,487
  Number used as a route-thru:        110
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,606,876
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  229 MB
Total REAL time to MAP completion:  11 secs 
Total CPU time to MAP completion:   10 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       3213 out of 13696  23%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:995fa1) REAL time: 6 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 7 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 7 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 7 secs 

Phase 8.8

.....................................................................................................................................

.......

.........................................................................
...................................
.............................

.......
.......

..
Phase 8.8 (Checksum:12cf13f) REAL time: 21 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 21 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 29 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 29 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 29 secs 

Phase 13.24

Phase 13.24 (Checksum:7bfa473) REAL time: 29 secs 

REAL time consumed by placer: 31 secs 
CPU  time consumed by placer: 30 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 31 secs 
Total CPU time to Placer completion: 31 secs 

Starting Router


Phase 1: 23705 unrouted;       REAL time: 36 secs 


Phase 2: 19676 unrouted;       REAL time: 39 secs 


Phase 3: 4284 unrouted;       REAL time: 43 secs 

Phase 4: 4284 unrouted; (778)      REAL time: 43 secs 


Phase 5: 4283 unrouted; (0)      REAL time: 43 secs 

Phase 6: 4283 unrouted; (0)      REAL time: 44 secs 


Phase 7: 0 unrouted; (0)      REAL time: 47 secs 


Phase 8: 0 unrouted; (0)      REAL time: 49 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      2 CLK pins and 7 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.145     |  1.228      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  534 |  0.220     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1311 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.021     |  1.309      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.022     |  1.307      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.005     |  2.112      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    3 |  0.056     |  1.319      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.017     |  1.284      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |
      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.000     |  3.057      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.170ns|     9.830ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.392ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.830ns|    13.170ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 52 secs 

Peak Memory Usage:  305 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 408979 paths, 0 nets, and 18132 connections

Design statistics:
   Minimum period:  13.170ns (Maximum frequency:  75.930MHz)


Analysis completed Wed Mar 09 15:58:33 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed

xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 15:58:36 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Trying to terminate Process...



Done!

At Local date and time: Wed Mar 09 15:59:08 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 35.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

ERROR:MDT - short length caused truncation

XST completed

*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     2,844 out of  27,392   10%
    Number used as Flip Flops:                 2,809
    Number used as Latches:                       35
  Number of 4 input LUTs:           3,502 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,224 out of  13,696   23%
  Number of Slices containing only related logic:   3,224 out of   3,224  100%
  Number of Slices containing unrelated logic:          0 out of   3,224    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,023 out of  27,392   14%
  Number used as logic:             3,502
  Number used as a route-thru:        109
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,606,958
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  229 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       3224 out of 13696  23%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:996072) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
...........................................................
...

........
...........................
.................................

.......
.......

..
Phase 8.8 (Checksum:9c1170) REAL time: 17 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 17 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 25 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 25 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 25 secs 

Phase 13.24

Phase 13.24 (Checksum:7bfa473) REAL time: 26 secs 

REAL time consumed by placer: 27 secs 
CPU  time consumed by placer: 27 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 28 secs 
Total CPU time to Placer completion: 28 secs 

Starting Router


Phase 1: 23758 unrouted;       REAL time: 33 secs 


Phase 2: 19638 unrouted;       REAL time: 35 secs 


Phase 3: 4332 unrouted;       REAL time: 38 secs 

Phase 4: 4332 unrouted; (0)      REAL time: 39 secs 

Phase 5: 4332 unrouted; (0)      REAL time: 39 secs 

Phase 6: 4332 unrouted; (0)      REAL time: 39 secs 


Phase 7: 0 unrouted; (0)      REAL time: 43 secs 


Phase 8: 0 unrouted; (0)      REAL time: 44 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      1 CLK pins and 7 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 46 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  536 |  0.257     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.232     |  1.218      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1311 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.015     |  1.354      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.021     |  1.306      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    3 |  0.006     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.012     |  1.316      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.002     |  2.238      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |
      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.530     |  1.932      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.229ns|     9.771ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.364ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.425ns|    13.575ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 48 secs 

Peak Memory Usage:  305 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 376531 paths, 0 nets, and 18171 connections

Design statistics:
   Minimum period:  13.575ns (Maximum frequency:  73.665MHz)


Analysis completed Wed Mar 09 16:01:18 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 16:01:21 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 16:05:28 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist

IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...


Total run time: 36.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     2,844 out of  27,392   10%
    Number used as Flip Flops:                 2,809
    Number used as Latches:                       35
  Number of 4 input LUTs:           3,502 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,224 out of  13,696   23%
  Number of Slices containing only related logic:   3,224 out of   3,224  100%
  Number of Slices containing unrelated logic:          0 out of   3,224    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,023 out of  27,392   14%
  Number used as logic:             3,502
  Number used as a route-thru:        109
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                38 out of     136   27%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,606,958
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  229 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        38 out of 136    27%
   Number of SLICEs                       3224 out of 13696  23%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:996072) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
..........................................................
....

........
...........................
..............................
...
.......
.......

..
Phase 8.8 (Checksum:9c1170) REAL time: 17 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 17 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 25 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 25 secs 

Phase 12.27

Phase 12.27 (Checksum:7270df4) REAL time: 25 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 26 secs 

REAL time consumed by placer: 27 secs 
CPU  time consumed by placer: 27 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 28 secs 
Total CPU time to Placer completion: 28 secs 

Starting Router


Phase 1: 23758 unrouted;       REAL time: 33 secs 


Phase 2: 19638 unrouted;       REAL time: 35 secs 


Phase 3: 4332 unrouted;       REAL time: 39 secs 

Phase 4: 4332 unrouted; (0)      REAL time: 39 secs 

Phase 5: 4332 unrouted; (0)      REAL time: 39 secs 

Phase 6: 4332 unrouted; (0)      REAL time: 39 secs 


Phase 7: 0 unrouted; (0)      REAL time: 43 secs 


Phase 8: 0 unrouted; (0)      REAL time: 45 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      1 CLK pins and 7 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 46 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  536 |  0.257     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.232     |  1.218      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1311 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.015     |  1.354      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.021     |  1.306      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    3 |  0.006     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.012     |  1.316      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.002     |  2.238      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |
      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.530     |  1.932      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.229ns|     9.771ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.364ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.425ns|    13.575ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 48 secs 

Peak Memory Usage:  305 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 376531 paths, 0 nets, and 18171 connections

Design statistics:
   Minimum period:  13.575ns (Maximum frequency:  73.665MHz)


Analysis completed Wed Mar 09 16:07:39 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 16:07:41 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss

libgen
Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 


Output Directory (-od)		: C:\BenChenJess\Xylophone_Hero\
Part (-p)			: virtex2p

Software Specification file	: system.mss

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - opb
  - RS232_Uart_1
  - i2c
  - white_color
  - black_color
  - white_count
  - black_count
  - calib
  - RGB
  - clk_27
  - frame
  - game_mode
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0


Generating platform libraries and device drivers ...

Running CopyFiles ...


Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\standalone_v1_00_a\ ...


Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\opbarb_v1_02_a\ ...


Copying files for driver uartlite_v1_12_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_12_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\uartlite_v1_12_a\ ...


Copying files for driver iic_v1_13_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\iic_v1_13_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\iic_v1_13_a\ ...


Copying files for driver gpio_v2_11_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_11_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\gpio_v2_11_a\ ...


Copying files for driver cpu_ppc405_v1_10_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\cpu_ppc405_v1_10_a\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling opbarb

Compiling uartlite

Compiling iic

Compiling gpio

Compiling cpu_ppc405


Libraries generated in C:\BenChenJess\Xylophone_Hero\ppc405_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_1\libsrc\standalone_v1_00_a\ ...


Copying files for driver cpu_ppc405_v1_10_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_1\libsrc\cpu_ppc405_v1_10_a\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

Compiling bsp

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling cpu_ppc405


Libraries generated in C:\BenChenJess\Xylophone_Hero\ppc405_1\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 

   text	   data	    bss	    dec	    hex	filename
  11102	   2264	   8860	  22226	   56d2	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xffff0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

Generating Block Diagram : C:\BenChenJess\Xylophone_Hero\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

ERROR:MDT - short length caused truncation

At Local date and time: Wed Mar 09 16:11:19 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffc0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x40000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
ERROR:MDT - IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Memory of data width
   64-bit and memory size 256-kBytes does not fit in a fixed size.
   Only the following memory configurations are supported:
   -----------------------------------------------------------------
                    |    Memory (kBytes)   |    Memory (kBytes)     
      Architecture  |      32-bit data     |      64-bit data       
                    |      byte-write      |      byte-write        
   -----------------------------------------------------------------
   Spartan-II       |         2 4          |           4            
   Spartan-IIE      |       2 4 8 16       |        4 8 16 32       
   Spartan-3        |      8 16 32 64      |      16 32 64 128      
   Spartan-3E       |      8 16 32 64      |      16 32 64 128      
   Spartan-3A       |    2 4 8 16 32 64    |    4 8 16 32 64 128    
   Spartan-3ADSP    |    2 4 8 16 32 64    |    4 
make: *** [implementation/system.bmm] Error 2

8 16 32 64 128    
   QPro Virtex      |       2 4 8 16       |        4 8 16 32       
   QPro VirtexE     |       2 4 8 16       |        4 8 16 32       
   QPro Virtex-II   |      8 16 32 64      |      16 32 64 128      
   QPro-R Virtex    |       2 4 8 16       |        4 8 16 32       
   QPro-R Virtex-II |      8 16 32 64      |      16 32 64 128      
   Virtex           |       2 4 8 16       |        4 8 16 32       
   VirtexE          |       2 4 8 16       |        4 8 16 32       
   Virtex-II        |      8 16 32 64      |      16 32 64 128      
   Virtex-II PRO    |      8 16 32 64      |      16 32 64 128      
   Virtex-4         |  2 4 8 16 32 64 128  |  4 8 16 32 64 128 256  
   Virtex-5         | 4 8 16 32 64 128 256 | 8 16 32 64 128 256 512 
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ERROR:MDT - platgen failed with errors!



Done!

At Local date and time: Wed Mar 09 16:11:47 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist

IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:plb_bram_if_cntlr_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line 138
- Running XST synthesis

INSTANCE:plb_bram_if_cntlr_1_bram - C:\BenChenJess\Xylophone_Hero\system.mhs
line 149 - Running XST synthesis

INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 51.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     2,845 out of  27,392   10%
    Number used as Flip Flops:                 2,810
    Number used as Latches:                       35
  Number of 4 input LUTs:           3,503 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,229 out of  13,696   23%
  Number of Slices containing only related logic:   3,229 out of   3,229  100%
  Number of Slices containing unrelated logic:          0 out of   3,229    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,024 out of  27,392   14%
  Number used as logic:             3,503
  Number used as a route-thru:        109
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,704,130
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  231 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3229 out of 13696  23%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:99631e) REAL time: 6 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
.........................................................
................................................................................................

......

..........................................................................
...................................
....................

......
......

..
Phase 8.8 (Checksum:12d7097) REAL time: 21 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 21 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 29 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 29 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 29 secs 

Phase 13.24

Phase 13.24 (Checksum:7bfa473) REAL time: 30 secs 

REAL time consumed by placer: 31 secs 
CPU  time consumed by placer: 31 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 32 secs 
Total CPU time to Placer completion: 32 secs 

Starting Router


Phase 1: 24978 unrouted;       REAL time: 37 secs 


Phase 2: 20578 unrouted;       REAL time: 39 secs 


Phase 3: 4414 unrouted;       REAL time: 44 secs 

Phase 4: 4414 unrouted; (0)      REAL time: 44 secs 

Phase 5: 4414 unrouted; (0)      REAL time: 44 secs 

Phase 6: 4414 unrouted; (0)      REAL time: 44 secs 


Phase 7: 0 unrouted; (0)      REAL time: 48 secs 


Phase 8: 0 unrouted; (0)      REAL time: 50 secs 

WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.


Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  535 |  0.257     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.180     |  1.224      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1344 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.025     |  1.300      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.131     |  1.457      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    3 |  0.000     |  1.030      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.014     |  1.305      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.100     |  1.374      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.005     |  2.142      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.809     |  4.565      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 

   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.071ns|     9.929ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.487ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.587ns|    13.413ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.561ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 54 secs 
Total CPU time to PAR completion: 54 secs 

Peak Memory Usage:  307 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 377246 paths, 0 nets, and 18784 connections

Design statistics:
   Minimum period:  13.413ns (Maximum frequency:  74.555MHz)


Analysis completed Wed Mar 09 16:14:19 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 16:14:22 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss

libgen
Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 

Output Directory (-od)		: C:\BenChenJess\Xylophone_Hero\
Part (-p)			: virtex2p

Software Specification file	: system.mss

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - opb
  - RS232_Uart_1
  - i2c
  - white_color
  - black_color
  - white_count
  - black_count
  - calib
  - RGB
  - clk_27
  - frame
  - game_mode
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\standalone_v1_00_a\ ...


Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\opbarb_v1_02_a\ ...


Copying files for driver uartlite_v1_12_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_12_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\uartlite_v1_12_a\ ...


Copying files for driver iic_v1_13_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\iic_v1_13_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\iic_v1_13_a\ ...


Copying files for driver gpio_v2_11_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_11_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\gpio_v2_11_a\ ...

Copying files for driver cpu_ppc405_v1_10_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\cpu_ppc405_v1_10_a\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

Compiling bsp

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling opbarb

Compiling uartlite

Compiling iic

Compiling gpio

Compiling cpu_ppc405


Libraries generated in C:\BenChenJess\Xylophone_Hero\ppc405_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_1\libsrc\standalone_v1_00_a\ ...


Copying files for driver cpu_ppc405_v1_10_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_1\libsrc\cpu_ppc405_v1_10_a\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling cpu_ppc405


Libraries generated in C:\BenChenJess\Xylophone_Hero\ppc405_1\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11102	   2264	   8860	  22226	   56d2	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 16:19:10 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11102	   2264	   8860	  22226	   56d2	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 16:23:23 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	


Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist

IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:410 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 540. Variable 'sheet_whores' sheet_whores is at left hand side of signal assignment statement.
ERROR:HDLParsers:410 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 552. Variable 'sheet_whores' sheet_whores is at left hand side of signal assignment statement.

ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 574. Undefined symbol 'sheet_bot'.
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 574. sheet_bot: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 574. Undefined symbol 'sheet_top'.
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 574. sheet_top: Undefined symbol (last report in this block)
ERROR:HDLParsers:3324 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 574. IN mode Formal COUNT of shr with no default value must be associated with an actual value.
ERROR:HDLParsers:3324 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 574. IN mode Formal COUNT of shr with no default value must be associated with an actual value.
ERROR:HDLParsers:3324 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 574. IN mode Formal COUNT of shr with no default value must be associated with an actual value.
ERROR:HDLParsers:808 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 988. + can not have such operands in this context.
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 988. Undefined symbol 'sheet_top'.
ERROR:HDLParsers:808 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 990. + can not have such operands in this context.
ERROR:HDLParsers:808 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 990. + can not have such operands in this context.
ERROR:HDLParsers:808 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 992. + can not have such operands in this context.
ERROR:HDLParsers:808 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 993. + can not have such operands in this context.
ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 995. Undefined symbol 'sheet_bot'.
ERROR:HDLParsers:808 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 995. + can not have such operands in this context.
ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Wed Mar 09 16:28:24 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)

IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 581. Undefined symbol 'sheet_top'.
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 581. sheet_top: Undefined symbol (last report in this block)

ERROR:HDLParsers:821 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 989. Wrong index type for vert_lines.
ERROR:HDLParsers:821 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 991. Wrong index type for vert_lines.
ERROR:HDLParsers:821 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 993. Wrong index type for vert_lines.
ERROR:HDLParsers:821 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 995. Wrong index type for vert_lines.
ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Wed Mar 09 16:30:02 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 36.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     2,827 out of  27,392   10%
    Number used as Flip Flops:                 2,792
    Number used as Latches:                       35
  Number of 4 input LUTs:           3,439 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,183 out of  13,696   23%
  Number of Slices containing only related logic:   3,183 out of   3,183  100%
  Number of Slices containing unrelated logic:          0 out of   3,183    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,951 out of  27,392   14%
  Number used as logic:             3,439
  Number used as a route-thru:        100
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,703,404
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  230 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3183 out of 13696  23%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:9960e4) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
..................................................................
..........................................................

......
............................
..............................................................
....................................

......
......

..
Phase 8.8 (Checksum:9a8378) REAL time: 19 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 19 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 27 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 27 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 27 secs 

Phase 13.24

Phase 13.24 (Checksum:7bfa473) REAL time: 28 secs 

REAL time consumed by placer: 29 secs 
CPU  time consumed by placer: 29 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 30 secs 
Total CPU time to Placer completion: 30 secs 

Starting Router


Phase 1: 24708 unrouted;       REAL time: 35 secs 


Phase 2: 20332 unrouted;       REAL time: 38 secs 


Phase 3: 4361 unrouted;       REAL time: 43 secs 

Phase 4: 4361 unrouted; (1082)      REAL time: 43 secs 


Phase 5: 4371 unrouted; (0)      REAL time: 44 secs 

Phase 6: 4371 unrouted; (0)      REAL time: 44 secs 


Phase 7: 0 unrouted; (0)      REAL time: 48 secs 


Phase 8: 0 unrouted; (0)      REAL time: 50 secs 

WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 7 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  527 |  0.248     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.162     |  1.208      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1344 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.006     |  2.206      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.004     |  1.306      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    3 |  0.000     |  2.263      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.013     |  1.366      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.011     |  2.638      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.034     |  1.314      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------

  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.929ns|     9.071ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.429ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.583ns|    13.417ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 54 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  307 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 261461 paths, 0 nets, and 18532 connections

Design statistics:
   Minimum period:  13.417ns (Maximum frequency:  74.532MHz)


Analysis completed Wed Mar 09 16:32:19 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 16:32:21 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 16:41:42 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist

IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...


Total run time: 36.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     2,827 out of  27,392   10%
    Number used as Flip Flops:                 2,792
    Number used as Latches:                       35
  Number of 4 input LUTs:           3,438 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,183 out of  13,696   23%
  Number of Slices containing only related logic:   3,183 out of   3,183  100%
  Number of Slices containing unrelated logic:          0 out of   3,183    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,951 out of  27,392   14%
  Number used as logic:             3,438
  Number used as a route-thru:        101
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,703,392
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  231 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3183 out of 13696  23%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:9960e4) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 5 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 6 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.8
..........................................................................
...........................................

.......
....................................................
............................................
......................

.......
.......

..
Phase 8.8 (Checksum:9d0bc0) REAL time: 19 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 19 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 27 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 27 secs 

Phase 12.27

Phase 12.27 (Checksum:7270df4) REAL time: 28 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 28 secs 

REAL time consumed by placer: 29 secs 
CPU  time consumed by placer: 29 secs 

Writing design to file system.ncd


Total REAL time to Placer completion: 30 secs 
Total CPU time to Placer completion: 30 secs 

Starting Router


Phase 1: 24705 unrouted;       REAL time: 35 secs 


Phase 2: 20283 unrouted;       REAL time: 38 secs 


Phase 3: 4334 unrouted;       REAL time: 43 secs 


Phase 4: 4334 unrouted; (372)      REAL time: 43 secs 

Phase 5: 4331 unrouted; (0)      REAL time: 44 secs 

Phase 6: 4331 unrouted; (0)      REAL time: 44 secs 


Phase 7: 0 unrouted; (0)      REAL time: 48 secs 


Phase 8: 0 unrouted; (0)      REAL time: 50 secs 

WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      4 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  527 |  0.248     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.088     |  1.127      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1344 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.028     |  2.228      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.051     |  1.365      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.881     |  1.858      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.008     |  1.439      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    3 |  0.000     |  2.258      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.515     |  1.059      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.906     |  4.662      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------

  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.146ns|     9.854ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.525ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.921ns|    13.079ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.562ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 54 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  307 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 261461 paths, 0 nets, and 18532 connections

Design statistics:
   Minimum period:  13.079ns (Maximum frequency:  76.458MHz)


Analysis completed Wed Mar 09 16:43:59 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 16:44:01 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 16:51:04 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist

IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 35.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     2,827 out of  27,392   10%
    Number used as Flip Flops:                 2,792
    Number used as Latches:                       35
  Number of 4 input LUTs:           3,438 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,183 out of  13,696   23%
  Number of Slices containing only related logic:   3,183 out of   3,183  100%
  Number of Slices containing unrelated logic:          0 out of   3,183    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,951 out of  27,392   14%
  Number used as logic:             3,438
  Number used as a route-thru:        101
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,703,392
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  231 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Trying to terminate Process...



Done!

At Local date and time: Wed Mar 09 16:52:26 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist

IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 36.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     2,827 out of  27,392   10%
    Number used as Flip Flops:                 2,792
    Number used as Latches:                       35
  Number of 4 input LUTs:           3,438 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,183 out of  13,696   23%
  Number of Slices containing only related logic:   3,183 out of   3,183  100%
  Number of Slices containing unrelated logic:          0 out of   3,183    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          3,951 out of  27,392   14%
  Number used as logic:             3,438
  Number used as a route-thru:        101
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,703,392
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  231 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3183 out of 13696  23%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:9960e4) REAL time: 6 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 7 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 7 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 7 secs 

Phase 8.8
.....
.........................................................................................................................

......

........................................................................
...................................
...................................

.......
.......

..
Phase 8.8 (Checksum:998220) REAL time: 21 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 21 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 29 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 29 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 29 secs 

Phase 13.24

Phase 13.24 (Checksum:7bfa473) REAL time: 29 secs 

REAL time consumed by placer: 31 secs 
CPU  time consumed by placer: 31 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 32 secs 
Total CPU time to Placer completion: 32 secs 

Starting Router


Phase 1: 24705 unrouted;       REAL time: 37 secs 


Phase 2: 20295 unrouted;       REAL time: 40 secs 


Phase 3: 4296 unrouted;       REAL time: 45 secs 

Phase 4: 4296 unrouted; (8694)      REAL time: 45 secs 


Phase 5: 4283 unrouted; (0)      REAL time: 46 secs 

Phase 6: 4283 unrouted; (0)      REAL time: 46 secs 


Phase 7: 0 unrouted; (0)      REAL time: 50 secs 


Phase 8: 0 unrouted; (0)      REAL time: 52 secs 

WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 53 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  527 |  0.244     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.149     |  1.218      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1344 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.008     |  2.056      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.023     |  1.351      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.016     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.005     |  2.388      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    3 |  0.000     |  2.327      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.019     |  0.527      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.611     |  4.380      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------

  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.505ns|     9.495ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.410ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    12.465ns|    12.535ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.557ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 56 secs 
Total CPU time to PAR completion: 56 secs 

Peak Memory Usage:  307 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 261461 paths, 0 nets, and 18532 connections

Design statistics:
   Minimum period:  12.535ns (Maximum frequency:  79.777MHz)


Analysis completed Wed Mar 09 16:54:44 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 16:54:47 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 17:07:02 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:3367 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 571. 9 is not included in the index range, 8 downto 0, of array sheet_whores.
ERROR:HDLParsers:3367 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 583. 9 is not included in the index range, 8 downto 0, of array sheet_whores.
ERROR:HDLParsers:3367 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 584. 9 is not included in the index range, 8 downto 0, of array sheet_whores.
ERROR:HDLParsers:3367 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 585. 9 is not included in the index range, 8 downto 0, of array sheet_whores.

make: *** [implementation/system.bmm] Error 2

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!



Done!

At Local date and time: Wed Mar 09 17:07:35 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist

IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 38.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..

*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     3,242 out of  27,392   11%
    Number used as Flip Flops:                 3,207
    Number used as Latches:                       35
  Number of 4 input LUTs:           3,683 out of  27,392   13%
Logic Distribution:
  Number of occupied Slices:        3,524 out of  13,696   25%
  Number of Slices containing only related logic:   3,524 out of   3,524  100%
  Number of Slices containing unrelated logic:          0 out of   3,524    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,208 out of  27,392   15%
  Number used as logic:             3,683
  Number used as a route-thru:        113
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,708,869
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  235 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3524 out of 13696  25%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:997255) REAL time: 6 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 7 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 7 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 7 secs 

Phase 8.8
...................
.....................................................................................................

....

....................................................................
............................
............................

....

....
..

Phase 8.8 (Checksum:9ec870) REAL time: 22 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 22 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 31 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 31 secs 

Phase 12.27

Phase 12.27 (Checksum:7270df4) REAL time: 31 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 32 secs 


REAL time consumed by placer: 33 secs 
CPU  time consumed by placer: 33 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 34 secs 
Total CPU time to Placer completion: 34 secs 

Starting Router


Phase 1: 26304 unrouted;       REAL time: 39 secs 


Phase 2: 21800 unrouted;       REAL time: 44 secs 


Phase 3: 4450 unrouted;       REAL time: 48 secs 

Phase 4: 4450 unrouted; (3092)      REAL time: 49 secs 

Phase 5: 4459 unrouted; (0)      REAL time: 49 secs 


Phase 6: 4459 unrouted; (0)      REAL time: 50 secs 


Phase 7: 0 unrouted; (0)      REAL time: 54 secs 


Phase 8: 0 unrouted; (0)      REAL time: 56 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 58 secs 
Total CPU time to Router completion: 58 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  753 |  0.173     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.141     |  1.243      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1344 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.020     |  1.378      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.003     |  2.272      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.019     |  0.526      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.145     |  1.422      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.011     |  1.528      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local
|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    3 |  0.000     |  1.280      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.581ns|     9.419ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.248ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    12.330ns|    12.670ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 1 secs 
Total CPU time to PAR completion: 1 mins 1 secs 

Peak Memory Usage:  311 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 324427 paths, 0 nets, and 19531 connections

Design statistics:
   Minimum period:  12.670ns (Maximum frequency:  78.927MHz)


Analysis completed Wed Mar 09 17:10:04 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 17:10:06 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 17:15:33 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 995. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 997. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED
ERROR:HDLParsers:3292 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 999. conv_integer has two or more possible definitions in this scope.  For example, parameter 1 (string value) can be: std_logic_vector, SIGNED, or UNSIGNED

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Wed Mar 09 17:16:15 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:Xst:2073 - Unexpected use of shared variable <vert_lines<4>>.

make: *** [implementation/system.bmm] Error 2

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!



Done!

At Local date and time: Wed Mar 09 17:18:42 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...


Total run time: 41.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     3,289 out of  27,392   12%
    Number used as Flip Flops:                 3,254
    Number used as Latches:                       35
  Number of 4 input LUTs:           4,112 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,771 out of  13,696   27%
  Number of Slices containing only related logic:   3,771 out of   3,771  100%
  Number of Slices containing unrelated logic:          0 out of   3,771    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,637 out of  27,392   16%
  Number used as logic:             4,112
  Number used as a route-thru:        113
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,712,911
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  238 MB
Total REAL time to MAP completion:  11 secs 
Total CPU time to MAP completion:   11 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3771 out of 13696  27%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:997b04) REAL time: 6 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 7 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 7 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 7 secs 

Phase 8.8

........................................................................................................................................

.....
.............................................................
..........................
.......................
.........
.....

.....

..
Phase 8.8 (Checksum:bb7c90) REAL time: 23 secs 

Phase 9.5

Phase 9.5 (Checksum:55d4a77) REAL time: 23 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 33 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 33 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 33 secs 

Phase 13.24

Phase 13.24 (Checksum:7bfa473) REAL time: 34 secs 

REAL time consumed by placer: 35 secs 
CPU  time consumed by placer: 35 secs 

Writing design to file system.ncd


Total REAL time to Placer completion: 36 secs 
Total CPU time to Placer completion: 36 secs 

Starting Router


Phase 1: 27817 unrouted;       REAL time: 41 secs 


Phase 2: 23240 unrouted;       REAL time: 46 secs 


Phase 3: 5007 unrouted;       REAL time: 51 secs 


Phase 4: 5007 unrouted; (0)      REAL time: 52 secs 

Phase 5: 5007 unrouted; (0)      REAL time: 52 secs 

Phase 6: 5007 unrouted; (0)      REAL time: 53 secs 


Phase 7: 0 unrouted; (0)      REAL time: 57 secs 


Phase 8: 0 unrouted; (0)      REAL time: 1 mins 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 2 secs 
Total CPU time to Router completion: 1 mins 2 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  788 |  0.275     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.185     |  1.229      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1344 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.032     |  2.245      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.014     |  1.290      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.027     |  1.505      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    3 |  0.000     |  2.197      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.019     |  0.512      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.006     |  2.291      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------

  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.528ns|     9.472ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.423ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    10.302ns|    14.698ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.569ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 6 secs 
Total CPU time to PAR completion: 1 mins 6 secs 

Peak Memory Usage:  317 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 493070 paths, 0 nets, and 21135 connections

Design statistics:
   Minimum period:  14.698ns (Maximum frequency:  68.036MHz)


Analysis completed Wed Mar 09 17:21:21 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 17:21:23 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC
 error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 17:27:23 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist

IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

Trying to terminate Process...



Done!

At Local date and time: Wed Mar 09 17:28:01 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 46.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     3,321 out of  27,392   12%
    Number used as Flip Flops:                 3,285
    Number used as Latches:                       36
  Number of 4 input LUTs:           4,362 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,887 out of  13,696   28%
  Number of Slices containing only related logic:   3,887 out of   3,887  100%
  Number of Slices containing unrelated logic:          0 out of   3,887    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,887 out of  27,392   17%
  Number used as logic:             4,362
  Number used as a route-thru:        113
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,714,220
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  239 MB
Total REAL time to MAP completion:  11 secs 
Total CPU time to MAP completion:   11 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3887 out of 13696  28%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:99877c) REAL time: 6 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 7 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 7 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 7 secs 

Phase 8.8

......................................................

.....

.........................................................
...........................
............................
.......
.....

.....

..
Phase 8.8 (Checksum:ccdee0) REAL time: 22 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 22 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 32 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 32 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 33 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 33 secs 


REAL time consumed by placer: 35 secs 
CPU  time consumed by placer: 35 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 36 secs 
Total CPU time to Placer completion: 36 secs 

Starting Router


Phase 1: 28553 unrouted;       REAL time: 41 secs 


Phase 2: 23777 unrouted;       REAL time: 44 secs 


Phase 3: 5646 unrouted;       REAL time: 49 secs 

Phase 4: 5646 unrouted; (0)      REAL time: 49 secs 


Phase 5: 5646 unrouted; (0)      REAL time: 50 secs 

Phase 6: 5646 unrouted; (0)      REAL time: 50 secs 


Phase 7: 0 unrouted; (0)      REAL time: 55 secs 


Phase 8: 0 unrouted; (0)      REAL time: 58 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 5 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 
Total CPU time to Router completion: 1 mins 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  805 |  0.246     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.176     |  1.182      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1344 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.021     |  1.400      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.019     |  0.554      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.023     |  1.401      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.001     |  1.442      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |   10 |  0.004     |  2.111      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    4 |  0.178     |  2.242      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------

  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.259ns|     9.741ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.249ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    11.033ns|    13.967ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 4 secs 
Total CPU time to PAR completion: 1 mins 3 secs 

Peak Memory Usage:  319 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 509740 paths, 0 nets, and 21022 connections

Design statistics:
   Minimum period:  13.967ns (Maximum frequency:  71.597MHz)


Analysis completed Wed Mar 09 17:30:42 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 17:30:44 2011


Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

/cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c:60: error: expected '=', ',', ';', 'asm' or '__attribute__' before ':' token
make: *** [xylophone_hero/executable.elf] Error 1



Done!

At Local date and time: Wed Mar 09 17:32:46 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11102	   2264	   8860	  22226	   56d2	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 17:36:58 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...

INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 45.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     3,321 out of  27,392   12%
    Number used as Flip Flops:                 3,285
    Number used as Latches:                       36
  Number of 4 input LUTs:           4,352 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,882 out of  13,696   28%
  Number of Slices containing only related logic:   3,882 out of   3,882  100%
  Number of Slices containing unrelated logic:          0 out of   3,882    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,877 out of  27,392   17%
  Number used as logic:             4,352
  Number used as a route-thru:        113
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,714,103
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  239 MB
Total REAL time to MAP completion:  11 secs 
Total CPU time to MAP completion:   11 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3882 out of 13696  28%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:998769) REAL time: 6 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 7 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 7 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 7 secs 

Phase 8.8

..............................................................

.....

..................................................
.........
...
..
.....

..
Phase 8.8 (Checksum:d165a0) REAL time: 19 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 19 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 28 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 28 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 29 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 29 secs 


REAL time consumed by placer: 31 secs 
CPU  time consumed by placer: 31 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 32 secs 
Total CPU time to Placer completion: 32 secs 

Starting Router


Phase 1: 28530 unrouted;       REAL time: 37 secs 


Phase 2: 23882 unrouted;       REAL time: 41 secs 


Phase 3: 5711 unrouted;       REAL time: 46 secs 

Phase 4: 5711 unrouted; (0)      REAL time: 46 secs 

Phase 5: 5711 unrouted; (0)      REAL time: 47 secs 

Phase 6: 5711 unrouted; (0)      REAL time: 47 secs 


Phase 7: 0 unrouted; (0)      REAL time: 52 secs 


Phase 8: 0 unrouted; (0)      REAL time: 55 secs 


WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 5 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 57 secs 
Total CPU time to Router completion: 57 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.207     |  1.197      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_27 |     BUFGMUX6S| No   |  805 |  0.246     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1344 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.025     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.020     |  1.334      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.018     |  1.328      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.008     |  2.337      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |   10 |  0.001     |  2.105      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    4 |  0.136     |  2.200      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------

  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.145ns|     9.855ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.249ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/video_capture_0/clk_ | SETUP   |    10.034ns|    14.966ns|       0|           0
  271" PERIOD = 25 ns HIGH 50%              | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 
Total CPU time to PAR completion: 1 mins 

Peak Memory Usage:  318 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 500478 paths, 0 nets, and 21000 connections

Design statistics:
   Minimum period:  14.966ns (Maximum frequency:  66.818MHz)


Analysis completed Wed Mar 09 17:39:35 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 17:39:38 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11102	   2264	   8460	  21826	   5542	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 17:43:33 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11102	   2264	   8460	  21826	   5542	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 17:44:38 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11158	   2264	   8836	  22258	   56f2	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 17:54:51 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11394	   2264	  21416	  35074	   8902	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 17:55:39 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11410	   2264	  21416	  35090	   8912	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 17:56:06 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11410	   2264	  21416	  35090	   8912	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 18:00:57 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist

IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:164 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 451. parse error, unexpected THEN, expecting COMMA or CLOSEPAR

make: *** [implementation/system.bmm] Error 2

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!



Done!

At Local date and time: Wed Mar 09 18:01:21 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:Xst:797 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" line 447: unsupported Clock statement.

make: *** [implementation/system.bmm] Error 2

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!



Done!

At Local date and time: Wed Mar 09 18:02:00 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:Xst:797 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" line 447: unsupported Clock statement.

make: *** [implementation/system.bmm] Error 2

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!



Done!

At Local date and time: Wed Mar 09 18:02:57 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:Xst:797 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" line 447: unsupported Clock statement.

make: *** [implementation/system.bmm] Error 2

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!



Done!

At Local date and time: Wed Mar 09 18:03:38 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:Xst:827 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" line 445: Signal clk_27_out cannot be synthesized, bad synchronous description.

make: *** [implementation/system.bmm] Error 2

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!



Done!

At Local date and time: Wed Mar 09 18:04:31 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist

IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:Xst:827 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" line 445: Signal clk_27_out cannot be synthesized, bad synchronous description.

make: *** [implementation/system.bmm] Error 2

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!



Done!

At Local date and time: Wed Mar 09 18:04:59 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...
WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8


Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist

IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:Xst:827 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" line 445: Signal clk_27_out cannot be synthesized, bad synchronous description.

make: *** [implementation/system.bmm] Error 2

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!



Done!

At Local date and time: Wed Mar 09 18:05:45 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...


Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 45.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   13
Logic Utilization:
  Total Number Slice Registers:     3,323 out of  27,392   12%
    Number used as Flip Flops:                 3,287
    Number used as Latches:                       36
  Number of 4 input LUTs:           4,353 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,884 out of  13,696   28%
  Number of Slices containing only related logic:   3,884 out of   3,884  100%
  Number of Slices containing unrelated logic:          0 out of   3,884    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,878 out of  27,392   17%
  Number used as logic:             4,353
  Number used as a route-thru:        113
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,714,125
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  239 MB
Total REAL time to MAP completion:  11 secs 
Total CPU time to MAP completion:   11 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3884 out of 13696  28%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:99878f) REAL time: 6 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 7 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 7 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 7 secs 

Phase 8.8

................................................................................................................
..........................

.....
......
.............................................................................
.........................
........................
....................

.....
..
...
..

Phase 8.8 (Checksum:c96cd8) REAL time: 26 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 26 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 35 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 35 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 36 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 36 secs 


REAL time consumed by placer: 38 secs 
CPU  time consumed by placer: 38 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 39 secs 
Total CPU time to Placer completion: 39 secs 

Starting Router


Phase 1: 28538 unrouted;       REAL time: 44 secs 


Phase 2: 23909 unrouted;       REAL time: 47 secs 


Phase 3: 5590 unrouted;       REAL time: 52 secs 

Phase 4: 5590 unrouted; (40)      REAL time: 53 secs 

Phase 5: 5590 unrouted; (0)      REAL time: 53 secs 


Phase 6: 5590 unrouted; (0)      REAL time: 54 secs 


Phase 7: 0 unrouted; (0)      REAL time: 59 secs 


Phase 8: 0 unrouted; (0)      REAL time: 1 mins 2 secs 


WARNING:Route:455 - CLK Net:clk_27_out may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 5 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 4 secs 
Total CPU time to Router completion: 1 mins 4 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          clk_27_out |     BUFGMUX6S| No   |  806 |  0.238     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.141     |  1.240      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1346 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.028     |  0.556      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.015     |  0.545      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.008     |  1.316      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.003     |  1.444      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |   10 |  0.008     |  2.109      |
+---------------------+--------------+------+------+------------+-------------+

|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    4 |  0.136     |  2.067      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.349ns|     9.651ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.248ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/clk_27_out1" PERIOD  | SETUP   |    11.553ns|    13.447ns|       0|           0
  = 25 ns HIGH 50%                          | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.


Total REAL time to PAR completion: 1 mins 7 secs 
Total CPU time to PAR completion: 1 mins 7 secs 

Peak Memory Usage:  318 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 500480 paths, 0 nets, and 21004 connections

Design statistics:
   Minimum period:  13.447ns (Maximum frequency:  74.366MHz)


Analysis completed Wed Mar 09 18:08:28 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 18:08:31 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Trying to terminate Process...



Done!

At Local date and time: Wed Mar 09 18:09:21 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist

IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...


Total run time: 46.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed
*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnec
ted output pin

WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   13
Logic Utilization:
  Total Number Slice Registers:     3,356 out of  27,392   12%
    Number used as Flip Flops:                 3,320
    Number used as Latches:                       36
  Number of 4 input LUTs:           4,378 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,915 out of  13,696   28%
  Number of Slices containing only related logic:   3,915 out of   3,915  100%
  Number of Slices containing unrelated logic:          0 out of   3,915    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,903 out of  27,392   17%
  Number used as logic:             4,378
  Number used as a route-thru:        113
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,714,560
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  239 MB
Total REAL time to MAP completion:  11 secs 
Total CPU time to MAP completion:   11 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3915 out of 13696  28%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:9989a3) REAL time: 6 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 7 secs 

Phase 6.3

Phase 6.3 (Checksum:39386fa) REAL time: 7 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 7 secs 

Phase 8.8
.........................................................................................................
.........................

........
.....................
...................................................................
............................
................

.....

.....

..
Phase 8.8 (Checksum:cf4540) REAL time: 25 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 25 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 35 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 35 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 35 secs 

Phase 13.24

Phase 13.24 (Checksum:7bfa473) REAL time: 36 secs 


REAL time consumed by placer: 38 secs 
CPU  time consumed by placer: 38 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 38 secs 
Total CPU time to Placer completion: 38 secs 

Starting Router


Phase 1: 28697 unrouted;       REAL time: 43 secs 


Phase 2: 24169 unrouted;       REAL time: 47 secs 


Phase 3: 5573 unrouted;       REAL time: 53 secs 

Phase 4: 5573 unrouted; (17490)      REAL time: 53 secs 


Phase 5: 5586 unrouted; (0)      REAL time: 54 secs 

Phase 6: 5586 unrouted; (0)      REAL time: 55 secs 


Phase 7: 0 unrouted; (0)      REAL time: 1 mins 


Phase 8: 0 unrouted; (0)      REAL time: 1 mins 2 secs 


WARNING:Route:455 - CLK Net:clk_27_out may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      8 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      2 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 5 secs 
Total CPU time to Router completion: 1 mins 4 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          clk_27_out |     BUFGMUX6S| No   |  806 |  0.275     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.164     |  1.182      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1363 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.520     |  1.396      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  1.854     |  3.830      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.078     |  1.419      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.017     |  2.911      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.011     |  2.330      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    4 |  0.061     |  2.097      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   

                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.564ns|     9.436ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.368ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/clk_27_out1" PERIOD  | SETUP   |     9.875ns|    15.125ns|       0|           0
  = 25 ns HIGH 50%                          | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 8 secs 
Total CPU time to PAR completion: 1 mins 7 secs 

Peak Memory Usage:  319 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 498320 paths, 0 nets, and 21098 connections

Design statistics:
   Minimum period:  15.125ns (Maximum frequency:  66.116MHz)


Analysis completed Wed Mar 09 18:12:08 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 5 secs 



xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 18:12:11 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11410	   2264	  21416	  35090	   8912	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 18:15:37 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:video_capture INSTANCE:video_capture_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 185 - Copying cache implementation
netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:rgb - C:\BenChenJess\Xylophone_Hero\system.mhs line 298
- Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
308 - Copying cache implementation netlist

IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
319 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 330 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 46.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rgb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PL
B_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   13
Logic Utilization:
  Total Number Slice Registers:     3,356 out of  27,392   12%
    Number used as Flip Flops:                 3,320
    Number used as Latches:                       36
  Number of 4 input LUTs:           4,377 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,915 out of  13,696   28%
  Number of Slices containing only related logic:   3,915 out of   3,915  100%
  Number of Slices containing unrelated logic:          0 out of   3,915    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,902 out of  27,392   17%
  Number used as logic:             4,377
  Number used as a route-thru:        113
  Number used for Dual Port RAMs:     212
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     200

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,714,554
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  239 MB
Total REAL time to MAP completion:  11 secs 
Total CPU time to MAP completion:   11 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3915 out of 13696  28%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:9989a3) REAL time: 6 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 7 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 7 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 7 secs 

Phase 8.8

..............................................................................................................
..............

.....
..........................................
................................................
.....
.....

.....

..

Phase 8.8 (Checksum:ce4c30) REAL time: 22 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 22 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 32 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 32 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 32 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 32 secs 


REAL time consumed by placer: 34 secs 
CPU  time consumed by placer: 34 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 35 secs 
Total CPU time to Placer completion: 35 secs 

Starting Router


Phase 1: 28695 unrouted;       REAL time: 40 secs 


Phase 2: 24020 unrouted;       REAL time: 44 secs 


Phase 3: 5632 unrouted;       REAL time: 49 secs 


Phase 4: 5632 unrouted; (0)      REAL time: 50 secs 

Phase 5: 5632 unrouted; (0)      REAL time: 50 secs 

Phase 6: 5632 unrouted; (0)      REAL time: 50 secs 


Phase 7: 0 unrouted; (0)      REAL time: 55 secs 


Phase 8: 0 unrouted; (0)      REAL time: 58 secs 


WARNING:Route:455 - CLK Net:clk_27_out may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 
Total CPU time to Router completion: 1 mins 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          clk_27_out |     BUFGMUX6S| No   |  806 |  0.275     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.186     |  1.172      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1363 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.018     |  1.372      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.028     |  0.542      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.006     |  1.332      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.008     |  2.532      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.007     |  2.464      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    4 |  0.200     |  2.265      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.746     |  4.619      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   

                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.390ns|     9.610ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.362ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/clk_27_out1" PERIOD  | SETUP   |    10.360ns|    14.640ns|       0|           0
  = 25 ns HIGH 50%                          | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 4 secs 
Total CPU time to PAR completion: 1 mins 3 secs 

Peak Memory Usage:  319 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 498320 paths, 0 nets, and 21098 connections

Design statistics:
   Minimum period:  14.640ns (Maximum frequency:  68.306MHz)


Analysis completed Wed Mar 09 18:18:18 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 18:18:21 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11418	   2264	  21424	  35106	   8922	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 18:21:10 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11378	   2264	  21416	  35058	   88f2	xylophone_hero/executable.elf

*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 18:21:43 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11370	   2264	  21424	  35058	   88f2	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC
 error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 18:23:47 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11326	   2264	  21420	  35010	   88c2	xylophone_hero/executable.elf


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 18:24:14 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11322	   2264	  21424	  35010	   88c2	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC
 error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 18:24:46 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11226	   2264	  21424	  34914	   8862	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 18:25:12 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  
powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11286	   2264	  21412	  34962	   8892	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 18:26:17 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11286	   2264	  21412	  34962	   8892	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) RGB	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 18:29:22 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!
ERROR:MDT - IPNAME:video_capture INSTANCE:video_capture_0 -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 207 - PORT rgb not found in
   mpd.

make: *** [implementation/system.bmm] Error 2


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ERROR:MDT - platgen failed with errors!



Done!

Generating Block Diagram : C:\BenChenJess\Xylophone_Hero\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

Generating Block Diagram : C:\BenChenJess\Xylophone_Hero\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

At Local date and time: Wed Mar 09 18:30:30 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
309 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
320 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 331 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

ERROR:HDLParsers:3312 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 889. Undefined symbol 'RGB'.
ERROR:HDLParsers:1209 - "C:/BenChenJess/Xylophone_Hero/pcores/video_capture_v1_01_b/hdl/vhdl/video_capture.vhd" Line 889. RGB: Undefined symbol (last report in this block)

make: *** [implementation/system.bmm] Error 2

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   C:\BenChenJess\Xylophone_Hero\synthesis\video_capture_0_wrapper_xst.srp for
   details
ERROR:MDT - platgen failed with errors!



Done!

At Local date and time: Wed Mar 09 18:33:08 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.2 - platgen EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)

Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!


Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- processing license

Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
46 - Copying cache implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 - C:\BenChenJess\Xylophone_Hero\system.mhs line
62 - Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 68 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - Copying cache implementation
netlist
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- Copying cache implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
C:\BenChenJess\Xylophone_Hero\system.mhs line 109 - Copying cache implementation
netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 122 - Copying cache implementation
netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 138 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - Copying cache implementation
netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line
155 - Copying cache implementation netlist
IPNAME:opb_iic INSTANCE:i2c - C:\BenChenJess\Xylophone_Hero\system.mhs line 169
- Copying cache implementation netlist
IPNAME:util_bus_split INSTANCE:reset_split -
C:\BenChenJess\Xylophone_Hero\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:and_gate_0 -
C:\BenChenJess\Xylophone_Hero\system.mhs line 224 - Copying cache implementation
netlist
IPNAME:util_reduced_logic INSTANCE:i2c_rst_or -
C:\BenChenJess\Xylophone_Hero\system.mhs line 233 - Copying cache implementation
netlist
IPNAME:opb_gpio INSTANCE:white_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 242 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_color - C:\BenChenJess\Xylophone_Hero\system.mhs
line 254 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:white_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 265 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:black_count - C:\BenChenJess\Xylophone_Hero\system.mhs
line 276 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:calib - C:\BenChenJess\Xylophone_Hero\system.mhs line
287 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:clk_27 - C:\BenChenJess\Xylophone_Hero\system.mhs line
309 - Copying cache implementation netlist

IPNAME:opb_gpio INSTANCE:frame - C:\BenChenJess\Xylophone_Hero\system.mhs line
320 - Copying cache implementation netlist
IPNAME:opb_gpio INSTANCE:game_mode - C:\BenChenJess\Xylophone_Hero\system.mhs
line 331 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
C:\BenChenJess\Xylophone_Hero\system.mhs line 149 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:video_capture_0 - C:\BenChenJess\Xylophone_Hero\system.mhs line 185 -
Running XST synthesis

INSTANCE:bw - C:\BenChenJess\Xylophone_Hero\system.mhs line 298 - Running XST
synthesis


Running NGCBUILD ...

Rebuilding cache ...


Total run time: 51.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl C:/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.2i - Xflow J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/BenChenJess/Xylophone_Hero/implementation/fpga.flw 
Using Option File(s): 
 C:/BenChenJess/Xylophone_Hero/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#

Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/BenChenJess/Xylophone_Hero/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/BenChenJess/Xylophone_Hero/implementation/system.ngc" ...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/ppc405_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/jtagppc_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_block_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_wrapper.ngc"..
.
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/plb_bram_if_cntlr_1_bram_wrapper.n
gc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/video_capture_0_wrapper.ngc"...

Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/reset_split_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/and_gate_0_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/i2c_rst_or_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_color_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/white_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/black_count_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/calib_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/bw_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/clk_27_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/frame_wrapper.ngc"...
Loading design module
"C:/BenChenJess/Xylophone_Hero/implementation/game_mode_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - License for component <opb_iic_v1> allows you to use this
   component, but does not give you access to source code implementing this
   component.

   The license for this core was generated for thetorfy@gmail.com on
   11/01/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB
_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...

Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   13
Logic Utilization:
  Total Number Slice Registers:     3,195 out of  27,392   11%
    Number used as Flip Flops:                 3,159
    Number used as Latches:                       36
  Number of 4 input LUTs:           4,305 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,801 out of  13,696   27%
  Number of Slices containing only related logic:   3,801 out of   3,801  100%
  Number of Slices containing unrelated logic:          0 out of   3,801    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,792 out of  27,392   17%
  Number used as logic:             4,305
  Number used as a route-thru:        113
  Number used for Dual Port RAMs:     208
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     166

  Number of bonded IOBs:               47 out of     556    8%
    IOB Flip Flops:                    38
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                70 out of     136   51%
  Number of MULT18X18s:                 5 out of     136    3%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,710,122
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  237 MB
Total REAL time to MAP completion:  11 secs 
Total CPU time to MAP completion:   11 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.93 2007-04-13".


Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 16     18%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  47 out of 556     8%
      Number of LOCed IOBs                  47 out of 47    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of MULT18X18s                      5 out of 136     3%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        70 out of 136    51%
   Number of SLICEs                       3801 out of 13696  27%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer

Phase 1.1

Phase 1.1 (Checksum:998179) REAL time: 6 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 6 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 6 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 7 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 7 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 7 secs 

Phase 8.8

................................................................................................................

.....

.......................................................................
............................
...................

.....

.....
..

Phase 8.8 (Checksum:c3a398) REAL time: 22 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 22 secs 

Phase 10.18

Phase 10.18 (Checksum:5f5e0f6) REAL time: 31 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 31 secs 

Phase 12.27

Phase 12.27 (Checksum:7270df4) REAL time: 32 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 32 secs 


REAL time consumed by placer: 34 secs 
CPU  time consumed by placer: 34 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 35 secs 
Total CPU time to Placer completion: 35 secs 

Starting Router


Phase 1: 28002 unrouted;       REAL time: 40 secs 


Phase 2: 23599 unrouted;       REAL time: 42 secs 


Phase 3: 5732 unrouted;       REAL time: 47 secs 


Phase 4: 5732 unrouted; (56)      REAL time: 48 secs 

Phase 5: 5735 unrouted; (0)      REAL time: 48 secs 

Phase 6: 5735 unrouted; (0)      REAL time: 49 secs 


Phase 7: 0 unrouted; (0)      REAL time: 54 secs 


Phase 8: 0 unrouted; (0)      REAL time: 56 secs 


WARNING:Route:455 - CLK Net:clk_27_out may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/vp422_444_dup_i/pipe_ho<0> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/G_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/R_int<18> may have excessive skew because 
      3 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/YCrCb2RGB_i/B_int<18> may have excessive skew because 
      0 CLK pins and 17 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:video_capture_0/video_capture_0/note_hit_cmp_gt0000 may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 59 secs 
Total CPU time to Router completion: 59 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          clk_27_out |     BUFGMUX6S| No   |  806 |  0.208     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|  o_capture_0/clk_13 |     BUFGMUX1S| No   |   95 |  0.116     |  1.218      |
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX5S| No   | 1282 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/vp422_44 |              |      |      |            |             |
|  4_dup_i/pipe_ho<0> |         Local|      |    9 |  0.008     |  2.634      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/G_int<18> |         Local|      |   25 |  0.014     |  1.384      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/R_int<18> |         Local|      |   25 |  0.672     |  1.949      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/found_bo |              |      |      |            |             |
|           t_not0002 |         Local|      |    4 |  0.046     |  1.301      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/YCrCb2RG |              |      |      |            |             |
|       B_i/B_int<18> |         Local|      |   25 |  0.017     |  1.292      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.587     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+
|video_capture_0/vide |              |      |      |            |             |
|o_capture_0/note_hit |              |      |      |            |             |
|         _cmp_gt0000 |         Local|      |    9 |  0.001     |  2.104      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   

                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "dcm_0/dcm_0/CLK0 | SETUP   |     0.594ns|     9.406ns|       0|           0
  _BUF" derived from  NET "sys_clk_pin_IBUF | HOLD    |     0.534ns|            |       0|           0
  G" PERIOD = 10 ns HIGH 50%                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "sys_clk_pin_IBUFG" PERIOD = 10 ns HI | SETUP   |     8.632ns|     1.368ns|       0|           0
  GH 50%                                    | HOLD    |     0.360ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "video_capture_0/clk_27_out1" PERIOD  | SETUP   |     9.028ns|    15.972ns|       0|           0
  = 25 ns HIGH 50%                          | HOLD    |     0.470ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 2 secs 
Total CPU time to PAR completion: 1 mins 2 secs 

Peak Memory Usage:  317 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 9.2i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-04-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 496922 paths, 0 nets, and 20535 connections

Design statistics:
   Minimum period:  15.972ns (Maximum frequency:  62.610MHz)


Analysis completed Wed Mar 09 18:35:53 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 5 secs 


xflow done!
touch __xps/system_routed
xilperl C:/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\EDK;C:\Xilinx92i.

   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Wed Mar 09 18:35:55 2011

Running DRC.

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/found_bot_not0002 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   video_capture_0/video_capture_0/note_hit_cmp_gt0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 8 warnings.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss
libgen
Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 

Output Directory (-od)		: C:\BenChenJess\Xylophone_Hero\
Part (-p)			: virtex2p

Software Specification file	: system.mss

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 75 - deprecated core for
   architecture 'virtex2p'!


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Overriding system level properties ...
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
   line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 11
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bri
   dge_v2_1_0.mpd line 50 - tool is overriding PARAMETER C_PLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER c_num_masters
   value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram
   _if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER c_plb_mid_width
   value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to 0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb - C:\BenChenJess\Xylophone_Hero\system.mhs line 91 -
2 master(s) : 2 slave(s)
IPNAME:opb_v20 INSTANCE:opb - C:\BenChenJess\Xylophone_Hero\system.mhs line 100
- 1 master(s) : 11 slave(s)


Check port drivers...
WARNING:MDT - INST:and_gate_0 PORT:Res CONNECTOR:vid_dec_rst -
   C:\BenChenJess\Xylophone_Hero\system.mhs line 230 - floating connection!

Performing Clock DRCs...

INFO:MDT - Frequency for Top-Level Input Clock 'sys_clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port. 

INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - opb
  - RS232_Uart_1
  - i2c
  - white_color
  - black_color
  - white_count
  - black_count
  - calib
  - BW
  - clk_27
  - frame
  - game_mode
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\standalone_v1_00_a\ ...


Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\opbarb_v1_02_a\ ...


Copying files for driver uartlite_v1_12_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_12_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\uartlite_v1_12_a\ ...

Copying files for driver iic_v1_13_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\iic_v1_13_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\iic_v1_13_a\ ...


Copying files for driver gpio_v2_11_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_11_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\gpio_v2_11_a\ ...


Copying files for driver cpu_ppc405_v1_10_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_0\libsrc\cpu_ppc405_v1_10_a\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling opbarb

Compiling uartlite

Compiling iic

Compiling gpio

Compiling cpu_ppc405


Libraries generated in C:\BenChenJess\Xylophone_Hero\ppc405_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_1\libsrc\standalone_v1_00_a\ ...


Copying files for driver cpu_ppc405_v1_10_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_a\src\ to
C:\BenChenJess\Xylophone_Hero\ppc405_1\libsrc\cpu_ppc405_v1_10_a\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling cpu_ppc405


Libraries generated in C:\BenChenJess\Xylophone_Hero\ppc405_1\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 
powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11286	   2264	  21412	  34962	   8892	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CR
C error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

At Local date and time: Wed Mar 09 18:38:16 2011
 xbash -q -c "cd /cygdrive/c/BenChenJess/Xylophone_Hero/; /usr/bin/make -f system.make download; exit;" started...

powerpc-eabi-gcc -O2 /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/xylophone_hero.c /cygdrive/c/BenChenJess/Xylophone_Hero/xylophone_hero/src/uart.c  -o xylophone_hero/executable.elf \
      -g    -I./ppc405_0/include/  -Ixylophone_hero/src/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size xylophone_hero/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  11354	   2264	  21424	  35042	   88e2	xylophone_hero/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0 xylophone_hero/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 9.2 Build EDK_Jm.16
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x400001ff) white_color	plb->plb2opb->opb
  (0x40000200-0x400003ff) black_color	plb->plb2opb->opb
  (0x40000400-0x400005ff) white_count	plb->plb2opb->opb
  (0x40000600-0x400007ff) black_count	plb->plb2opb->opb
  (0x40000800-0x400009ff) calib	plb->plb2opb->opb
  (0x40000a00-0x40000bff) BW	plb->plb2opb->opb
  (0x40000c00-0x40000dff) clk_27	plb->plb2opb->opb
  (0x40000e00-0x40000fff) frame	plb->plb2opb->opb
  (0x40001000-0x400011ff) game_mode	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40800000-0x4080ffff) i2c	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file xylophone_hero/executable.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"xylophone_hero/executable.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 9.2i - iMPACT J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver version: 1027 (1027).
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
PORT_INDEX = 0.
CB_CABLE_COUNTER = 0.
DeviceAttach: Cable found for usb21.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1950038
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1301.
File version of c:/Xilinx92i/data/xusb_xlp.hex = 1301.
Firmware hex file version = 1301.
ESN Family Code: 01
ESN: 0000140E4D1D
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx92i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC
 error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------




Done!

Generating Block Diagram : C:\BenChenJess\Xylophone_Hero\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

