
bumper_car_atmel.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000110  00800100  00000e48  00000edc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e48  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000018  00800210  00800210  00000fec  2**0
                  ALLOC
  3 .debug_aranges 00000020  00000000  00000000  00000fec  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000133  00000000  00000000  0000100c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000002b6  00000000  00000000  0000113f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000118  00000000  00000000  000013f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000003b2  00000000  00000000  0000150d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000090  00000000  00000000  000018c0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000172  00000000  00000000  00001950  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000000c0  00000000  00000000  00001ac2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000018  00000000  00000000  00001b82  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 f9 01 	jmp	0x3f2	; 0x3f2 <__vector_4>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 02 01 	jmp	0x204	; 0x204 <__vector_9>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d4 e0       	ldi	r29, 0x04	; 4
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	12 e0       	ldi	r17, 0x02	; 2
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e8 e4       	ldi	r30, 0x48	; 72
  7c:	fe e0       	ldi	r31, 0x0E	; 14
  7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
  84:	a0 31       	cpi	r26, 0x10	; 16
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
  8a:	12 e0       	ldi	r17, 0x02	; 2
  8c:	a0 e1       	ldi	r26, 0x10	; 16
  8e:	b2 e0       	ldi	r27, 0x02	; 2
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a8 32       	cpi	r26, 0x28	; 40
  96:	b1 07       	cpc	r27, r17
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 2e 02 	call	0x45c	; 0x45c <main>
  9e:	0c 94 22 07 	jmp	0xe44	; 0xe44 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <motor>:
unsigned int left = FALSE;
unsigned int right = FALSE;


void motor( int mtr, int speed)
{
  a6:	9c 01       	movw	r18, r24
	static int up;
	static int back;
	if(speed > 0)
  a8:	16 16       	cp	r1, r22
  aa:	17 06       	cpc	r1, r23
  ac:	2c f4       	brge	.+10     	; 0xb8 <motor+0x12>
	{
		up = speed;
  ae:	70 93 1d 02 	sts	0x021D, r23
  b2:	60 93 1c 02 	sts	0x021C, r22
  b6:	14 c0       	rjmp	.+40     	; 0xe0 <motor+0x3a>
		back = 0;
	}
	else if(speed<0)
  b8:	61 15       	cp	r22, r1
  ba:	71 05       	cpc	r23, r1
  bc:	69 f0       	breq	.+26     	; 0xd8 <motor+0x32>
	{
		up = 0;
  be:	10 92 1d 02 	sts	0x021D, r1
  c2:	10 92 1c 02 	sts	0x021C, r1
		back = -speed;
  c6:	88 27       	eor	r24, r24
  c8:	99 27       	eor	r25, r25
  ca:	86 1b       	sub	r24, r22
  cc:	97 0b       	sbc	r25, r23
  ce:	90 93 1b 02 	sts	0x021B, r25
  d2:	80 93 1a 02 	sts	0x021A, r24
  d6:	08 c0       	rjmp	.+16     	; 0xe8 <motor+0x42>
	}
	else
	{
		up = 0;
  d8:	10 92 1d 02 	sts	0x021D, r1
  dc:	10 92 1c 02 	sts	0x021C, r1
		back = 0;
  e0:	10 92 1b 02 	sts	0x021B, r1
  e4:	10 92 1a 02 	sts	0x021A, r1
	}
	if(mtr == LEFT_MOTOR)
  e8:	80 91 02 01 	lds	r24, 0x0102
  ec:	90 91 03 01 	lds	r25, 0x0103
  f0:	28 17       	cp	r18, r24
  f2:	39 07       	cpc	r19, r25
  f4:	39 f4       	brne	.+14     	; 0x104 <motor+0x5e>
	{
		OCR0A = up;
  f6:	80 91 1c 02 	lds	r24, 0x021C
  fa:	87 bd       	out	0x27, r24	; 39
		OCR0B = back;
  fc:	80 91 1a 02 	lds	r24, 0x021A
 100:	88 bd       	out	0x28, r24	; 40
 102:	08 95       	ret
	}
	else // right motor
	{
		OCR1A = up;
 104:	80 91 1c 02 	lds	r24, 0x021C
 108:	90 91 1d 02 	lds	r25, 0x021D
 10c:	90 93 89 00 	sts	0x0089, r25
 110:	80 93 88 00 	sts	0x0088, r24
		OCR1B = back;
 114:	80 91 1a 02 	lds	r24, 0x021A
 118:	90 91 1b 02 	lds	r25, 0x021B
 11c:	90 93 8b 00 	sts	0x008B, r25
 120:	80 93 8a 00 	sts	0x008A, r24
 124:	08 95       	ret

00000126 <reset>:
	}
}

void reset()
{
    if (!start)
 126:	80 91 14 02 	lds	r24, 0x0214
 12a:	90 91 15 02 	lds	r25, 0x0215
 12e:	89 2b       	or	r24, r25
 130:	31 f4       	brne	.+12     	; 0x13e <reset+0x18>
      {
        reset_action = STOP;
 132:	81 e0       	ldi	r24, 0x01	; 1
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	90 93 27 02 	sts	0x0227, r25
 13a:	80 93 26 02 	sts	0x0226, r24
 13e:	08 95       	ret

00000140 <motor_control>:
    }
}


void motor_control(int motor_cmd) // Defines motor actions
{
 140:	cf 93       	push	r28
 142:	df 93       	push	r29
 144:	ec 01       	movw	r28, r24
    if (motor_cmd == FORWARD)
 146:	82 30       	cpi	r24, 0x02	; 2
 148:	91 05       	cpc	r25, r1
 14a:	89 f4       	brne	.+34     	; 0x16e <motor_control+0x2e>
      {
        motor(LEFT_MOTOR,255);
 14c:	80 91 02 01 	lds	r24, 0x0102
 150:	90 91 03 01 	lds	r25, 0x0103
 154:	6f ef       	ldi	r22, 0xFF	; 255
 156:	70 e0       	ldi	r23, 0x00	; 0
 158:	0e 94 53 00 	call	0xa6	; 0xa6 <motor>
        motor(RIGHT_MOTOR,255);
 15c:	80 91 00 01 	lds	r24, 0x0100
 160:	90 91 01 01 	lds	r25, 0x0101
 164:	6f ef       	ldi	r22, 0xFF	; 255
 166:	70 e0       	ldi	r23, 0x00	; 0
 168:	0e 94 53 00 	call	0xa6	; 0xa6 <motor>
 16c:	36 c0       	rjmp	.+108    	; 0x1da <motor_control+0x9a>
    }
    if (motor_cmd == REVERSE)
 16e:	83 30       	cpi	r24, 0x03	; 3
 170:	91 05       	cpc	r25, r1
 172:	79 f4       	brne	.+30     	; 0x192 <motor_control+0x52>
      {
        motor(LEFT_MOTOR,-255);
 174:	80 91 02 01 	lds	r24, 0x0102
 178:	90 91 03 01 	lds	r25, 0x0103
 17c:	61 e0       	ldi	r22, 0x01	; 1
 17e:	7f ef       	ldi	r23, 0xFF	; 255
 180:	0e 94 53 00 	call	0xa6	; 0xa6 <motor>
        motor(RIGHT_MOTOR,-255);
 184:	80 91 00 01 	lds	r24, 0x0100
 188:	90 91 01 01 	lds	r25, 0x0101
 18c:	61 e0       	ldi	r22, 0x01	; 1
 18e:	7f ef       	ldi	r23, 0xFF	; 255
 190:	34 c0       	rjmp	.+104    	; 0x1fa <motor_control+0xba>
    }
    if (motor_cmd == TURN_RIGHT) // 45 right ????
 192:	84 30       	cpi	r24, 0x04	; 4
 194:	91 05       	cpc	r25, r1
 196:	79 f4       	brne	.+30     	; 0x1b6 <motor_control+0x76>
      {
        motor(LEFT_MOTOR,100);
 198:	80 91 02 01 	lds	r24, 0x0102
 19c:	90 91 03 01 	lds	r25, 0x0103
 1a0:	64 e6       	ldi	r22, 0x64	; 100
 1a2:	70 e0       	ldi	r23, 0x00	; 0
 1a4:	0e 94 53 00 	call	0xa6	; 0xa6 <motor>
        motor(RIGHT_MOTOR,-10);
 1a8:	80 91 00 01 	lds	r24, 0x0100
 1ac:	90 91 01 01 	lds	r25, 0x0101
 1b0:	66 ef       	ldi	r22, 0xF6	; 246
 1b2:	7f ef       	ldi	r23, 0xFF	; 255
 1b4:	22 c0       	rjmp	.+68     	; 0x1fa <motor_control+0xba>
    }
    if (motor_cmd == TURN_LEFT) // 45 left ?????
 1b6:	85 30       	cpi	r24, 0x05	; 5
 1b8:	91 05       	cpc	r25, r1
 1ba:	79 f4       	brne	.+30     	; 0x1da <motor_control+0x9a>
      {
        motor(LEFT_MOTOR,-10);
 1bc:	80 91 02 01 	lds	r24, 0x0102
 1c0:	90 91 03 01 	lds	r25, 0x0103
 1c4:	66 ef       	ldi	r22, 0xF6	; 246
 1c6:	7f ef       	ldi	r23, 0xFF	; 255
 1c8:	0e 94 53 00 	call	0xa6	; 0xa6 <motor>
        motor(RIGHT_MOTOR,100);
 1cc:	80 91 00 01 	lds	r24, 0x0100
 1d0:	90 91 01 01 	lds	r25, 0x0101
 1d4:	64 e6       	ldi	r22, 0x64	; 100
 1d6:	70 e0       	ldi	r23, 0x00	; 0
 1d8:	10 c0       	rjmp	.+32     	; 0x1fa <motor_control+0xba>
    }
    if (motor_cmd == STOP)
 1da:	21 97       	sbiw	r28, 0x01	; 1
 1dc:	81 f4       	brne	.+32     	; 0x1fe <motor_control+0xbe>
      {
        motor(LEFT_MOTOR,0);
 1de:	80 91 02 01 	lds	r24, 0x0102
 1e2:	90 91 03 01 	lds	r25, 0x0103
 1e6:	60 e0       	ldi	r22, 0x00	; 0
 1e8:	70 e0       	ldi	r23, 0x00	; 0
 1ea:	0e 94 53 00 	call	0xa6	; 0xa6 <motor>
        motor(RIGHT_MOTOR,0);
 1ee:	80 91 00 01 	lds	r24, 0x0100
 1f2:	90 91 01 01 	lds	r25, 0x0101
 1f6:	60 e0       	ldi	r22, 0x00	; 0
 1f8:	70 e0       	ldi	r23, 0x00	; 0
 1fa:	0e 94 53 00 	call	0xa6	; 0xa6 <motor>
    }
}//end of motor_control definition
 1fe:	df 91       	pop	r29
 200:	cf 91       	pop	r28
 202:	08 95       	ret

00000204 <__vector_9>:

ISR (TIMER2_OVF_vect)
{
 204:	1f 92       	push	r1
 206:	0f 92       	push	r0
 208:	0f b6       	in	r0, 0x3f	; 63
 20a:	0f 92       	push	r0
 20c:	11 24       	eor	r1, r1
 20e:	8f 93       	push	r24
 210:	9f 93       	push	r25
	TCNT2 = 6; /* start counting at 6 for 250 clock cycles */
 212:	86 e0       	ldi	r24, 0x06	; 6
 214:	80 93 b2 00 	sts	0x00B2, r24
	if (++timecount == 4) // every 4 interrupts equals one millisecond
 218:	80 91 10 02 	lds	r24, 0x0210
 21c:	90 91 11 02 	lds	r25, 0x0211
 220:	01 96       	adiw	r24, 0x01	; 1
 222:	90 93 11 02 	sts	0x0211, r25
 226:	80 93 10 02 	sts	0x0210, r24
 22a:	04 97       	sbiw	r24, 0x04	; 4
 22c:	69 f4       	brne	.+26     	; 0x248 <__vector_9+0x44>
	{
		timecount = 0;
 22e:	10 92 11 02 	sts	0x0211, r1
 232:	10 92 10 02 	sts	0x0210, r1
		++ mseconds;
 236:	80 91 12 02 	lds	r24, 0x0212
 23a:	90 91 13 02 	lds	r25, 0x0213
 23e:	01 96       	adiw	r24, 0x01	; 1
 240:	90 93 13 02 	sts	0x0213, r25
 244:	80 93 12 02 	sts	0x0212, r24
	}
}
 248:	9f 91       	pop	r25
 24a:	8f 91       	pop	r24
 24c:	0f 90       	pop	r0
 24e:	0f be       	out	0x3f, r0	; 63
 250:	0f 90       	pop	r0
 252:	1f 90       	pop	r1
 254:	18 95       	reti

00000256 <seconds>:

unsigned int seconds()
{
	return mseconds;
}
 256:	80 91 12 02 	lds	r24, 0x0212
 25a:	90 91 13 02 	lds	r25, 0x0213
 25e:	08 95       	ret

00000260 <escape>:


void escape()
{ 
 260:	ef 92       	push	r14
 262:	ff 92       	push	r15
 264:	0f 93       	push	r16
 266:	1f 93       	push	r17
	if (escape_action == REST)
 268:	80 91 1e 02 	lds	r24, 0x021E
 26c:	90 91 1f 02 	lds	r25, 0x021F
 270:	00 97       	sbiw	r24, 0x00	; 0
 272:	09 f0       	breq	.+2      	; 0x276 <escape+0x16>
 274:	5f c0       	rjmp	.+190    	; 0x334 <escape+0xd4>
      { 
        if (left)
 276:	80 91 16 02 	lds	r24, 0x0216
 27a:	90 91 17 02 	lds	r25, 0x0217
 27e:	89 2b       	or	r24, r25
 280:	49 f1       	breq	.+82     	; 0x2d4 <escape+0x74>
          {
            escape_bumper = LEFT_BUMPER;
 282:	80 91 04 01 	lds	r24, 0x0104
 286:	90 91 05 01 	lds	r25, 0x0105
 28a:	90 93 25 02 	sts	0x0225, r25
 28e:	80 93 24 02 	sts	0x0224, r24
            escape_action = REVERSE;
 292:	83 e0       	ldi	r24, 0x03	; 3
 294:	90 e0       	ldi	r25, 0x00	; 0
 296:	90 93 1f 02 	sts	0x021F, r25
 29a:	80 93 1e 02 	sts	0x021E, r24
            escape_time = seconds() + 2.0;
 29e:	60 91 12 02 	lds	r22, 0x0212
 2a2:	70 91 13 02 	lds	r23, 0x0213
 2a6:	80 e0       	ldi	r24, 0x00	; 0
 2a8:	90 e0       	ldi	r25, 0x00	; 0
 2aa:	0e 94 7d 04 	call	0x8fa	; 0x8fa <__floatunsisf>
 2ae:	20 e0       	ldi	r18, 0x00	; 0
 2b0:	30 e0       	ldi	r19, 0x00	; 0
 2b2:	40 e0       	ldi	r20, 0x00	; 0
 2b4:	50 e4       	ldi	r21, 0x40	; 64
 2b6:	0e 94 20 04 	call	0x840	; 0x840 <__addsf3>
 2ba:	60 93 20 02 	sts	0x0220, r22
 2be:	70 93 21 02 	sts	0x0221, r23
 2c2:	80 93 22 02 	sts	0x0222, r24
 2c6:	90 93 23 02 	sts	0x0223, r25
			left = FALSE;
 2ca:	10 92 17 02 	sts	0x0217, r1
 2ce:	10 92 16 02 	sts	0x0216, r1
 2d2:	8a c0       	rjmp	.+276    	; 0x3e8 <escape+0x188>

        }
        else if (right)
 2d4:	80 91 18 02 	lds	r24, 0x0218
 2d8:	90 91 19 02 	lds	r25, 0x0219
 2dc:	89 2b       	or	r24, r25
 2de:	09 f4       	brne	.+2      	; 0x2e2 <escape+0x82>
 2e0:	83 c0       	rjmp	.+262    	; 0x3e8 <escape+0x188>
          {
            escape_bumper = RIGHT_BUMPER;
 2e2:	80 91 06 01 	lds	r24, 0x0106
 2e6:	90 91 07 01 	lds	r25, 0x0107
 2ea:	90 93 25 02 	sts	0x0225, r25
 2ee:	80 93 24 02 	sts	0x0224, r24
            escape_action = REVERSE;
 2f2:	83 e0       	ldi	r24, 0x03	; 3
 2f4:	90 e0       	ldi	r25, 0x00	; 0
 2f6:	90 93 1f 02 	sts	0x021F, r25
 2fa:	80 93 1e 02 	sts	0x021E, r24
            escape_time = seconds() + 2.0;
 2fe:	60 91 12 02 	lds	r22, 0x0212
 302:	70 91 13 02 	lds	r23, 0x0213
 306:	80 e0       	ldi	r24, 0x00	; 0
 308:	90 e0       	ldi	r25, 0x00	; 0
 30a:	0e 94 7d 04 	call	0x8fa	; 0x8fa <__floatunsisf>
 30e:	20 e0       	ldi	r18, 0x00	; 0
 310:	30 e0       	ldi	r19, 0x00	; 0
 312:	40 e0       	ldi	r20, 0x00	; 0
 314:	50 e4       	ldi	r21, 0x40	; 64
 316:	0e 94 20 04 	call	0x840	; 0x840 <__addsf3>
 31a:	60 93 20 02 	sts	0x0220, r22
 31e:	70 93 21 02 	sts	0x0221, r23
 322:	80 93 22 02 	sts	0x0222, r24
 326:	90 93 23 02 	sts	0x0223, r25
			right = FALSE;
 32a:	10 92 19 02 	sts	0x0219, r1
 32e:	10 92 18 02 	sts	0x0218, r1
 332:	5a c0       	rjmp	.+180    	; 0x3e8 <escape+0x188>

        }
    }
    else if (escape_action == REVERSE)
 334:	83 30       	cpi	r24, 0x03	; 3
 336:	91 05       	cpc	r25, r1
 338:	e1 f5       	brne	.+120    	; 0x3b2 <escape+0x152>
      {
        if (seconds() > escape_time)
 33a:	60 91 12 02 	lds	r22, 0x0212
 33e:	70 91 13 02 	lds	r23, 0x0213
 342:	80 e0       	ldi	r24, 0x00	; 0
 344:	90 e0       	ldi	r25, 0x00	; 0
 346:	0e 94 7d 04 	call	0x8fa	; 0x8fa <__floatunsisf>
 34a:	7b 01       	movw	r14, r22
 34c:	8c 01       	movw	r16, r24
 34e:	20 91 20 02 	lds	r18, 0x0220
 352:	30 91 21 02 	lds	r19, 0x0221
 356:	40 91 22 02 	lds	r20, 0x0222
 35a:	50 91 23 02 	lds	r21, 0x0223
 35e:	0e 94 4d 04 	call	0x89a	; 0x89a <__gtsf2>
 362:	18 16       	cp	r1, r24
 364:	0c f0       	brlt	.+2      	; 0x368 <escape+0x108>
 366:	40 c0       	rjmp	.+128    	; 0x3e8 <escape+0x188>
          {
            if (escape_bumper == LEFT_BUMPER)
 368:	20 91 24 02 	lds	r18, 0x0224
 36c:	30 91 25 02 	lds	r19, 0x0225
 370:	80 91 04 01 	lds	r24, 0x0104
 374:	90 91 05 01 	lds	r25, 0x0105
 378:	28 17       	cp	r18, r24
 37a:	39 07       	cpc	r19, r25
 37c:	19 f4       	brne	.+6      	; 0x384 <escape+0x124>
              escape_action = TURN_RIGHT;
 37e:	84 e0       	ldi	r24, 0x04	; 4
 380:	90 e0       	ldi	r25, 0x00	; 0
 382:	02 c0       	rjmp	.+4      	; 0x388 <escape+0x128>
            else
              escape_action = TURN_LEFT;
 384:	85 e0       	ldi	r24, 0x05	; 5
 386:	90 e0       	ldi	r25, 0x00	; 0
 388:	90 93 1f 02 	sts	0x021F, r25
 38c:	80 93 1e 02 	sts	0x021E, r24
            escape_time = seconds() + 1.0;
 390:	c8 01       	movw	r24, r16
 392:	b7 01       	movw	r22, r14
 394:	20 e0       	ldi	r18, 0x00	; 0
 396:	30 e0       	ldi	r19, 0x00	; 0
 398:	40 e8       	ldi	r20, 0x80	; 128
 39a:	5f e3       	ldi	r21, 0x3F	; 63
 39c:	0e 94 20 04 	call	0x840	; 0x840 <__addsf3>
 3a0:	60 93 20 02 	sts	0x0220, r22
 3a4:	70 93 21 02 	sts	0x0221, r23
 3a8:	80 93 22 02 	sts	0x0222, r24
 3ac:	90 93 23 02 	sts	0x0223, r25
 3b0:	1b c0       	rjmp	.+54     	; 0x3e8 <escape+0x188>
        }
    }
    else if (escape_action == TURN_LEFT || escape_action == TURN_RIGHT)
 3b2:	04 97       	sbiw	r24, 0x04	; 4
 3b4:	02 97       	sbiw	r24, 0x02	; 2
 3b6:	c0 f4       	brcc	.+48     	; 0x3e8 <escape+0x188>
      {
        if (seconds() > escape_time)
 3b8:	60 91 12 02 	lds	r22, 0x0212
 3bc:	70 91 13 02 	lds	r23, 0x0213
 3c0:	80 e0       	ldi	r24, 0x00	; 0
 3c2:	90 e0       	ldi	r25, 0x00	; 0
 3c4:	0e 94 7d 04 	call	0x8fa	; 0x8fa <__floatunsisf>
 3c8:	20 91 20 02 	lds	r18, 0x0220
 3cc:	30 91 21 02 	lds	r19, 0x0221
 3d0:	40 91 22 02 	lds	r20, 0x0222
 3d4:	50 91 23 02 	lds	r21, 0x0223
 3d8:	0e 94 4d 04 	call	0x89a	; 0x89a <__gtsf2>
 3dc:	18 16       	cp	r1, r24
 3de:	24 f4       	brge	.+8      	; 0x3e8 <escape+0x188>
          escape_action = REST;
 3e0:	10 92 1f 02 	sts	0x021F, r1
 3e4:	10 92 1e 02 	sts	0x021E, r1
    }
}
 3e8:	1f 91       	pop	r17
 3ea:	0f 91       	pop	r16
 3ec:	ff 90       	pop	r15
 3ee:	ef 90       	pop	r14
 3f0:	08 95       	ret

000003f2 <__vector_4>:

ISR( PCINT1_vect)
{
 3f2:	1f 92       	push	r1
 3f4:	0f 92       	push	r0
 3f6:	0f b6       	in	r0, 0x3f	; 63
 3f8:	0f 92       	push	r0
 3fa:	11 24       	eor	r1, r1
 3fc:	2f 93       	push	r18
 3fe:	3f 93       	push	r19
 400:	8f 93       	push	r24
 402:	9f 93       	push	r25
	unsigned int x = PINC;
 404:	86 b1       	in	r24, 0x06	; 6
	// button pressed, bit C4 is 0
	if(!(x & 0b00010000)) // start/stop
 406:	84 fd       	sbrc	r24, 4
 408:	0f c0       	rjmp	.+30     	; 0x428 <__vector_4+0x36>
	{
		start = !start;
 40a:	20 e0       	ldi	r18, 0x00	; 0
 40c:	30 e0       	ldi	r19, 0x00	; 0
 40e:	80 91 14 02 	lds	r24, 0x0214
 412:	90 91 15 02 	lds	r25, 0x0215
 416:	89 2b       	or	r24, r25
 418:	11 f4       	brne	.+4      	; 0x41e <__vector_4+0x2c>
 41a:	21 e0       	ldi	r18, 0x01	; 1
 41c:	30 e0       	ldi	r19, 0x00	; 0
 41e:	30 93 15 02 	sts	0x0215, r19
 422:	20 93 14 02 	sts	0x0214, r18
 426:	11 c0       	rjmp	.+34     	; 0x44a <__vector_4+0x58>
	}
	else if(!(x & 0b00001000)) // bumper left
 428:	83 fd       	sbrc	r24, 3
 42a:	07 c0       	rjmp	.+14     	; 0x43a <__vector_4+0x48>
	{
    	left = TRUE;
 42c:	81 e0       	ldi	r24, 0x01	; 1
 42e:	90 e0       	ldi	r25, 0x00	; 0
 430:	90 93 17 02 	sts	0x0217, r25
 434:	80 93 16 02 	sts	0x0216, r24
 438:	08 c0       	rjmp	.+16     	; 0x44a <__vector_4+0x58>
	}
	else if(!(x & 0b00000100)) // bumper right
 43a:	82 fd       	sbrc	r24, 2
 43c:	06 c0       	rjmp	.+12     	; 0x44a <__vector_4+0x58>
	{
		right = TRUE;
 43e:	81 e0       	ldi	r24, 0x01	; 1
 440:	90 e0       	ldi	r25, 0x00	; 0
 442:	90 93 19 02 	sts	0x0219, r25
 446:	80 93 18 02 	sts	0x0218, r24
	}	
}
 44a:	9f 91       	pop	r25
 44c:	8f 91       	pop	r24
 44e:	3f 91       	pop	r19
 450:	2f 91       	pop	r18
 452:	0f 90       	pop	r0
 454:	0f be       	out	0x3f, r0	; 63
 456:	0f 90       	pop	r0
 458:	1f 90       	pop	r1
 45a:	18 95       	reti

0000045c <main>:

int main (void)
{
 45c:	cf 92       	push	r12
 45e:	df 92       	push	r13
 460:	ef 92       	push	r14
 462:	ff 92       	push	r15
 464:	0f 93       	push	r16
 466:	1f 93       	push	r17
 468:	cf 93       	push	r28
 46a:	df 93       	push	r29
    int old_motor_cmd;
    int flag;

	/* Left Motor */
	//Setup the PWM on pin 12 (PD6)
	TCCR0A = (3<<COM0A0)|(1<<WGM00) ; // Setup for 0 Volts when counter is low; Phase Correct PWM
 46c:	21 ec       	ldi	r18, 0xC1	; 193
 46e:	24 bd       	out	0x24, r18	; 36
	TCCR0B = (0<<WGM02)|(2<<CS00) ; // Use an 8-bit prescaler
 470:	92 e0       	ldi	r25, 0x02	; 2
 472:	95 bd       	out	0x25, r25	; 37
	OCR0A = (unsigned int) 0; // Initialize motor so that it is off
 474:	17 bc       	out	0x27, r1	; 39
	DDRD = (1<<PORTD6) ; // Don’t forget to set this pin as an output
 476:	80 e4       	ldi	r24, 0x40	; 64
 478:	8a b9       	out	0x0a, r24	; 10
	//Setup the PWM on pin 11 (PD5)
	TCCR0A = (3<<COM0B0)|TCCR0A ;// Setup for 0 Volts when counter is low; Phase Correct PWM
 47a:	84 b5       	in	r24, 0x24	; 36
 47c:	80 63       	ori	r24, 0x30	; 48
 47e:	84 bd       	out	0x24, r24	; 36
	OCR0B = (unsigned int) 0 ; // Initialize motor so that it is off
 480:	18 bc       	out	0x28, r1	; 40
	DDRD = DDRD|(1<<PORTD5) ;// Don’t forget to set this pin as an output
 482:	55 9a       	sbi	0x0a, 5	; 10

		/* Right Motor */
	//Setup the PWM on pin 16 (PB2)
	TCCR1A = (3<<COM1A0)|(1<<WGM10) ; // Setup for 0 Volts when counter is low; Phase Correct PWM
 484:	20 93 80 00 	sts	0x0080, r18
	TCCR1B = (0<<WGM12)|(2<<CS10) ; // Use an 8-bit prescaler
 488:	90 93 81 00 	sts	0x0081, r25
	OCR1B = (unsigned int) 0; // Initialize motor so that it is off
 48c:	10 92 8b 00 	sts	0x008B, r1
 490:	10 92 8a 00 	sts	0x008A, r1
	DDRB = (1<<PORTB2) ; // Don’t forget to set this pin as an output
 494:	84 e0       	ldi	r24, 0x04	; 4
 496:	84 b9       	out	0x04, r24	; 4
	//Setup the PWM on pin 15 (PB1)
	TCCR1A = (3<<COM1B0)|TCCR1A ;// Setup for 0 Volts when counter is low; Phase Correct PWM
 498:	80 91 80 00 	lds	r24, 0x0080
 49c:	80 63       	ori	r24, 0x30	; 48
 49e:	80 93 80 00 	sts	0x0080, r24
	OCR1A = (unsigned int) 0 ; // Initialize motor so that it is off
 4a2:	10 92 89 00 	sts	0x0089, r1
 4a6:	10 92 88 00 	sts	0x0088, r1
	DDRB = DDRB|(1<<PORTB1) ;// Don’t forget to set this pin as an output
 4aa:	21 9a       	sbi	0x04, 1	; 4


	// Setup for External Interrupt PCINT12 (uses PC4 which is also pin 27)
	SREG = ( 1<<SREG_I );
 4ac:	80 e8       	ldi	r24, 0x80	; 128
 4ae:	8f bf       	out	0x3f, r24	; 63
	// timer
	TCCR2B = (2 << CS20); //Set prescaler to 8
 4b0:	90 93 b1 00 	sts	0x00B1, r25
	TCNT2 = 0; //Counter starts at 0 (will change in Interrupt)
 4b4:	10 92 b2 00 	sts	0x00B2, r1
	TIMSK2 = (1<<TOIE2); //Enables timer overflow interrupt
 4b8:	81 e0       	ldi	r24, 0x01	; 1
 4ba:	80 93 70 00 	sts	0x0070, r24

	PCICR = ( 1<<PCIE1 );
 4be:	90 93 68 00 	sts	0x0068, r25
	PCMSK1 = ( 1<<PCINT12 )|( 1<<PCINT11 )|( 1<<PCINT10 );
 4c2:	8c e1       	ldi	r24, 0x1C	; 28
 4c4:	80 93 6c 00 	sts	0x006C, r24
	PORTC = ( 1<<PORTC4 )|( 1<<PORTC3 )|( 1<<PORTC2 ); //Use PC4,PC3,PC2,PC1's pull-up resistor
 4c8:	88 b9       	out	0x08, r24	; 8

void reset()
{
    if (!start)
      {
        reset_action = STOP;
 4ca:	81 e0       	ldi	r24, 0x01	; 1
 4cc:	c8 2e       	mov	r12, r24
 4ce:	d1 2c       	mov	r13, r1
	PORTC = ( 1<<PORTC4 )|( 1<<PORTC3 )|( 1<<PORTC2 ); //Use PC4,PC3,PC2,PC1's pull-up resistor

    
    while(TRUE)
      {
	  	while(!start){} // start_press();
 4d0:	80 91 14 02 	lds	r24, 0x0214
 4d4:	90 91 15 02 	lds	r25, 0x0215
 4d8:	89 2b       	or	r24, r25
 4da:	a1 f1       	breq	.+104    	; 0x544 <__stack+0x45>
        //Initialize the behaviors
        escape_action = REST;
 4dc:	10 92 1f 02 	sts	0x021F, r1
 4e0:	10 92 1e 02 	sts	0x021E, r1
        reset_action = REST;
 4e4:	10 92 27 02 	sts	0x0227, r1
 4e8:	10 92 26 02 	sts	0x0226, r1
 4ec:	ee 24       	eor	r14, r14
 4ee:	ea 94       	dec	r14
 4f0:	fe 2c       	mov	r15, r14
	}
}

void reset()
{
    if (!start)
 4f2:	80 91 14 02 	lds	r24, 0x0214
 4f6:	90 91 15 02 	lds	r25, 0x0215
 4fa:	89 2b       	or	r24, r25
 4fc:	21 f4       	brne	.+8      	; 0x506 <__stack+0x7>
      {
        reset_action = STOP;
 4fe:	d0 92 27 02 	sts	0x0227, r13
 502:	c0 92 26 02 	sts	0x0226, r12
        flag = TRUE;
        while(flag) //Arbitrate
          {            
            //Call Behaviors
            reset();
            escape();
 506:	0e 94 30 01 	call	0x260	; 0x260 <escape>
            //Arbitration
            motor_cmd = FORWARD; //Default
            if (reset_action != REST)
 50a:	c0 91 26 02 	lds	r28, 0x0226
 50e:	d0 91 27 02 	lds	r29, 0x0227
 512:	20 97       	sbiw	r28, 0x00	; 0
 514:	19 f0       	breq	.+6      	; 0x51c <__stack+0x1d>
 516:	00 e0       	ldi	r16, 0x00	; 0
 518:	10 e0       	ldi	r17, 0x00	; 0
 51a:	0a c0       	rjmp	.+20     	; 0x530 <__stack+0x31>
              { 
                flag = FALSE;
                motor_cmd = reset_action;
            }
            else if (escape_action != REST)
 51c:	c0 91 1e 02 	lds	r28, 0x021E
 520:	d0 91 1f 02 	lds	r29, 0x021F
 524:	20 97       	sbiw	r28, 0x00	; 0
 526:	11 f4       	brne	.+4      	; 0x52c <__stack+0x2d>
 528:	c2 e0       	ldi	r28, 0x02	; 2
 52a:	d0 e0       	ldi	r29, 0x00	; 0
 52c:	01 e0       	ldi	r16, 0x01	; 1
 52e:	10 e0       	ldi	r17, 0x00	; 0
              {
                motor_cmd = escape_action;
            }
            if (motor_cmd != old_motor_cmd)
 530:	ce 15       	cp	r28, r14
 532:	df 05       	cpc	r29, r15
 534:	19 f0       	breq	.+6      	; 0x53c <__stack+0x3d>
              { 
                motor_control(motor_cmd);
 536:	ce 01       	movw	r24, r28
 538:	0e 94 a0 00 	call	0x140	; 0x140 <motor_control>
 53c:	7e 01       	movw	r14, r28
        reset_action = REST;
        
        //Initialize local variables
        old_motor_cmd = -1;
        flag = TRUE;
        while(flag) //Arbitrate
 53e:	01 2b       	or	r16, r17
 540:	39 f2       	breq	.-114    	; 0x4d0 <main+0x74>
 542:	d7 cf       	rjmp	.-82     	; 0x4f2 <main+0x96>
 544:	ff cf       	rjmp	.-2      	; 0x544 <__stack+0x45>

00000546 <_fpadd_parts>:
 546:	a0 e0       	ldi	r26, 0x00	; 0
 548:	b0 e0       	ldi	r27, 0x00	; 0
 54a:	e9 ea       	ldi	r30, 0xA9	; 169
 54c:	f2 e0       	ldi	r31, 0x02	; 2
 54e:	0c 94 eb 06 	jmp	0xdd6	; 0xdd6 <__prologue_saves__>
 552:	dc 01       	movw	r26, r24
 554:	2b 01       	movw	r4, r22
 556:	fa 01       	movw	r30, r20
 558:	9c 91       	ld	r25, X
 55a:	92 30       	cpi	r25, 0x02	; 2
 55c:	08 f4       	brcc	.+2      	; 0x560 <_fpadd_parts+0x1a>
 55e:	39 c1       	rjmp	.+626    	; 0x7d2 <_fpadd_parts+0x28c>
 560:	eb 01       	movw	r28, r22
 562:	88 81       	ld	r24, Y
 564:	82 30       	cpi	r24, 0x02	; 2
 566:	08 f4       	brcc	.+2      	; 0x56a <_fpadd_parts+0x24>
 568:	33 c1       	rjmp	.+614    	; 0x7d0 <_fpadd_parts+0x28a>
 56a:	94 30       	cpi	r25, 0x04	; 4
 56c:	69 f4       	brne	.+26     	; 0x588 <_fpadd_parts+0x42>
 56e:	84 30       	cpi	r24, 0x04	; 4
 570:	09 f0       	breq	.+2      	; 0x574 <_fpadd_parts+0x2e>
 572:	2f c1       	rjmp	.+606    	; 0x7d2 <_fpadd_parts+0x28c>
 574:	11 96       	adiw	r26, 0x01	; 1
 576:	9c 91       	ld	r25, X
 578:	11 97       	sbiw	r26, 0x01	; 1
 57a:	89 81       	ldd	r24, Y+1	; 0x01
 57c:	98 17       	cp	r25, r24
 57e:	09 f4       	brne	.+2      	; 0x582 <_fpadd_parts+0x3c>
 580:	28 c1       	rjmp	.+592    	; 0x7d2 <_fpadd_parts+0x28c>
 582:	a8 e0       	ldi	r26, 0x08	; 8
 584:	b1 e0       	ldi	r27, 0x01	; 1
 586:	25 c1       	rjmp	.+586    	; 0x7d2 <_fpadd_parts+0x28c>
 588:	84 30       	cpi	r24, 0x04	; 4
 58a:	09 f4       	brne	.+2      	; 0x58e <_fpadd_parts+0x48>
 58c:	21 c1       	rjmp	.+578    	; 0x7d0 <_fpadd_parts+0x28a>
 58e:	82 30       	cpi	r24, 0x02	; 2
 590:	a9 f4       	brne	.+42     	; 0x5bc <_fpadd_parts+0x76>
 592:	92 30       	cpi	r25, 0x02	; 2
 594:	09 f0       	breq	.+2      	; 0x598 <_fpadd_parts+0x52>
 596:	1d c1       	rjmp	.+570    	; 0x7d2 <_fpadd_parts+0x28c>
 598:	9a 01       	movw	r18, r20
 59a:	ad 01       	movw	r20, r26
 59c:	88 e0       	ldi	r24, 0x08	; 8
 59e:	ea 01       	movw	r28, r20
 5a0:	09 90       	ld	r0, Y+
 5a2:	ae 01       	movw	r20, r28
 5a4:	e9 01       	movw	r28, r18
 5a6:	09 92       	st	Y+, r0
 5a8:	9e 01       	movw	r18, r28
 5aa:	81 50       	subi	r24, 0x01	; 1
 5ac:	c1 f7       	brne	.-16     	; 0x59e <_fpadd_parts+0x58>
 5ae:	e2 01       	movw	r28, r4
 5b0:	89 81       	ldd	r24, Y+1	; 0x01
 5b2:	11 96       	adiw	r26, 0x01	; 1
 5b4:	9c 91       	ld	r25, X
 5b6:	89 23       	and	r24, r25
 5b8:	81 83       	std	Z+1, r24	; 0x01
 5ba:	08 c1       	rjmp	.+528    	; 0x7cc <_fpadd_parts+0x286>
 5bc:	92 30       	cpi	r25, 0x02	; 2
 5be:	09 f4       	brne	.+2      	; 0x5c2 <_fpadd_parts+0x7c>
 5c0:	07 c1       	rjmp	.+526    	; 0x7d0 <_fpadd_parts+0x28a>
 5c2:	12 96       	adiw	r26, 0x02	; 2
 5c4:	2d 90       	ld	r2, X+
 5c6:	3c 90       	ld	r3, X
 5c8:	13 97       	sbiw	r26, 0x03	; 3
 5ca:	eb 01       	movw	r28, r22
 5cc:	8a 81       	ldd	r24, Y+2	; 0x02
 5ce:	9b 81       	ldd	r25, Y+3	; 0x03
 5d0:	14 96       	adiw	r26, 0x04	; 4
 5d2:	ad 90       	ld	r10, X+
 5d4:	bd 90       	ld	r11, X+
 5d6:	cd 90       	ld	r12, X+
 5d8:	dc 90       	ld	r13, X
 5da:	17 97       	sbiw	r26, 0x07	; 7
 5dc:	ec 80       	ldd	r14, Y+4	; 0x04
 5de:	fd 80       	ldd	r15, Y+5	; 0x05
 5e0:	0e 81       	ldd	r16, Y+6	; 0x06
 5e2:	1f 81       	ldd	r17, Y+7	; 0x07
 5e4:	91 01       	movw	r18, r2
 5e6:	28 1b       	sub	r18, r24
 5e8:	39 0b       	sbc	r19, r25
 5ea:	b9 01       	movw	r22, r18
 5ec:	37 ff       	sbrs	r19, 7
 5ee:	04 c0       	rjmp	.+8      	; 0x5f8 <_fpadd_parts+0xb2>
 5f0:	66 27       	eor	r22, r22
 5f2:	77 27       	eor	r23, r23
 5f4:	62 1b       	sub	r22, r18
 5f6:	73 0b       	sbc	r23, r19
 5f8:	60 32       	cpi	r22, 0x20	; 32
 5fa:	71 05       	cpc	r23, r1
 5fc:	0c f0       	brlt	.+2      	; 0x600 <_fpadd_parts+0xba>
 5fe:	61 c0       	rjmp	.+194    	; 0x6c2 <_fpadd_parts+0x17c>
 600:	12 16       	cp	r1, r18
 602:	13 06       	cpc	r1, r19
 604:	6c f5       	brge	.+90     	; 0x660 <_fpadd_parts+0x11a>
 606:	37 01       	movw	r6, r14
 608:	48 01       	movw	r8, r16
 60a:	06 2e       	mov	r0, r22
 60c:	04 c0       	rjmp	.+8      	; 0x616 <_fpadd_parts+0xd0>
 60e:	96 94       	lsr	r9
 610:	87 94       	ror	r8
 612:	77 94       	ror	r7
 614:	67 94       	ror	r6
 616:	0a 94       	dec	r0
 618:	d2 f7       	brpl	.-12     	; 0x60e <_fpadd_parts+0xc8>
 61a:	21 e0       	ldi	r18, 0x01	; 1
 61c:	30 e0       	ldi	r19, 0x00	; 0
 61e:	40 e0       	ldi	r20, 0x00	; 0
 620:	50 e0       	ldi	r21, 0x00	; 0
 622:	04 c0       	rjmp	.+8      	; 0x62c <_fpadd_parts+0xe6>
 624:	22 0f       	add	r18, r18
 626:	33 1f       	adc	r19, r19
 628:	44 1f       	adc	r20, r20
 62a:	55 1f       	adc	r21, r21
 62c:	6a 95       	dec	r22
 62e:	d2 f7       	brpl	.-12     	; 0x624 <_fpadd_parts+0xde>
 630:	21 50       	subi	r18, 0x01	; 1
 632:	30 40       	sbci	r19, 0x00	; 0
 634:	40 40       	sbci	r20, 0x00	; 0
 636:	50 40       	sbci	r21, 0x00	; 0
 638:	2e 21       	and	r18, r14
 63a:	3f 21       	and	r19, r15
 63c:	40 23       	and	r20, r16
 63e:	51 23       	and	r21, r17
 640:	21 15       	cp	r18, r1
 642:	31 05       	cpc	r19, r1
 644:	41 05       	cpc	r20, r1
 646:	51 05       	cpc	r21, r1
 648:	21 f0       	breq	.+8      	; 0x652 <_fpadd_parts+0x10c>
 64a:	21 e0       	ldi	r18, 0x01	; 1
 64c:	30 e0       	ldi	r19, 0x00	; 0
 64e:	40 e0       	ldi	r20, 0x00	; 0
 650:	50 e0       	ldi	r21, 0x00	; 0
 652:	79 01       	movw	r14, r18
 654:	8a 01       	movw	r16, r20
 656:	e6 28       	or	r14, r6
 658:	f7 28       	or	r15, r7
 65a:	08 29       	or	r16, r8
 65c:	19 29       	or	r17, r9
 65e:	3c c0       	rjmp	.+120    	; 0x6d8 <_fpadd_parts+0x192>
 660:	23 2b       	or	r18, r19
 662:	d1 f1       	breq	.+116    	; 0x6d8 <_fpadd_parts+0x192>
 664:	26 0e       	add	r2, r22
 666:	37 1e       	adc	r3, r23
 668:	35 01       	movw	r6, r10
 66a:	46 01       	movw	r8, r12
 66c:	06 2e       	mov	r0, r22
 66e:	04 c0       	rjmp	.+8      	; 0x678 <_fpadd_parts+0x132>
 670:	96 94       	lsr	r9
 672:	87 94       	ror	r8
 674:	77 94       	ror	r7
 676:	67 94       	ror	r6
 678:	0a 94       	dec	r0
 67a:	d2 f7       	brpl	.-12     	; 0x670 <_fpadd_parts+0x12a>
 67c:	21 e0       	ldi	r18, 0x01	; 1
 67e:	30 e0       	ldi	r19, 0x00	; 0
 680:	40 e0       	ldi	r20, 0x00	; 0
 682:	50 e0       	ldi	r21, 0x00	; 0
 684:	04 c0       	rjmp	.+8      	; 0x68e <_fpadd_parts+0x148>
 686:	22 0f       	add	r18, r18
 688:	33 1f       	adc	r19, r19
 68a:	44 1f       	adc	r20, r20
 68c:	55 1f       	adc	r21, r21
 68e:	6a 95       	dec	r22
 690:	d2 f7       	brpl	.-12     	; 0x686 <_fpadd_parts+0x140>
 692:	21 50       	subi	r18, 0x01	; 1
 694:	30 40       	sbci	r19, 0x00	; 0
 696:	40 40       	sbci	r20, 0x00	; 0
 698:	50 40       	sbci	r21, 0x00	; 0
 69a:	2a 21       	and	r18, r10
 69c:	3b 21       	and	r19, r11
 69e:	4c 21       	and	r20, r12
 6a0:	5d 21       	and	r21, r13
 6a2:	21 15       	cp	r18, r1
 6a4:	31 05       	cpc	r19, r1
 6a6:	41 05       	cpc	r20, r1
 6a8:	51 05       	cpc	r21, r1
 6aa:	21 f0       	breq	.+8      	; 0x6b4 <_fpadd_parts+0x16e>
 6ac:	21 e0       	ldi	r18, 0x01	; 1
 6ae:	30 e0       	ldi	r19, 0x00	; 0
 6b0:	40 e0       	ldi	r20, 0x00	; 0
 6b2:	50 e0       	ldi	r21, 0x00	; 0
 6b4:	59 01       	movw	r10, r18
 6b6:	6a 01       	movw	r12, r20
 6b8:	a6 28       	or	r10, r6
 6ba:	b7 28       	or	r11, r7
 6bc:	c8 28       	or	r12, r8
 6be:	d9 28       	or	r13, r9
 6c0:	0b c0       	rjmp	.+22     	; 0x6d8 <_fpadd_parts+0x192>
 6c2:	82 15       	cp	r24, r2
 6c4:	93 05       	cpc	r25, r3
 6c6:	2c f0       	brlt	.+10     	; 0x6d2 <_fpadd_parts+0x18c>
 6c8:	1c 01       	movw	r2, r24
 6ca:	aa 24       	eor	r10, r10
 6cc:	bb 24       	eor	r11, r11
 6ce:	65 01       	movw	r12, r10
 6d0:	03 c0       	rjmp	.+6      	; 0x6d8 <_fpadd_parts+0x192>
 6d2:	ee 24       	eor	r14, r14
 6d4:	ff 24       	eor	r15, r15
 6d6:	87 01       	movw	r16, r14
 6d8:	11 96       	adiw	r26, 0x01	; 1
 6da:	9c 91       	ld	r25, X
 6dc:	d2 01       	movw	r26, r4
 6de:	11 96       	adiw	r26, 0x01	; 1
 6e0:	8c 91       	ld	r24, X
 6e2:	98 17       	cp	r25, r24
 6e4:	09 f4       	brne	.+2      	; 0x6e8 <_fpadd_parts+0x1a2>
 6e6:	45 c0       	rjmp	.+138    	; 0x772 <_fpadd_parts+0x22c>
 6e8:	99 23       	and	r25, r25
 6ea:	39 f0       	breq	.+14     	; 0x6fa <_fpadd_parts+0x1b4>
 6ec:	a8 01       	movw	r20, r16
 6ee:	97 01       	movw	r18, r14
 6f0:	2a 19       	sub	r18, r10
 6f2:	3b 09       	sbc	r19, r11
 6f4:	4c 09       	sbc	r20, r12
 6f6:	5d 09       	sbc	r21, r13
 6f8:	06 c0       	rjmp	.+12     	; 0x706 <_fpadd_parts+0x1c0>
 6fa:	a6 01       	movw	r20, r12
 6fc:	95 01       	movw	r18, r10
 6fe:	2e 19       	sub	r18, r14
 700:	3f 09       	sbc	r19, r15
 702:	40 0b       	sbc	r20, r16
 704:	51 0b       	sbc	r21, r17
 706:	57 fd       	sbrc	r21, 7
 708:	08 c0       	rjmp	.+16     	; 0x71a <_fpadd_parts+0x1d4>
 70a:	11 82       	std	Z+1, r1	; 0x01
 70c:	33 82       	std	Z+3, r3	; 0x03
 70e:	22 82       	std	Z+2, r2	; 0x02
 710:	24 83       	std	Z+4, r18	; 0x04
 712:	35 83       	std	Z+5, r19	; 0x05
 714:	46 83       	std	Z+6, r20	; 0x06
 716:	57 83       	std	Z+7, r21	; 0x07
 718:	1d c0       	rjmp	.+58     	; 0x754 <_fpadd_parts+0x20e>
 71a:	81 e0       	ldi	r24, 0x01	; 1
 71c:	81 83       	std	Z+1, r24	; 0x01
 71e:	33 82       	std	Z+3, r3	; 0x03
 720:	22 82       	std	Z+2, r2	; 0x02
 722:	88 27       	eor	r24, r24
 724:	99 27       	eor	r25, r25
 726:	dc 01       	movw	r26, r24
 728:	82 1b       	sub	r24, r18
 72a:	93 0b       	sbc	r25, r19
 72c:	a4 0b       	sbc	r26, r20
 72e:	b5 0b       	sbc	r27, r21
 730:	84 83       	std	Z+4, r24	; 0x04
 732:	95 83       	std	Z+5, r25	; 0x05
 734:	a6 83       	std	Z+6, r26	; 0x06
 736:	b7 83       	std	Z+7, r27	; 0x07
 738:	0d c0       	rjmp	.+26     	; 0x754 <_fpadd_parts+0x20e>
 73a:	22 0f       	add	r18, r18
 73c:	33 1f       	adc	r19, r19
 73e:	44 1f       	adc	r20, r20
 740:	55 1f       	adc	r21, r21
 742:	24 83       	std	Z+4, r18	; 0x04
 744:	35 83       	std	Z+5, r19	; 0x05
 746:	46 83       	std	Z+6, r20	; 0x06
 748:	57 83       	std	Z+7, r21	; 0x07
 74a:	82 81       	ldd	r24, Z+2	; 0x02
 74c:	93 81       	ldd	r25, Z+3	; 0x03
 74e:	01 97       	sbiw	r24, 0x01	; 1
 750:	93 83       	std	Z+3, r25	; 0x03
 752:	82 83       	std	Z+2, r24	; 0x02
 754:	24 81       	ldd	r18, Z+4	; 0x04
 756:	35 81       	ldd	r19, Z+5	; 0x05
 758:	46 81       	ldd	r20, Z+6	; 0x06
 75a:	57 81       	ldd	r21, Z+7	; 0x07
 75c:	da 01       	movw	r26, r20
 75e:	c9 01       	movw	r24, r18
 760:	01 97       	sbiw	r24, 0x01	; 1
 762:	a1 09       	sbc	r26, r1
 764:	b1 09       	sbc	r27, r1
 766:	8f 5f       	subi	r24, 0xFF	; 255
 768:	9f 4f       	sbci	r25, 0xFF	; 255
 76a:	af 4f       	sbci	r26, 0xFF	; 255
 76c:	bf 43       	sbci	r27, 0x3F	; 63
 76e:	28 f3       	brcs	.-54     	; 0x73a <_fpadd_parts+0x1f4>
 770:	0b c0       	rjmp	.+22     	; 0x788 <_fpadd_parts+0x242>
 772:	91 83       	std	Z+1, r25	; 0x01
 774:	33 82       	std	Z+3, r3	; 0x03
 776:	22 82       	std	Z+2, r2	; 0x02
 778:	ea 0c       	add	r14, r10
 77a:	fb 1c       	adc	r15, r11
 77c:	0c 1d       	adc	r16, r12
 77e:	1d 1d       	adc	r17, r13
 780:	e4 82       	std	Z+4, r14	; 0x04
 782:	f5 82       	std	Z+5, r15	; 0x05
 784:	06 83       	std	Z+6, r16	; 0x06
 786:	17 83       	std	Z+7, r17	; 0x07
 788:	83 e0       	ldi	r24, 0x03	; 3
 78a:	80 83       	st	Z, r24
 78c:	24 81       	ldd	r18, Z+4	; 0x04
 78e:	35 81       	ldd	r19, Z+5	; 0x05
 790:	46 81       	ldd	r20, Z+6	; 0x06
 792:	57 81       	ldd	r21, Z+7	; 0x07
 794:	57 ff       	sbrs	r21, 7
 796:	1a c0       	rjmp	.+52     	; 0x7cc <_fpadd_parts+0x286>
 798:	c9 01       	movw	r24, r18
 79a:	aa 27       	eor	r26, r26
 79c:	97 fd       	sbrc	r25, 7
 79e:	a0 95       	com	r26
 7a0:	ba 2f       	mov	r27, r26
 7a2:	81 70       	andi	r24, 0x01	; 1
 7a4:	90 70       	andi	r25, 0x00	; 0
 7a6:	a0 70       	andi	r26, 0x00	; 0
 7a8:	b0 70       	andi	r27, 0x00	; 0
 7aa:	56 95       	lsr	r21
 7ac:	47 95       	ror	r20
 7ae:	37 95       	ror	r19
 7b0:	27 95       	ror	r18
 7b2:	82 2b       	or	r24, r18
 7b4:	93 2b       	or	r25, r19
 7b6:	a4 2b       	or	r26, r20
 7b8:	b5 2b       	or	r27, r21
 7ba:	84 83       	std	Z+4, r24	; 0x04
 7bc:	95 83       	std	Z+5, r25	; 0x05
 7be:	a6 83       	std	Z+6, r26	; 0x06
 7c0:	b7 83       	std	Z+7, r27	; 0x07
 7c2:	82 81       	ldd	r24, Z+2	; 0x02
 7c4:	93 81       	ldd	r25, Z+3	; 0x03
 7c6:	01 96       	adiw	r24, 0x01	; 1
 7c8:	93 83       	std	Z+3, r25	; 0x03
 7ca:	82 83       	std	Z+2, r24	; 0x02
 7cc:	df 01       	movw	r26, r30
 7ce:	01 c0       	rjmp	.+2      	; 0x7d2 <_fpadd_parts+0x28c>
 7d0:	d2 01       	movw	r26, r4
 7d2:	cd 01       	movw	r24, r26
 7d4:	cd b7       	in	r28, 0x3d	; 61
 7d6:	de b7       	in	r29, 0x3e	; 62
 7d8:	e2 e1       	ldi	r30, 0x12	; 18
 7da:	0c 94 07 07 	jmp	0xe0e	; 0xe0e <__epilogue_restores__>

000007de <__subsf3>:
 7de:	a0 e2       	ldi	r26, 0x20	; 32
 7e0:	b0 e0       	ldi	r27, 0x00	; 0
 7e2:	e5 ef       	ldi	r30, 0xF5	; 245
 7e4:	f3 e0       	ldi	r31, 0x03	; 3
 7e6:	0c 94 f7 06 	jmp	0xdee	; 0xdee <__prologue_saves__+0x18>
 7ea:	69 83       	std	Y+1, r22	; 0x01
 7ec:	7a 83       	std	Y+2, r23	; 0x02
 7ee:	8b 83       	std	Y+3, r24	; 0x03
 7f0:	9c 83       	std	Y+4, r25	; 0x04
 7f2:	2d 83       	std	Y+5, r18	; 0x05
 7f4:	3e 83       	std	Y+6, r19	; 0x06
 7f6:	4f 83       	std	Y+7, r20	; 0x07
 7f8:	58 87       	std	Y+8, r21	; 0x08
 7fa:	e9 e0       	ldi	r30, 0x09	; 9
 7fc:	ee 2e       	mov	r14, r30
 7fe:	f1 2c       	mov	r15, r1
 800:	ec 0e       	add	r14, r28
 802:	fd 1e       	adc	r15, r29
 804:	ce 01       	movw	r24, r28
 806:	01 96       	adiw	r24, 0x01	; 1
 808:	b7 01       	movw	r22, r14
 80a:	0e 94 1a 06 	call	0xc34	; 0xc34 <__unpack_f>
 80e:	8e 01       	movw	r16, r28
 810:	0f 5e       	subi	r16, 0xEF	; 239
 812:	1f 4f       	sbci	r17, 0xFF	; 255
 814:	ce 01       	movw	r24, r28
 816:	05 96       	adiw	r24, 0x05	; 5
 818:	b8 01       	movw	r22, r16
 81a:	0e 94 1a 06 	call	0xc34	; 0xc34 <__unpack_f>
 81e:	8a 89       	ldd	r24, Y+18	; 0x12
 820:	91 e0       	ldi	r25, 0x01	; 1
 822:	89 27       	eor	r24, r25
 824:	8a 8b       	std	Y+18, r24	; 0x12
 826:	c7 01       	movw	r24, r14
 828:	b8 01       	movw	r22, r16
 82a:	ae 01       	movw	r20, r28
 82c:	47 5e       	subi	r20, 0xE7	; 231
 82e:	5f 4f       	sbci	r21, 0xFF	; 255
 830:	0e 94 a3 02 	call	0x546	; 0x546 <_fpadd_parts>
 834:	0e 94 45 05 	call	0xa8a	; 0xa8a <__pack_f>
 838:	a0 96       	adiw	r28, 0x20	; 32
 83a:	e6 e0       	ldi	r30, 0x06	; 6
 83c:	0c 94 13 07 	jmp	0xe26	; 0xe26 <__epilogue_restores__+0x18>

00000840 <__addsf3>:
 840:	a0 e2       	ldi	r26, 0x20	; 32
 842:	b0 e0       	ldi	r27, 0x00	; 0
 844:	e6 e2       	ldi	r30, 0x26	; 38
 846:	f4 e0       	ldi	r31, 0x04	; 4
 848:	0c 94 f7 06 	jmp	0xdee	; 0xdee <__prologue_saves__+0x18>
 84c:	69 83       	std	Y+1, r22	; 0x01
 84e:	7a 83       	std	Y+2, r23	; 0x02
 850:	8b 83       	std	Y+3, r24	; 0x03
 852:	9c 83       	std	Y+4, r25	; 0x04
 854:	2d 83       	std	Y+5, r18	; 0x05
 856:	3e 83       	std	Y+6, r19	; 0x06
 858:	4f 83       	std	Y+7, r20	; 0x07
 85a:	58 87       	std	Y+8, r21	; 0x08
 85c:	f9 e0       	ldi	r31, 0x09	; 9
 85e:	ef 2e       	mov	r14, r31
 860:	f1 2c       	mov	r15, r1
 862:	ec 0e       	add	r14, r28
 864:	fd 1e       	adc	r15, r29
 866:	ce 01       	movw	r24, r28
 868:	01 96       	adiw	r24, 0x01	; 1
 86a:	b7 01       	movw	r22, r14
 86c:	0e 94 1a 06 	call	0xc34	; 0xc34 <__unpack_f>
 870:	8e 01       	movw	r16, r28
 872:	0f 5e       	subi	r16, 0xEF	; 239
 874:	1f 4f       	sbci	r17, 0xFF	; 255
 876:	ce 01       	movw	r24, r28
 878:	05 96       	adiw	r24, 0x05	; 5
 87a:	b8 01       	movw	r22, r16
 87c:	0e 94 1a 06 	call	0xc34	; 0xc34 <__unpack_f>
 880:	c7 01       	movw	r24, r14
 882:	b8 01       	movw	r22, r16
 884:	ae 01       	movw	r20, r28
 886:	47 5e       	subi	r20, 0xE7	; 231
 888:	5f 4f       	sbci	r21, 0xFF	; 255
 88a:	0e 94 a3 02 	call	0x546	; 0x546 <_fpadd_parts>
 88e:	0e 94 45 05 	call	0xa8a	; 0xa8a <__pack_f>
 892:	a0 96       	adiw	r28, 0x20	; 32
 894:	e6 e0       	ldi	r30, 0x06	; 6
 896:	0c 94 13 07 	jmp	0xe26	; 0xe26 <__epilogue_restores__+0x18>

0000089a <__gtsf2>:
 89a:	a8 e1       	ldi	r26, 0x18	; 24
 89c:	b0 e0       	ldi	r27, 0x00	; 0
 89e:	e3 e5       	ldi	r30, 0x53	; 83
 8a0:	f4 e0       	ldi	r31, 0x04	; 4
 8a2:	0c 94 f7 06 	jmp	0xdee	; 0xdee <__prologue_saves__+0x18>
 8a6:	69 83       	std	Y+1, r22	; 0x01
 8a8:	7a 83       	std	Y+2, r23	; 0x02
 8aa:	8b 83       	std	Y+3, r24	; 0x03
 8ac:	9c 83       	std	Y+4, r25	; 0x04
 8ae:	2d 83       	std	Y+5, r18	; 0x05
 8b0:	3e 83       	std	Y+6, r19	; 0x06
 8b2:	4f 83       	std	Y+7, r20	; 0x07
 8b4:	58 87       	std	Y+8, r21	; 0x08
 8b6:	89 e0       	ldi	r24, 0x09	; 9
 8b8:	e8 2e       	mov	r14, r24
 8ba:	f1 2c       	mov	r15, r1
 8bc:	ec 0e       	add	r14, r28
 8be:	fd 1e       	adc	r15, r29
 8c0:	ce 01       	movw	r24, r28
 8c2:	01 96       	adiw	r24, 0x01	; 1
 8c4:	b7 01       	movw	r22, r14
 8c6:	0e 94 1a 06 	call	0xc34	; 0xc34 <__unpack_f>
 8ca:	8e 01       	movw	r16, r28
 8cc:	0f 5e       	subi	r16, 0xEF	; 239
 8ce:	1f 4f       	sbci	r17, 0xFF	; 255
 8d0:	ce 01       	movw	r24, r28
 8d2:	05 96       	adiw	r24, 0x05	; 5
 8d4:	b8 01       	movw	r22, r16
 8d6:	0e 94 1a 06 	call	0xc34	; 0xc34 <__unpack_f>
 8da:	89 85       	ldd	r24, Y+9	; 0x09
 8dc:	82 30       	cpi	r24, 0x02	; 2
 8de:	40 f0       	brcs	.+16     	; 0x8f0 <__gtsf2+0x56>
 8e0:	89 89       	ldd	r24, Y+17	; 0x11
 8e2:	82 30       	cpi	r24, 0x02	; 2
 8e4:	28 f0       	brcs	.+10     	; 0x8f0 <__gtsf2+0x56>
 8e6:	c7 01       	movw	r24, r14
 8e8:	b8 01       	movw	r22, r16
 8ea:	0e 94 92 06 	call	0xd24	; 0xd24 <__fpcmp_parts_f>
 8ee:	01 c0       	rjmp	.+2      	; 0x8f2 <__gtsf2+0x58>
 8f0:	8f ef       	ldi	r24, 0xFF	; 255
 8f2:	68 96       	adiw	r28, 0x18	; 24
 8f4:	e6 e0       	ldi	r30, 0x06	; 6
 8f6:	0c 94 13 07 	jmp	0xe26	; 0xe26 <__epilogue_restores__+0x18>

000008fa <__floatunsisf>:
 8fa:	a8 e0       	ldi	r26, 0x08	; 8
 8fc:	b0 e0       	ldi	r27, 0x00	; 0
 8fe:	e3 e8       	ldi	r30, 0x83	; 131
 900:	f4 e0       	ldi	r31, 0x04	; 4
 902:	0c 94 f3 06 	jmp	0xde6	; 0xde6 <__prologue_saves__+0x10>
 906:	7b 01       	movw	r14, r22
 908:	8c 01       	movw	r16, r24
 90a:	61 15       	cp	r22, r1
 90c:	71 05       	cpc	r23, r1
 90e:	81 05       	cpc	r24, r1
 910:	91 05       	cpc	r25, r1
 912:	19 f4       	brne	.+6      	; 0x91a <__floatunsisf+0x20>
 914:	82 e0       	ldi	r24, 0x02	; 2
 916:	89 83       	std	Y+1, r24	; 0x01
 918:	60 c0       	rjmp	.+192    	; 0x9da <__floatunsisf+0xe0>
 91a:	83 e0       	ldi	r24, 0x03	; 3
 91c:	89 83       	std	Y+1, r24	; 0x01
 91e:	8e e1       	ldi	r24, 0x1E	; 30
 920:	c8 2e       	mov	r12, r24
 922:	d1 2c       	mov	r13, r1
 924:	dc 82       	std	Y+4, r13	; 0x04
 926:	cb 82       	std	Y+3, r12	; 0x03
 928:	ed 82       	std	Y+5, r14	; 0x05
 92a:	fe 82       	std	Y+6, r15	; 0x06
 92c:	0f 83       	std	Y+7, r16	; 0x07
 92e:	18 87       	std	Y+8, r17	; 0x08
 930:	c8 01       	movw	r24, r16
 932:	b7 01       	movw	r22, r14
 934:	0e 94 f6 04 	call	0x9ec	; 0x9ec <__clzsi2>
 938:	fc 01       	movw	r30, r24
 93a:	31 97       	sbiw	r30, 0x01	; 1
 93c:	f7 ff       	sbrs	r31, 7
 93e:	3b c0       	rjmp	.+118    	; 0x9b6 <__floatunsisf+0xbc>
 940:	22 27       	eor	r18, r18
 942:	33 27       	eor	r19, r19
 944:	2e 1b       	sub	r18, r30
 946:	3f 0b       	sbc	r19, r31
 948:	57 01       	movw	r10, r14
 94a:	68 01       	movw	r12, r16
 94c:	02 2e       	mov	r0, r18
 94e:	04 c0       	rjmp	.+8      	; 0x958 <__floatunsisf+0x5e>
 950:	d6 94       	lsr	r13
 952:	c7 94       	ror	r12
 954:	b7 94       	ror	r11
 956:	a7 94       	ror	r10
 958:	0a 94       	dec	r0
 95a:	d2 f7       	brpl	.-12     	; 0x950 <__floatunsisf+0x56>
 95c:	40 e0       	ldi	r20, 0x00	; 0
 95e:	50 e0       	ldi	r21, 0x00	; 0
 960:	60 e0       	ldi	r22, 0x00	; 0
 962:	70 e0       	ldi	r23, 0x00	; 0
 964:	81 e0       	ldi	r24, 0x01	; 1
 966:	90 e0       	ldi	r25, 0x00	; 0
 968:	a0 e0       	ldi	r26, 0x00	; 0
 96a:	b0 e0       	ldi	r27, 0x00	; 0
 96c:	04 c0       	rjmp	.+8      	; 0x976 <__floatunsisf+0x7c>
 96e:	88 0f       	add	r24, r24
 970:	99 1f       	adc	r25, r25
 972:	aa 1f       	adc	r26, r26
 974:	bb 1f       	adc	r27, r27
 976:	2a 95       	dec	r18
 978:	d2 f7       	brpl	.-12     	; 0x96e <__floatunsisf+0x74>
 97a:	01 97       	sbiw	r24, 0x01	; 1
 97c:	a1 09       	sbc	r26, r1
 97e:	b1 09       	sbc	r27, r1
 980:	8e 21       	and	r24, r14
 982:	9f 21       	and	r25, r15
 984:	a0 23       	and	r26, r16
 986:	b1 23       	and	r27, r17
 988:	00 97       	sbiw	r24, 0x00	; 0
 98a:	a1 05       	cpc	r26, r1
 98c:	b1 05       	cpc	r27, r1
 98e:	21 f0       	breq	.+8      	; 0x998 <__floatunsisf+0x9e>
 990:	41 e0       	ldi	r20, 0x01	; 1
 992:	50 e0       	ldi	r21, 0x00	; 0
 994:	60 e0       	ldi	r22, 0x00	; 0
 996:	70 e0       	ldi	r23, 0x00	; 0
 998:	4a 29       	or	r20, r10
 99a:	5b 29       	or	r21, r11
 99c:	6c 29       	or	r22, r12
 99e:	7d 29       	or	r23, r13
 9a0:	4d 83       	std	Y+5, r20	; 0x05
 9a2:	5e 83       	std	Y+6, r21	; 0x06
 9a4:	6f 83       	std	Y+7, r22	; 0x07
 9a6:	78 87       	std	Y+8, r23	; 0x08
 9a8:	8e e1       	ldi	r24, 0x1E	; 30
 9aa:	90 e0       	ldi	r25, 0x00	; 0
 9ac:	8e 1b       	sub	r24, r30
 9ae:	9f 0b       	sbc	r25, r31
 9b0:	9c 83       	std	Y+4, r25	; 0x04
 9b2:	8b 83       	std	Y+3, r24	; 0x03
 9b4:	12 c0       	rjmp	.+36     	; 0x9da <__floatunsisf+0xe0>
 9b6:	30 97       	sbiw	r30, 0x00	; 0
 9b8:	81 f0       	breq	.+32     	; 0x9da <__floatunsisf+0xe0>
 9ba:	0e 2e       	mov	r0, r30
 9bc:	04 c0       	rjmp	.+8      	; 0x9c6 <__floatunsisf+0xcc>
 9be:	ee 0c       	add	r14, r14
 9c0:	ff 1c       	adc	r15, r15
 9c2:	00 1f       	adc	r16, r16
 9c4:	11 1f       	adc	r17, r17
 9c6:	0a 94       	dec	r0
 9c8:	d2 f7       	brpl	.-12     	; 0x9be <__floatunsisf+0xc4>
 9ca:	ed 82       	std	Y+5, r14	; 0x05
 9cc:	fe 82       	std	Y+6, r15	; 0x06
 9ce:	0f 83       	std	Y+7, r16	; 0x07
 9d0:	18 87       	std	Y+8, r17	; 0x08
 9d2:	ce 1a       	sub	r12, r30
 9d4:	df 0a       	sbc	r13, r31
 9d6:	dc 82       	std	Y+4, r13	; 0x04
 9d8:	cb 82       	std	Y+3, r12	; 0x03
 9da:	1a 82       	std	Y+2, r1	; 0x02
 9dc:	ce 01       	movw	r24, r28
 9de:	01 96       	adiw	r24, 0x01	; 1
 9e0:	0e 94 45 05 	call	0xa8a	; 0xa8a <__pack_f>
 9e4:	28 96       	adiw	r28, 0x08	; 8
 9e6:	ea e0       	ldi	r30, 0x0A	; 10
 9e8:	0c 94 0f 07 	jmp	0xe1e	; 0xe1e <__epilogue_restores__+0x10>

000009ec <__clzsi2>:
 9ec:	ef 92       	push	r14
 9ee:	ff 92       	push	r15
 9f0:	0f 93       	push	r16
 9f2:	1f 93       	push	r17
 9f4:	7b 01       	movw	r14, r22
 9f6:	8c 01       	movw	r16, r24
 9f8:	80 e0       	ldi	r24, 0x00	; 0
 9fa:	e8 16       	cp	r14, r24
 9fc:	80 e0       	ldi	r24, 0x00	; 0
 9fe:	f8 06       	cpc	r15, r24
 a00:	81 e0       	ldi	r24, 0x01	; 1
 a02:	08 07       	cpc	r16, r24
 a04:	80 e0       	ldi	r24, 0x00	; 0
 a06:	18 07       	cpc	r17, r24
 a08:	88 f4       	brcc	.+34     	; 0xa2c <__clzsi2+0x40>
 a0a:	8f ef       	ldi	r24, 0xFF	; 255
 a0c:	e8 16       	cp	r14, r24
 a0e:	f1 04       	cpc	r15, r1
 a10:	01 05       	cpc	r16, r1
 a12:	11 05       	cpc	r17, r1
 a14:	31 f0       	breq	.+12     	; 0xa22 <__clzsi2+0x36>
 a16:	28 f0       	brcs	.+10     	; 0xa22 <__clzsi2+0x36>
 a18:	88 e0       	ldi	r24, 0x08	; 8
 a1a:	90 e0       	ldi	r25, 0x00	; 0
 a1c:	a0 e0       	ldi	r26, 0x00	; 0
 a1e:	b0 e0       	ldi	r27, 0x00	; 0
 a20:	17 c0       	rjmp	.+46     	; 0xa50 <__clzsi2+0x64>
 a22:	80 e0       	ldi	r24, 0x00	; 0
 a24:	90 e0       	ldi	r25, 0x00	; 0
 a26:	a0 e0       	ldi	r26, 0x00	; 0
 a28:	b0 e0       	ldi	r27, 0x00	; 0
 a2a:	12 c0       	rjmp	.+36     	; 0xa50 <__clzsi2+0x64>
 a2c:	80 e0       	ldi	r24, 0x00	; 0
 a2e:	e8 16       	cp	r14, r24
 a30:	80 e0       	ldi	r24, 0x00	; 0
 a32:	f8 06       	cpc	r15, r24
 a34:	80 e0       	ldi	r24, 0x00	; 0
 a36:	08 07       	cpc	r16, r24
 a38:	81 e0       	ldi	r24, 0x01	; 1
 a3a:	18 07       	cpc	r17, r24
 a3c:	28 f0       	brcs	.+10     	; 0xa48 <__clzsi2+0x5c>
 a3e:	88 e1       	ldi	r24, 0x18	; 24
 a40:	90 e0       	ldi	r25, 0x00	; 0
 a42:	a0 e0       	ldi	r26, 0x00	; 0
 a44:	b0 e0       	ldi	r27, 0x00	; 0
 a46:	04 c0       	rjmp	.+8      	; 0xa50 <__clzsi2+0x64>
 a48:	80 e1       	ldi	r24, 0x10	; 16
 a4a:	90 e0       	ldi	r25, 0x00	; 0
 a4c:	a0 e0       	ldi	r26, 0x00	; 0
 a4e:	b0 e0       	ldi	r27, 0x00	; 0
 a50:	20 e2       	ldi	r18, 0x20	; 32
 a52:	30 e0       	ldi	r19, 0x00	; 0
 a54:	40 e0       	ldi	r20, 0x00	; 0
 a56:	50 e0       	ldi	r21, 0x00	; 0
 a58:	28 1b       	sub	r18, r24
 a5a:	39 0b       	sbc	r19, r25
 a5c:	4a 0b       	sbc	r20, r26
 a5e:	5b 0b       	sbc	r21, r27
 a60:	04 c0       	rjmp	.+8      	; 0xa6a <__clzsi2+0x7e>
 a62:	16 95       	lsr	r17
 a64:	07 95       	ror	r16
 a66:	f7 94       	ror	r15
 a68:	e7 94       	ror	r14
 a6a:	8a 95       	dec	r24
 a6c:	d2 f7       	brpl	.-12     	; 0xa62 <__clzsi2+0x76>
 a6e:	f7 01       	movw	r30, r14
 a70:	e0 5f       	subi	r30, 0xF0	; 240
 a72:	fe 4f       	sbci	r31, 0xFE	; 254
 a74:	80 81       	ld	r24, Z
 a76:	28 1b       	sub	r18, r24
 a78:	31 09       	sbc	r19, r1
 a7a:	41 09       	sbc	r20, r1
 a7c:	51 09       	sbc	r21, r1
 a7e:	c9 01       	movw	r24, r18
 a80:	1f 91       	pop	r17
 a82:	0f 91       	pop	r16
 a84:	ff 90       	pop	r15
 a86:	ef 90       	pop	r14
 a88:	08 95       	ret

00000a8a <__pack_f>:
 a8a:	df 92       	push	r13
 a8c:	ef 92       	push	r14
 a8e:	ff 92       	push	r15
 a90:	0f 93       	push	r16
 a92:	1f 93       	push	r17
 a94:	fc 01       	movw	r30, r24
 a96:	e4 80       	ldd	r14, Z+4	; 0x04
 a98:	f5 80       	ldd	r15, Z+5	; 0x05
 a9a:	06 81       	ldd	r16, Z+6	; 0x06
 a9c:	17 81       	ldd	r17, Z+7	; 0x07
 a9e:	d1 80       	ldd	r13, Z+1	; 0x01
 aa0:	80 81       	ld	r24, Z
 aa2:	82 30       	cpi	r24, 0x02	; 2
 aa4:	48 f4       	brcc	.+18     	; 0xab8 <__pack_f+0x2e>
 aa6:	80 e0       	ldi	r24, 0x00	; 0
 aa8:	90 e0       	ldi	r25, 0x00	; 0
 aaa:	a0 e1       	ldi	r26, 0x10	; 16
 aac:	b0 e0       	ldi	r27, 0x00	; 0
 aae:	e8 2a       	or	r14, r24
 ab0:	f9 2a       	or	r15, r25
 ab2:	0a 2b       	or	r16, r26
 ab4:	1b 2b       	or	r17, r27
 ab6:	a5 c0       	rjmp	.+330    	; 0xc02 <__pack_f+0x178>
 ab8:	84 30       	cpi	r24, 0x04	; 4
 aba:	09 f4       	brne	.+2      	; 0xabe <__pack_f+0x34>
 abc:	9f c0       	rjmp	.+318    	; 0xbfc <__pack_f+0x172>
 abe:	82 30       	cpi	r24, 0x02	; 2
 ac0:	21 f4       	brne	.+8      	; 0xaca <__pack_f+0x40>
 ac2:	ee 24       	eor	r14, r14
 ac4:	ff 24       	eor	r15, r15
 ac6:	87 01       	movw	r16, r14
 ac8:	05 c0       	rjmp	.+10     	; 0xad4 <__pack_f+0x4a>
 aca:	e1 14       	cp	r14, r1
 acc:	f1 04       	cpc	r15, r1
 ace:	01 05       	cpc	r16, r1
 ad0:	11 05       	cpc	r17, r1
 ad2:	19 f4       	brne	.+6      	; 0xada <__pack_f+0x50>
 ad4:	e0 e0       	ldi	r30, 0x00	; 0
 ad6:	f0 e0       	ldi	r31, 0x00	; 0
 ad8:	96 c0       	rjmp	.+300    	; 0xc06 <__pack_f+0x17c>
 ada:	62 81       	ldd	r22, Z+2	; 0x02
 adc:	73 81       	ldd	r23, Z+3	; 0x03
 ade:	9f ef       	ldi	r25, 0xFF	; 255
 ae0:	62 38       	cpi	r22, 0x82	; 130
 ae2:	79 07       	cpc	r23, r25
 ae4:	0c f0       	brlt	.+2      	; 0xae8 <__pack_f+0x5e>
 ae6:	5b c0       	rjmp	.+182    	; 0xb9e <__pack_f+0x114>
 ae8:	22 e8       	ldi	r18, 0x82	; 130
 aea:	3f ef       	ldi	r19, 0xFF	; 255
 aec:	26 1b       	sub	r18, r22
 aee:	37 0b       	sbc	r19, r23
 af0:	2a 31       	cpi	r18, 0x1A	; 26
 af2:	31 05       	cpc	r19, r1
 af4:	2c f0       	brlt	.+10     	; 0xb00 <__pack_f+0x76>
 af6:	20 e0       	ldi	r18, 0x00	; 0
 af8:	30 e0       	ldi	r19, 0x00	; 0
 afa:	40 e0       	ldi	r20, 0x00	; 0
 afc:	50 e0       	ldi	r21, 0x00	; 0
 afe:	2a c0       	rjmp	.+84     	; 0xb54 <__pack_f+0xca>
 b00:	b8 01       	movw	r22, r16
 b02:	a7 01       	movw	r20, r14
 b04:	02 2e       	mov	r0, r18
 b06:	04 c0       	rjmp	.+8      	; 0xb10 <__pack_f+0x86>
 b08:	76 95       	lsr	r23
 b0a:	67 95       	ror	r22
 b0c:	57 95       	ror	r21
 b0e:	47 95       	ror	r20
 b10:	0a 94       	dec	r0
 b12:	d2 f7       	brpl	.-12     	; 0xb08 <__pack_f+0x7e>
 b14:	81 e0       	ldi	r24, 0x01	; 1
 b16:	90 e0       	ldi	r25, 0x00	; 0
 b18:	a0 e0       	ldi	r26, 0x00	; 0
 b1a:	b0 e0       	ldi	r27, 0x00	; 0
 b1c:	04 c0       	rjmp	.+8      	; 0xb26 <__pack_f+0x9c>
 b1e:	88 0f       	add	r24, r24
 b20:	99 1f       	adc	r25, r25
 b22:	aa 1f       	adc	r26, r26
 b24:	bb 1f       	adc	r27, r27
 b26:	2a 95       	dec	r18
 b28:	d2 f7       	brpl	.-12     	; 0xb1e <__pack_f+0x94>
 b2a:	01 97       	sbiw	r24, 0x01	; 1
 b2c:	a1 09       	sbc	r26, r1
 b2e:	b1 09       	sbc	r27, r1
 b30:	8e 21       	and	r24, r14
 b32:	9f 21       	and	r25, r15
 b34:	a0 23       	and	r26, r16
 b36:	b1 23       	and	r27, r17
 b38:	00 97       	sbiw	r24, 0x00	; 0
 b3a:	a1 05       	cpc	r26, r1
 b3c:	b1 05       	cpc	r27, r1
 b3e:	21 f0       	breq	.+8      	; 0xb48 <__pack_f+0xbe>
 b40:	81 e0       	ldi	r24, 0x01	; 1
 b42:	90 e0       	ldi	r25, 0x00	; 0
 b44:	a0 e0       	ldi	r26, 0x00	; 0
 b46:	b0 e0       	ldi	r27, 0x00	; 0
 b48:	9a 01       	movw	r18, r20
 b4a:	ab 01       	movw	r20, r22
 b4c:	28 2b       	or	r18, r24
 b4e:	39 2b       	or	r19, r25
 b50:	4a 2b       	or	r20, r26
 b52:	5b 2b       	or	r21, r27
 b54:	da 01       	movw	r26, r20
 b56:	c9 01       	movw	r24, r18
 b58:	8f 77       	andi	r24, 0x7F	; 127
 b5a:	90 70       	andi	r25, 0x00	; 0
 b5c:	a0 70       	andi	r26, 0x00	; 0
 b5e:	b0 70       	andi	r27, 0x00	; 0
 b60:	80 34       	cpi	r24, 0x40	; 64
 b62:	91 05       	cpc	r25, r1
 b64:	a1 05       	cpc	r26, r1
 b66:	b1 05       	cpc	r27, r1
 b68:	39 f4       	brne	.+14     	; 0xb78 <__pack_f+0xee>
 b6a:	27 ff       	sbrs	r18, 7
 b6c:	09 c0       	rjmp	.+18     	; 0xb80 <__pack_f+0xf6>
 b6e:	20 5c       	subi	r18, 0xC0	; 192
 b70:	3f 4f       	sbci	r19, 0xFF	; 255
 b72:	4f 4f       	sbci	r20, 0xFF	; 255
 b74:	5f 4f       	sbci	r21, 0xFF	; 255
 b76:	04 c0       	rjmp	.+8      	; 0xb80 <__pack_f+0xf6>
 b78:	21 5c       	subi	r18, 0xC1	; 193
 b7a:	3f 4f       	sbci	r19, 0xFF	; 255
 b7c:	4f 4f       	sbci	r20, 0xFF	; 255
 b7e:	5f 4f       	sbci	r21, 0xFF	; 255
 b80:	e0 e0       	ldi	r30, 0x00	; 0
 b82:	f0 e0       	ldi	r31, 0x00	; 0
 b84:	20 30       	cpi	r18, 0x00	; 0
 b86:	a0 e0       	ldi	r26, 0x00	; 0
 b88:	3a 07       	cpc	r19, r26
 b8a:	a0 e0       	ldi	r26, 0x00	; 0
 b8c:	4a 07       	cpc	r20, r26
 b8e:	a0 e4       	ldi	r26, 0x40	; 64
 b90:	5a 07       	cpc	r21, r26
 b92:	10 f0       	brcs	.+4      	; 0xb98 <__pack_f+0x10e>
 b94:	e1 e0       	ldi	r30, 0x01	; 1
 b96:	f0 e0       	ldi	r31, 0x00	; 0
 b98:	79 01       	movw	r14, r18
 b9a:	8a 01       	movw	r16, r20
 b9c:	27 c0       	rjmp	.+78     	; 0xbec <__pack_f+0x162>
 b9e:	60 38       	cpi	r22, 0x80	; 128
 ba0:	71 05       	cpc	r23, r1
 ba2:	64 f5       	brge	.+88     	; 0xbfc <__pack_f+0x172>
 ba4:	fb 01       	movw	r30, r22
 ba6:	e1 58       	subi	r30, 0x81	; 129
 ba8:	ff 4f       	sbci	r31, 0xFF	; 255
 baa:	d8 01       	movw	r26, r16
 bac:	c7 01       	movw	r24, r14
 bae:	8f 77       	andi	r24, 0x7F	; 127
 bb0:	90 70       	andi	r25, 0x00	; 0
 bb2:	a0 70       	andi	r26, 0x00	; 0
 bb4:	b0 70       	andi	r27, 0x00	; 0
 bb6:	80 34       	cpi	r24, 0x40	; 64
 bb8:	91 05       	cpc	r25, r1
 bba:	a1 05       	cpc	r26, r1
 bbc:	b1 05       	cpc	r27, r1
 bbe:	39 f4       	brne	.+14     	; 0xbce <__pack_f+0x144>
 bc0:	e7 fe       	sbrs	r14, 7
 bc2:	0d c0       	rjmp	.+26     	; 0xbde <__pack_f+0x154>
 bc4:	80 e4       	ldi	r24, 0x40	; 64
 bc6:	90 e0       	ldi	r25, 0x00	; 0
 bc8:	a0 e0       	ldi	r26, 0x00	; 0
 bca:	b0 e0       	ldi	r27, 0x00	; 0
 bcc:	04 c0       	rjmp	.+8      	; 0xbd6 <__pack_f+0x14c>
 bce:	8f e3       	ldi	r24, 0x3F	; 63
 bd0:	90 e0       	ldi	r25, 0x00	; 0
 bd2:	a0 e0       	ldi	r26, 0x00	; 0
 bd4:	b0 e0       	ldi	r27, 0x00	; 0
 bd6:	e8 0e       	add	r14, r24
 bd8:	f9 1e       	adc	r15, r25
 bda:	0a 1f       	adc	r16, r26
 bdc:	1b 1f       	adc	r17, r27
 bde:	17 ff       	sbrs	r17, 7
 be0:	05 c0       	rjmp	.+10     	; 0xbec <__pack_f+0x162>
 be2:	16 95       	lsr	r17
 be4:	07 95       	ror	r16
 be6:	f7 94       	ror	r15
 be8:	e7 94       	ror	r14
 bea:	31 96       	adiw	r30, 0x01	; 1
 bec:	87 e0       	ldi	r24, 0x07	; 7
 bee:	16 95       	lsr	r17
 bf0:	07 95       	ror	r16
 bf2:	f7 94       	ror	r15
 bf4:	e7 94       	ror	r14
 bf6:	8a 95       	dec	r24
 bf8:	d1 f7       	brne	.-12     	; 0xbee <__pack_f+0x164>
 bfa:	05 c0       	rjmp	.+10     	; 0xc06 <__pack_f+0x17c>
 bfc:	ee 24       	eor	r14, r14
 bfe:	ff 24       	eor	r15, r15
 c00:	87 01       	movw	r16, r14
 c02:	ef ef       	ldi	r30, 0xFF	; 255
 c04:	f0 e0       	ldi	r31, 0x00	; 0
 c06:	6e 2f       	mov	r22, r30
 c08:	67 95       	ror	r22
 c0a:	66 27       	eor	r22, r22
 c0c:	67 95       	ror	r22
 c0e:	90 2f       	mov	r25, r16
 c10:	9f 77       	andi	r25, 0x7F	; 127
 c12:	d7 94       	ror	r13
 c14:	dd 24       	eor	r13, r13
 c16:	d7 94       	ror	r13
 c18:	8e 2f       	mov	r24, r30
 c1a:	86 95       	lsr	r24
 c1c:	49 2f       	mov	r20, r25
 c1e:	46 2b       	or	r20, r22
 c20:	58 2f       	mov	r21, r24
 c22:	5d 29       	or	r21, r13
 c24:	b7 01       	movw	r22, r14
 c26:	ca 01       	movw	r24, r20
 c28:	1f 91       	pop	r17
 c2a:	0f 91       	pop	r16
 c2c:	ff 90       	pop	r15
 c2e:	ef 90       	pop	r14
 c30:	df 90       	pop	r13
 c32:	08 95       	ret

00000c34 <__unpack_f>:
 c34:	fc 01       	movw	r30, r24
 c36:	db 01       	movw	r26, r22
 c38:	40 81       	ld	r20, Z
 c3a:	51 81       	ldd	r21, Z+1	; 0x01
 c3c:	22 81       	ldd	r18, Z+2	; 0x02
 c3e:	62 2f       	mov	r22, r18
 c40:	6f 77       	andi	r22, 0x7F	; 127
 c42:	70 e0       	ldi	r23, 0x00	; 0
 c44:	22 1f       	adc	r18, r18
 c46:	22 27       	eor	r18, r18
 c48:	22 1f       	adc	r18, r18
 c4a:	93 81       	ldd	r25, Z+3	; 0x03
 c4c:	89 2f       	mov	r24, r25
 c4e:	88 0f       	add	r24, r24
 c50:	82 2b       	or	r24, r18
 c52:	28 2f       	mov	r18, r24
 c54:	30 e0       	ldi	r19, 0x00	; 0
 c56:	99 1f       	adc	r25, r25
 c58:	99 27       	eor	r25, r25
 c5a:	99 1f       	adc	r25, r25
 c5c:	11 96       	adiw	r26, 0x01	; 1
 c5e:	9c 93       	st	X, r25
 c60:	11 97       	sbiw	r26, 0x01	; 1
 c62:	21 15       	cp	r18, r1
 c64:	31 05       	cpc	r19, r1
 c66:	a9 f5       	brne	.+106    	; 0xcd2 <__unpack_f+0x9e>
 c68:	41 15       	cp	r20, r1
 c6a:	51 05       	cpc	r21, r1
 c6c:	61 05       	cpc	r22, r1
 c6e:	71 05       	cpc	r23, r1
 c70:	11 f4       	brne	.+4      	; 0xc76 <__unpack_f+0x42>
 c72:	82 e0       	ldi	r24, 0x02	; 2
 c74:	37 c0       	rjmp	.+110    	; 0xce4 <__unpack_f+0xb0>
 c76:	82 e8       	ldi	r24, 0x82	; 130
 c78:	9f ef       	ldi	r25, 0xFF	; 255
 c7a:	13 96       	adiw	r26, 0x03	; 3
 c7c:	9c 93       	st	X, r25
 c7e:	8e 93       	st	-X, r24
 c80:	12 97       	sbiw	r26, 0x02	; 2
 c82:	9a 01       	movw	r18, r20
 c84:	ab 01       	movw	r20, r22
 c86:	67 e0       	ldi	r22, 0x07	; 7
 c88:	22 0f       	add	r18, r18
 c8a:	33 1f       	adc	r19, r19
 c8c:	44 1f       	adc	r20, r20
 c8e:	55 1f       	adc	r21, r21
 c90:	6a 95       	dec	r22
 c92:	d1 f7       	brne	.-12     	; 0xc88 <__unpack_f+0x54>
 c94:	83 e0       	ldi	r24, 0x03	; 3
 c96:	8c 93       	st	X, r24
 c98:	0d c0       	rjmp	.+26     	; 0xcb4 <__unpack_f+0x80>
 c9a:	22 0f       	add	r18, r18
 c9c:	33 1f       	adc	r19, r19
 c9e:	44 1f       	adc	r20, r20
 ca0:	55 1f       	adc	r21, r21
 ca2:	12 96       	adiw	r26, 0x02	; 2
 ca4:	8d 91       	ld	r24, X+
 ca6:	9c 91       	ld	r25, X
 ca8:	13 97       	sbiw	r26, 0x03	; 3
 caa:	01 97       	sbiw	r24, 0x01	; 1
 cac:	13 96       	adiw	r26, 0x03	; 3
 cae:	9c 93       	st	X, r25
 cb0:	8e 93       	st	-X, r24
 cb2:	12 97       	sbiw	r26, 0x02	; 2
 cb4:	20 30       	cpi	r18, 0x00	; 0
 cb6:	80 e0       	ldi	r24, 0x00	; 0
 cb8:	38 07       	cpc	r19, r24
 cba:	80 e0       	ldi	r24, 0x00	; 0
 cbc:	48 07       	cpc	r20, r24
 cbe:	80 e4       	ldi	r24, 0x40	; 64
 cc0:	58 07       	cpc	r21, r24
 cc2:	58 f3       	brcs	.-42     	; 0xc9a <__unpack_f+0x66>
 cc4:	14 96       	adiw	r26, 0x04	; 4
 cc6:	2d 93       	st	X+, r18
 cc8:	3d 93       	st	X+, r19
 cca:	4d 93       	st	X+, r20
 ccc:	5c 93       	st	X, r21
 cce:	17 97       	sbiw	r26, 0x07	; 7
 cd0:	08 95       	ret
 cd2:	2f 3f       	cpi	r18, 0xFF	; 255
 cd4:	31 05       	cpc	r19, r1
 cd6:	79 f4       	brne	.+30     	; 0xcf6 <__unpack_f+0xc2>
 cd8:	41 15       	cp	r20, r1
 cda:	51 05       	cpc	r21, r1
 cdc:	61 05       	cpc	r22, r1
 cde:	71 05       	cpc	r23, r1
 ce0:	19 f4       	brne	.+6      	; 0xce8 <__unpack_f+0xb4>
 ce2:	84 e0       	ldi	r24, 0x04	; 4
 ce4:	8c 93       	st	X, r24
 ce6:	08 95       	ret
 ce8:	64 ff       	sbrs	r22, 4
 cea:	03 c0       	rjmp	.+6      	; 0xcf2 <__unpack_f+0xbe>
 cec:	81 e0       	ldi	r24, 0x01	; 1
 cee:	8c 93       	st	X, r24
 cf0:	12 c0       	rjmp	.+36     	; 0xd16 <__unpack_f+0xe2>
 cf2:	1c 92       	st	X, r1
 cf4:	10 c0       	rjmp	.+32     	; 0xd16 <__unpack_f+0xe2>
 cf6:	2f 57       	subi	r18, 0x7F	; 127
 cf8:	30 40       	sbci	r19, 0x00	; 0
 cfa:	13 96       	adiw	r26, 0x03	; 3
 cfc:	3c 93       	st	X, r19
 cfe:	2e 93       	st	-X, r18
 d00:	12 97       	sbiw	r26, 0x02	; 2
 d02:	83 e0       	ldi	r24, 0x03	; 3
 d04:	8c 93       	st	X, r24
 d06:	87 e0       	ldi	r24, 0x07	; 7
 d08:	44 0f       	add	r20, r20
 d0a:	55 1f       	adc	r21, r21
 d0c:	66 1f       	adc	r22, r22
 d0e:	77 1f       	adc	r23, r23
 d10:	8a 95       	dec	r24
 d12:	d1 f7       	brne	.-12     	; 0xd08 <__unpack_f+0xd4>
 d14:	70 64       	ori	r23, 0x40	; 64
 d16:	14 96       	adiw	r26, 0x04	; 4
 d18:	4d 93       	st	X+, r20
 d1a:	5d 93       	st	X+, r21
 d1c:	6d 93       	st	X+, r22
 d1e:	7c 93       	st	X, r23
 d20:	17 97       	sbiw	r26, 0x07	; 7
 d22:	08 95       	ret

00000d24 <__fpcmp_parts_f>:
 d24:	1f 93       	push	r17
 d26:	dc 01       	movw	r26, r24
 d28:	fb 01       	movw	r30, r22
 d2a:	9c 91       	ld	r25, X
 d2c:	92 30       	cpi	r25, 0x02	; 2
 d2e:	08 f4       	brcc	.+2      	; 0xd32 <__fpcmp_parts_f+0xe>
 d30:	47 c0       	rjmp	.+142    	; 0xdc0 <__fpcmp_parts_f+0x9c>
 d32:	80 81       	ld	r24, Z
 d34:	82 30       	cpi	r24, 0x02	; 2
 d36:	08 f4       	brcc	.+2      	; 0xd3a <__fpcmp_parts_f+0x16>
 d38:	43 c0       	rjmp	.+134    	; 0xdc0 <__fpcmp_parts_f+0x9c>
 d3a:	94 30       	cpi	r25, 0x04	; 4
 d3c:	51 f4       	brne	.+20     	; 0xd52 <__fpcmp_parts_f+0x2e>
 d3e:	11 96       	adiw	r26, 0x01	; 1
 d40:	1c 91       	ld	r17, X
 d42:	84 30       	cpi	r24, 0x04	; 4
 d44:	99 f5       	brne	.+102    	; 0xdac <__fpcmp_parts_f+0x88>
 d46:	81 81       	ldd	r24, Z+1	; 0x01
 d48:	68 2f       	mov	r22, r24
 d4a:	70 e0       	ldi	r23, 0x00	; 0
 d4c:	61 1b       	sub	r22, r17
 d4e:	71 09       	sbc	r23, r1
 d50:	3f c0       	rjmp	.+126    	; 0xdd0 <__fpcmp_parts_f+0xac>
 d52:	84 30       	cpi	r24, 0x04	; 4
 d54:	21 f0       	breq	.+8      	; 0xd5e <__fpcmp_parts_f+0x3a>
 d56:	92 30       	cpi	r25, 0x02	; 2
 d58:	31 f4       	brne	.+12     	; 0xd66 <__fpcmp_parts_f+0x42>
 d5a:	82 30       	cpi	r24, 0x02	; 2
 d5c:	b9 f1       	breq	.+110    	; 0xdcc <__fpcmp_parts_f+0xa8>
 d5e:	81 81       	ldd	r24, Z+1	; 0x01
 d60:	88 23       	and	r24, r24
 d62:	89 f1       	breq	.+98     	; 0xdc6 <__fpcmp_parts_f+0xa2>
 d64:	2d c0       	rjmp	.+90     	; 0xdc0 <__fpcmp_parts_f+0x9c>
 d66:	11 96       	adiw	r26, 0x01	; 1
 d68:	1c 91       	ld	r17, X
 d6a:	11 97       	sbiw	r26, 0x01	; 1
 d6c:	82 30       	cpi	r24, 0x02	; 2
 d6e:	f1 f0       	breq	.+60     	; 0xdac <__fpcmp_parts_f+0x88>
 d70:	81 81       	ldd	r24, Z+1	; 0x01
 d72:	18 17       	cp	r17, r24
 d74:	d9 f4       	brne	.+54     	; 0xdac <__fpcmp_parts_f+0x88>
 d76:	12 96       	adiw	r26, 0x02	; 2
 d78:	2d 91       	ld	r18, X+
 d7a:	3c 91       	ld	r19, X
 d7c:	13 97       	sbiw	r26, 0x03	; 3
 d7e:	82 81       	ldd	r24, Z+2	; 0x02
 d80:	93 81       	ldd	r25, Z+3	; 0x03
 d82:	82 17       	cp	r24, r18
 d84:	93 07       	cpc	r25, r19
 d86:	94 f0       	brlt	.+36     	; 0xdac <__fpcmp_parts_f+0x88>
 d88:	28 17       	cp	r18, r24
 d8a:	39 07       	cpc	r19, r25
 d8c:	bc f0       	brlt	.+46     	; 0xdbc <__fpcmp_parts_f+0x98>
 d8e:	14 96       	adiw	r26, 0x04	; 4
 d90:	8d 91       	ld	r24, X+
 d92:	9d 91       	ld	r25, X+
 d94:	0d 90       	ld	r0, X+
 d96:	bc 91       	ld	r27, X
 d98:	a0 2d       	mov	r26, r0
 d9a:	24 81       	ldd	r18, Z+4	; 0x04
 d9c:	35 81       	ldd	r19, Z+5	; 0x05
 d9e:	46 81       	ldd	r20, Z+6	; 0x06
 da0:	57 81       	ldd	r21, Z+7	; 0x07
 da2:	28 17       	cp	r18, r24
 da4:	39 07       	cpc	r19, r25
 da6:	4a 07       	cpc	r20, r26
 da8:	5b 07       	cpc	r21, r27
 daa:	18 f4       	brcc	.+6      	; 0xdb2 <__fpcmp_parts_f+0x8e>
 dac:	11 23       	and	r17, r17
 dae:	41 f0       	breq	.+16     	; 0xdc0 <__fpcmp_parts_f+0x9c>
 db0:	0a c0       	rjmp	.+20     	; 0xdc6 <__fpcmp_parts_f+0xa2>
 db2:	82 17       	cp	r24, r18
 db4:	93 07       	cpc	r25, r19
 db6:	a4 07       	cpc	r26, r20
 db8:	b5 07       	cpc	r27, r21
 dba:	40 f4       	brcc	.+16     	; 0xdcc <__fpcmp_parts_f+0xa8>
 dbc:	11 23       	and	r17, r17
 dbe:	19 f0       	breq	.+6      	; 0xdc6 <__fpcmp_parts_f+0xa2>
 dc0:	61 e0       	ldi	r22, 0x01	; 1
 dc2:	70 e0       	ldi	r23, 0x00	; 0
 dc4:	05 c0       	rjmp	.+10     	; 0xdd0 <__fpcmp_parts_f+0xac>
 dc6:	6f ef       	ldi	r22, 0xFF	; 255
 dc8:	7f ef       	ldi	r23, 0xFF	; 255
 dca:	02 c0       	rjmp	.+4      	; 0xdd0 <__fpcmp_parts_f+0xac>
 dcc:	60 e0       	ldi	r22, 0x00	; 0
 dce:	70 e0       	ldi	r23, 0x00	; 0
 dd0:	cb 01       	movw	r24, r22
 dd2:	1f 91       	pop	r17
 dd4:	08 95       	ret

00000dd6 <__prologue_saves__>:
 dd6:	2f 92       	push	r2
 dd8:	3f 92       	push	r3
 dda:	4f 92       	push	r4
 ddc:	5f 92       	push	r5
 dde:	6f 92       	push	r6
 de0:	7f 92       	push	r7
 de2:	8f 92       	push	r8
 de4:	9f 92       	push	r9
 de6:	af 92       	push	r10
 de8:	bf 92       	push	r11
 dea:	cf 92       	push	r12
 dec:	df 92       	push	r13
 dee:	ef 92       	push	r14
 df0:	ff 92       	push	r15
 df2:	0f 93       	push	r16
 df4:	1f 93       	push	r17
 df6:	cf 93       	push	r28
 df8:	df 93       	push	r29
 dfa:	cd b7       	in	r28, 0x3d	; 61
 dfc:	de b7       	in	r29, 0x3e	; 62
 dfe:	ca 1b       	sub	r28, r26
 e00:	db 0b       	sbc	r29, r27
 e02:	0f b6       	in	r0, 0x3f	; 63
 e04:	f8 94       	cli
 e06:	de bf       	out	0x3e, r29	; 62
 e08:	0f be       	out	0x3f, r0	; 63
 e0a:	cd bf       	out	0x3d, r28	; 61
 e0c:	09 94       	ijmp

00000e0e <__epilogue_restores__>:
 e0e:	2a 88       	ldd	r2, Y+18	; 0x12
 e10:	39 88       	ldd	r3, Y+17	; 0x11
 e12:	48 88       	ldd	r4, Y+16	; 0x10
 e14:	5f 84       	ldd	r5, Y+15	; 0x0f
 e16:	6e 84       	ldd	r6, Y+14	; 0x0e
 e18:	7d 84       	ldd	r7, Y+13	; 0x0d
 e1a:	8c 84       	ldd	r8, Y+12	; 0x0c
 e1c:	9b 84       	ldd	r9, Y+11	; 0x0b
 e1e:	aa 84       	ldd	r10, Y+10	; 0x0a
 e20:	b9 84       	ldd	r11, Y+9	; 0x09
 e22:	c8 84       	ldd	r12, Y+8	; 0x08
 e24:	df 80       	ldd	r13, Y+7	; 0x07
 e26:	ee 80       	ldd	r14, Y+6	; 0x06
 e28:	fd 80       	ldd	r15, Y+5	; 0x05
 e2a:	0c 81       	ldd	r16, Y+4	; 0x04
 e2c:	1b 81       	ldd	r17, Y+3	; 0x03
 e2e:	aa 81       	ldd	r26, Y+2	; 0x02
 e30:	b9 81       	ldd	r27, Y+1	; 0x01
 e32:	ce 0f       	add	r28, r30
 e34:	d1 1d       	adc	r29, r1
 e36:	0f b6       	in	r0, 0x3f	; 63
 e38:	f8 94       	cli
 e3a:	de bf       	out	0x3e, r29	; 62
 e3c:	0f be       	out	0x3f, r0	; 63
 e3e:	cd bf       	out	0x3d, r28	; 61
 e40:	ed 01       	movw	r28, r26
 e42:	08 95       	ret

00000e44 <_exit>:
 e44:	f8 94       	cli

00000e46 <__stop_program>:
 e46:	ff cf       	rjmp	.-2      	; 0xe46 <__stop_program>
