// Seed: 3069879774
module module_0 (
    output tri1 id_0,
    output uwire id_1,
    output tri id_2,
    input supply1 id_3,
    output uwire id_4,
    output wor id_5,
    output supply1 id_6,
    input tri id_7,
    input wor id_8,
    input supply1 id_9,
    output supply0 id_10,
    input uwire id_11,
    output tri id_12,
    input supply0 id_13,
    input supply1 id_14,
    input tri0 id_15
);
  wire id_17, id_18;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd33,
    parameter id_11 = 32'd33,
    parameter id_15 = 32'd48,
    parameter id_21 = 32'd90,
    parameter id_4  = 32'd54
) (
    input tri1 _id_0[id_0 : 1 'h0],
    output uwire id_1,
    input wor id_2,
    output logic id_3,
    input supply1 _id_4,
    input tri1 id_5,
    output tri1 id_6
);
  wire id_8;
  assign id_3 = !id_5;
  assign id_1 = -1;
  logic [7:0] id_9, id_10, _id_11, id_12;
  localparam id_13 = 1;
  wire [id_11 : (  1 'd0 -  id_4  ||  -1 'b0 )] id_14;
  initial
    @*
      @(posedge id_9 or "")
        if (1)
          fork
            id_3 <= #1  ~1;
          join_any
  assign id_9 = id_0;
  assign id_1 = 1 * -1;
  wire _id_15, id_16;
  wire id_17;
  bit id_18, id_19;
  assign id_10[id_15] = -1;
  wire [~  id_11 : 1 'h0] id_20, _id_21, id_22;
  initial id_18 <= "";
  wire [-1  &  ~  -1 : id_21] id_23, id_24;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_2,
      id_1,
      id_6,
      id_6,
      id_2,
      id_2,
      id_2,
      id_6,
      id_2,
      id_6,
      id_5,
      id_5,
      id_2
  );
  logic id_25 = id_2;
endmodule
