Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/yapie/github/cpu/alu_test_isim_beh.exe -prj /home/yapie/github/cpu/alu_test_beh.prj work.alu_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/yapie/github/cpu/alu.v" into library work
WARNING:HDLCompiler:751 - "/home/yapie/github/cpu/alu.v" Line 7: Redeclaration of ansi port result is not allowed
WARNING:HDLCompiler:327 - "/home/yapie/github/cpu/alu.v" Line 16: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/home/yapie/github/cpu/alu_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "/home/yapie/github/cpu/alu.v" Line 16: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Fuse Memory Usage: 94696 KB
Fuse CPU Usage: 1830 ms
Compiling module alu
Compiling module alu_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/yapie/github/cpu/alu_test_isim_beh.exe
Fuse Memory Usage: 654880 KB
Fuse CPU Usage: 1850 ms
GCC CPU Usage: 610 ms
