// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module clefia_ClefiaEncrypt_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Clefia_enc_address0,
        Clefia_enc_ce0,
        Clefia_enc_we0,
        Clefia_enc_d0,
        pt_address0,
        pt_ce0,
        pt_q0,
        rk_address0,
        rk_ce0,
        rk_q0,
        rk_address1,
        rk_ce1,
        rk_q1,
        r
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_state2 = 34'd2;
parameter    ap_ST_fsm_state3 = 34'd4;
parameter    ap_ST_fsm_state4 = 34'd8;
parameter    ap_ST_fsm_state5 = 34'd16;
parameter    ap_ST_fsm_state6 = 34'd32;
parameter    ap_ST_fsm_state7 = 34'd64;
parameter    ap_ST_fsm_state8 = 34'd128;
parameter    ap_ST_fsm_state9 = 34'd256;
parameter    ap_ST_fsm_state10 = 34'd512;
parameter    ap_ST_fsm_state11 = 34'd1024;
parameter    ap_ST_fsm_state12 = 34'd2048;
parameter    ap_ST_fsm_state13 = 34'd4096;
parameter    ap_ST_fsm_state14 = 34'd8192;
parameter    ap_ST_fsm_state15 = 34'd16384;
parameter    ap_ST_fsm_state16 = 34'd32768;
parameter    ap_ST_fsm_state17 = 34'd65536;
parameter    ap_ST_fsm_state18 = 34'd131072;
parameter    ap_ST_fsm_state19 = 34'd262144;
parameter    ap_ST_fsm_state20 = 34'd524288;
parameter    ap_ST_fsm_state21 = 34'd1048576;
parameter    ap_ST_fsm_state22 = 34'd2097152;
parameter    ap_ST_fsm_state23 = 34'd4194304;
parameter    ap_ST_fsm_state24 = 34'd8388608;
parameter    ap_ST_fsm_state25 = 34'd16777216;
parameter    ap_ST_fsm_state26 = 34'd33554432;
parameter    ap_ST_fsm_state27 = 34'd67108864;
parameter    ap_ST_fsm_state28 = 34'd134217728;
parameter    ap_ST_fsm_state29 = 34'd268435456;
parameter    ap_ST_fsm_state30 = 34'd536870912;
parameter    ap_ST_fsm_state31 = 34'd1073741824;
parameter    ap_ST_fsm_state32 = 34'd2147483648;
parameter    ap_ST_fsm_state33 = 34'd4294967296;
parameter    ap_ST_fsm_state34 = 34'd8589934592;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] Clefia_enc_address0;
output   Clefia_enc_ce0;
output   Clefia_enc_we0;
output  [7:0] Clefia_enc_d0;
output  [3:0] pt_address0;
output   pt_ce0;
input  [7:0] pt_q0;
output  [7:0] rk_address0;
output   rk_ce0;
input  [7:0] rk_q0;
output  [7:0] rk_address1;
output   rk_ce1;
input  [7:0] rk_q1;
input  [4:0] r;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] Clefia_enc_address0;
reg Clefia_enc_ce0;
reg Clefia_enc_we0;
reg[7:0] Clefia_enc_d0;
reg[3:0] pt_address0;
reg pt_ce0;
reg[7:0] rk_address0;
reg rk_ce0;
reg[7:0] rk_address1;
reg rk_ce1;

(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] reg_831;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state13;
reg   [7:0] reg_836;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state14;
reg   [7:0] rin_reg_1179;
wire    ap_CS_fsm_state2;
reg   [7:0] rin_16_reg_1189;
wire    ap_CS_fsm_state3;
reg   [7:0] rin_17_reg_1199;
wire    ap_CS_fsm_state4;
reg   [7:0] rin_18_reg_1209;
wire    ap_CS_fsm_state5;
reg   [7:0] pt_load_2_reg_1229;
wire    ap_CS_fsm_state8;
reg   [7:0] pt_load_3_reg_1239;
wire    ap_CS_fsm_state9;
reg   [7:0] rin_19_reg_1249;
wire    ap_CS_fsm_state10;
reg   [7:0] rin_20_reg_1259;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg   [7:0] rin_21_reg_1274;
wire   [7:0] rin_23_fu_840_p2;
reg   [7:0] rin_23_reg_1294;
wire   [7:0] rin_24_fu_846_p2;
reg   [7:0] rin_24_reg_1304;
wire   [7:0] rin_25_fu_852_p2;
reg   [7:0] rin_25_reg_1319;
wire   [7:0] rin_26_fu_857_p2;
reg   [7:0] rin_26_reg_1324;
wire    ap_CS_fsm_state15;
wire   [7:0] rin_27_fu_862_p2;
reg   [7:0] rin_27_reg_1344;
wire   [7:0] rin_28_fu_868_p2;
reg   [7:0] rin_28_reg_1354;
wire    ap_CS_fsm_state16;
wire   [7:0] rin_29_fu_874_p2;
reg   [7:0] rin_29_reg_1369;
reg   [7:0] rk_load_31_reg_1374;
wire    ap_CS_fsm_state17;
wire   [7:0] rin_30_fu_880_p2;
reg   [7:0] rin_30_reg_1385;
wire   [0:0] icmp_ln193_fu_886_p2;
reg   [0:0] icmp_ln193_reg_1390;
wire   [7:0] shl_ln_fu_941_p3;
reg   [7:0] shl_ln_reg_1439;
wire    ap_CS_fsm_state19;
wire   [7:0] xor_ln124_fu_970_p2;
reg   [7:0] xor_ln124_reg_1459;
wire    ap_CS_fsm_state20;
wire   [7:0] xor_ln124_45_fu_986_p2;
reg   [7:0] xor_ln124_45_reg_1469;
wire   [7:0] xor_ln124_46_fu_1002_p2;
reg   [7:0] xor_ln124_46_reg_1479;
wire    ap_CS_fsm_state21;
wire   [7:0] xor_ln124_47_fu_1008_p2;
reg   [7:0] xor_ln124_47_reg_1484;
wire   [7:0] xor_ln124_48_fu_1034_p2;
reg   [7:0] xor_ln124_48_reg_1499;
wire    ap_CS_fsm_state22;
wire   [7:0] xor_ln124_49_fu_1050_p2;
reg   [7:0] xor_ln124_49_reg_1509;
wire   [7:0] xor_ln124_50_fu_1066_p2;
reg   [7:0] xor_ln124_50_reg_1519;
wire    ap_CS_fsm_state23;
wire   [7:0] xor_ln124_51_fu_1072_p2;
reg   [7:0] xor_ln124_51_reg_1524;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_start;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_done;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_idle;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_ready;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_rk_address0;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_rk_ce0;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_rk_address1;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_rk_ce1;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_12_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_12_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_13_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_13_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_14_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_14_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_15_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_15_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_0_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_0_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_1_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_1_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_2_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_2_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_3_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_3_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_4_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_4_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_5_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_5_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_6_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_6_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_7_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_7_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_8_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_8_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_9_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_9_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_10_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_10_out_ap_vld;
wire   [7:0] grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_11_out;
wire    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_11_out_ap_vld;
reg   [7:0] ap_phi_mux_fout_0_1_phi_fu_607_p4;
reg   [7:0] fout_0_1_reg_603;
reg   [7:0] fout_5_1_reg_615;
reg   [7:0] fout_4_1_reg_626;
reg   [7:0] fout_1_1_reg_637;
reg   [7:0] fout_7_1_reg_649;
reg   [7:0] fout_6_1_reg_660;
reg   [7:0] fout_2_1_reg_671;
reg   [7:0] fout_13_1_reg_683;
reg   [7:0] fout_12_1_reg_694;
reg   [7:0] fout_3_1_reg_705;
reg   [7:0] fout_15_1_reg_717;
reg   [7:0] fout_14_1_reg_728;
reg   [7:0] fout_8_1_reg_739;
reg   [7:0] fout_9_1_reg_751;
reg   [7:0] fout_10_1_reg_763;
reg   [7:0] fout_11_1_reg_775;
reg    grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_start_reg;
wire    ap_CS_fsm_state18;
reg   [7:0] fin_4_loc_fu_118;
reg   [7:0] fin_5_loc_fu_114;
reg   [7:0] fin_6_loc_fu_110;
reg   [7:0] fin_7_loc_fu_106;
reg   [7:0] fin_8_loc_fu_102;
reg   [7:0] fin_9_loc_fu_98;
reg   [7:0] fin_10_loc_fu_94;
reg   [7:0] fin_11_loc_fu_90;
wire   [63:0] zext_ln422_fu_954_p1;
wire   [63:0] zext_ln124_fu_965_p1;
wire   [63:0] zext_ln124_82_fu_981_p1;
wire   [63:0] zext_ln124_83_fu_997_p1;
wire   [63:0] zext_ln423_fu_1019_p1;
wire   [63:0] zext_ln124_84_fu_1029_p1;
wire   [63:0] zext_ln124_85_fu_1045_p1;
wire   [63:0] zext_ln124_86_fu_1061_p1;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire   [7:0] add_ln422_fu_948_p2;
wire   [7:0] add_ln124_fu_959_p2;
wire   [7:0] add_ln124_79_fu_976_p2;
wire   [7:0] add_ln124_80_fu_992_p2;
wire   [7:0] add_ln423_fu_1014_p2;
wire   [7:0] add_ln124_81_fu_1024_p2;
wire   [7:0] add_ln124_82_fu_1040_p2;
wire   [7:0] add_ln124_83_fu_1056_p2;
reg   [33:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'd1;
#0 grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_start_reg = 1'b0;
end

clefia_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3 grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_start),
    .ap_done(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_done),
    .ap_idle(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_idle),
    .ap_ready(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_ready),
    .rin_30(rin_30_reg_1385),
    .rin_29(rin_29_reg_1369),
    .rin_28(rin_28_reg_1354),
    .rin_27(rin_27_reg_1344),
    .rin_22(reg_831),
    .rin_21(rin_21_reg_1274),
    .rin_20(rin_20_reg_1259),
    .rin_19(rin_19_reg_1249),
    .rin_26(rin_26_reg_1324),
    .rin_25(rin_25_reg_1319),
    .rin_24(rin_24_reg_1304),
    .rin_23(rin_23_reg_1294),
    .rin_18(rin_18_reg_1209),
    .rin_17(rin_17_reg_1199),
    .rin_16(rin_16_reg_1189),
    .rin(rin_reg_1179),
    .r_cast2(r),
    .rk_address0(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_rk_address0),
    .rk_ce0(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_rk_ce0),
    .rk_q0(rk_q0),
    .rk_address1(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_rk_address1),
    .rk_ce1(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_rk_ce1),
    .rk_q1(rk_q1),
    .fin_12_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_12_out),
    .fin_12_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_12_out_ap_vld),
    .fin_13_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_13_out),
    .fin_13_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_13_out_ap_vld),
    .fin_14_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_14_out),
    .fin_14_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_14_out_ap_vld),
    .fin_15_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_15_out),
    .fin_15_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_15_out_ap_vld),
    .fin_0_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_0_out),
    .fin_0_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_0_out_ap_vld),
    .fin_1_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_1_out),
    .fin_1_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_1_out_ap_vld),
    .fin_2_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_2_out),
    .fin_2_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_2_out_ap_vld),
    .fin_3_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_3_out),
    .fin_3_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_3_out_ap_vld),
    .fin_4_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_4_out),
    .fin_4_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_4_out_ap_vld),
    .fin_5_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_5_out),
    .fin_5_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_5_out_ap_vld),
    .fin_6_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_6_out),
    .fin_6_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_6_out_ap_vld),
    .fin_7_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_7_out),
    .fin_7_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_7_out_ap_vld),
    .fin_8_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_8_out),
    .fin_8_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_8_out_ap_vld),
    .fin_9_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_9_out),
    .fin_9_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_9_out_ap_vld),
    .fin_10_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_10_out),
    .fin_10_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_10_out_ap_vld),
    .fin_11_out(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_11_out),
    .fin_11_out_ap_vld(grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_11_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln193_fu_886_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
            grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_start_reg <= 1'b1;
        end else if ((grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_ready == 1'b1)) begin
            grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_10_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        fin_10_loc_fu_94 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_10_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_11_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        fin_11_loc_fu_90 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_11_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        fin_4_loc_fu_118 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        fin_5_loc_fu_114 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_6_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        fin_6_loc_fu_110 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_7_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        fin_7_loc_fu_106 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_7_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_8_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        fin_8_loc_fu_102 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_8_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_9_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        fin_9_loc_fu_98 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_9_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln193_reg_1390 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        fout_0_1_reg_603 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_12_out;
        fout_10_1_reg_763 <= fin_6_loc_fu_110;
        fout_11_1_reg_775 <= fin_7_loc_fu_106;
        fout_12_1_reg_694 <= fin_8_loc_fu_102;
        fout_13_1_reg_683 <= fin_9_loc_fu_98;
        fout_14_1_reg_728 <= fin_10_loc_fu_94;
        fout_15_1_reg_717 <= fin_11_loc_fu_90;
        fout_1_1_reg_637 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_13_out;
        fout_2_1_reg_671 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_14_out;
        fout_3_1_reg_705 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_15_out;
        fout_4_1_reg_626 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_0_out;
        fout_5_1_reg_615 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_1_out;
        fout_6_1_reg_660 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_2_out;
        fout_7_1_reg_649 <= grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_3_out;
        fout_8_1_reg_739 <= fin_4_loc_fu_118;
        fout_9_1_reg_751 <= fin_5_loc_fu_114;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln193_reg_1390 <= icmp_ln193_fu_886_p2;
        rin_30_reg_1385 <= rin_30_fu_880_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        pt_load_2_reg_1229 <= pt_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        pt_load_3_reg_1239 <= pt_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_831 <= pt_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_836 <= pt_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rin_16_reg_1189 <= pt_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rin_17_reg_1199 <= pt_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        rin_18_reg_1209 <= pt_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        rin_19_reg_1249 <= pt_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        rin_20_reg_1259 <= pt_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        rin_21_reg_1274 <= pt_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        rin_23_reg_1294 <= rin_23_fu_840_p2;
        rin_24_reg_1304 <= rin_24_fu_846_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        rin_25_reg_1319 <= rin_25_fu_852_p2;
        rin_26_reg_1324 <= rin_26_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        rin_27_reg_1344 <= rin_27_fu_862_p2;
        rin_28_reg_1354 <= rin_28_fu_868_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        rin_29_reg_1369 <= rin_29_fu_874_p2;
        rk_load_31_reg_1374 <= rk_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        rin_reg_1179 <= pt_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        shl_ln_reg_1439[7 : 3] <= shl_ln_fu_941_p3[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        xor_ln124_45_reg_1469 <= xor_ln124_45_fu_986_p2;
        xor_ln124_reg_1459 <= xor_ln124_fu_970_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        xor_ln124_46_reg_1479 <= xor_ln124_46_fu_1002_p2;
        xor_ln124_47_reg_1484 <= xor_ln124_47_fu_1008_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        xor_ln124_48_reg_1499 <= xor_ln124_48_fu_1034_p2;
        xor_ln124_49_reg_1509 <= xor_ln124_49_fu_1050_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        xor_ln124_50_reg_1519 <= xor_ln124_50_fu_1066_p2;
        xor_ln124_51_reg_1524 <= xor_ln124_51_fu_1072_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        Clefia_enc_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        Clefia_enc_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        Clefia_enc_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        Clefia_enc_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Clefia_enc_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        Clefia_enc_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        Clefia_enc_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        Clefia_enc_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        Clefia_enc_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        Clefia_enc_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        Clefia_enc_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        Clefia_enc_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        Clefia_enc_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        Clefia_enc_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        Clefia_enc_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        Clefia_enc_address0 = 64'd0;
    end else begin
        Clefia_enc_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        Clefia_enc_ce0 = 1'b1;
    end else begin
        Clefia_enc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        Clefia_enc_d0 = xor_ln124_51_reg_1524;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        Clefia_enc_d0 = xor_ln124_50_reg_1519;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        Clefia_enc_d0 = xor_ln124_49_reg_1509;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        Clefia_enc_d0 = xor_ln124_48_reg_1499;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Clefia_enc_d0 = xor_ln124_47_reg_1484;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        Clefia_enc_d0 = xor_ln124_46_reg_1479;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        Clefia_enc_d0 = xor_ln124_45_reg_1469;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        Clefia_enc_d0 = xor_ln124_reg_1459;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        Clefia_enc_d0 = fout_11_1_reg_775;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        Clefia_enc_d0 = fout_10_1_reg_763;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        Clefia_enc_d0 = fout_9_1_reg_751;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        Clefia_enc_d0 = fout_8_1_reg_739;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        Clefia_enc_d0 = fout_3_1_reg_705;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        Clefia_enc_d0 = fout_2_1_reg_671;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        Clefia_enc_d0 = fout_1_1_reg_637;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        Clefia_enc_d0 = ap_phi_mux_fout_0_1_phi_fu_607_p4;
    end else begin
        Clefia_enc_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        Clefia_enc_we0 = 1'b1;
    end else begin
        Clefia_enc_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln193_reg_1390 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        ap_phi_mux_fout_0_1_phi_fu_607_p4 = grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_fin_12_out;
    end else begin
        ap_phi_mux_fout_0_1_phi_fu_607_p4 = fout_0_1_reg_603;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        pt_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        pt_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pt_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        pt_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        pt_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        pt_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        pt_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        pt_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        pt_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        pt_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        pt_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        pt_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pt_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        pt_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pt_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        pt_address0 = 64'd0;
    end else begin
        pt_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        pt_ce0 = 1'b1;
    end else begin
        pt_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        rk_address0 = zext_ln124_86_fu_1061_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        rk_address0 = zext_ln124_84_fu_1029_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        rk_address0 = zext_ln124_83_fu_997_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        rk_address0 = zext_ln124_fu_965_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        rk_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rk_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        rk_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        rk_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        rk_address0 = grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_rk_address0;
    end else begin
        rk_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        rk_address1 = zext_ln124_85_fu_1045_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        rk_address1 = zext_ln423_fu_1019_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        rk_address1 = zext_ln124_82_fu_981_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        rk_address1 = zext_ln422_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        rk_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rk_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        rk_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        rk_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        rk_address1 = grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_rk_address1;
    end else begin
        rk_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12))) begin
        rk_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        rk_ce0 = grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_rk_ce0;
    end else begin
        rk_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12))) begin
        rk_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        rk_ce1 = grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_rk_ce1;
    end else begin
        rk_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln193_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln124_79_fu_976_p2 = (shl_ln_reg_1439 + 8'd10);

assign add_ln124_80_fu_992_p2 = (shl_ln_reg_1439 + 8'd11);

assign add_ln124_81_fu_1024_p2 = (shl_ln_reg_1439 + 8'd13);

assign add_ln124_82_fu_1040_p2 = (shl_ln_reg_1439 + 8'd14);

assign add_ln124_83_fu_1056_p2 = (shl_ln_reg_1439 + 8'd15);

assign add_ln124_fu_959_p2 = (shl_ln_fu_941_p3 + 8'd9);

assign add_ln422_fu_948_p2 = (shl_ln_fu_941_p3 + 8'd8);

assign add_ln423_fu_1014_p2 = (shl_ln_reg_1439 + 8'd12);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_start = grp_ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3_fu_787_ap_start_reg;

assign icmp_ln193_fu_886_p2 = ((r == 5'd0) ? 1'b1 : 1'b0);

assign rin_23_fu_840_p2 = (rk_q1 ^ reg_831);

assign rin_24_fu_846_p2 = (rk_q0 ^ reg_836);

assign rin_25_fu_852_p2 = (rk_q1 ^ pt_load_2_reg_1229);

assign rin_26_fu_857_p2 = (rk_q0 ^ pt_load_3_reg_1239);

assign rin_27_fu_862_p2 = (rk_q1 ^ reg_836);

assign rin_28_fu_868_p2 = (rk_q0 ^ pt_q0);

assign rin_29_fu_874_p2 = (rk_q1 ^ pt_q0);

assign rin_30_fu_880_p2 = (rk_load_31_reg_1374 ^ pt_q0);

assign shl_ln_fu_941_p3 = {{r}, {3'd0}};

assign xor_ln124_45_fu_986_p2 = (rk_q0 ^ fout_5_1_reg_615);

assign xor_ln124_46_fu_1002_p2 = (rk_q1 ^ fout_6_1_reg_660);

assign xor_ln124_47_fu_1008_p2 = (rk_q0 ^ fout_7_1_reg_649);

assign xor_ln124_48_fu_1034_p2 = (rk_q1 ^ fout_12_1_reg_694);

assign xor_ln124_49_fu_1050_p2 = (rk_q0 ^ fout_13_1_reg_683);

assign xor_ln124_50_fu_1066_p2 = (rk_q1 ^ fout_14_1_reg_728);

assign xor_ln124_51_fu_1072_p2 = (rk_q0 ^ fout_15_1_reg_717);

assign xor_ln124_fu_970_p2 = (rk_q1 ^ fout_4_1_reg_626);

assign zext_ln124_82_fu_981_p1 = add_ln124_79_fu_976_p2;

assign zext_ln124_83_fu_997_p1 = add_ln124_80_fu_992_p2;

assign zext_ln124_84_fu_1029_p1 = add_ln124_81_fu_1024_p2;

assign zext_ln124_85_fu_1045_p1 = add_ln124_82_fu_1040_p2;

assign zext_ln124_86_fu_1061_p1 = add_ln124_83_fu_1056_p2;

assign zext_ln124_fu_965_p1 = add_ln124_fu_959_p2;

assign zext_ln422_fu_954_p1 = add_ln422_fu_948_p2;

assign zext_ln423_fu_1019_p1 = add_ln423_fu_1014_p2;

always @ (posedge ap_clk) begin
    shl_ln_reg_1439[2:0] <= 3'b000;
end

endmodule //clefia_ClefiaEncrypt_1
