Model VHDLTGGCodeAdapter

This model description is not a real EMF artifact. It was generated by the
org.eclipse.emf.examples.generator.validator plug-in to illustrate how EMF's
code generator can be extended.
This can be disabled with -vmargs -Dorg.eclipse.emf.examples.generator.validator=false.

Package VHDLTGGCodeAdapter <platform:/resource/VHDLTGGCodeAdapter/model/VHDLTGGCodeAdapter.ecore>

  Class NodeToInputPort
    Reference source : Node
    Reference target : InputPort

  Class NodeToBlock
    Reference source : Node
    Reference target : Block

  Class NodeToCompositeBlock
    Reference source : Node
    Reference target : CompositeBlock

  Class FileToVHDLSpecification
    Reference source : File
    Reference target : VHDLSpecification

  Class NodeToOutputPort
    Reference source : Node
    Reference target : OutputPort

  Class Entity2CompositeBlock__Marker -> TGGRuleApplication
    Reference CREATE__SRC__entity : Node<<1..1>>
    Reference CREATE__SRC__entityName : Node<<1..1>>
    Reference CONTEXT__SRC__file : File<<1..1>>
    Reference CREATE__SRC__gate : Node<<1..1>>
    Reference CREATE__SRC__gateName : Node<<1..1>>
    Reference CONTEXT__SRC__vhdl : Node<<1..1>>
    Reference CREATE__TRG__composite : CompositeBlock<<1..1>>
    Reference CONTEXT__TRG__spec : VHDLSpecification<<1..1>>
    Reference CREATE__CORR__entity2composite : NodeToCompositeBlock<<1..1>>
    Reference CONTEXT__CORR__file2spec : FileToVHDLSpecification<<1..1>>
    Reference CREATE__CORR__gate2composite : NodeToCompositeBlock<<1..1>>

  Class File2VHDLSpec__Marker -> TGGRuleApplication
    Reference CREATE__SRC__file : File<<1..1>>
    Reference CREATE__SRC__vhdl : Node<<1..1>>
    Reference CREATE__TRG__spec : VHDLSpecification<<1..1>>
    Reference CREATE__CORR__file2spec : FileToVHDLSpecification<<1..1>>

  Class HandleInPort__Marker -> TGGRuleApplication
    Reference CONTEXT__SRC__entity : Node<<1..1>>
    Reference CREATE__SRC__portName : Node<<1..1>>
    Reference CREATE__SRC__portNode : Node<<1..1>>
    Reference CREATE__SRC__typeNode : Node<<1..1>>
    Reference CONTEXT__TRG__composite : CompositeBlock<<1..1>>
    Reference CREATE__TRG__port : InputPort<<1..1>>
    Reference CONTEXT__CORR__entity2composite : NodeToCompositeBlock<<1..1>>
    Reference CREATE__CORR__portNodeToPort : NodeToInputPort<<1..1>>

  Class HandleOutPort__Marker -> TGGRuleApplication
    Reference CONTEXT__SRC__entity : Node<<1..1>>
    Reference CREATE__SRC__portName : Node<<1..1>>
    Reference CREATE__SRC__portNode : Node<<1..1>>
    Reference CREATE__SRC__typeNode : Node<<1..1>>
    Reference CONTEXT__TRG__composite : CompositeBlock<<1..1>>
    Reference CREATE__TRG__port : OutputPort<<1..1>>
    Reference CONTEXT__CORR__entity2composite : NodeToCompositeBlock<<1..1>>
    Reference CREATE__CORR__node2outport : NodeToOutputPort<<1..1>>

  Class Mapping2AndGate__Marker -> TGGRuleApplication
    Reference CONTEXT__SRC__entityNode : Node<<1..1>>
    Reference CREATE__SRC__expressionNode : Node<<1..1>>
    Reference CONTEXT__SRC__gateNode : Node<<1..1>>
    Reference CONTEXT__SRC__inNode : Node<<1..1>>
    Reference CONTEXT__SRC__inNode2 : Node<<1..1>>
    Reference CONTEXT__SRC__inputPortNode1 : Node<<1..1>>
    Reference CONTEXT__SRC__inputPortNode2 : Node<<1..1>>
    Reference CREATE__SRC__left : Node<<1..1>>
    Reference CREATE__SRC__mapping : Node<<1..1>>
    Reference CONTEXT__SRC__outNode : Node<<1..1>>
    Reference CONTEXT__SRC__outputPortNode : Node<<1..1>>
    Reference CONTEXT__SRC__outputPortNodeName : Node<<1..1>>
    Reference CREATE__SRC__right : Node<<1..1>>
    Reference CONTEXT__SRC__vhdlNode : Node<<1..1>>
    Reference CONTEXT__TRG__compositeBlock : CompositeBlock<<1..1>>
    Reference CREATE__TRG__expression : AndGate<<1..1>>
    Reference CONTEXT__TRG__leftExtern : InputPort<<1..1>>
    Reference CREATE__TRG__leftPort : InputPort<<1..1>>
    Reference CREATE__TRG__out : OutputPort<<1..1>>
    Reference CONTEXT__TRG__outExternal : OutputPort<<1..1>>
    Reference CONTEXT__TRG__rightExtern : InputPort<<1..1>>
    Reference CREATE__TRG__rightPort : InputPort<<1..1>>
    Reference CREATE__CORR__andNode2Gate : NodeToBlock<<1..1>>
    Reference CONTEXT__CORR__gate2composite : NodeToCompositeBlock<<1..1>>
    Reference CONTEXT__CORR__node2InputPort1 : NodeToInputPort<<1..1>>
    Reference CONTEXT__CORR__node2OutputPort : NodeToOutputPort<<1..1>>
    Reference CONTEXT__CORR__node2composite : NodeToCompositeBlock<<1..1>>
    Reference CONTEXT__CORR__node2inputPort2 : NodeToInputPort<<1..1>>

  Class Mapping2NotGate__Marker -> TGGRuleApplication
    Reference CONTEXT__SRC__entityNode : Node<<1..1>>
    Reference CREATE__SRC__expressionNode : Node<<1..1>>
    Reference CONTEXT__SRC__gateNode : Node<<1..1>>
    Reference CONTEXT__SRC__inNode : Node<<1..1>>
    Reference CONTEXT__SRC__inputPortNode1 : Node<<1..1>>
    Reference CREATE__SRC__mapping : Node<<1..1>>
    Reference CONTEXT__SRC__outNode : Node<<1..1>>
    Reference CONTEXT__SRC__outputPortNode : Node<<1..1>>
    Reference CONTEXT__SRC__outputPortNodeName : Node<<1..1>>
    Reference CREATE__SRC__port : Node<<1..1>>
    Reference CONTEXT__SRC__vhdlNode : Node<<1..1>>
    Reference CONTEXT__TRG__compositeBlock : CompositeBlock<<1..1>>
    Reference CREATE__TRG__expression : NotGate<<1..1>>
    Reference CREATE__TRG__in : InputPort<<1..1>>
    Reference CONTEXT__TRG__leftExtern : InputPort<<1..1>>
    Reference CREATE__TRG__out : OutputPort<<1..1>>
    Reference CONTEXT__TRG__outExternal : OutputPort<<1..1>>
    Reference CONTEXT__CORR__compositeBlockToEntityNode : NodeToCompositeBlock<<1..1>>
    Reference CONTEXT__CORR__gate2composite : NodeToCompositeBlock<<1..1>>
    Reference CONTEXT__CORR__node2InputPort1 : NodeToInputPort<<1..1>>
    Reference CONTEXT__CORR__node2OutputPort : NodeToOutputPort<<1..1>>
    Reference CREATE__CORR__notNode2Gate : NodeToBlock<<1..1>>

  Class Mapping2OrGate__Marker -> TGGRuleApplication
    Reference CONTEXT__SRC__entityNode : Node<<1..1>>
    Reference CREATE__SRC__expressionNode : Node<<1..1>>
    Reference CONTEXT__SRC__gateNode : Node<<1..1>>
    Reference CONTEXT__SRC__inNode : Node<<1..1>>
    Reference CONTEXT__SRC__inNode2 : Node<<1..1>>
    Reference CONTEXT__SRC__inputPortNode1 : Node<<1..1>>
    Reference CONTEXT__SRC__inputPortNode2 : Node<<1..1>>
    Reference CREATE__SRC__left : Node<<1..1>>
    Reference CREATE__SRC__mapping : Node<<1..1>>
    Reference CONTEXT__SRC__outNode : Node<<1..1>>
    Reference CONTEXT__SRC__outputPortNode : Node<<1..1>>
    Reference CONTEXT__SRC__outputPortNodeName : Node<<1..1>>
    Reference CREATE__SRC__right : Node<<1..1>>
    Reference CONTEXT__SRC__vhdlNode : Node<<1..1>>
    Reference CONTEXT__TRG__compositeBlock : CompositeBlock<<1..1>>
    Reference CREATE__TRG__expression : OrGate<<1..1>>
    Reference CONTEXT__TRG__leftExtern : InputPort<<1..1>>
    Reference CREATE__TRG__leftPort : InputPort<<1..1>>
    Reference CREATE__TRG__out : OutputPort<<1..1>>
    Reference CONTEXT__TRG__outExternal : OutputPort<<1..1>>
    Reference CONTEXT__TRG__rightExtern : InputPort<<1..1>>
    Reference CREATE__TRG__rightPort : InputPort<<1..1>>
    Reference CONTEXT__CORR__gate2composite : NodeToCompositeBlock<<1..1>>
    Reference CONTEXT__CORR__node2InputPort1 : NodeToInputPort<<1..1>>
    Reference CONTEXT__CORR__node2OutputPort : NodeToOutputPort<<1..1>>
    Reference CONTEXT__CORR__node2composite : NodeToCompositeBlock<<1..1>>
    Reference CONTEXT__CORR__node2inputPort2 : NodeToInputPort<<1..1>>
    Reference CREATE__CORR__orNode2Gate : NodeToBlock<<1..1>>
