// Seed: 951276037
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  reg  id_5;
  wire id_6;
  always @(id_1 + id_2, id_3 + id_1) begin
    if (id_2) begin
      id_5 <= 1;
    end
  end
  wire id_7;
  wire id_8;
  id_9(
      .id_0(1),
      .id_1($display),
      .id_2(id_5),
      .id_3(1'b0),
      .id_4(id_3),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(1 + id_2 + 1)
  );
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    output wire id_2
    , id_4
);
  assign id_2 = 1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
