INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'NAND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:2]
WARNING: [VRFC 10-9157] macro 'AND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:3]
WARNING: [VRFC 10-9157] macro 'NOR' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:4]
INFO: [VRFC 10-311] analyzing module structuralFullAdder
INFO: [VRFC 10-311] analyzing module ALU_slice
INFO: [VRFC 10-311] analyzing module ALU_slice_MSB
INFO: [VRFC 10-311] analyzing module ALUcontrolLUT
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module lshift28
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-9157] macro 'SUB' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:19]
WARNING: [VRFC 10-9157] macro 'SLT' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:20]
WARNING: [VRFC 10-9157] macro 'ADD' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:21]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module mux8to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by1
INFO: [VRFC 10-311] analyzing module mux2to1by8
INFO: [VRFC 10-311] analyzing module mux2to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by32
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-311] analyzing module signExtendFloat
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module cpuTest
