// Seed: 2341330981
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input wire id_2,
    input wand id_3,
    output supply0 id_4
);
endmodule
module module_1 #(
    parameter id_18 = 32'd39,
    parameter id_23 = 32'd11
) (
    input wor id_0,
    input supply1 id_1,
    output tri id_2,
    input tri id_3,
    input wire id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply0 id_10,
    input uwire id_11,
    output logic id_12,
    output tri id_13,
    output logic id_14,
    input wand id_15,
    input wor id_16,
    input tri id_17,
    input wand _id_18
    , id_29,
    output wand id_19,
    input uwire id_20,
    output tri id_21,
    input uwire id_22,
    output supply1 _id_23,
    output logic id_24,
    input tri id_25,
    input wire id_26,
    input uwire id_27
);
  module_0 modCall_1 (
      id_0,
      id_19,
      id_27,
      id_11,
      id_2
  );
  always begin : LABEL_0
    if (1) begin : LABEL_1
      logic [id_23 : id_18  +  1] id_30;
    end else id_24 = 1;
    if (1) begin : LABEL_2
      id_14 = 1;
    end
    $unsigned(16);
    ;
    if (-1'd0) id_12 <= id_18;
    id_14 <= 1;
    SystemTFIdentifier(id_15);
    id_29 <= 1;
  end
  wire id_31;
endmodule
