// Seed: 1133419928
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_7 :
  assert property (@(posedge id_7) 1'h0)
  else $display(id_7, id_3, 1);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input tri0 id_2,
    input wand id_3,
    input uwire id_4,
    input supply1 id_5
);
  assign id_1 = 1'b0;
  wire id_7;
  assign id_1 = id_0;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
  initial id_1 <= 1;
endmodule
