
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//od_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014d8 <.init>:
  4014d8:	stp	x29, x30, [sp, #-16]!
  4014dc:	mov	x29, sp
  4014e0:	bl	401900 <ferror@plt+0x60>
  4014e4:	ldp	x29, x30, [sp], #16
  4014e8:	ret

Disassembly of section .plt:

00000000004014f0 <mbrtowc@plt-0x20>:
  4014f0:	stp	x16, x30, [sp, #-16]!
  4014f4:	adrp	x16, 41b000 <ferror@plt+0x19760>
  4014f8:	ldr	x17, [x16, #4088]
  4014fc:	add	x16, x16, #0xff8
  401500:	br	x17
  401504:	nop
  401508:	nop
  40150c:	nop

0000000000401510 <mbrtowc@plt>:
  401510:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401514:	ldr	x17, [x16]
  401518:	add	x16, x16, #0x0
  40151c:	br	x17

0000000000401520 <memcpy@plt>:
  401520:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401524:	ldr	x17, [x16, #8]
  401528:	add	x16, x16, #0x8
  40152c:	br	x17

0000000000401530 <_exit@plt>:
  401530:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401534:	ldr	x17, [x16, #16]
  401538:	add	x16, x16, #0x10
  40153c:	br	x17

0000000000401540 <strlen@plt>:
  401540:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401544:	ldr	x17, [x16, #24]
  401548:	add	x16, x16, #0x18
  40154c:	br	x17

0000000000401550 <__sprintf_chk@plt>:
  401550:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401554:	ldr	x17, [x16, #32]
  401558:	add	x16, x16, #0x20
  40155c:	br	x17

0000000000401560 <exit@plt>:
  401560:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401564:	ldr	x17, [x16, #40]
  401568:	add	x16, x16, #0x28
  40156c:	br	x17

0000000000401570 <error@plt>:
  401570:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401574:	ldr	x17, [x16, #48]
  401578:	add	x16, x16, #0x30
  40157c:	br	x17

0000000000401580 <strtod@plt>:
  401580:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401584:	ldr	x17, [x16, #56]
  401588:	add	x16, x16, #0x38
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401594:	ldr	x17, [x16, #64]
  401598:	add	x16, x16, #0x40
  40159c:	br	x17

00000000004015a0 <setvbuf@plt>:
  4015a0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4015a4:	ldr	x17, [x16, #72]
  4015a8:	add	x16, x16, #0x48
  4015ac:	br	x17

00000000004015b0 <lseek@plt>:
  4015b0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4015b4:	ldr	x17, [x16, #80]
  4015b8:	add	x16, x16, #0x50
  4015bc:	br	x17

00000000004015c0 <__fpending@plt>:
  4015c0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4015c4:	ldr	x17, [x16, #88]
  4015c8:	add	x16, x16, #0x58
  4015cc:	br	x17

00000000004015d0 <localeconv@plt>:
  4015d0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4015d4:	ldr	x17, [x16, #96]
  4015d8:	add	x16, x16, #0x60
  4015dc:	br	x17

00000000004015e0 <fileno@plt>:
  4015e0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4015e4:	ldr	x17, [x16, #104]
  4015e8:	add	x16, x16, #0x68
  4015ec:	br	x17

00000000004015f0 <__snprintf_chk@plt>:
  4015f0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4015f4:	ldr	x17, [x16, #112]
  4015f8:	add	x16, x16, #0x70
  4015fc:	br	x17

0000000000401600 <fclose@plt>:
  401600:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401604:	ldr	x17, [x16, #120]
  401608:	add	x16, x16, #0x78
  40160c:	br	x17

0000000000401610 <nl_langinfo@plt>:
  401610:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401614:	ldr	x17, [x16, #128]
  401618:	add	x16, x16, #0x80
  40161c:	br	x17

0000000000401620 <fopen@plt>:
  401620:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401624:	ldr	x17, [x16, #136]
  401628:	add	x16, x16, #0x88
  40162c:	br	x17

0000000000401630 <malloc@plt>:
  401630:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401634:	ldr	x17, [x16, #144]
  401638:	add	x16, x16, #0x90
  40163c:	br	x17

0000000000401640 <strncmp@plt>:
  401640:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401644:	ldr	x17, [x16, #152]
  401648:	add	x16, x16, #0x98
  40164c:	br	x17

0000000000401650 <bindtextdomain@plt>:
  401650:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401654:	ldr	x17, [x16, #160]
  401658:	add	x16, x16, #0xa0
  40165c:	br	x17

0000000000401660 <__libc_start_main@plt>:
  401660:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401664:	ldr	x17, [x16, #168]
  401668:	add	x16, x16, #0xa8
  40166c:	br	x17

0000000000401670 <fgetc@plt>:
  401670:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401674:	ldr	x17, [x16, #176]
  401678:	add	x16, x16, #0xb0
  40167c:	br	x17

0000000000401680 <__printf_chk@plt>:
  401680:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401684:	ldr	x17, [x16, #184]
  401688:	add	x16, x16, #0xb8
  40168c:	br	x17

0000000000401690 <memset@plt>:
  401690:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401694:	ldr	x17, [x16, #192]
  401698:	add	x16, x16, #0xc0
  40169c:	br	x17

00000000004016a0 <__vfprintf_chk@plt>:
  4016a0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4016a4:	ldr	x17, [x16, #200]
  4016a8:	add	x16, x16, #0xc8
  4016ac:	br	x17

00000000004016b0 <__strtoul_internal@plt>:
  4016b0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4016b4:	ldr	x17, [x16, #208]
  4016b8:	add	x16, x16, #0xd0
  4016bc:	br	x17

00000000004016c0 <calloc@plt>:
  4016c0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4016c4:	ldr	x17, [x16, #216]
  4016c8:	add	x16, x16, #0xd8
  4016cc:	br	x17

00000000004016d0 <bcmp@plt>:
  4016d0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4016d4:	ldr	x17, [x16, #224]
  4016d8:	add	x16, x16, #0xe0
  4016dc:	br	x17

00000000004016e0 <realloc@plt>:
  4016e0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4016e4:	ldr	x17, [x16, #232]
  4016e8:	add	x16, x16, #0xe8
  4016ec:	br	x17

00000000004016f0 <strrchr@plt>:
  4016f0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4016f4:	ldr	x17, [x16, #240]
  4016f8:	add	x16, x16, #0xf0
  4016fc:	br	x17

0000000000401700 <__gmon_start__@plt>:
  401700:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401704:	ldr	x17, [x16, #248]
  401708:	add	x16, x16, #0xf8
  40170c:	br	x17

0000000000401710 <abort@plt>:
  401710:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401714:	ldr	x17, [x16, #256]
  401718:	add	x16, x16, #0x100
  40171c:	br	x17

0000000000401720 <mbsinit@plt>:
  401720:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401724:	ldr	x17, [x16, #264]
  401728:	add	x16, x16, #0x108
  40172c:	br	x17

0000000000401730 <__overflow@plt>:
  401730:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401734:	ldr	x17, [x16, #272]
  401738:	add	x16, x16, #0x110
  40173c:	br	x17

0000000000401740 <fread_unlocked@plt>:
  401740:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401744:	ldr	x17, [x16, #280]
  401748:	add	x16, x16, #0x118
  40174c:	br	x17

0000000000401750 <textdomain@plt>:
  401750:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401754:	ldr	x17, [x16, #288]
  401758:	add	x16, x16, #0x120
  40175c:	br	x17

0000000000401760 <getopt_long@plt>:
  401760:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401764:	ldr	x17, [x16, #296]
  401768:	add	x16, x16, #0x128
  40176c:	br	x17

0000000000401770 <__fprintf_chk@plt>:
  401770:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401774:	ldr	x17, [x16, #304]
  401778:	add	x16, x16, #0x130
  40177c:	br	x17

0000000000401780 <strcmp@plt>:
  401780:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401784:	ldr	x17, [x16, #312]
  401788:	add	x16, x16, #0x138
  40178c:	br	x17

0000000000401790 <__ctype_b_loc@plt>:
  401790:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401794:	ldr	x17, [x16, #320]
  401798:	add	x16, x16, #0x140
  40179c:	br	x17

00000000004017a0 <fseeko@plt>:
  4017a0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4017a4:	ldr	x17, [x16, #328]
  4017a8:	add	x16, x16, #0x148
  4017ac:	br	x17

00000000004017b0 <strtof@plt>:
  4017b0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4017b4:	ldr	x17, [x16, #336]
  4017b8:	add	x16, x16, #0x150
  4017bc:	br	x17

00000000004017c0 <strtold@plt>:
  4017c0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4017c4:	ldr	x17, [x16, #344]
  4017c8:	add	x16, x16, #0x158
  4017cc:	br	x17

00000000004017d0 <free@plt>:
  4017d0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4017d4:	ldr	x17, [x16, #352]
  4017d8:	add	x16, x16, #0x160
  4017dc:	br	x17

00000000004017e0 <__ctype_get_mb_cur_max@plt>:
  4017e0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4017e4:	ldr	x17, [x16, #360]
  4017e8:	add	x16, x16, #0x168
  4017ec:	br	x17

00000000004017f0 <strchr@plt>:
  4017f0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4017f4:	ldr	x17, [x16, #368]
  4017f8:	add	x16, x16, #0x170
  4017fc:	br	x17

0000000000401800 <fwrite@plt>:
  401800:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401804:	ldr	x17, [x16, #376]
  401808:	add	x16, x16, #0x178
  40180c:	br	x17

0000000000401810 <fflush@plt>:
  401810:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401814:	ldr	x17, [x16, #384]
  401818:	add	x16, x16, #0x180
  40181c:	br	x17

0000000000401820 <__fxstat@plt>:
  401820:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401824:	ldr	x17, [x16, #392]
  401828:	add	x16, x16, #0x188
  40182c:	br	x17

0000000000401830 <dcgettext@plt>:
  401830:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401834:	ldr	x17, [x16, #400]
  401838:	add	x16, x16, #0x190
  40183c:	br	x17

0000000000401840 <fputs_unlocked@plt>:
  401840:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401844:	ldr	x17, [x16, #408]
  401848:	add	x16, x16, #0x198
  40184c:	br	x17

0000000000401850 <__freading@plt>:
  401850:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401854:	ldr	x17, [x16, #416]
  401858:	add	x16, x16, #0x1a0
  40185c:	br	x17

0000000000401860 <iswprint@plt>:
  401860:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401864:	ldr	x17, [x16, #424]
  401868:	add	x16, x16, #0x1a8
  40186c:	br	x17

0000000000401870 <__assert_fail@plt>:
  401870:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401874:	ldr	x17, [x16, #432]
  401878:	add	x16, x16, #0x1b0
  40187c:	br	x17

0000000000401880 <__errno_location@plt>:
  401880:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401884:	ldr	x17, [x16, #440]
  401888:	add	x16, x16, #0x1b8
  40188c:	br	x17

0000000000401890 <setlocale@plt>:
  401890:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401894:	ldr	x17, [x16, #448]
  401898:	add	x16, x16, #0x1c0
  40189c:	br	x17

00000000004018a0 <ferror@plt>:
  4018a0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4018a4:	ldr	x17, [x16, #456]
  4018a8:	add	x16, x16, #0x1c8
  4018ac:	br	x17

Disassembly of section .text:

00000000004018b0 <.text>:
  4018b0:	mov	x29, #0x0                   	// #0
  4018b4:	mov	x30, #0x0                   	// #0
  4018b8:	mov	x5, x0
  4018bc:	ldr	x1, [sp]
  4018c0:	add	x2, sp, #0x8
  4018c4:	mov	x6, sp
  4018c8:	movz	x0, #0x0, lsl #48
  4018cc:	movk	x0, #0x0, lsl #32
  4018d0:	movk	x0, #0x40, lsl #16
  4018d4:	movk	x0, #0x1d2c
  4018d8:	movz	x3, #0x0, lsl #48
  4018dc:	movk	x3, #0x0, lsl #32
  4018e0:	movk	x3, #0x40, lsl #16
  4018e4:	movk	x3, #0x9678
  4018e8:	movz	x4, #0x0, lsl #48
  4018ec:	movk	x4, #0x0, lsl #32
  4018f0:	movk	x4, #0x40, lsl #16
  4018f4:	movk	x4, #0x96f8
  4018f8:	bl	401660 <__libc_start_main@plt>
  4018fc:	bl	401710 <abort@plt>
  401900:	adrp	x0, 41b000 <ferror@plt+0x19760>
  401904:	ldr	x0, [x0, #4064]
  401908:	cbz	x0, 401910 <ferror@plt+0x70>
  40190c:	b	401700 <__gmon_start__@plt>
  401910:	ret
  401914:	nop
  401918:	adrp	x0, 41c000 <ferror@plt+0x1a760>
  40191c:	add	x0, x0, #0x250
  401920:	adrp	x1, 41c000 <ferror@plt+0x1a760>
  401924:	add	x1, x1, #0x250
  401928:	cmp	x1, x0
  40192c:	b.eq	401944 <ferror@plt+0xa4>  // b.none
  401930:	adrp	x1, 409000 <ferror@plt+0x7760>
  401934:	ldr	x1, [x1, #1832]
  401938:	cbz	x1, 401944 <ferror@plt+0xa4>
  40193c:	mov	x16, x1
  401940:	br	x16
  401944:	ret
  401948:	adrp	x0, 41c000 <ferror@plt+0x1a760>
  40194c:	add	x0, x0, #0x250
  401950:	adrp	x1, 41c000 <ferror@plt+0x1a760>
  401954:	add	x1, x1, #0x250
  401958:	sub	x1, x1, x0
  40195c:	lsr	x2, x1, #63
  401960:	add	x1, x2, x1, asr #3
  401964:	cmp	xzr, x1, asr #1
  401968:	asr	x1, x1, #1
  40196c:	b.eq	401984 <ferror@plt+0xe4>  // b.none
  401970:	adrp	x2, 409000 <ferror@plt+0x7760>
  401974:	ldr	x2, [x2, #1840]
  401978:	cbz	x2, 401984 <ferror@plt+0xe4>
  40197c:	mov	x16, x2
  401980:	br	x16
  401984:	ret
  401988:	stp	x29, x30, [sp, #-32]!
  40198c:	mov	x29, sp
  401990:	str	x19, [sp, #16]
  401994:	adrp	x19, 41c000 <ferror@plt+0x1a760>
  401998:	ldrb	w0, [x19, #648]
  40199c:	cbnz	w0, 4019ac <ferror@plt+0x10c>
  4019a0:	bl	401918 <ferror@plt+0x78>
  4019a4:	mov	w0, #0x1                   	// #1
  4019a8:	strb	w0, [x19, #648]
  4019ac:	ldr	x19, [sp, #16]
  4019b0:	ldp	x29, x30, [sp], #32
  4019b4:	ret
  4019b8:	b	401948 <ferror@plt+0xa8>
  4019bc:	sub	sp, sp, #0xa0
  4019c0:	stp	x20, x19, [sp, #144]
  4019c4:	mov	w19, w0
  4019c8:	stp	x29, x30, [sp, #112]
  4019cc:	stp	x22, x21, [sp, #128]
  4019d0:	add	x29, sp, #0x70
  4019d4:	cbnz	w0, 401cf0 <ferror@plt+0x450>
  4019d8:	adrp	x1, 409000 <ferror@plt+0x7760>
  4019dc:	add	x1, x1, #0xe9f
  4019e0:	mov	w2, #0x5                   	// #5
  4019e4:	mov	x0, xzr
  4019e8:	bl	401830 <dcgettext@plt>
  4019ec:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4019f0:	ldr	x2, [x8, #904]
  4019f4:	mov	x1, x0
  4019f8:	mov	w0, #0x1                   	// #1
  4019fc:	mov	x3, x2
  401a00:	mov	x4, x2
  401a04:	bl	401680 <__printf_chk@plt>
  401a08:	adrp	x1, 409000 <ferror@plt+0x7760>
  401a0c:	add	x1, x1, #0xf42
  401a10:	mov	w2, #0x5                   	// #5
  401a14:	mov	x0, xzr
  401a18:	bl	401830 <dcgettext@plt>
  401a1c:	adrp	x22, 41c000 <ferror@plt+0x1a760>
  401a20:	ldr	x1, [x22, #624]
  401a24:	bl	401840 <fputs_unlocked@plt>
  401a28:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401a2c:	add	x1, x1, #0xcc4
  401a30:	mov	w2, #0x5                   	// #5
  401a34:	mov	x0, xzr
  401a38:	bl	401830 <dcgettext@plt>
  401a3c:	ldr	x1, [x22, #624]
  401a40:	bl	401840 <fputs_unlocked@plt>
  401a44:	adrp	x1, 409000 <ferror@plt+0x7760>
  401a48:	add	x1, x1, #0xff8
  401a4c:	mov	w2, #0x5                   	// #5
  401a50:	mov	x0, xzr
  401a54:	bl	401830 <dcgettext@plt>
  401a58:	ldr	x1, [x22, #624]
  401a5c:	bl	401840 <fputs_unlocked@plt>
  401a60:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401a64:	add	x1, x1, #0xcfc
  401a68:	mov	w2, #0x5                   	// #5
  401a6c:	mov	x0, xzr
  401a70:	bl	401830 <dcgettext@plt>
  401a74:	ldr	x1, [x22, #624]
  401a78:	bl	401840 <fputs_unlocked@plt>
  401a7c:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401a80:	add	x1, x1, #0x17f
  401a84:	mov	w2, #0x5                   	// #5
  401a88:	mov	x0, xzr
  401a8c:	bl	401830 <dcgettext@plt>
  401a90:	ldr	x1, [x22, #624]
  401a94:	bl	401840 <fputs_unlocked@plt>
  401a98:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401a9c:	add	x1, x1, #0x29e
  401aa0:	mov	w2, #0x5                   	// #5
  401aa4:	mov	x0, xzr
  401aa8:	bl	401830 <dcgettext@plt>
  401aac:	ldr	x1, [x22, #624]
  401ab0:	bl	401840 <fputs_unlocked@plt>
  401ab4:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401ab8:	add	x1, x1, #0x4c6
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	mov	x0, xzr
  401ac4:	bl	401830 <dcgettext@plt>
  401ac8:	ldr	x1, [x22, #624]
  401acc:	bl	401840 <fputs_unlocked@plt>
  401ad0:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401ad4:	add	x1, x1, #0x4f3
  401ad8:	mov	w2, #0x5                   	// #5
  401adc:	mov	x0, xzr
  401ae0:	bl	401830 <dcgettext@plt>
  401ae4:	ldr	x1, [x22, #624]
  401ae8:	bl	401840 <fputs_unlocked@plt>
  401aec:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401af0:	add	x1, x1, #0x529
  401af4:	mov	w2, #0x5                   	// #5
  401af8:	mov	x0, xzr
  401afc:	bl	401830 <dcgettext@plt>
  401b00:	ldr	x1, [x22, #624]
  401b04:	bl	401840 <fputs_unlocked@plt>
  401b08:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401b0c:	add	x1, x1, #0x664
  401b10:	mov	w2, #0x5                   	// #5
  401b14:	mov	x0, xzr
  401b18:	bl	401830 <dcgettext@plt>
  401b1c:	ldr	x1, [x22, #624]
  401b20:	bl	401840 <fputs_unlocked@plt>
  401b24:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401b28:	add	x1, x1, #0x776
  401b2c:	mov	w2, #0x5                   	// #5
  401b30:	mov	x0, xzr
  401b34:	bl	401830 <dcgettext@plt>
  401b38:	ldr	x1, [x22, #624]
  401b3c:	bl	401840 <fputs_unlocked@plt>
  401b40:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401b44:	add	x1, x1, #0x81c
  401b48:	mov	w2, #0x5                   	// #5
  401b4c:	mov	x0, xzr
  401b50:	bl	401830 <dcgettext@plt>
  401b54:	ldr	x1, [x22, #624]
  401b58:	bl	401840 <fputs_unlocked@plt>
  401b5c:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401b60:	add	x1, x1, #0x915
  401b64:	mov	w2, #0x5                   	// #5
  401b68:	mov	x0, xzr
  401b6c:	bl	401830 <dcgettext@plt>
  401b70:	ldr	x1, [x22, #624]
  401b74:	bl	401840 <fputs_unlocked@plt>
  401b78:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401b7c:	add	x1, x1, #0xa09
  401b80:	mov	w2, #0x5                   	// #5
  401b84:	mov	x0, xzr
  401b88:	bl	401830 <dcgettext@plt>
  401b8c:	ldr	x1, [x22, #624]
  401b90:	bl	401840 <fputs_unlocked@plt>
  401b94:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401b98:	add	x1, x1, #0xa67
  401b9c:	mov	w2, #0x5                   	// #5
  401ba0:	mov	x0, xzr
  401ba4:	bl	401830 <dcgettext@plt>
  401ba8:	ldr	x1, [x22, #624]
  401bac:	bl	401840 <fputs_unlocked@plt>
  401bb0:	adrp	x8, 409000 <ferror@plt+0x7760>
  401bb4:	add	x8, x8, #0xc00
  401bb8:	ldp	q0, q1, [x8, #48]
  401bbc:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401bc0:	adrp	x20, 40a000 <ferror@plt+0x8760>
  401bc4:	add	x1, x1, #0xd47
  401bc8:	str	q0, [sp, #48]
  401bcc:	ldp	q2, q0, [x8, #80]
  401bd0:	mov	x21, sp
  401bd4:	add	x20, x20, #0xb4f
  401bd8:	stp	q1, q2, [sp, #64]
  401bdc:	ldr	q1, [x8]
  401be0:	str	q0, [sp, #96]
  401be4:	ldp	q0, q3, [x8, #16]
  401be8:	stp	q1, q0, [sp]
  401bec:	str	q3, [sp, #32]
  401bf0:	mov	x0, x20
  401bf4:	bl	401780 <strcmp@plt>
  401bf8:	cbz	w0, 401c04 <ferror@plt+0x364>
  401bfc:	ldr	x1, [x21, #16]!
  401c00:	cbnz	x1, 401bf0 <ferror@plt+0x350>
  401c04:	ldr	x8, [x21, #8]
  401c08:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401c0c:	add	x1, x1, #0xda6
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	cmp	x8, #0x0
  401c18:	mov	x0, xzr
  401c1c:	csel	x21, x20, x8, eq  // eq = none
  401c20:	bl	401830 <dcgettext@plt>
  401c24:	adrp	x2, 40a000 <ferror@plt+0x8760>
  401c28:	adrp	x3, 40a000 <ferror@plt+0x8760>
  401c2c:	mov	x1, x0
  401c30:	add	x2, x2, #0xbd9
  401c34:	add	x3, x3, #0xdbd
  401c38:	mov	w0, #0x1                   	// #1
  401c3c:	bl	401680 <__printf_chk@plt>
  401c40:	mov	w0, #0x5                   	// #5
  401c44:	mov	x1, xzr
  401c48:	bl	401890 <setlocale@plt>
  401c4c:	cbz	x0, 401c80 <ferror@plt+0x3e0>
  401c50:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401c54:	add	x1, x1, #0xde5
  401c58:	mov	w2, #0x3                   	// #3
  401c5c:	bl	401640 <strncmp@plt>
  401c60:	cbz	w0, 401c80 <ferror@plt+0x3e0>
  401c64:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401c68:	add	x1, x1, #0xde9
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	mov	x0, xzr
  401c74:	bl	401830 <dcgettext@plt>
  401c78:	ldr	x1, [x22, #624]
  401c7c:	bl	401840 <fputs_unlocked@plt>
  401c80:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401c84:	add	x1, x1, #0xe30
  401c88:	mov	w2, #0x5                   	// #5
  401c8c:	mov	x0, xzr
  401c90:	bl	401830 <dcgettext@plt>
  401c94:	adrp	x2, 40a000 <ferror@plt+0x8760>
  401c98:	mov	x1, x0
  401c9c:	add	x2, x2, #0xdbd
  401ca0:	mov	w0, #0x1                   	// #1
  401ca4:	mov	x3, x20
  401ca8:	bl	401680 <__printf_chk@plt>
  401cac:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401cb0:	add	x1, x1, #0xe4b
  401cb4:	mov	w2, #0x5                   	// #5
  401cb8:	mov	x0, xzr
  401cbc:	bl	401830 <dcgettext@plt>
  401cc0:	adrp	x8, 40b000 <ferror@plt+0x9760>
  401cc4:	adrp	x9, 40a000 <ferror@plt+0x8760>
  401cc8:	add	x8, x8, #0x4f3
  401ccc:	add	x9, x9, #0xd63
  401cd0:	cmp	x21, x20
  401cd4:	mov	x1, x0
  401cd8:	csel	x3, x9, x8, eq  // eq = none
  401cdc:	mov	w0, #0x1                   	// #1
  401ce0:	mov	x2, x21
  401ce4:	bl	401680 <__printf_chk@plt>
  401ce8:	mov	w0, w19
  401cec:	bl	401560 <exit@plt>
  401cf0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  401cf4:	ldr	x20, [x8, #600]
  401cf8:	adrp	x1, 409000 <ferror@plt+0x7760>
  401cfc:	add	x1, x1, #0xe78
  401d00:	mov	w2, #0x5                   	// #5
  401d04:	mov	x0, xzr
  401d08:	bl	401830 <dcgettext@plt>
  401d0c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  401d10:	ldr	x3, [x8, #904]
  401d14:	mov	x2, x0
  401d18:	mov	w1, #0x1                   	// #1
  401d1c:	mov	x0, x20
  401d20:	bl	401770 <__fprintf_chk@plt>
  401d24:	mov	w0, w19
  401d28:	bl	401560 <exit@plt>
  401d2c:	stp	x29, x30, [sp, #-96]!
  401d30:	stp	x28, x27, [sp, #16]
  401d34:	stp	x26, x25, [sp, #32]
  401d38:	stp	x24, x23, [sp, #48]
  401d3c:	stp	x22, x21, [sp, #64]
  401d40:	stp	x20, x19, [sp, #80]
  401d44:	mov	x29, sp
  401d48:	sub	sp, sp, #0x2, lsl #12
  401d4c:	sub	sp, sp, #0xa0
  401d50:	mov	w21, w0
  401d54:	ldr	x0, [x1]
  401d58:	mov	x20, x1
  401d5c:	bl	405840 <ferror@plt+0x3fa0>
  401d60:	adrp	x1, 40b000 <ferror@plt+0x9760>
  401d64:	add	x1, x1, #0x4f3
  401d68:	mov	w0, #0x6                   	// #6
  401d6c:	mov	w22, #0x6                   	// #6
  401d70:	bl	401890 <setlocale@plt>
  401d74:	adrp	x19, 40a000 <ferror@plt+0x8760>
  401d78:	add	x19, x19, #0xbdd
  401d7c:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401d80:	add	x1, x1, #0xb52
  401d84:	mov	x0, x19
  401d88:	bl	401650 <bindtextdomain@plt>
  401d8c:	mov	x0, x19
  401d90:	bl	401750 <textdomain@plt>
  401d94:	adrp	x0, 405000 <ferror@plt+0x3760>
  401d98:	add	x0, x0, #0x324
  401d9c:	bl	409700 <ferror@plt+0x7e60>
  401da0:	adrp	x8, 409000 <ferror@plt+0x7760>
  401da4:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  401da8:	ldr	d1, [x8, #1848]
  401dac:	add	x27, x27, #0x290
  401db0:	movi	v0.2d, #0x0
  401db4:	adrp	x13, 403000 <ferror@plt+0x1760>
  401db8:	mov	x8, #0x8                   	// #8
  401dbc:	stur	q0, [x27, #180]
  401dc0:	str	w22, [x27, #180]
  401dc4:	adrp	x22, 409000 <ferror@plt+0x7760>
  401dc8:	adrp	x23, 409000 <ferror@plt+0x7760>
  401dcc:	adrp	x28, 409000 <ferror@plt+0x7760>
  401dd0:	mov	w19, wzr
  401dd4:	mov	w9, #0x3                   	// #3
  401dd8:	mov	w10, #0x5                   	// #5
  401ddc:	mov	w11, #0x8                   	// #8
  401de0:	mov	w12, #0x7                   	// #7
  401de4:	add	x13, x13, #0x2e8
  401de8:	movk	x8, #0x7, lsl #32
  401dec:	mov	w26, #0x1                   	// #1
  401df0:	mov	w25, #0xffffffff            	// #-1
  401df4:	add	x22, x22, #0xa00
  401df8:	add	x23, x23, #0xa28
  401dfc:	add	x28, x28, #0x740
  401e00:	str	wzr, [sp, #16]
  401e04:	stp	q0, q0, [x27, #128]
  401e08:	str	w9, [x27, #144]
  401e0c:	str	w10, [x27, #160]
  401e10:	str	w11, [x27, #228]
  401e14:	stur	q0, [x27, #196]
  401e18:	stur	q0, [x27, #164]
  401e1c:	stur	q0, [x27, #212]
  401e20:	str	w12, [x27, #196]
  401e24:	stp	xzr, xzr, [x27, #24]
  401e28:	stp	xzr, x13, [x27, #40]
  401e2c:	stur	x8, [x27, #12]
  401e30:	strb	wzr, [x27]
  401e34:	stur	d1, [x27, #132]
  401e38:	b	401e4c <ferror@plt+0x5ac>
  401e3c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401e40:	add	x0, x0, #0xbd6
  401e44:	bl	403420 <ferror@plt+0x1b80>
  401e48:	and	w26, w26, w0
  401e4c:	add	x4, sp, #0x14
  401e50:	mov	w0, w21
  401e54:	mov	x1, x20
  401e58:	mov	x2, x22
  401e5c:	mov	x3, x23
  401e60:	str	w25, [sp, #20]
  401e64:	bl	401760 <getopt_long@plt>
  401e68:	add	w8, w0, #0x3
  401e6c:	cmp	w8, #0x104
  401e70:	b.hi	4030f4 <ferror@plt+0x1854>  // b.pmore
  401e74:	adr	x9, 401e3c <ferror@plt+0x59c>
  401e78:	ldrh	w10, [x28, x8, lsl #1]
  401e7c:	add	x9, x9, x10, lsl #2
  401e80:	br	x9
  401e84:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401e88:	add	x0, x0, #0xbca
  401e8c:	b	401e44 <ferror@plt+0x5a4>
  401e90:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401e94:	add	x0, x0, #0xbd0
  401e98:	b	401e44 <ferror@plt+0x5a4>
  401e9c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401ea0:	add	x0, x0, #0xbbe
  401ea4:	b	401e44 <ferror@plt+0x5a4>
  401ea8:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401eac:	add	x0, x0, #0xbc4
  401eb0:	b	401e44 <ferror@plt+0x5a4>
  401eb4:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  401eb8:	ldr	x0, [x8, #608]
  401ebc:	bl	403420 <ferror@plt+0x1b80>
  401ec0:	and	w26, w26, w0
  401ec4:	mov	w19, #0x1                   	// #1
  401ec8:	b	401e4c <ferror@plt+0x5ac>
  401ecc:	adrp	x0, 40b000 <ferror@plt+0x9760>
  401ed0:	add	x0, x0, #0xca
  401ed4:	b	401e44 <ferror@plt+0x5a4>
  401ed8:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401edc:	add	x0, x0, #0xbd3
  401ee0:	b	401e44 <ferror@plt+0x5a4>
  401ee4:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401ee8:	add	x0, x0, #0xbcd
  401eec:	b	401e44 <ferror@plt+0x5a4>
  401ef0:	adrp	x0, 40b000 <ferror@plt+0x9760>
  401ef4:	add	x0, x0, #0xdf
  401ef8:	b	401e44 <ferror@plt+0x5a4>
  401efc:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401f00:	add	x0, x0, #0xbbb
  401f04:	b	401e44 <ferror@plt+0x5a4>
  401f08:	adrp	x19, 41c000 <ferror@plt+0x1a760>
  401f0c:	ldr	x8, [x19, #608]
  401f10:	ldrb	w8, [x8]
  401f14:	sub	w8, w8, #0x64
  401f18:	cmp	w8, #0x14
  401f1c:	b.hi	40313c <ferror@plt+0x189c>  // b.pmore
  401f20:	adrp	x9, 409000 <ferror@plt+0x7760>
  401f24:	add	x9, x9, #0x94a
  401f28:	adr	x10, 401f38 <ferror@plt+0x698>
  401f2c:	ldrh	w11, [x9, x8, lsl #1]
  401f30:	add	x10, x10, x11, lsl #2
  401f34:	br	x10
  401f38:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  401f3c:	mov	x9, #0xa                   	// #10
  401f40:	b	402128 <ferror@plt+0x888>
  401f44:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401f48:	add	x0, x0, #0xbc7
  401f4c:	b	401e44 <ferror@plt+0x5a4>
  401f50:	adrp	x19, 41c000 <ferror@plt+0x1a760>
  401f54:	ldr	x0, [x19, #608]
  401f58:	cbz	x0, 4020b4 <ferror@plt+0x814>
  401f5c:	adrp	x4, 409000 <ferror@plt+0x7760>
  401f60:	add	x4, x4, #0x9f3
  401f64:	add	x3, sp, #0x18
  401f68:	mov	x1, xzr
  401f6c:	mov	w2, wzr
  401f70:	bl	4081ec <ferror@plt+0x694c>
  401f74:	cbnz	w0, 403168 <ferror@plt+0x18c8>
  401f78:	ldr	x8, [sp, #24]
  401f7c:	b	4020b8 <ferror@plt+0x818>
  401f80:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401f84:	add	x0, x0, #0xbb8
  401f88:	b	401e44 <ferror@plt+0x5a4>
  401f8c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401f90:	add	x0, x0, #0xbc1
  401f94:	b	401e44 <ferror@plt+0x5a4>
  401f98:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401f9c:	add	x0, x0, #0xbb5
  401fa0:	b	401e44 <ferror@plt+0x5a4>
  401fa4:	adrp	x19, 41c000 <ferror@plt+0x1a760>
  401fa8:	ldr	x0, [x19, #608]
  401fac:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  401fb0:	adrp	x4, 409000 <ferror@plt+0x7760>
  401fb4:	add	x3, x3, #0x2c8
  401fb8:	add	x4, x4, #0x9f3
  401fbc:	mov	x1, xzr
  401fc0:	mov	w2, wzr
  401fc4:	bl	4081ec <ferror@plt+0x694c>
  401fc8:	cbnz	w0, 403180 <ferror@plt+0x18e0>
  401fcc:	mov	w19, #0x1                   	// #1
  401fd0:	b	401e4c <ferror@plt+0x5ac>
  401fd4:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  401fd8:	ldr	x0, [x24, #608]
  401fdc:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  401fe0:	add	x3, x3, #0x291
  401fe4:	mov	w19, #0x1                   	// #1
  401fe8:	adrp	x4, 409000 <ferror@plt+0x7760>
  401fec:	strb	w19, [x3], #63
  401ff0:	add	x4, x4, #0x9f3
  401ff4:	mov	x1, xzr
  401ff8:	mov	w2, wzr
  401ffc:	bl	4081ec <ferror@plt+0x694c>
  402000:	cbz	w0, 401e4c <ferror@plt+0x5ac>
  402004:	b	403198 <ferror@plt+0x18f8>
  402008:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40200c:	mov	w9, #0x1                   	// #1
  402010:	strb	w9, [x8, #659]
  402014:	b	401e4c <ferror@plt+0x5ac>
  402018:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40201c:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402020:	ldr	x1, [x8, #608]
  402024:	ldr	x5, [x9, #488]
  402028:	adrp	x24, 409000 <ferror@plt+0x7760>
  40202c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  402030:	adrp	x2, 409000 <ferror@plt+0x7760>
  402034:	add	x24, x24, #0xba8
  402038:	add	x0, x0, #0xbac
  40203c:	add	x2, x2, #0xbb0
  402040:	mov	w4, #0x4                   	// #4
  402044:	mov	x3, x24
  402048:	bl	4051b0 <ferror@plt+0x3910>
  40204c:	ldr	w8, [x24, x0, lsl #2]
  402050:	cbz	w8, 4020e0 <ferror@plt+0x840>
  402054:	cmp	w8, #0x1
  402058:	b.ne	401e4c <ferror@plt+0x5ac>  // b.any
  40205c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402060:	mov	w9, #0x1                   	// #1
  402064:	strb	w9, [x8, #660]
  402068:	b	401e4c <ferror@plt+0x5ac>
  40206c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402070:	mov	w19, #0x1                   	// #1
  402074:	strb	w19, [x8, #658]
  402078:	b	401e4c <ferror@plt+0x5ac>
  40207c:	adrp	x19, 41c000 <ferror@plt+0x1a760>
  402080:	ldr	x0, [x19, #608]
  402084:	cbz	x0, 4020c8 <ferror@plt+0x828>
  402088:	adrp	x4, 40b000 <ferror@plt+0x9760>
  40208c:	add	x4, x4, #0x4f3
  402090:	sub	x3, x29, #0x88
  402094:	mov	w2, #0xa                   	// #10
  402098:	mov	x1, xzr
  40209c:	bl	4081ec <ferror@plt+0x694c>
  4020a0:	cbnz	w0, 4031b0 <ferror@plt+0x1910>
  4020a4:	sub	x8, x29, #0x88
  4020a8:	ldr	x8, [x8]
  4020ac:	mov	w19, #0x1                   	// #1
  4020b0:	b	4020d0 <ferror@plt+0x830>
  4020b4:	mov	w8, #0x3                   	// #3
  4020b8:	mov	w19, #0x1                   	// #1
  4020bc:	str	x8, [x27, #72]
  4020c0:	strb	w19, [x27]
  4020c4:	b	401e4c <ferror@plt+0x5ac>
  4020c8:	mov	w19, #0x1                   	// #1
  4020cc:	mov	w8, #0x20                  	// #32
  4020d0:	str	x8, [sp, #8]
  4020d4:	mov	w8, #0x1                   	// #1
  4020d8:	str	w8, [sp, #16]
  4020dc:	b	401e4c <ferror@plt+0x5ac>
  4020e0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4020e4:	strb	wzr, [x8, #660]
  4020e8:	b	401e4c <ferror@plt+0x5ac>
  4020ec:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4020f0:	mov	x9, #0x10                  	// #16
  4020f4:	add	x8, x8, #0x29c
  4020f8:	movk	x9, #0x6, lsl #32
  4020fc:	b	402130 <ferror@plt+0x890>
  402100:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402104:	adrp	x9, 403000 <ferror@plt+0x1760>
  402108:	add	x8, x8, #0x2a0
  40210c:	add	x9, x9, #0x41c
  402110:	str	x9, [x8, #32]
  402114:	str	wzr, [x8]
  402118:	mov	w19, #0x1                   	// #1
  40211c:	b	401e4c <ferror@plt+0x5ac>
  402120:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402124:	mov	x9, #0x8                   	// #8
  402128:	add	x8, x8, #0x29c
  40212c:	movk	x9, #0x7, lsl #32
  402130:	adrp	x10, 403000 <ferror@plt+0x1760>
  402134:	add	x10, x10, #0x2e8
  402138:	stur	x10, [x8, #36]
  40213c:	str	x9, [x8]
  402140:	mov	w19, #0x1                   	// #1
  402144:	b	401e4c <ferror@plt+0x5ac>
  402148:	tbz	w26, #0, 4021bc <ferror@plt+0x91c>
  40214c:	ldrb	w8, [x27]
  402150:	cmp	w8, #0x1
  402154:	b.ne	402160 <ferror@plt+0x8c0>  // b.any
  402158:	ldr	x8, [x27, #24]
  40215c:	cbnz	x8, 4031e8 <ferror@plt+0x1948>
  402160:	adrp	x22, 41c000 <ferror@plt+0x1a760>
  402164:	ldrsw	x8, [x22, #616]
  402168:	sub	w23, w21, w8
  40216c:	tbz	w19, #0, 402180 <ferror@plt+0x8e0>
  402170:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402174:	ldrb	w9, [x9, #659]
  402178:	cmp	w9, #0x1
  40217c:	b.ne	4023d0 <ferror@plt+0xb30>  // b.any
  402180:	cmp	w23, #0x3
  402184:	b.eq	402224 <ferror@plt+0x984>  // b.none
  402188:	cmp	w23, #0x2
  40218c:	b.eq	4021c4 <ferror@plt+0x924>  // b.none
  402190:	cmp	w23, #0x1
  402194:	b.ne	4023b8 <ferror@plt+0xb18>  // b.any
  402198:	ldr	x21, [x20, x8, lsl #3]
  40219c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4021a0:	ldrb	w9, [x8, #659]
  4021a4:	ldrb	w8, [x21]
  4021a8:	tbz	w9, #0, 402268 <ferror@plt+0x9c8>
  4021ac:	cbz	w8, 402354 <ferror@plt+0xab4>
  4021b0:	cmp	w8, #0x2b
  4021b4:	b.eq	402270 <ferror@plt+0x9d0>  // b.none
  4021b8:	b	402274 <ferror@plt+0x9d4>
  4021bc:	mov	w0, #0x1                   	// #1
  4021c0:	b	402f8c <ferror@plt+0x16ec>
  4021c4:	adrp	x19, 41c000 <ferror@plt+0x1a760>
  4021c8:	ldrb	w9, [x19, #659]
  4021cc:	add	w8, w8, #0x1
  4021d0:	sxtw	x8, w8
  4021d4:	tbnz	w9, #0, 4021f4 <ferror@plt+0x954>
  4021d8:	ldr	x9, [x20, x8, lsl #3]
  4021dc:	ldrb	w9, [x9]
  4021e0:	cmp	w9, #0x2b
  4021e4:	b.eq	4021f4 <ferror@plt+0x954>  // b.none
  4021e8:	sub	w9, w9, #0x30
  4021ec:	cmp	w9, #0x9
  4021f0:	b.hi	4023b8 <ferror@plt+0xb18>  // b.pmore
  4021f4:	ldr	x21, [x20, x8, lsl #3]
  4021f8:	ldrb	w8, [x21]
  4021fc:	cbz	w8, 4023b8 <ferror@plt+0xb18>
  402200:	cmp	w8, #0x2b
  402204:	b.ne	40220c <ferror@plt+0x96c>  // b.any
  402208:	add	x21, x21, #0x1
  40220c:	mov	w1, #0x2e                  	// #46
  402210:	mov	x0, x21
  402214:	bl	4017f0 <strchr@plt>
  402218:	cbz	x0, 40228c <ferror@plt+0x9ec>
  40221c:	mov	w2, #0xa                   	// #10
  402220:	b	4022d8 <ferror@plt+0xa38>
  402224:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402228:	ldrb	w9, [x9, #659]
  40222c:	cmp	w9, #0x1
  402230:	b.ne	4023b8 <ferror@plt+0xb18>  // b.any
  402234:	add	w8, w8, #0x1
  402238:	ldr	x21, [x20, w8, sxtw #3]
  40223c:	ldrb	w8, [x21]
  402240:	cbz	w8, 4023b8 <ferror@plt+0xb18>
  402244:	cmp	w8, #0x2b
  402248:	b.ne	402250 <ferror@plt+0x9b0>  // b.any
  40224c:	add	x21, x21, #0x1
  402250:	mov	w1, #0x2e                  	// #46
  402254:	mov	x0, x21
  402258:	bl	4017f0 <strchr@plt>
  40225c:	cbz	x0, 402374 <ferror@plt+0xad4>
  402260:	mov	w2, #0xa                   	// #10
  402264:	b	40239c <ferror@plt+0xafc>
  402268:	cmp	w8, #0x2b
  40226c:	b.ne	402354 <ferror@plt+0xab4>  // b.any
  402270:	add	x21, x21, #0x1
  402274:	mov	w1, #0x2e                  	// #46
  402278:	mov	x0, x21
  40227c:	bl	4017f0 <strchr@plt>
  402280:	cbz	x0, 4022b0 <ferror@plt+0xa10>
  402284:	mov	w2, #0xa                   	// #10
  402288:	b	402338 <ferror@plt+0xa98>
  40228c:	ldrb	w8, [x21]
  402290:	cmp	w8, #0x30
  402294:	b.ne	4022d4 <ferror@plt+0xa34>  // b.any
  402298:	ldrb	w8, [x21, #1]
  40229c:	orr	w8, w8, #0x20
  4022a0:	cmp	w8, #0x78
  4022a4:	b.ne	4022d4 <ferror@plt+0xa34>  // b.any
  4022a8:	mov	w2, #0x10                  	// #16
  4022ac:	b	4022d8 <ferror@plt+0xa38>
  4022b0:	ldrb	w8, [x21]
  4022b4:	cmp	w8, #0x30
  4022b8:	b.ne	402334 <ferror@plt+0xa94>  // b.any
  4022bc:	ldrb	w8, [x21, #1]
  4022c0:	orr	w8, w8, #0x20
  4022c4:	cmp	w8, #0x78
  4022c8:	b.ne	402334 <ferror@plt+0xa94>  // b.any
  4022cc:	mov	w2, #0x10                  	// #16
  4022d0:	b	402338 <ferror@plt+0xa98>
  4022d4:	mov	w2, #0x8                   	// #8
  4022d8:	adrp	x4, 40b000 <ferror@plt+0x9760>
  4022dc:	add	x4, x4, #0xf1
  4022e0:	sub	x3, x29, #0x88
  4022e4:	mov	x0, x21
  4022e8:	mov	x1, xzr
  4022ec:	bl	4081ec <ferror@plt+0x694c>
  4022f0:	cbnz	w0, 4023b8 <ferror@plt+0xb18>
  4022f4:	ldrb	w8, [x19, #659]
  4022f8:	cmp	w8, #0x1
  4022fc:	b.ne	403080 <ferror@plt+0x17e0>  // b.any
  402300:	ldrsw	x8, [x22, #616]
  402304:	ldr	x21, [x20, x8, lsl #3]
  402308:	ldrb	w8, [x21]
  40230c:	cbz	w8, 403080 <ferror@plt+0x17e0>
  402310:	cmp	w8, #0x2b
  402314:	b.ne	40231c <ferror@plt+0xa7c>  // b.any
  402318:	add	x21, x21, #0x1
  40231c:	mov	w1, #0x2e                  	// #46
  402320:	mov	x0, x21
  402324:	bl	4017f0 <strchr@plt>
  402328:	cbz	x0, 402fe0 <ferror@plt+0x1740>
  40232c:	mov	w2, #0xa                   	// #10
  402330:	b	403064 <ferror@plt+0x17c4>
  402334:	mov	w2, #0x8                   	// #8
  402338:	adrp	x4, 40b000 <ferror@plt+0x9760>
  40233c:	add	x4, x4, #0xf1
  402340:	add	x3, sp, #0x18
  402344:	mov	x0, x21
  402348:	mov	x1, xzr
  40234c:	bl	4081ec <ferror@plt+0x694c>
  402350:	cbz	w0, 40235c <ferror@plt+0xabc>
  402354:	mov	w23, #0x1                   	// #1
  402358:	b	4023d0 <ferror@plt+0xb30>
  40235c:	ldr	x8, [sp, #24]
  402360:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402364:	mov	w23, wzr
  402368:	add	x20, x20, #0x8
  40236c:	str	x8, [x9, #712]
  402370:	b	4023d0 <ferror@plt+0xb30>
  402374:	ldrb	w8, [x21]
  402378:	cmp	w8, #0x30
  40237c:	b.ne	402398 <ferror@plt+0xaf8>  // b.any
  402380:	ldrb	w8, [x21, #1]
  402384:	orr	w8, w8, #0x20
  402388:	cmp	w8, #0x78
  40238c:	b.ne	402398 <ferror@plt+0xaf8>  // b.any
  402390:	mov	w2, #0x10                  	// #16
  402394:	b	40239c <ferror@plt+0xafc>
  402398:	mov	w2, #0x8                   	// #8
  40239c:	adrp	x4, 40b000 <ferror@plt+0x9760>
  4023a0:	add	x4, x4, #0xf1
  4023a4:	add	x3, sp, #0x18
  4023a8:	mov	x0, x21
  4023ac:	mov	x1, xzr
  4023b0:	bl	4081ec <ferror@plt+0x694c>
  4023b4:	cbz	w0, 402e04 <ferror@plt+0x1564>
  4023b8:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4023bc:	ldrb	w8, [x8, #659]
  4023c0:	cmp	w8, #0x1
  4023c4:	b.ne	4023d0 <ferror@plt+0xb30>  // b.any
  4023c8:	cmp	w23, #0x2
  4023cc:	b.ge	403214 <ferror@plt+0x1974>  // b.tcont
  4023d0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4023d4:	ldrb	w8, [x8, #661]
  4023d8:	cmp	w8, #0x1
  4023dc:	b.ne	402424 <ferror@plt+0xb84>  // b.any
  4023e0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4023e4:	ldr	x9, [x8, #704]
  4023e8:	adrp	x10, 403000 <ferror@plt+0x1760>
  4023ec:	add	x10, x10, #0x41c
  4023f0:	cmp	x9, x10
  4023f4:	b.eq	402404 <ferror@plt+0xb64>  // b.none
  4023f8:	adrp	x9, 403000 <ferror@plt+0x1760>
  4023fc:	add	x9, x9, #0xba0
  402400:	b	402420 <ferror@plt+0xb80>
  402404:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402408:	mov	x10, #0x8                   	// #8
  40240c:	add	x9, x9, #0x29c
  402410:	movk	x10, #0x7, lsl #32
  402414:	str	x10, [x9]
  402418:	adrp	x9, 403000 <ferror@plt+0x1760>
  40241c:	add	x9, x9, #0xb00
  402420:	str	x9, [x8, #704]
  402424:	adrp	x28, 41c000 <ferror@plt+0x1a760>
  402428:	ldrb	w8, [x28, #657]
  40242c:	cmp	w8, #0x1
  402430:	b.ne	40244c <ferror@plt+0xbac>  // b.any
  402434:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402438:	add	x8, x8, #0x2c8
  40243c:	ldp	x9, x10, [x8]
  402440:	adds	x9, x10, x9
  402444:	str	x9, [x8, #24]
  402448:	b.cs	403288 <ferror@plt+0x19e8>  // b.hs, b.nlast
  40244c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402450:	ldr	x8, [x8, #680]
  402454:	cbnz	x8, 402464 <ferror@plt+0xbc4>
  402458:	adrp	x0, 40a000 <ferror@plt+0x8760>
  40245c:	add	x0, x0, #0xc85
  402460:	bl	403420 <ferror@plt+0x1b80>
  402464:	ldrsw	x8, [x22, #616]
  402468:	adrp	x9, 409000 <ferror@plt+0x7760>
  40246c:	add	x9, x9, #0xbc8
  402470:	cmp	w23, #0x0
  402474:	add	x8, x20, x8, lsl #3
  402478:	adrp	x19, 41c000 <ferror@plt+0x1a760>
  40247c:	csel	x8, x8, x9, gt
  402480:	add	x19, x19, #0x2e8
  402484:	str	x8, [x19]
  402488:	bl	403e58 <ferror@plt+0x25b8>
  40248c:	ldr	x8, [x19, #8]
  402490:	mov	w24, w0
  402494:	cbz	x8, 402f60 <ferror@plt+0x16c0>
  402498:	adrp	x25, 41c000 <ferror@plt+0x1a760>
  40249c:	ldr	x22, [x25, #712]
  4024a0:	cbz	x22, 4025ec <ferror@plt+0xd4c>
  4024a4:	adrp	x23, 40b000 <ferror@plt+0x9760>
  4024a8:	mov	w20, w24
  4024ac:	mov	w21, wzr
  4024b0:	mov	w19, #0x1                   	// #1
  4024b4:	mov	w27, #0x200                 	// #512
  4024b8:	adrp	x26, 41c000 <ferror@plt+0x1a760>
  4024bc:	adrp	x28, 41c000 <ferror@plt+0x1a760>
  4024c0:	add	x23, x23, #0x213
  4024c4:	b	402514 <ferror@plt+0xc74>
  4024c8:	bl	401880 <__errno_location@plt>
  4024cc:	ldr	x2, [x28, #776]
  4024d0:	ldr	w24, [x0]
  4024d4:	mov	w1, #0x3                   	// #3
  4024d8:	mov	w0, wzr
  4024dc:	bl	407130 <ferror@plt+0x5890>
  4024e0:	mov	x3, x0
  4024e4:	mov	w0, wzr
  4024e8:	mov	w1, w24
  4024ec:	mov	x2, x23
  4024f0:	bl	401570 <error@plt>
  4024f4:	mov	w19, wzr
  4024f8:	mov	w0, w21
  4024fc:	bl	404a98 <ferror@plt+0x31f8>
  402500:	and	w19, w19, w0
  402504:	bl	403e58 <ferror@plt+0x25b8>
  402508:	ldr	x8, [x26, #752]
  40250c:	and	w19, w19, w0
  402510:	cbz	x8, 4025dc <ferror@plt+0xd3c>
  402514:	mov	x0, x8
  402518:	bl	4015e0 <fileno@plt>
  40251c:	mov	w1, w0
  402520:	sub	x2, x29, #0x88
  402524:	mov	w0, wzr
  402528:	bl	401820 <__fxstat@plt>
  40252c:	cbnz	w0, 4024c8 <ferror@plt+0xc28>
  402530:	ldur	w8, [x29, #-120]
  402534:	and	w8, w8, #0xf000
  402538:	orr	w8, w8, #0x2000
  40253c:	cmp	w8, #0xa, lsl #12
  402540:	b.ne	402574 <ferror@plt+0xcd4>  // b.any
  402544:	ldur	w9, [x29, #-80]
  402548:	sub	x8, x29, #0x88
  40254c:	ldr	x8, [x8, #48]
  402550:	cmp	w9, #0x0
  402554:	csel	w9, w9, w27, gt
  402558:	cmp	x8, w9, sxtw
  40255c:	b.le	402574 <ferror@plt+0xcd4>
  402560:	subs	x8, x22, x8
  402564:	b.ls	4025fc <ferror@plt+0xd5c>  // b.plast
  402568:	cbz	x8, 402618 <ferror@plt+0xd78>
  40256c:	mov	x22, x8
  402570:	b	4024f8 <ferror@plt+0xc58>
  402574:	cbz	x22, 4025bc <ferror@plt+0xd1c>
  402578:	mov	w24, #0x2000                	// #8192
  40257c:	b	402584 <ferror@plt+0xce4>
  402580:	cbz	x22, 4025bc <ferror@plt+0xd1c>
  402584:	ldr	x3, [x26, #752]
  402588:	cmp	x22, x24
  40258c:	csel	x24, x22, x24, cc  // cc = lo, ul, last
  402590:	add	x0, sp, #0x18
  402594:	mov	w1, #0x1                   	// #1
  402598:	mov	x2, x24
  40259c:	bl	401740 <fread_unlocked@plt>
  4025a0:	cmp	x0, x24
  4025a4:	sub	x22, x22, x0
  4025a8:	b.eq	402580 <ferror@plt+0xce0>  // b.none
  4025ac:	ldr	x8, [x26, #752]
  4025b0:	ldr	w8, [x8]
  4025b4:	tbnz	w8, #5, 4025c4 <ferror@plt+0xd24>
  4025b8:	tbz	w8, #4, 402580 <ferror@plt+0xce0>
  4025bc:	cbnz	x22, 4024f8 <ferror@plt+0xc58>
  4025c0:	b	402618 <ferror@plt+0xd78>
  4025c4:	bl	401880 <__errno_location@plt>
  4025c8:	ldr	w21, [x0]
  4025cc:	mov	x22, xzr
  4025d0:	mov	w19, wzr
  4025d4:	cbnz	xzr, 4024f8 <ferror@plt+0xc58>
  4025d8:	b	402618 <ferror@plt+0xd78>
  4025dc:	cbnz	x22, 4032c0 <ferror@plt+0x1a20>
  4025e0:	mov	w24, w20
  4025e4:	and	w24, w20, w19
  4025e8:	b	402f60 <ferror@plt+0x16c0>
  4025ec:	ldr	x20, [sp, #8]
  4025f0:	ldr	w17, [sp, #16]
  4025f4:	mov	x8, xzr
  4025f8:	b	402638 <ferror@plt+0xd98>
  4025fc:	ldr	x0, [x26, #752]
  402600:	mov	w2, #0x1                   	// #1
  402604:	mov	x1, x22
  402608:	bl	4086b4 <ferror@plt+0x6e14>
  40260c:	cmp	w0, #0x0
  402610:	cset	w8, eq  // eq = none
  402614:	and	w19, w19, w8
  402618:	ldr	x8, [x26, #752]
  40261c:	mov	w24, w20
  402620:	and	w24, w20, w19
  402624:	cbz	x8, 402f60 <ferror@plt+0x16c0>
  402628:	ldr	x8, [x25, #712]
  40262c:	ldr	x20, [sp, #8]
  402630:	ldr	w17, [sp, #16]
  402634:	adrp	x28, 41c000 <ferror@plt+0x1a760>
  402638:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  40263c:	ldr	x11, [sp]
  402640:	add	x9, x9, #0x295
  402644:	ldrb	w10, [x9]
  402648:	adrp	x23, 409000 <ferror@plt+0x7760>
  40264c:	sub	x11, x11, x8
  402650:	ldur	x8, [x9, #19]
  402654:	cmp	w10, #0x0
  402658:	adrp	x22, 41c000 <ferror@plt+0x1a760>
  40265c:	csel	x10, x11, xzr, ne  // ne = any
  402660:	add	x23, x23, #0xbd8
  402664:	stur	x10, [x9, #99]
  402668:	cbz	x8, 40271c <ferror@plt+0xe7c>
  40266c:	ldr	x10, [x22, #696]
  402670:	mov	x9, xzr
  402674:	mov	w21, #0x1                   	// #1
  402678:	mov	w11, #0x28                  	// #40
  40267c:	madd	x12, x9, x11, x10
  402680:	ldr	w12, [x12, #4]
  402684:	ldrsw	x13, [x23, x12, lsl #2]
  402688:	sxtw	x12, w21
  40268c:	mov	x14, x12
  402690:	mov	x15, x13
  402694:	mov	x16, x14
  402698:	mov	x14, x15
  40269c:	udiv	x15, x16, x15
  4026a0:	msub	x15, x15, x14, x16
  4026a4:	cbnz	x15, 402694 <ferror@plt+0xdf4>
  4026a8:	udiv	x13, x13, x14
  4026ac:	add	x9, x9, #0x1
  4026b0:	cmp	x9, x8
  4026b4:	mul	w21, w12, w13
  4026b8:	b.ne	40267c <ferror@plt+0xddc>  // b.any
  4026bc:	tbz	w17, #0, 402724 <ferror@plt+0xe84>
  4026c0:	sxtw	x19, w21
  4026c4:	cbz	x20, 4026d4 <ferror@plt+0xe34>
  4026c8:	udiv	x9, x20, x19
  4026cc:	msub	x9, x9, x19, x20
  4026d0:	cbz	x9, 40275c <ferror@plt+0xebc>
  4026d4:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4026d8:	add	x1, x1, #0xc88
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	mov	x0, xzr
  4026e4:	bl	401830 <dcgettext@plt>
  4026e8:	mov	x2, x0
  4026ec:	mov	w0, wzr
  4026f0:	mov	w1, wzr
  4026f4:	mov	x3, x20
  4026f8:	mov	w4, w21
  4026fc:	bl	401570 <error@plt>
  402700:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402704:	add	x9, x9, #0x2a8
  402708:	ldr	x8, [x9]
  40270c:	str	x19, [x9, #88]
  402710:	mov	x20, x19
  402714:	cbnz	x8, 402768 <ferror@plt+0xec8>
  402718:	b	402860 <ferror@plt+0xfc0>
  40271c:	mov	w21, #0x1                   	// #1
  402720:	tbnz	w17, #0, 4026c0 <ferror@plt+0xe20>
  402724:	cmp	w21, #0xf
  402728:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  40272c:	b.gt	40274c <ferror@plt+0xeac>
  402730:	mov	w10, #0x10                  	// #16
  402734:	sdiv	w10, w10, w21
  402738:	mul	w10, w10, w21
  40273c:	sxtw	x20, w10
  402740:	str	x20, [x9, #768]
  402744:	cbnz	x8, 402768 <ferror@plt+0xec8>
  402748:	b	402860 <ferror@plt+0xfc0>
  40274c:	mov	w20, w21
  402750:	str	x20, [x9, #768]
  402754:	cbnz	x8, 402768 <ferror@plt+0xec8>
  402758:	b	402860 <ferror@plt+0xfc0>
  40275c:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402760:	str	x20, [x9, #768]
  402764:	cbz	x8, 402860 <ferror@plt+0xfc0>
  402768:	ldr	x11, [x22, #696]
  40276c:	cmp	x8, #0x1
  402770:	b.ne	402780 <ferror@plt+0xee0>  // b.any
  402774:	mov	x9, xzr
  402778:	mov	x10, xzr
  40277c:	b	4027f8 <ferror@plt+0xf58>
  402780:	and	x9, x8, #0xfffffffffffffffe
  402784:	mov	x10, xzr
  402788:	mov	x12, xzr
  40278c:	add	x13, x11, #0x2c
  402790:	mov	x14, x9
  402794:	ldur	w15, [x13, #-40]
  402798:	ldr	w16, [x13]
  40279c:	ldursw	x17, [x13, #-16]
  4027a0:	ldrsw	x18, [x13, #24]
  4027a4:	ldrsw	x15, [x23, x15, lsl #2]
  4027a8:	ldrsw	x16, [x23, x16, lsl #2]
  4027ac:	add	x17, x17, #0x1
  4027b0:	add	x18, x18, #0x1
  4027b4:	udiv	x15, x20, x15
  4027b8:	udiv	x16, x20, x16
  4027bc:	sxtw	x15, w15
  4027c0:	sxtw	x16, w16
  4027c4:	mul	x15, x17, x15
  4027c8:	mul	x16, x18, x16
  4027cc:	cmp	x10, x15
  4027d0:	csel	x10, x15, x10, cc  // cc = lo, ul, last
  4027d4:	cmp	x12, x16
  4027d8:	csel	x12, x16, x12, cc  // cc = lo, ul, last
  4027dc:	subs	x14, x14, #0x2
  4027e0:	add	x13, x13, #0x50
  4027e4:	b.ne	402794 <ferror@plt+0xef4>  // b.any
  4027e8:	cmp	x10, x12
  4027ec:	csel	x10, x10, x12, hi  // hi = pmore
  4027f0:	cmp	x8, x9
  4027f4:	b.eq	402838 <ferror@plt+0xf98>  // b.none
  4027f8:	mov	w12, #0x28                  	// #40
  4027fc:	madd	x11, x9, x12, x11
  402800:	add	x11, x11, #0x1c
  402804:	ldur	w12, [x11, #-24]
  402808:	ldrsw	x13, [x11]
  40280c:	add	x9, x9, #0x1
  402810:	add	x11, x11, #0x28
  402814:	ldrsw	x12, [x23, x12, lsl #2]
  402818:	add	x13, x13, #0x1
  40281c:	udiv	x12, x20, x12
  402820:	sxtw	x12, w12
  402824:	mul	x12, x13, x12
  402828:	cmp	x10, x12
  40282c:	csel	x10, x12, x10, cc  // cc = lo, ul, last
  402830:	cmp	x9, x8
  402834:	b.cc	402804 <ferror@plt+0xf64>  // b.lo, b.ul, b.last
  402838:	ldr	x9, [x22, #696]
  40283c:	add	x9, x9, #0x20
  402840:	ldur	w11, [x9, #-28]
  402844:	ldur	w12, [x9, #-4]
  402848:	subs	x8, x8, #0x1
  40284c:	ldrsw	x11, [x23, x11, lsl #2]
  402850:	udiv	x11, x20, x11
  402854:	msub	w11, w12, w11, w10
  402858:	str	w11, [x9], #40
  40285c:	b.ne	402840 <ferror@plt+0xfa0>  // b.any
  402860:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402864:	ldrb	w8, [x8, #656]
  402868:	str	w24, [sp, #16]
  40286c:	cmp	w8, #0x1
  402870:	b.ne	402bac <ferror@plt+0x130c>  // b.any
  402874:	adrp	x20, 41c000 <ferror@plt+0x1a760>
  402878:	add	x20, x20, #0x2c8
  40287c:	ldr	x8, [x20, #16]
  402880:	mov	w9, #0x64                  	// #100
  402884:	cmp	x8, #0x64
  402888:	csel	x0, x8, x9, hi  // hi = pmore
  40288c:	str	x0, [sp, #24]
  402890:	bl	407ac8 <ferror@plt+0x6228>
  402894:	ldr	x27, [x20]
  402898:	adrp	x21, 41c000 <ferror@plt+0x1a760>
  40289c:	adrp	x19, 409000 <ferror@plt+0x7760>
  4028a0:	mov	w26, #0x1                   	// #1
  4028a4:	add	x21, x21, #0x2d8
  4028a8:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  4028ac:	adrp	x23, 41c000 <ferror@plt+0x1a760>
  4028b0:	add	x19, x19, #0x974
  4028b4:	str	x0, [sp, #8]
  4028b8:	ldrb	w8, [x28, #657]
  4028bc:	tbz	w8, #0, 4028d8 <ferror@plt+0x1038>
  4028c0:	ldp	x9, x10, [x21]
  4028c4:	subs	x10, x10, x9
  4028c8:	b.cc	4030dc <ferror@plt+0x183c>  // b.lo, b.ul, b.last
  4028cc:	cmp	x10, x27
  4028d0:	b.hi	4028e0 <ferror@plt+0x1040>  // b.pmore
  4028d4:	b	4030dc <ferror@plt+0x183c>
  4028d8:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4028dc:	ldr	x9, [x9, #728]
  4028e0:	mov	x22, xzr
  4028e4:	cbz	x9, 402970 <ferror@plt+0x10d0>
  4028e8:	ldr	x8, [x24, #752]
  4028ec:	cbz	x8, 402fb0 <ferror@plt+0x1710>
  4028f0:	mov	x25, x28
  4028f4:	mov	w20, #0x1                   	// #1
  4028f8:	mov	x0, x8
  4028fc:	bl	401670 <fgetc@plt>
  402900:	cmn	w0, #0x1
  402904:	b.ne	40292c <ferror@plt+0x108c>  // b.any
  402908:	bl	401880 <__errno_location@plt>
  40290c:	ldr	w0, [x0]
  402910:	bl	404a98 <ferror@plt+0x31f8>
  402914:	and	w20, w20, w0
  402918:	bl	403e58 <ferror@plt+0x25b8>
  40291c:	ldr	x8, [x24, #752]
  402920:	and	w20, w20, w0
  402924:	cbnz	x8, 4028f8 <ferror@plt+0x1058>
  402928:	b	402cf8 <ferror@plt+0x1458>
  40292c:	mov	w28, w0
  402930:	and	w26, w26, w20
  402934:	tbnz	w0, #31, 402f50 <ferror@plt+0x16b0>
  402938:	add	x27, x27, #0x1
  40293c:	bl	401790 <__ctype_b_loc@plt>
  402940:	ldr	x8, [x0]
  402944:	ldrh	w8, [x8, w28, uxtw #1]
  402948:	tbz	w8, #14, 402b84 <ferror@plt+0x12e4>
  40294c:	ldr	x8, [sp, #8]
  402950:	strb	w28, [x8, x22]
  402954:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402958:	ldr	x8, [x8, #728]
  40295c:	add	x22, x22, #0x1
  402960:	mov	x28, x25
  402964:	cmp	x22, x8
  402968:	b.cc	4028e8 <ferror@plt+0x1048>  // b.lo, b.ul, b.last
  40296c:	ldrb	w8, [x28, #657]
  402970:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402974:	ldr	x9, [x9, #736]
  402978:	cmp	x27, x9
  40297c:	b.cc	402aa0 <ferror@plt+0x1200>  // b.lo, b.ul, b.last
  402980:	mov	x9, x22
  402984:	cbz	w8, 402aa0 <ferror@plt+0x1200>
  402988:	ldr	x20, [sp, #8]
  40298c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402990:	mov	w1, #0x20                  	// #32
  402994:	strb	wzr, [x20, x9]
  402998:	ldr	x8, [x8, #704]
  40299c:	mvn	x9, x9
  4029a0:	add	x0, x27, x9
  4029a4:	blr	x8
  4029a8:	adrp	x22, 40b000 <ferror@plt+0x9760>
  4029ac:	add	x22, x22, #0xc9
  4029b0:	b	4029c8 <ferror@plt+0x1128>
  4029b4:	ldr	x1, [x23, #624]
  4029b8:	adrp	x0, 40b000 <ferror@plt+0x9760>
  4029bc:	add	x0, x0, #0xcf
  4029c0:	bl	401840 <fputs_unlocked@plt>
  4029c4:	add	x20, x20, #0x1
  4029c8:	ldrb	w1, [x20]
  4029cc:	cmp	w1, #0xd
  4029d0:	b.hi	402a28 <ferror@plt+0x1188>  // b.pmore
  4029d4:	adr	x8, 4029b4 <ferror@plt+0x1114>
  4029d8:	ldrb	w9, [x19, x1]
  4029dc:	add	x8, x8, x9, lsl #2
  4029e0:	br	x8
  4029e4:	ldr	x1, [x23, #624]
  4029e8:	mov	x0, x22
  4029ec:	bl	401840 <fputs_unlocked@plt>
  4029f0:	add	x20, x20, #0x1
  4029f4:	b	4029c8 <ferror@plt+0x1128>
  4029f8:	ldr	x1, [x23, #624]
  4029fc:	adrp	x0, 40b000 <ferror@plt+0x9760>
  402a00:	add	x0, x0, #0xcc
  402a04:	bl	401840 <fputs_unlocked@plt>
  402a08:	add	x20, x20, #0x1
  402a0c:	b	4029c8 <ferror@plt+0x1128>
  402a10:	ldr	x1, [x23, #624]
  402a14:	adrp	x0, 40b000 <ferror@plt+0x9760>
  402a18:	add	x0, x0, #0xd8
  402a1c:	bl	401840 <fputs_unlocked@plt>
  402a20:	add	x20, x20, #0x1
  402a24:	b	4029c8 <ferror@plt+0x1128>
  402a28:	ldr	x0, [x23, #624]
  402a2c:	ldp	x8, x9, [x0, #40]
  402a30:	cmp	x8, x9
  402a34:	b.cs	402a94 <ferror@plt+0x11f4>  // b.hs, b.nlast
  402a38:	add	x9, x8, #0x1
  402a3c:	str	x9, [x0, #40]
  402a40:	strb	w1, [x8]
  402a44:	add	x20, x20, #0x1
  402a48:	b	4029c8 <ferror@plt+0x1128>
  402a4c:	ldr	x1, [x23, #624]
  402a50:	adrp	x0, 40b000 <ferror@plt+0x9760>
  402a54:	add	x0, x0, #0xd5
  402a58:	bl	401840 <fputs_unlocked@plt>
  402a5c:	add	x20, x20, #0x1
  402a60:	b	4029c8 <ferror@plt+0x1128>
  402a64:	ldr	x1, [x23, #624]
  402a68:	adrp	x0, 40b000 <ferror@plt+0x9760>
  402a6c:	add	x0, x0, #0xd2
  402a70:	bl	401840 <fputs_unlocked@plt>
  402a74:	add	x20, x20, #0x1
  402a78:	b	4029c8 <ferror@plt+0x1128>
  402a7c:	ldr	x1, [x23, #624]
  402a80:	adrp	x0, 40b000 <ferror@plt+0x9760>
  402a84:	add	x0, x0, #0xdb
  402a88:	bl	401840 <fputs_unlocked@plt>
  402a8c:	add	x20, x20, #0x1
  402a90:	b	4029c8 <ferror@plt+0x1128>
  402a94:	bl	401730 <__overflow@plt>
  402a98:	add	x20, x20, #0x1
  402a9c:	b	4029c8 <ferror@plt+0x1128>
  402aa0:	ldr	x8, [sp, #24]
  402aa4:	cmp	x22, x8
  402aa8:	b.ne	402abc <ferror@plt+0x121c>  // b.any
  402aac:	ldr	x0, [sp, #8]
  402ab0:	add	x1, sp, #0x18
  402ab4:	bl	407c60 <ferror@plt+0x63c0>
  402ab8:	str	x0, [sp, #8]
  402abc:	ldr	x8, [x24, #752]
  402ac0:	cbz	x8, 402fb0 <ferror@plt+0x1710>
  402ac4:	mov	w20, #0x1                   	// #1
  402ac8:	mov	x0, x8
  402acc:	bl	401670 <fgetc@plt>
  402ad0:	cmn	w0, #0x1
  402ad4:	b.ne	402afc <ferror@plt+0x125c>  // b.any
  402ad8:	bl	401880 <__errno_location@plt>
  402adc:	ldr	w0, [x0]
  402ae0:	bl	404a98 <ferror@plt+0x31f8>
  402ae4:	and	w20, w20, w0
  402ae8:	bl	403e58 <ferror@plt+0x25b8>
  402aec:	ldr	x8, [x24, #752]
  402af0:	and	w20, w20, w0
  402af4:	cbnz	x8, 402ac8 <ferror@plt+0x1228>
  402af8:	b	402cf8 <ferror@plt+0x1458>
  402afc:	mov	w28, w0
  402b00:	and	w26, w26, w20
  402b04:	tbnz	w0, #31, 402f50 <ferror@plt+0x16b0>
  402b08:	add	x27, x27, #0x1
  402b0c:	cbz	w28, 402b8c <ferror@plt+0x12ec>
  402b10:	bl	401790 <__ctype_b_loc@plt>
  402b14:	ldr	x8, [x0]
  402b18:	ldrh	w8, [x8, w28, uxtw #1]
  402b1c:	tbz	w8, #14, 402b98 <ferror@plt+0x12f8>
  402b20:	ldr	x8, [sp, #8]
  402b24:	add	x9, x22, #0x1
  402b28:	strb	w28, [x8, x22]
  402b2c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402b30:	add	x8, x8, #0x291
  402b34:	ldur	x8, [x8, #79]
  402b38:	mov	x22, x9
  402b3c:	adrp	x28, 41c000 <ferror@plt+0x1a760>
  402b40:	cmp	x27, x8
  402b44:	b.cc	402aa0 <ferror@plt+0x1200>  // b.lo, b.ul, b.last
  402b48:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402b4c:	add	x8, x8, #0x291
  402b50:	ldrb	w8, [x8]
  402b54:	mov	x22, x9
  402b58:	cbz	w8, 402aa0 <ferror@plt+0x1200>
  402b5c:	b	402988 <ferror@plt+0x10e8>
  402b60:	ldr	x0, [x23, #624]
  402b64:	ldp	x8, x9, [x0, #40]
  402b68:	cmp	x8, x9
  402b6c:	b.cs	402ba0 <ferror@plt+0x1300>  // b.hs, b.nlast
  402b70:	add	x9, x8, #0x1
  402b74:	str	x9, [x0, #40]
  402b78:	mov	w9, #0xa                   	// #10
  402b7c:	strb	w9, [x8]
  402b80:	b	4028b8 <ferror@plt+0x1018>
  402b84:	mov	x28, x25
  402b88:	b	4028b8 <ferror@plt+0x1018>
  402b8c:	mov	x9, x22
  402b90:	adrp	x28, 41c000 <ferror@plt+0x1a760>
  402b94:	b	402988 <ferror@plt+0x10e8>
  402b98:	adrp	x28, 41c000 <ferror@plt+0x1a760>
  402b9c:	b	4028b8 <ferror@plt+0x1018>
  402ba0:	mov	w1, #0xa                   	// #10
  402ba4:	bl	401730 <__overflow@plt>
  402ba8:	b	4028b8 <ferror@plt+0x1018>
  402bac:	lsr	x8, x20, #62
  402bb0:	cbnz	x8, 4032e4 <ferror@plt+0x1a44>
  402bb4:	lsl	x0, x20, #1
  402bb8:	bl	407ac8 <ferror@plt+0x6228>
  402bbc:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402bc0:	add	x9, x9, #0x291
  402bc4:	ldur	x23, [x9, #111]
  402bc8:	ldrb	w8, [x9]
  402bcc:	ldur	x21, [x9, #55]
  402bd0:	str	x0, [sp, #8]
  402bd4:	add	x9, x0, x23
  402bd8:	stp	x0, x9, [sp, #24]
  402bdc:	tbz	w8, #0, 402d00 <ferror@plt+0x1460>
  402be0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402be4:	ldr	x8, [x8, #736]
  402be8:	subs	x8, x8, x21
  402bec:	b.ls	402df4 <ferror@plt+0x1554>  // b.plast
  402bf0:	cmp	x8, x23
  402bf4:	csel	x26, x8, x23, cc  // cc = lo, ul, last
  402bf8:	sub	x8, x26, #0x1
  402bfc:	cmp	x8, x23
  402c00:	b.cs	402dc8 <ferror@plt+0x1528>  // b.hs, b.nlast
  402c04:	ldr	x24, [sp, #8]
  402c08:	mov	w25, wzr
  402c0c:	mov	w28, #0x1                   	// #1
  402c10:	adrp	x19, 41c000 <ferror@plt+0x1a760>
  402c14:	ldr	x3, [x19, #752]
  402c18:	cbz	x3, 402c80 <ferror@plt+0x13e0>
  402c1c:	mov	x22, xzr
  402c20:	mov	w20, #0x1                   	// #1
  402c24:	sub	x23, x26, x22
  402c28:	add	x0, x24, x22
  402c2c:	mov	w1, #0x1                   	// #1
  402c30:	mov	x2, x23
  402c34:	bl	401740 <fread_unlocked@plt>
  402c38:	cmp	x0, x23
  402c3c:	add	x22, x0, x22
  402c40:	b.eq	402c64 <ferror@plt+0x13c4>  // b.none
  402c44:	bl	401880 <__errno_location@plt>
  402c48:	ldr	w0, [x0]
  402c4c:	bl	404a98 <ferror@plt+0x31f8>
  402c50:	and	w20, w20, w0
  402c54:	bl	403e58 <ferror@plt+0x25b8>
  402c58:	ldr	x3, [x19, #752]
  402c5c:	and	w20, w20, w0
  402c60:	cbnz	x3, 402c24 <ferror@plt+0x1384>
  402c64:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402c68:	ldr	x23, [x8, #768]
  402c6c:	and	w8, w20, w28
  402c70:	cmp	x22, x23
  402c74:	and	w28, w8, #0x1
  402c78:	b.cs	402c98 <ferror@plt+0x13f8>  // b.hs, b.nlast
  402c7c:	b	402e40 <ferror@plt+0x15a0>
  402c80:	mov	x22, xzr
  402c84:	mov	w20, #0x1                   	// #1
  402c88:	and	w8, w20, w28
  402c8c:	cmp	x22, x23
  402c90:	and	w28, w8, #0x1
  402c94:	b.cc	402e40 <ferror@plt+0x15a0>  // b.lo, b.ul, b.last
  402c98:	b.ne	4031f4 <ferror@plt+0x1954>  // b.any
  402c9c:	eor	w25, w25, #0x1
  402ca0:	and	x8, x25, #0xff
  402ca4:	add	x9, sp, #0x18
  402ca8:	ldr	x22, [x9, x8, lsl #3]
  402cac:	mov	x0, x21
  402cb0:	mov	x1, x23
  402cb4:	mov	x3, x24
  402cb8:	mov	x2, x22
  402cbc:	bl	404bf4 <ferror@plt+0x3354>
  402cc0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402cc4:	ldr	x8, [x8, #736]
  402cc8:	add	x21, x23, x21
  402ccc:	subs	x8, x8, x21
  402cd0:	b.ls	402e3c <ferror@plt+0x159c>  // b.plast
  402cd4:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402cd8:	ldr	x23, [x9, #768]
  402cdc:	mov	x24, x22
  402ce0:	cmp	x8, x23
  402ce4:	csel	x26, x8, x23, cc  // cc = lo, ul, last
  402ce8:	sub	x8, x26, #0x1
  402cec:	cmp	x8, x23
  402cf0:	b.cc	402c14 <ferror@plt+0x1374>  // b.lo, b.ul, b.last
  402cf4:	b	402dc8 <ferror@plt+0x1528>
  402cf8:	and	w26, w26, w20
  402cfc:	b	402f50 <ferror@plt+0x16b0>
  402d00:	cbz	x23, 402dc8 <ferror@plt+0x1528>
  402d04:	ldr	x24, [sp, #8]
  402d08:	mov	w28, wzr
  402d0c:	mov	w26, #0x1                   	// #1
  402d10:	adrp	x19, 41c000 <ferror@plt+0x1a760>
  402d14:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  402d18:	ldr	x3, [x19, #752]
  402d1c:	cbz	x3, 402d7c <ferror@plt+0x14dc>
  402d20:	mov	x22, xzr
  402d24:	mov	w20, #0x1                   	// #1
  402d28:	sub	x25, x23, x22
  402d2c:	add	x0, x24, x22
  402d30:	mov	w1, #0x1                   	// #1
  402d34:	mov	x2, x25
  402d38:	bl	401740 <fread_unlocked@plt>
  402d3c:	cmp	x0, x25
  402d40:	add	x22, x0, x22
  402d44:	b.eq	402d68 <ferror@plt+0x14c8>  // b.none
  402d48:	bl	401880 <__errno_location@plt>
  402d4c:	ldr	w0, [x0]
  402d50:	bl	404a98 <ferror@plt+0x31f8>
  402d54:	and	w20, w20, w0
  402d58:	bl	403e58 <ferror@plt+0x25b8>
  402d5c:	ldr	x3, [x19, #752]
  402d60:	and	w20, w20, w0
  402d64:	cbnz	x3, 402d28 <ferror@plt+0x1488>
  402d68:	ldr	x23, [x27, #768]
  402d6c:	cmp	x22, x23
  402d70:	and	w26, w26, w20
  402d74:	b.cs	402d90 <ferror@plt+0x14f0>  // b.hs, b.nlast
  402d78:	b	402de8 <ferror@plt+0x1548>
  402d7c:	mov	x22, xzr
  402d80:	mov	w20, #0x1                   	// #1
  402d84:	cmp	x22, x23
  402d88:	and	w26, w26, w20
  402d8c:	b.cc	402de8 <ferror@plt+0x1548>  // b.lo, b.ul, b.last
  402d90:	b.ne	4031c8 <ferror@plt+0x1928>  // b.any
  402d94:	eor	w28, w28, #0x1
  402d98:	and	x8, x28, #0x1
  402d9c:	add	x9, sp, #0x18
  402da0:	ldr	x22, [x9, x8, lsl #3]
  402da4:	mov	x0, x21
  402da8:	mov	x1, x23
  402dac:	mov	x3, x24
  402db0:	mov	x2, x22
  402db4:	bl	404bf4 <ferror@plt+0x3354>
  402db8:	add	x21, x23, x21
  402dbc:	ldr	x23, [x27, #768]
  402dc0:	mov	x24, x22
  402dc4:	cbnz	x23, 402d18 <ferror@plt+0x1478>
  402dc8:	adrp	x0, 40b000 <ferror@plt+0x9760>
  402dcc:	adrp	x1, 40a000 <ferror@plt+0x8760>
  402dd0:	adrp	x3, 40b000 <ferror@plt+0x9760>
  402dd4:	add	x0, x0, #0x167
  402dd8:	add	x1, x1, #0xef5
  402ddc:	add	x3, x3, #0x185
  402de0:	mov	w2, #0x508                 	// #1288
  402de4:	bl	401870 <__assert_fail@plt>
  402de8:	adrp	x20, 41c000 <ferror@plt+0x1a760>
  402dec:	add	x20, x20, #0x291
  402df0:	b	402e58 <ferror@plt+0x15b8>
  402df4:	mov	w25, wzr
  402df8:	mov	x22, xzr
  402dfc:	mov	w26, #0x1                   	// #1
  402e00:	b	402e48 <ferror@plt+0x15a8>
  402e04:	ldrsw	x8, [x22, #616]
  402e08:	add	x8, x20, x8, lsl #3
  402e0c:	ldr	x21, [x8, #16]
  402e10:	ldrb	w8, [x21]
  402e14:	cbz	w8, 4023b8 <ferror@plt+0xb18>
  402e18:	cmp	w8, #0x2b
  402e1c:	b.ne	402e24 <ferror@plt+0x1584>  // b.any
  402e20:	add	x21, x21, #0x1
  402e24:	mov	w1, #0x2e                  	// #46
  402e28:	mov	x0, x21
  402e2c:	bl	4017f0 <strchr@plt>
  402e30:	cbz	x0, 402fbc <ferror@plt+0x171c>
  402e34:	mov	w2, #0xa                   	// #10
  402e38:	b	403008 <ferror@plt+0x1768>
  402e3c:	mov	x22, xzr
  402e40:	cmp	w28, #0x0
  402e44:	cset	w26, ne  // ne = any
  402e48:	adrp	x20, 41c000 <ferror@plt+0x1a760>
  402e4c:	tst	w25, #0xff
  402e50:	add	x20, x20, #0x291
  402e54:	cset	w28, ne  // ne = any
  402e58:	adrp	x17, 409000 <ferror@plt+0x7760>
  402e5c:	add	x17, x17, #0xbd8
  402e60:	cbz	x22, 402f20 <ferror@plt+0x1680>
  402e64:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402e68:	ldr	x8, [x8, #680]
  402e6c:	cbz	x8, 402ecc <ferror@plt+0x162c>
  402e70:	adrp	x10, 41c000 <ferror@plt+0x1a760>
  402e74:	ldr	x10, [x10, #696]
  402e78:	mov	x9, xzr
  402e7c:	mov	w12, #0x1                   	// #1
  402e80:	mov	w11, #0x28                  	// #40
  402e84:	madd	x13, x9, x11, x10
  402e88:	ldr	w13, [x13, #4]
  402e8c:	sxtw	x12, w12
  402e90:	mov	x14, x12
  402e94:	ldrsw	x13, [x17, x13, lsl #2]
  402e98:	mov	x15, x13
  402e9c:	mov	x16, x14
  402ea0:	mov	x14, x15
  402ea4:	udiv	x15, x16, x15
  402ea8:	msub	x15, x15, x14, x16
  402eac:	cbnz	x15, 402e9c <ferror@plt+0x15fc>
  402eb0:	udiv	x13, x13, x14
  402eb4:	add	x9, x9, #0x1
  402eb8:	cmp	x9, x8
  402ebc:	mul	w12, w12, w13
  402ec0:	b.ne	402e84 <ferror@plt+0x15e4>  // b.any
  402ec4:	sxtw	x8, w12
  402ec8:	b	402ed0 <ferror@plt+0x1630>
  402ecc:	mov	w8, #0x1                   	// #1
  402ed0:	add	x9, x22, x8
  402ed4:	and	x10, x28, #0x1
  402ed8:	add	x19, sp, #0x18
  402edc:	sub	x9, x9, #0x1
  402ee0:	ldr	x23, [x19, x10, lsl #3]
  402ee4:	udiv	x10, x9, x8
  402ee8:	msub	x8, x10, x8, x9
  402eec:	add	x8, x8, x22
  402ef0:	add	x0, x23, x22
  402ef4:	sub	x2, x9, x8
  402ef8:	mov	w1, wzr
  402efc:	bl	401690 <memset@plt>
  402f00:	mvn	w8, w28
  402f04:	and	x8, x8, #0x1
  402f08:	ldr	x2, [x19, x8, lsl #3]
  402f0c:	mov	x0, x21
  402f10:	mov	x1, x22
  402f14:	mov	x3, x23
  402f18:	bl	404bf4 <ferror@plt+0x3354>
  402f1c:	add	x21, x21, x22
  402f20:	ldur	x8, [x20, #47]
  402f24:	mov	w1, #0xa                   	// #10
  402f28:	mov	x0, x21
  402f2c:	blr	x8
  402f30:	ldur	x8, [x20, #79]
  402f34:	cmp	x21, x8
  402f38:	b.cc	402f50 <ferror@plt+0x16b0>  // b.lo, b.ul, b.last
  402f3c:	ldrb	w8, [x20]
  402f40:	cbz	w8, 402f50 <ferror@plt+0x16b0>
  402f44:	mov	w0, wzr
  402f48:	bl	404a98 <ferror@plt+0x31f8>
  402f4c:	and	w26, w26, w0
  402f50:	ldr	x0, [sp, #8]
  402f54:	bl	4017d0 <free@plt>
  402f58:	ldr	w24, [sp, #16]
  402f5c:	and	w24, w24, w26
  402f60:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402f64:	ldrb	w8, [x8, #662]
  402f68:	cmp	w8, #0x1
  402f6c:	b.ne	402f84 <ferror@plt+0x16e4>  // b.any
  402f70:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402f74:	ldr	x0, [x8, #632]
  402f78:	bl	4085d8 <ferror@plt+0x6d38>
  402f7c:	cmn	w0, #0x1
  402f80:	b.eq	403294 <ferror@plt+0x19f4>  // b.none
  402f84:	mvn	w8, w24
  402f88:	and	w0, w8, #0x1
  402f8c:	add	sp, sp, #0x2, lsl #12
  402f90:	add	sp, sp, #0xa0
  402f94:	ldp	x20, x19, [sp, #80]
  402f98:	ldp	x22, x21, [sp, #64]
  402f9c:	ldp	x24, x23, [sp, #48]
  402fa0:	ldp	x26, x25, [sp, #32]
  402fa4:	ldp	x28, x27, [sp, #16]
  402fa8:	ldp	x29, x30, [sp], #96
  402fac:	ret
  402fb0:	mov	w20, #0x1                   	// #1
  402fb4:	and	w26, w26, w20
  402fb8:	b	402f50 <ferror@plt+0x16b0>
  402fbc:	ldrb	w8, [x21]
  402fc0:	cmp	w8, #0x30
  402fc4:	b.ne	403004 <ferror@plt+0x1764>  // b.any
  402fc8:	ldrb	w8, [x21, #1]
  402fcc:	orr	w8, w8, #0x20
  402fd0:	cmp	w8, #0x78
  402fd4:	b.ne	403004 <ferror@plt+0x1764>  // b.any
  402fd8:	mov	w2, #0x10                  	// #16
  402fdc:	b	403008 <ferror@plt+0x1768>
  402fe0:	ldrb	w8, [x21]
  402fe4:	cmp	w8, #0x30
  402fe8:	b.ne	403060 <ferror@plt+0x17c0>  // b.any
  402fec:	ldrb	w8, [x21, #1]
  402ff0:	orr	w8, w8, #0x20
  402ff4:	cmp	w8, #0x78
  402ff8:	b.ne	403060 <ferror@plt+0x17c0>  // b.any
  402ffc:	mov	w2, #0x10                  	// #16
  403000:	b	403064 <ferror@plt+0x17c4>
  403004:	mov	w2, #0x8                   	// #8
  403008:	adrp	x4, 40b000 <ferror@plt+0x9760>
  40300c:	add	x4, x4, #0xf1
  403010:	sub	x3, x29, #0x88
  403014:	mov	x0, x21
  403018:	mov	x1, xzr
  40301c:	bl	4081ec <ferror@plt+0x694c>
  403020:	cbnz	w0, 4023b8 <ferror@plt+0xb18>
  403024:	ldr	x8, [sp, #24]
  403028:	ldrsw	x10, [x22, #616]
  40302c:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  403030:	add	x9, x9, #0x295
  403034:	mov	w23, #0x1                   	// #1
  403038:	strb	w23, [x9]
  40303c:	stur	x8, [x9, #51]
  403040:	add	x8, x20, x10, lsl #3
  403044:	sub	x10, x29, #0x88
  403048:	ldr	x9, [x8]
  40304c:	ldr	x10, [x10]
  403050:	add	x20, x20, #0x10
  403054:	str	x9, [x8, #16]
  403058:	str	x10, [sp]
  40305c:	b	4023d0 <ferror@plt+0xb30>
  403060:	mov	w2, #0x8                   	// #8
  403064:	adrp	x4, 40b000 <ferror@plt+0x9760>
  403068:	add	x4, x4, #0xf1
  40306c:	add	x3, sp, #0x18
  403070:	mov	x0, x21
  403074:	mov	x1, xzr
  403078:	bl	4081ec <ferror@plt+0x694c>
  40307c:	cbz	w0, 4030ac <ferror@plt+0x180c>
  403080:	sub	x8, x29, #0x88
  403084:	ldr	x8, [x8]
  403088:	ldrsw	x9, [x22, #616]
  40308c:	adrp	x10, 41c000 <ferror@plt+0x1a760>
  403090:	mov	w23, #0x1                   	// #1
  403094:	str	x8, [x10, #712]
  403098:	add	x8, x20, x9, lsl #3
  40309c:	ldr	x9, [x8]
  4030a0:	add	x20, x20, #0x8
  4030a4:	str	x9, [x8, #8]
  4030a8:	b	4023d0 <ferror@plt+0xb30>
  4030ac:	sub	x11, x29, #0x88
  4030b0:	ldr	x8, [sp, #24]
  4030b4:	ldr	x11, [x11]
  4030b8:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4030bc:	add	x9, x9, #0x295
  4030c0:	mov	w10, #0x1                   	// #1
  4030c4:	mov	w23, wzr
  4030c8:	str	x11, [sp]
  4030cc:	strb	w10, [x9]
  4030d0:	stur	x8, [x9, #51]
  4030d4:	add	x20, x20, #0x10
  4030d8:	b	4023d0 <ferror@plt+0xb30>
  4030dc:	ldr	x0, [sp, #8]
  4030e0:	bl	4017d0 <free@plt>
  4030e4:	mov	w0, wzr
  4030e8:	bl	404a98 <ferror@plt+0x31f8>
  4030ec:	and	w26, w26, w0
  4030f0:	b	402f58 <ferror@plt+0x16b8>
  4030f4:	mov	w0, #0x1                   	// #1
  4030f8:	bl	4019bc <ferror@plt+0x11c>
  4030fc:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  403100:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  403104:	ldr	x0, [x8, #624]
  403108:	ldr	x3, [x9, #480]
  40310c:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403110:	adrp	x2, 40a000 <ferror@plt+0x8760>
  403114:	adrp	x4, 40a000 <ferror@plt+0x8760>
  403118:	add	x1, x1, #0xb4f
  40311c:	add	x2, x2, #0xbd9
  403120:	add	x4, x4, #0xbe7
  403124:	mov	x5, xzr
  403128:	bl	4079a0 <ferror@plt+0x6100>
  40312c:	mov	w0, wzr
  403130:	bl	401560 <exit@plt>
  403134:	mov	w0, wzr
  403138:	bl	4019bc <ferror@plt+0x11c>
  40313c:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403140:	add	x1, x1, #0xb64
  403144:	mov	w2, #0x5                   	// #5
  403148:	mov	x0, xzr
  40314c:	bl	401830 <dcgettext@plt>
  403150:	ldr	x8, [x19, #608]
  403154:	mov	x2, x0
  403158:	mov	w0, #0x1                   	// #1
  40315c:	mov	w1, wzr
  403160:	ldrb	w3, [x8]
  403164:	bl	401570 <error@plt>
  403168:	ldr	w1, [sp, #20]
  40316c:	ldr	x4, [x19, #608]
  403170:	adrp	x3, 409000 <ferror@plt+0x7760>
  403174:	add	x3, x3, #0xa28
  403178:	mov	w2, #0x53                  	// #83
  40317c:	bl	408128 <ferror@plt+0x6888>
  403180:	ldr	w1, [sp, #20]
  403184:	ldr	x4, [x19, #608]
  403188:	adrp	x3, 409000 <ferror@plt+0x7760>
  40318c:	add	x3, x3, #0xa28
  403190:	mov	w2, #0x6a                  	// #106
  403194:	bl	408128 <ferror@plt+0x6888>
  403198:	ldr	w1, [sp, #20]
  40319c:	ldr	x4, [x24, #608]
  4031a0:	adrp	x3, 409000 <ferror@plt+0x7760>
  4031a4:	add	x3, x3, #0xa28
  4031a8:	mov	w2, #0x4e                  	// #78
  4031ac:	bl	408128 <ferror@plt+0x6888>
  4031b0:	ldr	w1, [sp, #20]
  4031b4:	ldr	x4, [x19, #608]
  4031b8:	adrp	x3, 409000 <ferror@plt+0x7760>
  4031bc:	add	x3, x3, #0xa28
  4031c0:	mov	w2, #0x77                  	// #119
  4031c4:	bl	408128 <ferror@plt+0x6888>
  4031c8:	adrp	x0, 40b000 <ferror@plt+0x9760>
  4031cc:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4031d0:	adrp	x3, 40b000 <ferror@plt+0x9760>
  4031d4:	add	x0, x0, #0x136
  4031d8:	add	x1, x1, #0xef5
  4031dc:	add	x3, x3, #0x156
  4031e0:	mov	w2, #0x584                 	// #1412
  4031e4:	bl	401870 <__assert_fail@plt>
  4031e8:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4031ec:	add	x1, x1, #0xbf4
  4031f0:	b	4032c8 <ferror@plt+0x1a28>
  4031f4:	adrp	x0, 40b000 <ferror@plt+0x9760>
  4031f8:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4031fc:	adrp	x3, 40b000 <ferror@plt+0x9760>
  403200:	add	x0, x0, #0x136
  403204:	add	x1, x1, #0xef5
  403208:	add	x3, x3, #0x156
  40320c:	mov	w2, #0x576                 	// #1398
  403210:	bl	401870 <__assert_fail@plt>
  403214:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403218:	add	x1, x1, #0xc22
  40321c:	mov	w2, #0x5                   	// #5
  403220:	mov	x0, xzr
  403224:	bl	401830 <dcgettext@plt>
  403228:	ldrsw	x8, [x22, #616]
  40322c:	mov	x19, x0
  403230:	add	x8, x20, x8, lsl #3
  403234:	ldr	x8, [x8, #8]
  403238:	mov	x0, x8
  40323c:	bl	407370 <ferror@plt+0x5ad0>
  403240:	mov	x3, x0
  403244:	mov	w0, wzr
  403248:	mov	w1, wzr
  40324c:	mov	x2, x19
  403250:	bl	401570 <error@plt>
  403254:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403258:	add	x1, x1, #0xc33
  40325c:	mov	w2, #0x5                   	// #5
  403260:	mov	x0, xzr
  403264:	bl	401830 <dcgettext@plt>
  403268:	adrp	x2, 40b000 <ferror@plt+0x9760>
  40326c:	mov	x3, x0
  403270:	add	x2, x2, #0x213
  403274:	mov	w0, wzr
  403278:	mov	w1, wzr
  40327c:	bl	401570 <error@plt>
  403280:	mov	w0, #0x1                   	// #1
  403284:	bl	4019bc <ferror@plt+0x11c>
  403288:	adrp	x1, 40a000 <ferror@plt+0x8760>
  40328c:	add	x1, x1, #0xc60
  403290:	b	4032c8 <ferror@plt+0x1a28>
  403294:	bl	401880 <__errno_location@plt>
  403298:	ldr	w19, [x0]
  40329c:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4032a0:	add	x1, x1, #0xcb5
  4032a4:	mov	w2, #0x5                   	// #5
  4032a8:	mov	x0, xzr
  4032ac:	bl	401830 <dcgettext@plt>
  4032b0:	mov	x2, x0
  4032b4:	mov	w0, #0x1                   	// #1
  4032b8:	mov	w1, w19
  4032bc:	bl	401570 <error@plt>
  4032c0:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4032c4:	add	x1, x1, #0xf4
  4032c8:	mov	w2, #0x5                   	// #5
  4032cc:	mov	x0, xzr
  4032d0:	bl	401830 <dcgettext@plt>
  4032d4:	mov	x2, x0
  4032d8:	mov	w0, #0x1                   	// #1
  4032dc:	mov	w1, wzr
  4032e0:	bl	401570 <error@plt>
  4032e4:	bl	407e04 <ferror@plt+0x6564>
  4032e8:	sub	sp, sp, #0x50
  4032ec:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4032f0:	add	x9, x9, #0x29c
  4032f4:	ldp	w9, w8, [x9]
  4032f8:	add	x10, sp, #0x4
  4032fc:	stp	x20, x19, [sp, #64]
  403300:	sxtw	x8, w8
  403304:	add	x19, x10, #0x17
  403308:	str	x21, [sp, #48]
  40330c:	cmp	w9, #0x8
  403310:	sub	x21, x19, x8
  403314:	stp	x29, x30, [sp, #32]
  403318:	add	x29, sp, #0x20
  40331c:	strb	wzr, [sp, #28]
  403320:	strb	w1, [sp, #27]
  403324:	b.eq	403358 <ferror@plt+0x1ab8>  // b.none
  403328:	cmp	w9, #0xa
  40332c:	b.eq	403370 <ferror@plt+0x1ad0>  // b.none
  403330:	cmp	w9, #0x10
  403334:	b.ne	40339c <ferror@plt+0x1afc>  // b.any
  403338:	adrp	x9, 40a000 <ferror@plt+0x8760>
  40333c:	add	x9, x9, #0xe7e
  403340:	and	x10, x0, #0xf
  403344:	ldrb	w10, [x9, x10]
  403348:	lsr	x0, x0, #4
  40334c:	strb	w10, [x19, #-1]!
  403350:	cbnz	x0, 403340 <ferror@plt+0x1aa0>
  403354:	b	40339c <ferror@plt+0x1afc>
  403358:	mov	w9, #0x30                  	// #48
  40335c:	bfxil	w9, w0, #0, #3
  403360:	lsr	x0, x0, #3
  403364:	strb	w9, [x19, #-1]!
  403368:	cbnz	x0, 403358 <ferror@plt+0x1ab8>
  40336c:	b	40339c <ferror@plt+0x1afc>
  403370:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403374:	movk	x9, #0xcccd
  403378:	mov	w10, #0xa                   	// #10
  40337c:	umulh	x11, x0, x9
  403380:	lsr	x11, x11, #3
  403384:	msub	w12, w11, w10, w0
  403388:	orr	w12, w12, #0x30
  40338c:	cmp	x0, #0x9
  403390:	strb	w12, [x19, #-1]!
  403394:	mov	x0, x11
  403398:	b.hi	40337c <ferror@plt+0x1adc>  // b.pmore
  40339c:	cmp	x21, x19
  4033a0:	b.cs	4033f8 <ferror@plt+0x1b58>  // b.hs, b.nlast
  4033a4:	add	x9, sp, #0x4
  4033a8:	sub	x10, x9, x8
  4033ac:	sub	x8, x8, x9
  4033b0:	add	x8, x8, x19
  4033b4:	sub	x20, x8, #0x17
  4033b8:	add	x0, x10, #0x17
  4033bc:	mov	w1, #0x30                  	// #48
  4033c0:	mov	x2, x20
  4033c4:	bl	401690 <memset@plt>
  4033c8:	cmp	x20, #0x2
  4033cc:	b.cc	4033ec <ferror@plt+0x1b4c>  // b.lo, b.ul, b.last
  4033d0:	and	x8, x20, #0xfffffffffffffffe
  4033d4:	sub	x19, x19, x8
  4033d8:	mov	x9, x8
  4033dc:	subs	x9, x9, #0x2
  4033e0:	b.ne	4033dc <ferror@plt+0x1b3c>  // b.any
  4033e4:	cmp	x8, x20
  4033e8:	b.eq	4033f8 <ferror@plt+0x1b58>  // b.none
  4033ec:	sub	x19, x19, #0x1
  4033f0:	cmp	x21, x19
  4033f4:	b.cc	4033ec <ferror@plt+0x1b4c>  // b.lo, b.ul, b.last
  4033f8:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4033fc:	ldr	x1, [x8, #624]
  403400:	mov	x0, x19
  403404:	bl	401840 <fputs_unlocked@plt>
  403408:	ldp	x20, x19, [sp, #64]
  40340c:	ldr	x21, [sp, #48]
  403410:	ldp	x29, x30, [sp, #32]
  403414:	add	sp, sp, #0x50
  403418:	ret
  40341c:	ret
  403420:	sub	sp, sp, #0x70
  403424:	stp	x29, x30, [sp, #16]
  403428:	stp	x28, x27, [sp, #32]
  40342c:	stp	x26, x25, [sp, #48]
  403430:	stp	x24, x23, [sp, #64]
  403434:	stp	x22, x21, [sp, #80]
  403438:	stp	x20, x19, [sp, #96]
  40343c:	add	x29, sp, #0x10
  403440:	cbz	x0, 403ae0 <ferror@plt+0x2240>
  403444:	ldrb	w8, [x0]
  403448:	cbz	w8, 403990 <ferror@plt+0x20f0>
  40344c:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  403450:	ldr	x26, [x24, #680]
  403454:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  403458:	mov	w28, #0x28                  	// #40
  40345c:	add	x27, x27, #0x2a8
  403460:	mov	x25, x0
  403464:	str	x0, [sp, #8]
  403468:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40346c:	ldr	x8, [x8, #688]
  403470:	cmp	x8, x26
  403474:	b.ls	403484 <ferror@plt+0x1be4>  // b.plast
  403478:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40347c:	ldr	x22, [x8, #696]
  403480:	b	4034e8 <ferror@plt+0x1c48>
  403484:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  403488:	ldr	x0, [x9, #696]
  40348c:	cbz	x0, 4034ac <ferror@plt+0x1c0c>
  403490:	mov	x9, #0x2222222222222222    	// #2459565876494606882
  403494:	movk	x9, #0x222, lsl #48
  403498:	cmp	x8, x9
  40349c:	b.cs	403adc <ferror@plt+0x223c>  // b.hs, b.nlast
  4034a0:	add	x8, x8, x8, lsr #1
  4034a4:	add	x8, x8, #0x1
  4034a8:	b	4034cc <ferror@plt+0x1c2c>
  4034ac:	cbz	x8, 4034c8 <ferror@plt+0x1c28>
  4034b0:	mov	x9, #0x3333333333333333    	// #3689348814741910323
  4034b4:	movk	x9, #0x3334
  4034b8:	movk	x9, #0x333, lsl #48
  4034bc:	cmp	x8, x9
  4034c0:	b.cc	4034cc <ferror@plt+0x1c2c>  // b.lo, b.ul, b.last
  4034c4:	b	403adc <ferror@plt+0x223c>
  4034c8:	mov	w8, #0x3                   	// #3
  4034cc:	str	x8, [x27, #8]
  4034d0:	add	x8, x8, x8, lsl #2
  4034d4:	lsl	x1, x8, #3
  4034d8:	bl	407b48 <ferror@plt+0x62a8>
  4034dc:	ldr	x26, [x27]
  4034e0:	mov	x22, x0
  4034e4:	str	x0, [x27, #16]
  4034e8:	cbz	x22, 403a7c <ferror@plt+0x21dc>
  4034ec:	ldrb	w8, [x25]
  4034f0:	sub	w9, w8, #0x61
  4034f4:	cmp	w9, #0x17
  4034f8:	b.hi	4039d0 <ferror@plt+0x2130>  // b.pmore
  4034fc:	adrp	x12, 409000 <ferror@plt+0x7760>
  403500:	add	x12, x12, #0x982
  403504:	adr	x10, 403514 <ferror@plt+0x1c74>
  403508:	ldrh	w11, [x12, x9, lsl #1]
  40350c:	add	x10, x10, x11, lsl #2
  403510:	br	x10
  403514:	mov	x19, x25
  403518:	ldrb	w9, [x19, #1]!
  40351c:	sub	w10, w9, #0x43
  403520:	cmp	w10, #0x10
  403524:	b.hi	4035d0 <ferror@plt+0x1d30>  // b.pmore
  403528:	adrp	x13, 409000 <ferror@plt+0x7760>
  40352c:	add	x13, x13, #0x9b2
  403530:	adr	x11, 403540 <ferror@plt+0x1ca0>
  403534:	ldrb	w12, [x13, x10]
  403538:	add	x11, x11, x12, lsl #2
  40353c:	br	x11
  403540:	add	x19, x25, #0x2
  403544:	mov	w23, #0x1                   	// #1
  403548:	b	40363c <ferror@plt+0x1d9c>
  40354c:	adrp	x8, 404000 <ferror@plt+0x2760>
  403550:	add	x19, x25, #0x1
  403554:	mov	w23, #0x3                   	// #3
  403558:	mov	w21, #0x1                   	// #1
  40355c:	mov	w20, #0x6                   	// #6
  403560:	add	x8, x8, #0x98c
  403564:	b	403948 <ferror@plt+0x20a8>
  403568:	mov	x19, x25
  40356c:	ldrb	w8, [x19, #1]!
  403570:	cmp	w8, #0x44
  403574:	b.eq	403848 <ferror@plt+0x1fa8>  // b.none
  403578:	cmp	w8, #0x46
  40357c:	b.eq	40383c <ferror@plt+0x1f9c>  // b.none
  403580:	cmp	w8, #0x4c
  403584:	b.ne	403850 <ferror@plt+0x1fb0>  // b.any
  403588:	add	x19, x25, #0x2
  40358c:	mov	w23, #0x10                  	// #16
  403590:	b	4038bc <ferror@plt+0x201c>
  403594:	adrp	x8, 404000 <ferror@plt+0x2760>
  403598:	add	x19, x25, #0x1
  40359c:	mov	w23, #0x3                   	// #3
  4035a0:	mov	w21, #0x1                   	// #1
  4035a4:	mov	w20, #0x5                   	// #5
  4035a8:	add	x8, x8, #0x8ac
  4035ac:	b	403948 <ferror@plt+0x20a8>
  4035b0:	add	x19, x25, #0x2
  4035b4:	mov	w23, #0x8                   	// #8
  4035b8:	b	40363c <ferror@plt+0x1d9c>
  4035bc:	add	x19, x25, #0x2
  4035c0:	b	403638 <ferror@plt+0x1d98>
  4035c4:	add	x19, x25, #0x2
  4035c8:	mov	w23, #0x2                   	// #2
  4035cc:	b	40363c <ferror@plt+0x1d9c>
  4035d0:	sub	w9, w9, #0x30
  4035d4:	cmp	w9, #0x9
  4035d8:	b.hi	403638 <ferror@plt+0x1d98>  // b.pmore
  4035dc:	mov	x23, xzr
  4035e0:	add	x19, x25, #0x1
  4035e4:	mov	w10, w9
  4035e8:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  4035ec:	eor	x9, x10, #0xfffffffffffffffe
  4035f0:	movk	x11, #0xcccd
  4035f4:	umulh	x9, x9, x11
  4035f8:	cmp	x23, x9, lsr #3
  4035fc:	b.hi	403998 <ferror@plt+0x20f8>  // b.pmore
  403600:	ldrb	w9, [x19, #1]!
  403604:	mov	w11, #0xa                   	// #10
  403608:	madd	x23, x23, x11, x10
  40360c:	sub	w9, w9, #0x30
  403610:	cmp	w9, #0xa
  403614:	b.cc	4035e4 <ferror@plt+0x1d44>  // b.lo, b.ul, b.last
  403618:	cmp	x23, #0x8
  40361c:	b.hi	403a30 <ferror@plt+0x2190>  // b.pmore
  403620:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  403624:	add	x9, x9, #0x290
  403628:	add	x9, x9, x23, lsl #2
  40362c:	ldr	w9, [x9, #128]
  403630:	cbnz	w9, 40363c <ferror@plt+0x1d9c>
  403634:	b	403a30 <ferror@plt+0x2190>
  403638:	mov	w23, #0x4                   	// #4
  40363c:	sub	w8, w8, #0x64
  403640:	cmp	w8, #0x14
  403644:	b.hi	403a78 <ferror@plt+0x21d8>  // b.pmore
  403648:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  40364c:	add	x9, x9, #0x290
  403650:	add	x9, x9, x23, lsl #2
  403654:	ldr	w21, [x9, #128]
  403658:	adrp	x11, 409000 <ferror@plt+0x7760>
  40365c:	add	x11, x11, #0x9c4
  403660:	adr	x9, 403670 <ferror@plt+0x1dd0>
  403664:	ldrh	w10, [x11, x8, lsl #1]
  403668:	add	x9, x9, x10, lsl #2
  40366c:	br	x9
  403670:	adrp	x8, 409000 <ferror@plt+0x7760>
  403674:	add	x8, x8, #0xc70
  403678:	ldr	w23, [x8, x23, lsl #2]
  40367c:	madd	x8, x26, x28, x22
  403680:	add	x0, x8, #0x10
  403684:	orr	w8, w21, #0x1
  403688:	cmp	w8, #0x5
  40368c:	adrp	x8, 40a000 <ferror@plt+0x8760>
  403690:	adrp	x9, 40a000 <ferror@plt+0x8760>
  403694:	add	x8, x8, #0xcb3
  403698:	add	x9, x9, #0xffc
  40369c:	adrp	x3, 40a000 <ferror@plt+0x8760>
  4036a0:	csel	x4, x9, x8, eq  // eq = none
  4036a4:	mov	w1, #0x1                   	// #1
  4036a8:	mov	w2, #0x8                   	// #8
  4036ac:	add	x3, x3, #0xff6
  4036b0:	bl	401550 <__sprintf_chk@plt>
  4036b4:	mov	w20, wzr
  4036b8:	b	4037a4 <ferror@plt+0x1f04>
  4036bc:	adrp	x9, 409000 <ferror@plt+0x7760>
  4036c0:	add	x9, x9, #0xd3c
  4036c4:	madd	x8, x26, x28, x22
  4036c8:	ldr	w23, [x9, x23, lsl #2]
  4036cc:	add	x0, x8, #0x10
  4036d0:	orr	w8, w21, #0x1
  4036d4:	cmp	w8, #0x5
  4036d8:	adrp	x8, 40a000 <ferror@plt+0x8760>
  4036dc:	adrp	x9, 40b000 <ferror@plt+0x9760>
  4036e0:	add	x8, x8, #0xea6
  4036e4:	add	x9, x9, #0xe
  4036e8:	adrp	x3, 40a000 <ferror@plt+0x8760>
  4036ec:	csel	x5, x9, x8, eq  // eq = none
  4036f0:	mov	w1, #0x1                   	// #1
  4036f4:	mov	w2, #0x8                   	// #8
  4036f8:	add	x3, x3, #0xfff
  4036fc:	mov	w4, w23
  403700:	bl	401550 <__sprintf_chk@plt>
  403704:	mov	w20, #0x3                   	// #3
  403708:	b	4037a4 <ferror@plt+0x1f04>
  40370c:	adrp	x9, 409000 <ferror@plt+0x7760>
  403710:	add	x9, x9, #0xcb4
  403714:	madd	x8, x26, x28, x22
  403718:	ldr	w23, [x9, x23, lsl #2]
  40371c:	add	x0, x8, #0x10
  403720:	orr	w8, w21, #0x1
  403724:	cmp	w8, #0x5
  403728:	adrp	x8, 40b000 <ferror@plt+0x9760>
  40372c:	adrp	x9, 40b000 <ferror@plt+0x9760>
  403730:	add	x8, x8, #0xe4
  403734:	add	x9, x9, #0x8
  403738:	adrp	x3, 40a000 <ferror@plt+0x8760>
  40373c:	csel	x5, x9, x8, eq  // eq = none
  403740:	mov	w1, #0x1                   	// #1
  403744:	mov	w2, #0x8                   	// #8
  403748:	add	x3, x3, #0xfff
  40374c:	mov	w4, w23
  403750:	bl	401550 <__sprintf_chk@plt>
  403754:	mov	w20, #0x2                   	// #2
  403758:	b	4037a4 <ferror@plt+0x1f04>
  40375c:	adrp	x8, 409000 <ferror@plt+0x7760>
  403760:	add	x8, x8, #0xcf8
  403764:	ldr	w23, [x8, x23, lsl #2]
  403768:	madd	x8, x26, x28, x22
  40376c:	add	x0, x8, #0x10
  403770:	orr	w8, w21, #0x1
  403774:	cmp	w8, #0x5
  403778:	adrp	x8, 40b000 <ferror@plt+0x9760>
  40377c:	adrp	x9, 40b000 <ferror@plt+0x9760>
  403780:	add	x8, x8, #0xc
  403784:	add	x9, x9, #0xb
  403788:	adrp	x3, 40a000 <ferror@plt+0x8760>
  40378c:	csel	x4, x9, x8, eq  // eq = none
  403790:	mov	w1, #0x1                   	// #1
  403794:	mov	w2, #0x8                   	// #8
  403798:	add	x3, x3, #0xff6
  40379c:	mov	w20, #0x1                   	// #1
  4037a0:	bl	401550 <__sprintf_chk@plt>
  4037a4:	madd	x8, x26, x28, x22
  4037a8:	add	x0, x8, #0x10
  4037ac:	bl	401540 <strlen@plt>
  4037b0:	cmp	x0, #0x8
  4037b4:	b.cs	403abc <ferror@plt+0x221c>  // b.hs, b.nlast
  4037b8:	sub	w8, w21, #0x1
  4037bc:	cmp	w8, #0x4
  4037c0:	b.hi	403a78 <ferror@plt+0x21d8>  // b.pmore
  4037c4:	adrp	x11, 409000 <ferror@plt+0x7760>
  4037c8:	add	x11, x11, #0x9ee
  4037cc:	adr	x9, 4037e4 <ferror@plt+0x1f44>
  4037d0:	ldrb	w10, [x11, x8]
  4037d4:	add	x9, x9, x10, lsl #2
  4037d8:	adrp	x8, 404000 <ferror@plt+0x2760>
  4037dc:	add	x8, x8, #0x264
  4037e0:	br	x9
  4037e4:	adrp	x8, 404000 <ferror@plt+0x2760>
  4037e8:	adrp	x9, 403000 <ferror@plt+0x1760>
  4037ec:	cmp	w20, #0x0
  4037f0:	add	x8, x8, #0x38
  4037f4:	add	x9, x9, #0xfa8
  4037f8:	csel	x8, x9, x8, eq  // eq = none
  4037fc:	mov	w21, #0x1                   	// #1
  403800:	b	403948 <ferror@plt+0x20a8>
  403804:	adrp	x8, 404000 <ferror@plt+0x2760>
  403808:	add	x8, x8, #0x43c
  40380c:	b	403948 <ferror@plt+0x20a8>
  403810:	adrp	x8, 404000 <ferror@plt+0x2760>
  403814:	adrp	x9, 404000 <ferror@plt+0x2760>
  403818:	cmp	w20, #0x0
  40381c:	add	x8, x8, #0x198
  403820:	add	x9, x9, #0xc8
  403824:	csel	x8, x9, x8, eq  // eq = none
  403828:	mov	w21, #0x2                   	// #2
  40382c:	b	403948 <ferror@plt+0x20a8>
  403830:	adrp	x8, 404000 <ferror@plt+0x2760>
  403834:	add	x8, x8, #0x340
  403838:	b	403948 <ferror@plt+0x20a8>
  40383c:	add	x19, x25, #0x2
  403840:	mov	w23, #0x4                   	// #4
  403844:	b	4038bc <ferror@plt+0x201c>
  403848:	add	x19, x25, #0x2
  40384c:	b	4038b8 <ferror@plt+0x2018>
  403850:	sub	w8, w8, #0x30
  403854:	cmp	w8, #0x9
  403858:	b.hi	4038b8 <ferror@plt+0x2018>  // b.pmore
  40385c:	mov	x23, xzr
  403860:	add	x19, x25, #0x1
  403864:	mov	w9, w8
  403868:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  40386c:	eor	x8, x9, #0xfffffffffffffffe
  403870:	movk	x10, #0xcccd
  403874:	umulh	x8, x8, x10
  403878:	cmp	x23, x8, lsr #3
  40387c:	b.hi	403998 <ferror@plt+0x20f8>  // b.pmore
  403880:	ldrb	w8, [x19, #1]!
  403884:	mov	w10, #0xa                   	// #10
  403888:	madd	x23, x23, x10, x9
  40388c:	sub	w8, w8, #0x30
  403890:	cmp	w8, #0xa
  403894:	b.cc	403864 <ferror@plt+0x1fc4>  // b.lo, b.ul, b.last
  403898:	cmp	x23, #0x10
  40389c:	b.hi	403a3c <ferror@plt+0x219c>  // b.pmore
  4038a0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4038a4:	add	x8, x8, #0x290
  4038a8:	add	x8, x8, x23, lsl #2
  4038ac:	ldr	w8, [x8, #164]
  4038b0:	cbnz	w8, 4038bc <ferror@plt+0x201c>
  4038b4:	b	403a3c <ferror@plt+0x219c>
  4038b8:	mov	w23, #0x8                   	// #8
  4038bc:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4038c0:	add	x8, x8, #0x290
  4038c4:	add	x8, x8, x23, lsl #2
  4038c8:	ldr	w20, [x8, #164]
  4038cc:	bl	4015d0 <localeconv@plt>
  4038d0:	ldr	x0, [x0]
  4038d4:	ldrb	w8, [x0]
  4038d8:	cbz	w8, 403910 <ferror@plt+0x2070>
  4038dc:	bl	401540 <strlen@plt>
  4038e0:	cmp	w20, #0x8
  4038e4:	b.eq	40391c <ferror@plt+0x207c>  // b.none
  4038e8:	cmp	w20, #0x7
  4038ec:	b.eq	403934 <ferror@plt+0x2094>  // b.none
  4038f0:	cmp	w20, #0x6
  4038f4:	b.ne	403a78 <ferror@plt+0x21d8>  // b.any
  4038f8:	adrp	x8, 404000 <ferror@plt+0x2760>
  4038fc:	add	w23, w0, #0xe
  403900:	mov	w21, #0x6                   	// #6
  403904:	mov	w20, #0x4                   	// #4
  403908:	add	x8, x8, #0x538
  40390c:	b	403948 <ferror@plt+0x20a8>
  403910:	mov	w0, #0x1                   	// #1
  403914:	cmp	w20, #0x8
  403918:	b.ne	4038e8 <ferror@plt+0x2048>  // b.any
  40391c:	adrp	x8, 404000 <ferror@plt+0x2760>
  403920:	add	w23, w0, #0x2b
  403924:	mov	w21, #0x8                   	// #8
  403928:	mov	w20, #0x4                   	// #4
  40392c:	add	x8, x8, #0x750
  403930:	b	403948 <ferror@plt+0x20a8>
  403934:	adrp	x8, 404000 <ferror@plt+0x2760>
  403938:	add	w23, w0, #0x17
  40393c:	mov	w21, #0x7                   	// #7
  403940:	mov	w20, #0x4                   	// #4
  403944:	add	x8, x8, #0x634
  403948:	madd	x9, x26, x28, x22
  40394c:	mov	x10, x19
  403950:	stp	w20, w21, [x9]
  403954:	str	x8, [x9, #8]
  403958:	str	w23, [x9, #28]
  40395c:	ldrb	w8, [x10], #1
  403960:	cmp	w8, #0x7a
  403964:	csel	x8, x10, x19, eq  // eq = none
  403968:	cset	w11, eq  // eq = none
  40396c:	cmp	x25, x8
  403970:	strb	w11, [x9, #24]
  403974:	b.eq	403a9c <ferror@plt+0x21fc>  // b.none
  403978:	ldr	x9, [x24, #680]
  40397c:	mov	x25, x8
  403980:	add	x26, x9, #0x1
  403984:	str	x26, [x24, #680]
  403988:	ldrb	w9, [x8]
  40398c:	cbnz	w9, 403468 <ferror@plt+0x1bc8>
  403990:	mov	w0, #0x1                   	// #1
  403994:	b	403a10 <ferror@plt+0x2170>
  403998:	adrp	x1, 40a000 <ferror@plt+0x8760>
  40399c:	add	x1, x1, #0xf92
  4039a0:	mov	w2, #0x5                   	// #5
  4039a4:	mov	x0, xzr
  4039a8:	bl	401830 <dcgettext@plt>
  4039ac:	mov	x20, x0
  4039b0:	ldr	x0, [sp, #8]
  4039b4:	bl	407370 <ferror@plt+0x5ad0>
  4039b8:	mov	x3, x0
  4039bc:	mov	w0, wzr
  4039c0:	mov	w1, wzr
  4039c4:	mov	x2, x20
  4039c8:	bl	401570 <error@plt>
  4039cc:	b	403a0c <ferror@plt+0x216c>
  4039d0:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4039d4:	add	x1, x1, #0x95
  4039d8:	mov	w2, #0x5                   	// #5
  4039dc:	mov	x0, xzr
  4039e0:	bl	401830 <dcgettext@plt>
  4039e4:	mov	x21, x0
  4039e8:	ldr	x0, [sp, #8]
  4039ec:	ldrb	w20, [x25]
  4039f0:	bl	407370 <ferror@plt+0x5ad0>
  4039f4:	mov	x4, x0
  4039f8:	mov	w0, wzr
  4039fc:	mov	w1, wzr
  403a00:	mov	x2, x21
  403a04:	mov	w3, w20
  403a08:	bl	401570 <error@plt>
  403a0c:	mov	w0, wzr
  403a10:	ldp	x20, x19, [sp, #96]
  403a14:	ldp	x22, x21, [sp, #80]
  403a18:	ldp	x24, x23, [sp, #64]
  403a1c:	ldp	x26, x25, [sp, #48]
  403a20:	ldp	x28, x27, [sp, #32]
  403a24:	ldp	x29, x30, [sp, #16]
  403a28:	add	sp, sp, #0x70
  403a2c:	ret
  403a30:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403a34:	add	x1, x1, #0xfa9
  403a38:	b	403a44 <ferror@plt+0x21a4>
  403a3c:	adrp	x1, 40b000 <ferror@plt+0x9760>
  403a40:	add	x1, x1, #0x42
  403a44:	mov	w2, #0x5                   	// #5
  403a48:	mov	x0, xzr
  403a4c:	bl	401830 <dcgettext@plt>
  403a50:	mov	x20, x0
  403a54:	ldr	x0, [sp, #8]
  403a58:	bl	407370 <ferror@plt+0x5ad0>
  403a5c:	mov	x3, x0
  403a60:	mov	w0, wzr
  403a64:	mov	w1, wzr
  403a68:	mov	x2, x20
  403a6c:	mov	x4, x23
  403a70:	bl	401570 <error@plt>
  403a74:	b	403a0c <ferror@plt+0x216c>
  403a78:	bl	401710 <abort@plt>
  403a7c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  403a80:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403a84:	adrp	x3, 40a000 <ferror@plt+0x8760>
  403a88:	add	x0, x0, #0xf31
  403a8c:	add	x1, x1, #0xef5
  403a90:	add	x3, x3, #0xf3f
  403a94:	mov	w2, #0x286                 	// #646
  403a98:	bl	401870 <__assert_fail@plt>
  403a9c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  403aa0:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403aa4:	adrp	x3, 40a000 <ferror@plt+0x8760>
  403aa8:	add	x0, x0, #0xf27
  403aac:	add	x1, x1, #0xef5
  403ab0:	add	x3, x3, #0xefe
  403ab4:	mov	w2, #0x3e4                 	// #996
  403ab8:	bl	401870 <__assert_fail@plt>
  403abc:	adrp	x0, 40b000 <ferror@plt+0x9760>
  403ac0:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403ac4:	adrp	x3, 40a000 <ferror@plt+0x8760>
  403ac8:	add	x0, x0, #0x11
  403acc:	add	x1, x1, #0xef5
  403ad0:	add	x3, x3, #0xf3f
  403ad4:	mov	w2, #0x2e9                 	// #745
  403ad8:	bl	401870 <__assert_fail@plt>
  403adc:	bl	407e04 <ferror@plt+0x6564>
  403ae0:	adrp	x0, 40a000 <ferror@plt+0x8760>
  403ae4:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403ae8:	adrp	x3, 40a000 <ferror@plt+0x8760>
  403aec:	add	x0, x0, #0xeeb
  403af0:	add	x1, x1, #0xef5
  403af4:	add	x3, x3, #0xefe
  403af8:	mov	w2, #0x3d8                 	// #984
  403afc:	bl	401870 <__assert_fail@plt>
  403b00:	stp	x29, x30, [sp, #-48]!
  403b04:	str	x21, [sp, #16]
  403b08:	stp	x20, x19, [sp, #32]
  403b0c:	adrp	x21, 41c000 <ferror@plt+0x1a760>
  403b10:	ldr	x8, [x21, #624]
  403b14:	mov	w19, w1
  403b18:	mov	x20, x0
  403b1c:	mov	x29, sp
  403b20:	ldp	x9, x10, [x8, #40]
  403b24:	cmp	x9, x10
  403b28:	b.cs	403b7c <ferror@plt+0x22dc>  // b.hs, b.nlast
  403b2c:	add	x10, x9, #0x1
  403b30:	mov	w11, #0x28                  	// #40
  403b34:	str	x10, [x8, #40]
  403b38:	strb	w11, [x9]
  403b3c:	mov	w1, #0x29                  	// #41
  403b40:	mov	x0, x20
  403b44:	bl	4032e8 <ferror@plt+0x1a48>
  403b48:	tst	w19, #0xff
  403b4c:	b.eq	403b6c <ferror@plt+0x22cc>  // b.none
  403b50:	ldr	x0, [x21, #624]
  403b54:	ldp	x8, x9, [x0, #40]
  403b58:	cmp	x8, x9
  403b5c:	b.cs	403b8c <ferror@plt+0x22ec>  // b.hs, b.nlast
  403b60:	add	x9, x8, #0x1
  403b64:	str	x9, [x0, #40]
  403b68:	strb	w19, [x8]
  403b6c:	ldp	x20, x19, [sp, #32]
  403b70:	ldr	x21, [sp, #16]
  403b74:	ldp	x29, x30, [sp], #48
  403b78:	ret
  403b7c:	mov	w1, #0x28                  	// #40
  403b80:	mov	x0, x8
  403b84:	bl	401730 <__overflow@plt>
  403b88:	b	403b3c <ferror@plt+0x229c>
  403b8c:	and	w1, w19, #0xff
  403b90:	ldp	x20, x19, [sp, #32]
  403b94:	ldr	x21, [sp, #16]
  403b98:	ldp	x29, x30, [sp], #48
  403b9c:	b	401730 <__overflow@plt>
  403ba0:	sub	sp, sp, #0x60
  403ba4:	stp	x24, x23, [sp, #48]
  403ba8:	adrp	x23, 41c000 <ferror@plt+0x1a760>
  403bac:	add	x23, x23, #0x29c
  403bb0:	ldp	w9, w8, [x23]
  403bb4:	add	x10, sp, #0x4
  403bb8:	stp	x22, x21, [sp, #64]
  403bbc:	sxtw	x8, w8
  403bc0:	add	x21, x10, #0x17
  403bc4:	stp	x20, x19, [sp, #80]
  403bc8:	mov	w19, w1
  403bcc:	mov	x20, x0
  403bd0:	mov	w10, #0x20                  	// #32
  403bd4:	cmp	w9, #0x8
  403bd8:	sub	x24, x21, x8
  403bdc:	stp	x29, x30, [sp, #32]
  403be0:	add	x29, sp, #0x20
  403be4:	sturh	w10, [sp, #27]
  403be8:	b.eq	403c20 <ferror@plt+0x2380>  // b.none
  403bec:	cmp	w9, #0xa
  403bf0:	b.eq	403c3c <ferror@plt+0x239c>  // b.none
  403bf4:	cmp	w9, #0x10
  403bf8:	b.ne	403c6c <ferror@plt+0x23cc>  // b.any
  403bfc:	adrp	x9, 40a000 <ferror@plt+0x8760>
  403c00:	add	x9, x9, #0xe7e
  403c04:	mov	x10, x20
  403c08:	and	x11, x10, #0xf
  403c0c:	ldrb	w11, [x9, x11]
  403c10:	lsr	x10, x10, #4
  403c14:	strb	w11, [x21, #-1]!
  403c18:	cbnz	x10, 403c08 <ferror@plt+0x2368>
  403c1c:	b	403c6c <ferror@plt+0x23cc>
  403c20:	mov	x9, x20
  403c24:	mov	w10, #0x30                  	// #48
  403c28:	bfxil	w10, w9, #0, #3
  403c2c:	lsr	x9, x9, #3
  403c30:	strb	w10, [x21, #-1]!
  403c34:	cbnz	x9, 403c24 <ferror@plt+0x2384>
  403c38:	b	403c6c <ferror@plt+0x23cc>
  403c3c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403c40:	movk	x9, #0xcccd
  403c44:	mov	w10, #0xa                   	// #10
  403c48:	mov	x11, x20
  403c4c:	umulh	x12, x11, x9
  403c50:	lsr	x12, x12, #3
  403c54:	msub	w13, w12, w10, w11
  403c58:	orr	w13, w13, #0x30
  403c5c:	cmp	x11, #0x9
  403c60:	strb	w13, [x21, #-1]!
  403c64:	mov	x11, x12
  403c68:	b.hi	403c4c <ferror@plt+0x23ac>  // b.pmore
  403c6c:	cmp	x24, x21
  403c70:	b.cs	403cc8 <ferror@plt+0x2428>  // b.hs, b.nlast
  403c74:	add	x9, sp, #0x4
  403c78:	sub	x10, x9, x8
  403c7c:	sub	x8, x8, x9
  403c80:	add	x8, x8, x21
  403c84:	sub	x22, x8, #0x17
  403c88:	add	x0, x10, #0x17
  403c8c:	mov	w1, #0x30                  	// #48
  403c90:	mov	x2, x22
  403c94:	bl	401690 <memset@plt>
  403c98:	cmp	x22, #0x2
  403c9c:	b.cc	403cbc <ferror@plt+0x241c>  // b.lo, b.ul, b.last
  403ca0:	and	x8, x22, #0xfffffffffffffffe
  403ca4:	sub	x21, x21, x8
  403ca8:	mov	x9, x8
  403cac:	subs	x9, x9, #0x2
  403cb0:	b.ne	403cac <ferror@plt+0x240c>  // b.any
  403cb4:	cmp	x8, x22
  403cb8:	b.eq	403cc8 <ferror@plt+0x2428>  // b.none
  403cbc:	sub	x21, x21, #0x1
  403cc0:	cmp	x24, x21
  403cc4:	b.cc	403cbc <ferror@plt+0x241c>  // b.lo, b.ul, b.last
  403cc8:	adrp	x22, 41c000 <ferror@plt+0x1a760>
  403ccc:	ldr	x1, [x22, #624]
  403cd0:	mov	x0, x21
  403cd4:	bl	401840 <fputs_unlocked@plt>
  403cd8:	ldr	x0, [x22, #624]
  403cdc:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  403ce0:	ldr	x9, [x9, #760]
  403ce4:	ldp	x8, x10, [x0, #40]
  403ce8:	add	x21, x9, x20
  403cec:	cmp	x8, x10
  403cf0:	b.cs	403e40 <ferror@plt+0x25a0>  // b.hs, b.nlast
  403cf4:	add	x9, x8, #0x1
  403cf8:	mov	w10, #0x28                  	// #40
  403cfc:	str	x9, [x0, #40]
  403d00:	strb	w10, [x8]
  403d04:	ldp	w9, w8, [x23]
  403d08:	add	x10, sp, #0x4
  403d0c:	add	x20, x10, #0x17
  403d10:	sxtw	x8, w8
  403d14:	mov	w10, #0x29                  	// #41
  403d18:	cmp	w9, #0x8
  403d1c:	sub	x23, x20, x8
  403d20:	sturh	w10, [sp, #27]
  403d24:	b.eq	403d58 <ferror@plt+0x24b8>  // b.none
  403d28:	cmp	w9, #0xa
  403d2c:	b.eq	403d70 <ferror@plt+0x24d0>  // b.none
  403d30:	cmp	w9, #0x10
  403d34:	b.ne	403d9c <ferror@plt+0x24fc>  // b.any
  403d38:	adrp	x9, 40a000 <ferror@plt+0x8760>
  403d3c:	add	x9, x9, #0xe7e
  403d40:	and	x10, x21, #0xf
  403d44:	ldrb	w10, [x9, x10]
  403d48:	lsr	x21, x21, #4
  403d4c:	strb	w10, [x20, #-1]!
  403d50:	cbnz	x21, 403d40 <ferror@plt+0x24a0>
  403d54:	b	403d9c <ferror@plt+0x24fc>
  403d58:	mov	w9, #0x30                  	// #48
  403d5c:	bfxil	w9, w21, #0, #3
  403d60:	lsr	x21, x21, #3
  403d64:	strb	w9, [x20, #-1]!
  403d68:	cbnz	x21, 403d58 <ferror@plt+0x24b8>
  403d6c:	b	403d9c <ferror@plt+0x24fc>
  403d70:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403d74:	movk	x9, #0xcccd
  403d78:	mov	w10, #0xa                   	// #10
  403d7c:	umulh	x11, x21, x9
  403d80:	lsr	x11, x11, #3
  403d84:	msub	w12, w11, w10, w21
  403d88:	orr	w12, w12, #0x30
  403d8c:	cmp	x21, #0x9
  403d90:	strb	w12, [x20, #-1]!
  403d94:	mov	x21, x11
  403d98:	b.hi	403d7c <ferror@plt+0x24dc>  // b.pmore
  403d9c:	cmp	x23, x20
  403da0:	b.cs	403df8 <ferror@plt+0x2558>  // b.hs, b.nlast
  403da4:	add	x9, sp, #0x4
  403da8:	sub	x10, x9, x8
  403dac:	sub	x8, x8, x9
  403db0:	add	x8, x8, x20
  403db4:	sub	x21, x8, #0x17
  403db8:	add	x0, x10, #0x17
  403dbc:	mov	w1, #0x30                  	// #48
  403dc0:	mov	x2, x21
  403dc4:	bl	401690 <memset@plt>
  403dc8:	cmp	x21, #0x2
  403dcc:	b.cc	403dec <ferror@plt+0x254c>  // b.lo, b.ul, b.last
  403dd0:	and	x8, x21, #0xfffffffffffffffe
  403dd4:	sub	x20, x20, x8
  403dd8:	mov	x9, x8
  403ddc:	subs	x9, x9, #0x2
  403de0:	b.ne	403ddc <ferror@plt+0x253c>  // b.any
  403de4:	cmp	x8, x21
  403de8:	b.eq	403df8 <ferror@plt+0x2558>  // b.none
  403dec:	sub	x20, x20, #0x1
  403df0:	cmp	x23, x20
  403df4:	b.cc	403dec <ferror@plt+0x254c>  // b.lo, b.ul, b.last
  403df8:	ldr	x1, [x22, #624]
  403dfc:	mov	x0, x20
  403e00:	bl	401840 <fputs_unlocked@plt>
  403e04:	tst	w19, #0xff
  403e08:	b.eq	403e28 <ferror@plt+0x2588>  // b.none
  403e0c:	ldr	x0, [x22, #624]
  403e10:	ldp	x8, x9, [x0, #40]
  403e14:	cmp	x8, x9
  403e18:	b.cs	403e4c <ferror@plt+0x25ac>  // b.hs, b.nlast
  403e1c:	add	x9, x8, #0x1
  403e20:	str	x9, [x0, #40]
  403e24:	strb	w19, [x8]
  403e28:	ldp	x20, x19, [sp, #80]
  403e2c:	ldp	x22, x21, [sp, #64]
  403e30:	ldp	x24, x23, [sp, #48]
  403e34:	ldp	x29, x30, [sp, #32]
  403e38:	add	sp, sp, #0x60
  403e3c:	ret
  403e40:	mov	w1, #0x28                  	// #40
  403e44:	bl	401730 <__overflow@plt>
  403e48:	b	403d04 <ferror@plt+0x2464>
  403e4c:	and	w1, w19, #0xff
  403e50:	bl	401730 <__overflow@plt>
  403e54:	b	403e28 <ferror@plt+0x2588>
  403e58:	stp	x29, x30, [sp, #-96]!
  403e5c:	stp	x28, x27, [sp, #16]
  403e60:	stp	x26, x25, [sp, #32]
  403e64:	stp	x24, x23, [sp, #48]
  403e68:	stp	x22, x21, [sp, #64]
  403e6c:	stp	x20, x19, [sp, #80]
  403e70:	adrp	x26, 41c000 <ferror@plt+0x1a760>
  403e74:	adrp	x19, 40b000 <ferror@plt+0x9760>
  403e78:	adrp	x28, 41c000 <ferror@plt+0x1a760>
  403e7c:	adrp	x21, 40b000 <ferror@plt+0x9760>
  403e80:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  403e84:	adrp	x22, 40b000 <ferror@plt+0x9760>
  403e88:	add	x26, x26, #0x2e8
  403e8c:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  403e90:	add	x19, x19, #0x750
  403e94:	add	x28, x28, #0x296
  403e98:	add	x21, x21, #0xd6
  403e9c:	adrp	x20, 41c000 <ferror@plt+0x1a760>
  403ea0:	add	x24, x24, #0x2f0
  403ea4:	add	x22, x22, #0x213
  403ea8:	mov	w25, #0x1                   	// #1
  403eac:	mov	x29, sp
  403eb0:	b	403ee8 <ferror@plt+0x2648>
  403eb4:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403eb8:	mov	w2, #0x5                   	// #5
  403ebc:	mov	x0, xzr
  403ec0:	add	x1, x1, #0xcb5
  403ec4:	bl	401830 <dcgettext@plt>
  403ec8:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  403ecc:	mov	x8, x0
  403ed0:	ldr	x0, [x9, #632]
  403ed4:	stur	x8, [x28, #114]
  403ed8:	mov	w8, #0x1                   	// #1
  403edc:	strb	w8, [x28]
  403ee0:	stur	x0, [x28, #90]
  403ee4:	cbnz	x0, 403f5c <ferror@plt+0x26bc>
  403ee8:	ldr	x8, [x26]
  403eec:	ldr	x23, [x8]
  403ef0:	str	x23, [x26, #32]
  403ef4:	cbz	x23, 403f88 <ferror@plt+0x26e8>
  403ef8:	add	x8, x8, #0x8
  403efc:	mov	x0, x23
  403f00:	mov	x1, x19
  403f04:	str	x8, [x27, #744]
  403f08:	bl	401780 <strcmp@plt>
  403f0c:	cbz	w0, 403eb4 <ferror@plt+0x2614>
  403f10:	mov	x0, x23
  403f14:	mov	x1, x21
  403f18:	bl	401620 <fopen@plt>
  403f1c:	str	x0, [x20, #752]
  403f20:	cbnz	x0, 403f5c <ferror@plt+0x26bc>
  403f24:	bl	401880 <__errno_location@plt>
  403f28:	ldr	x2, [x24, #24]
  403f2c:	ldr	w23, [x0]
  403f30:	mov	w1, #0x3                   	// #3
  403f34:	mov	w0, wzr
  403f38:	bl	407130 <ferror@plt+0x5890>
  403f3c:	mov	x3, x0
  403f40:	mov	w0, wzr
  403f44:	mov	w1, w23
  403f48:	mov	x2, x22
  403f4c:	bl	401570 <error@plt>
  403f50:	ldr	x0, [x24]
  403f54:	mov	w25, wzr
  403f58:	cbz	x0, 403ee8 <ferror@plt+0x2648>
  403f5c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  403f60:	ldrb	w8, [x8, #657]
  403f64:	cmp	w8, #0x1
  403f68:	b.ne	403f88 <ferror@plt+0x26e8>  // b.any
  403f6c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  403f70:	ldrb	w8, [x8, #656]
  403f74:	tbnz	w8, #0, 403f88 <ferror@plt+0x26e8>
  403f78:	mov	w2, #0x2                   	// #2
  403f7c:	mov	x1, xzr
  403f80:	mov	x3, xzr
  403f84:	bl	4015a0 <setvbuf@plt>
  403f88:	and	w0, w25, #0x1
  403f8c:	ldp	x20, x19, [sp, #80]
  403f90:	ldp	x22, x21, [sp, #64]
  403f94:	ldp	x24, x23, [sp, #48]
  403f98:	ldp	x26, x25, [sp, #32]
  403f9c:	ldp	x28, x27, [sp, #16]
  403fa0:	ldp	x29, x30, [sp], #96
  403fa4:	ret
  403fa8:	stp	x29, x30, [sp, #-96]!
  403fac:	cmp	x0, x1
  403fb0:	str	x27, [sp, #16]
  403fb4:	stp	x26, x25, [sp, #32]
  403fb8:	stp	x24, x23, [sp, #48]
  403fbc:	stp	x22, x21, [sp, #64]
  403fc0:	stp	x20, x19, [sp, #80]
  403fc4:	mov	x29, sp
  403fc8:	b.ls	40401c <ferror@plt+0x277c>  // b.plast
  403fcc:	sxtw	x24, w5
  403fd0:	sub	x8, x0, #0x1
  403fd4:	mov	w19, w4
  403fd8:	mov	x20, x3
  403fdc:	mov	x21, x1
  403fe0:	mov	x22, x0
  403fe4:	mov	x23, x2
  403fe8:	mul	x25, x8, x24
  403fec:	mov	x26, x0
  403ff0:	ldrsb	w2, [x23], #1
  403ff4:	udiv	x27, x25, x22
  403ff8:	add	w8, w5, w19
  403ffc:	sub	w1, w8, w27
  404000:	mov	x0, x20
  404004:	sub	x26, x26, #0x1
  404008:	bl	407e48 <ferror@plt+0x65a8>
  40400c:	cmp	x26, x21
  404010:	sub	x25, x25, x24
  404014:	mov	w5, w27
  404018:	b.hi	403ff0 <ferror@plt+0x2750>  // b.pmore
  40401c:	ldp	x20, x19, [sp, #80]
  404020:	ldp	x22, x21, [sp, #64]
  404024:	ldp	x24, x23, [sp, #48]
  404028:	ldp	x26, x25, [sp, #32]
  40402c:	ldr	x27, [sp, #16]
  404030:	ldp	x29, x30, [sp], #96
  404034:	ret
  404038:	stp	x29, x30, [sp, #-96]!
  40403c:	cmp	x0, x1
  404040:	str	x27, [sp, #16]
  404044:	stp	x26, x25, [sp, #32]
  404048:	stp	x24, x23, [sp, #48]
  40404c:	stp	x22, x21, [sp, #64]
  404050:	stp	x20, x19, [sp, #80]
  404054:	mov	x29, sp
  404058:	b.ls	4040ac <ferror@plt+0x280c>  // b.plast
  40405c:	sxtw	x24, w5
  404060:	sub	x8, x0, #0x1
  404064:	mov	w19, w4
  404068:	mov	x20, x3
  40406c:	mov	x21, x1
  404070:	mov	x22, x0
  404074:	mov	x23, x2
  404078:	mul	x25, x8, x24
  40407c:	mov	x26, x0
  404080:	ldrb	w2, [x23], #1
  404084:	udiv	x27, x25, x22
  404088:	add	w8, w5, w19
  40408c:	sub	w1, w8, w27
  404090:	mov	x0, x20
  404094:	sub	x26, x26, #0x1
  404098:	bl	407e48 <ferror@plt+0x65a8>
  40409c:	cmp	x26, x21
  4040a0:	sub	x25, x25, x24
  4040a4:	mov	w5, w27
  4040a8:	b.hi	404080 <ferror@plt+0x27e0>  // b.pmore
  4040ac:	ldp	x20, x19, [sp, #80]
  4040b0:	ldp	x22, x21, [sp, #64]
  4040b4:	ldp	x24, x23, [sp, #48]
  4040b8:	ldp	x26, x25, [sp, #32]
  4040bc:	ldr	x27, [sp, #16]
  4040c0:	ldp	x29, x30, [sp], #96
  4040c4:	ret
  4040c8:	sub	sp, sp, #0x70
  4040cc:	cmp	x0, x1
  4040d0:	stp	x29, x30, [sp, #16]
  4040d4:	stp	x28, x27, [sp, #32]
  4040d8:	stp	x26, x25, [sp, #48]
  4040dc:	stp	x24, x23, [sp, #64]
  4040e0:	stp	x22, x21, [sp, #80]
  4040e4:	stp	x20, x19, [sp, #96]
  4040e8:	add	x29, sp, #0x10
  4040ec:	b.ls	404178 <ferror@plt+0x28d8>  // b.plast
  4040f0:	mov	w24, w5
  4040f4:	sxtw	x25, w24
  4040f8:	sub	x8, x0, #0x1
  4040fc:	mov	w19, w4
  404100:	mov	x20, x3
  404104:	mov	x21, x1
  404108:	mov	x22, x0
  40410c:	mov	x23, x2
  404110:	mul	x26, x8, x25
  404114:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  404118:	mov	x28, x0
  40411c:	b	404140 <ferror@plt+0x28a0>
  404120:	ldrh	w8, [x23]
  404124:	sxth	w2, w8
  404128:	mov	x0, x20
  40412c:	add	x23, x23, #0x2
  404130:	bl	407e48 <ferror@plt+0x65a8>
  404134:	cmp	x28, x21
  404138:	sub	x26, x26, x25
  40413c:	b.ls	404178 <ferror@plt+0x28d8>  // b.plast
  404140:	ldrb	w9, [x27, #660]
  404144:	mov	w8, w24
  404148:	add	w8, w24, w19
  40414c:	udiv	x24, x26, x22
  404150:	sub	x28, x28, #0x1
  404154:	cmp	w9, #0x1
  404158:	sub	w1, w8, w24
  40415c:	b.ne	404120 <ferror@plt+0x2880>  // b.any
  404160:	ldrb	w8, [x23, #1]
  404164:	strb	w8, [sp, #8]
  404168:	ldrb	w8, [x23]
  40416c:	strb	w8, [sp, #9]
  404170:	ldrh	w8, [sp, #8]
  404174:	b	404124 <ferror@plt+0x2884>
  404178:	ldp	x20, x19, [sp, #96]
  40417c:	ldp	x22, x21, [sp, #80]
  404180:	ldp	x24, x23, [sp, #64]
  404184:	ldp	x26, x25, [sp, #48]
  404188:	ldp	x28, x27, [sp, #32]
  40418c:	ldp	x29, x30, [sp, #16]
  404190:	add	sp, sp, #0x70
  404194:	ret
  404198:	sub	sp, sp, #0x70
  40419c:	cmp	x0, x1
  4041a0:	stp	x29, x30, [sp, #16]
  4041a4:	stp	x28, x27, [sp, #32]
  4041a8:	stp	x26, x25, [sp, #48]
  4041ac:	stp	x24, x23, [sp, #64]
  4041b0:	stp	x22, x21, [sp, #80]
  4041b4:	stp	x20, x19, [sp, #96]
  4041b8:	add	x29, sp, #0x10
  4041bc:	b.ls	404244 <ferror@plt+0x29a4>  // b.plast
  4041c0:	mov	w24, w5
  4041c4:	sxtw	x25, w24
  4041c8:	sub	x8, x0, #0x1
  4041cc:	mov	w19, w4
  4041d0:	mov	x20, x3
  4041d4:	mov	x21, x1
  4041d8:	mov	x22, x0
  4041dc:	mov	x23, x2
  4041e0:	mul	x26, x8, x25
  4041e4:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  4041e8:	mov	x28, x0
  4041ec:	b	40420c <ferror@plt+0x296c>
  4041f0:	ldrh	w2, [x23]
  4041f4:	mov	x0, x20
  4041f8:	add	x23, x23, #0x2
  4041fc:	bl	407e48 <ferror@plt+0x65a8>
  404200:	cmp	x28, x21
  404204:	sub	x26, x26, x25
  404208:	b.ls	404244 <ferror@plt+0x29a4>  // b.plast
  40420c:	ldrb	w9, [x27, #660]
  404210:	mov	w8, w24
  404214:	add	w8, w24, w19
  404218:	udiv	x24, x26, x22
  40421c:	sub	x28, x28, #0x1
  404220:	cmp	w9, #0x1
  404224:	sub	w1, w8, w24
  404228:	b.ne	4041f0 <ferror@plt+0x2950>  // b.any
  40422c:	ldrb	w8, [x23, #1]
  404230:	strb	w8, [sp, #8]
  404234:	ldrb	w8, [x23]
  404238:	strb	w8, [sp, #9]
  40423c:	ldrh	w2, [sp, #8]
  404240:	b	4041f4 <ferror@plt+0x2954>
  404244:	ldp	x20, x19, [sp, #96]
  404248:	ldp	x22, x21, [sp, #80]
  40424c:	ldp	x24, x23, [sp, #64]
  404250:	ldp	x26, x25, [sp, #48]
  404254:	ldp	x28, x27, [sp, #32]
  404258:	ldp	x29, x30, [sp, #16]
  40425c:	add	sp, sp, #0x70
  404260:	ret
  404264:	sub	sp, sp, #0x70
  404268:	cmp	x0, x1
  40426c:	stp	x29, x30, [sp, #16]
  404270:	stp	x28, x27, [sp, #32]
  404274:	stp	x26, x25, [sp, #48]
  404278:	stp	x24, x23, [sp, #64]
  40427c:	stp	x22, x21, [sp, #80]
  404280:	stp	x20, x19, [sp, #96]
  404284:	add	x29, sp, #0x10
  404288:	b.ls	404320 <ferror@plt+0x2a80>  // b.plast
  40428c:	mov	w23, w5
  404290:	sxtw	x24, w23
  404294:	sub	x8, x0, #0x1
  404298:	mov	w19, w4
  40429c:	mov	x20, x3
  4042a0:	mov	x21, x1
  4042a4:	mov	x22, x0
  4042a8:	add	x25, x2, #0x1
  4042ac:	mul	x26, x8, x24
  4042b0:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  4042b4:	mov	x28, x0
  4042b8:	b	4042d8 <ferror@plt+0x2a38>
  4042bc:	ldur	w2, [x25, #-1]
  4042c0:	mov	x0, x20
  4042c4:	bl	407e48 <ferror@plt+0x65a8>
  4042c8:	add	x25, x25, #0x4
  4042cc:	cmp	x28, x21
  4042d0:	sub	x26, x26, x24
  4042d4:	b.ls	404320 <ferror@plt+0x2a80>  // b.plast
  4042d8:	ldrb	w9, [x27, #660]
  4042dc:	mov	w8, w23
  4042e0:	add	w8, w23, w19
  4042e4:	udiv	x23, x26, x22
  4042e8:	sub	x28, x28, #0x1
  4042ec:	cmp	w9, #0x1
  4042f0:	sub	w1, w8, w23
  4042f4:	b.ne	4042bc <ferror@plt+0x2a1c>  // b.any
  4042f8:	ldrb	w8, [x25, #2]
  4042fc:	strb	w8, [sp, #8]
  404300:	ldrb	w8, [x25, #1]
  404304:	strb	w8, [sp, #9]
  404308:	ldrb	w8, [x25]
  40430c:	strb	w8, [sp, #10]
  404310:	ldurb	w8, [x25, #-1]
  404314:	strb	w8, [sp, #11]
  404318:	ldr	w2, [sp, #8]
  40431c:	b	4042c0 <ferror@plt+0x2a20>
  404320:	ldp	x20, x19, [sp, #96]
  404324:	ldp	x22, x21, [sp, #80]
  404328:	ldp	x24, x23, [sp, #64]
  40432c:	ldp	x26, x25, [sp, #48]
  404330:	ldp	x28, x27, [sp, #32]
  404334:	ldp	x29, x30, [sp, #16]
  404338:	add	sp, sp, #0x70
  40433c:	ret
  404340:	sub	sp, sp, #0x70
  404344:	cmp	x0, x1
  404348:	stp	x29, x30, [sp, #16]
  40434c:	stp	x28, x27, [sp, #32]
  404350:	stp	x26, x25, [sp, #48]
  404354:	stp	x24, x23, [sp, #64]
  404358:	stp	x22, x21, [sp, #80]
  40435c:	stp	x20, x19, [sp, #96]
  404360:	add	x29, sp, #0x10
  404364:	b.ls	40441c <ferror@plt+0x2b7c>  // b.plast
  404368:	mov	w23, w5
  40436c:	sxtw	x24, w23
  404370:	sub	x8, x0, #0x1
  404374:	mov	w19, w4
  404378:	mov	x20, x3
  40437c:	mov	x21, x1
  404380:	mov	x22, x0
  404384:	add	x25, x2, #0x3
  404388:	mul	x26, x8, x24
  40438c:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  404390:	mov	x28, x0
  404394:	b	4043b4 <ferror@plt+0x2b14>
  404398:	ldur	x2, [x25, #-3]
  40439c:	mov	x0, x20
  4043a0:	bl	407e48 <ferror@plt+0x65a8>
  4043a4:	add	x25, x25, #0x8
  4043a8:	cmp	x28, x21
  4043ac:	sub	x26, x26, x24
  4043b0:	b.ls	40441c <ferror@plt+0x2b7c>  // b.plast
  4043b4:	ldrb	w9, [x27, #660]
  4043b8:	mov	w8, w23
  4043bc:	add	w8, w23, w19
  4043c0:	udiv	x23, x26, x22
  4043c4:	sub	x28, x28, #0x1
  4043c8:	cmp	w9, #0x1
  4043cc:	sub	w1, w8, w23
  4043d0:	b.ne	404398 <ferror@plt+0x2af8>  // b.any
  4043d4:	ldrb	w8, [x25, #4]
  4043d8:	strb	w8, [sp, #8]
  4043dc:	ldrb	w8, [x25, #3]
  4043e0:	strb	w8, [sp, #9]
  4043e4:	ldrb	w8, [x25, #2]
  4043e8:	strb	w8, [sp, #10]
  4043ec:	ldrb	w8, [x25, #1]
  4043f0:	strb	w8, [sp, #11]
  4043f4:	ldrb	w8, [x25]
  4043f8:	strb	w8, [sp, #12]
  4043fc:	ldurb	w8, [x25, #-1]
  404400:	strb	w8, [sp, #13]
  404404:	ldurb	w8, [x25, #-2]
  404408:	strb	w8, [sp, #14]
  40440c:	ldurb	w8, [x25, #-3]
  404410:	strb	w8, [sp, #15]
  404414:	ldr	x2, [sp, #8]
  404418:	b	40439c <ferror@plt+0x2afc>
  40441c:	ldp	x20, x19, [sp, #96]
  404420:	ldp	x22, x21, [sp, #80]
  404424:	ldp	x24, x23, [sp, #64]
  404428:	ldp	x26, x25, [sp, #48]
  40442c:	ldp	x28, x27, [sp, #32]
  404430:	ldp	x29, x30, [sp, #16]
  404434:	add	sp, sp, #0x70
  404438:	ret
  40443c:	sub	sp, sp, #0x70
  404440:	cmp	x0, x1
  404444:	stp	x29, x30, [sp, #16]
  404448:	stp	x28, x27, [sp, #32]
  40444c:	stp	x26, x25, [sp, #48]
  404450:	stp	x24, x23, [sp, #64]
  404454:	stp	x22, x21, [sp, #80]
  404458:	stp	x20, x19, [sp, #96]
  40445c:	add	x29, sp, #0x10
  404460:	b.ls	404518 <ferror@plt+0x2c78>  // b.plast
  404464:	mov	w23, w5
  404468:	sxtw	x24, w23
  40446c:	sub	x8, x0, #0x1
  404470:	mov	w19, w4
  404474:	mov	x20, x3
  404478:	mov	x21, x1
  40447c:	mov	x22, x0
  404480:	add	x25, x2, #0x3
  404484:	mul	x26, x8, x24
  404488:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  40448c:	mov	x28, x0
  404490:	b	4044b0 <ferror@plt+0x2c10>
  404494:	ldur	x2, [x25, #-3]
  404498:	mov	x0, x20
  40449c:	bl	407e48 <ferror@plt+0x65a8>
  4044a0:	add	x25, x25, #0x8
  4044a4:	cmp	x28, x21
  4044a8:	sub	x26, x26, x24
  4044ac:	b.ls	404518 <ferror@plt+0x2c78>  // b.plast
  4044b0:	ldrb	w9, [x27, #660]
  4044b4:	mov	w8, w23
  4044b8:	add	w8, w23, w19
  4044bc:	udiv	x23, x26, x22
  4044c0:	sub	x28, x28, #0x1
  4044c4:	cmp	w9, #0x1
  4044c8:	sub	w1, w8, w23
  4044cc:	b.ne	404494 <ferror@plt+0x2bf4>  // b.any
  4044d0:	ldrb	w8, [x25, #4]
  4044d4:	strb	w8, [sp, #8]
  4044d8:	ldrb	w8, [x25, #3]
  4044dc:	strb	w8, [sp, #9]
  4044e0:	ldrb	w8, [x25, #2]
  4044e4:	strb	w8, [sp, #10]
  4044e8:	ldrb	w8, [x25, #1]
  4044ec:	strb	w8, [sp, #11]
  4044f0:	ldrb	w8, [x25]
  4044f4:	strb	w8, [sp, #12]
  4044f8:	ldurb	w8, [x25, #-1]
  4044fc:	strb	w8, [sp, #13]
  404500:	ldurb	w8, [x25, #-2]
  404504:	strb	w8, [sp, #14]
  404508:	ldurb	w8, [x25, #-3]
  40450c:	strb	w8, [sp, #15]
  404510:	ldr	x2, [sp, #8]
  404514:	b	404498 <ferror@plt+0x2bf8>
  404518:	ldp	x20, x19, [sp, #96]
  40451c:	ldp	x22, x21, [sp, #80]
  404520:	ldp	x24, x23, [sp, #64]
  404524:	ldp	x26, x25, [sp, #48]
  404528:	ldp	x28, x27, [sp, #32]
  40452c:	ldp	x29, x30, [sp, #16]
  404530:	add	sp, sp, #0x70
  404534:	ret
  404538:	sub	sp, sp, #0x80
  40453c:	cmp	x0, x1
  404540:	stp	x29, x30, [sp, #32]
  404544:	stp	x28, x27, [sp, #48]
  404548:	stp	x26, x25, [sp, #64]
  40454c:	stp	x24, x23, [sp, #80]
  404550:	stp	x22, x21, [sp, #96]
  404554:	stp	x20, x19, [sp, #112]
  404558:	add	x29, sp, #0x20
  40455c:	b.ls	404614 <ferror@plt+0x2d74>  // b.plast
  404560:	mov	w22, w5
  404564:	sxtw	x25, w22
  404568:	sub	x8, x0, #0x1
  40456c:	adrp	x23, 40b000 <ferror@plt+0x9760>
  404570:	mov	w19, w4
  404574:	mov	x20, x1
  404578:	mov	x27, x0
  40457c:	add	x26, x2, #0x1
  404580:	mul	x28, x8, x25
  404584:	add	x23, x23, #0xbe
  404588:	mov	x21, x0
  40458c:	b	4045c8 <ferror@plt+0x2d28>
  404590:	ldur	s0, [x26, #-1]
  404594:	mov	x0, sp
  404598:	mov	w1, #0x1f                  	// #31
  40459c:	mov	w2, wzr
  4045a0:	mov	w3, wzr
  4045a4:	bl	405554 <ferror@plt+0x3cb4>
  4045a8:	mov	x2, sp
  4045ac:	mov	x0, x23
  4045b0:	mov	w1, w24
  4045b4:	bl	407e48 <ferror@plt+0x65a8>
  4045b8:	add	x26, x26, #0x4
  4045bc:	cmp	x21, x20
  4045c0:	sub	x28, x28, x25
  4045c4:	b.ls	404614 <ferror@plt+0x2d74>  // b.plast
  4045c8:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4045cc:	ldrb	w9, [x9, #660]
  4045d0:	mov	w8, w22
  4045d4:	add	w8, w22, w19
  4045d8:	udiv	x22, x28, x27
  4045dc:	sub	x21, x21, #0x1
  4045e0:	cmp	w9, #0x1
  4045e4:	sub	w24, w8, w22
  4045e8:	b.ne	404590 <ferror@plt+0x2cf0>  // b.any
  4045ec:	ldrb	w8, [x26, #2]
  4045f0:	strb	w8, [sp]
  4045f4:	ldrb	w8, [x26, #1]
  4045f8:	strb	w8, [sp, #1]
  4045fc:	ldrb	w8, [x26]
  404600:	strb	w8, [sp, #2]
  404604:	ldurb	w8, [x26, #-1]
  404608:	strb	w8, [sp, #3]
  40460c:	ldr	s0, [sp]
  404610:	b	404594 <ferror@plt+0x2cf4>
  404614:	ldp	x20, x19, [sp, #112]
  404618:	ldp	x22, x21, [sp, #96]
  40461c:	ldp	x24, x23, [sp, #80]
  404620:	ldp	x26, x25, [sp, #64]
  404624:	ldp	x28, x27, [sp, #48]
  404628:	ldp	x29, x30, [sp, #32]
  40462c:	add	sp, sp, #0x80
  404630:	ret
  404634:	sub	sp, sp, #0x90
  404638:	cmp	x0, x1
  40463c:	stp	x29, x30, [sp, #48]
  404640:	stp	x28, x27, [sp, #64]
  404644:	stp	x26, x25, [sp, #80]
  404648:	stp	x24, x23, [sp, #96]
  40464c:	stp	x22, x21, [sp, #112]
  404650:	stp	x20, x19, [sp, #128]
  404654:	add	x29, sp, #0x30
  404658:	b.ls	404730 <ferror@plt+0x2e90>  // b.plast
  40465c:	mov	w22, w5
  404660:	sxtw	x25, w22
  404664:	sub	x8, x0, #0x1
  404668:	adrp	x23, 40b000 <ferror@plt+0x9760>
  40466c:	mov	w19, w4
  404670:	mov	x20, x1
  404674:	mov	x27, x0
  404678:	add	x26, x2, #0x3
  40467c:	mul	x28, x8, x25
  404680:	add	x23, x23, #0xbe
  404684:	mov	x21, x0
  404688:	b	4046c4 <ferror@plt+0x2e24>
  40468c:	ldur	d0, [x26, #-3]
  404690:	add	x0, sp, #0x8
  404694:	mov	w1, #0x28                  	// #40
  404698:	mov	w2, wzr
  40469c:	mov	w3, wzr
  4046a0:	bl	4053f8 <ferror@plt+0x3b58>
  4046a4:	add	x2, sp, #0x8
  4046a8:	mov	x0, x23
  4046ac:	mov	w1, w24
  4046b0:	bl	407e48 <ferror@plt+0x65a8>
  4046b4:	add	x26, x26, #0x8
  4046b8:	cmp	x21, x20
  4046bc:	sub	x28, x28, x25
  4046c0:	b.ls	404730 <ferror@plt+0x2e90>  // b.plast
  4046c4:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4046c8:	ldrb	w9, [x9, #660]
  4046cc:	mov	w8, w22
  4046d0:	add	w8, w22, w19
  4046d4:	udiv	x22, x28, x27
  4046d8:	sub	x21, x21, #0x1
  4046dc:	cmp	w9, #0x1
  4046e0:	sub	w24, w8, w22
  4046e4:	b.ne	40468c <ferror@plt+0x2dec>  // b.any
  4046e8:	ldrb	w8, [x26, #4]
  4046ec:	strb	w8, [sp, #8]
  4046f0:	ldrb	w8, [x26, #3]
  4046f4:	strb	w8, [sp, #9]
  4046f8:	ldrb	w8, [x26, #2]
  4046fc:	strb	w8, [sp, #10]
  404700:	ldrb	w8, [x26, #1]
  404704:	strb	w8, [sp, #11]
  404708:	ldrb	w8, [x26]
  40470c:	strb	w8, [sp, #12]
  404710:	ldurb	w8, [x26, #-1]
  404714:	strb	w8, [sp, #13]
  404718:	ldurb	w8, [x26, #-2]
  40471c:	strb	w8, [sp, #14]
  404720:	ldurb	w8, [x26, #-3]
  404724:	strb	w8, [sp, #15]
  404728:	ldr	d0, [sp, #8]
  40472c:	b	404690 <ferror@plt+0x2df0>
  404730:	ldp	x20, x19, [sp, #128]
  404734:	ldp	x22, x21, [sp, #112]
  404738:	ldp	x24, x23, [sp, #96]
  40473c:	ldp	x26, x25, [sp, #80]
  404740:	ldp	x28, x27, [sp, #64]
  404744:	ldp	x29, x30, [sp, #48]
  404748:	add	sp, sp, #0x90
  40474c:	ret
  404750:	sub	sp, sp, #0xa0
  404754:	cmp	x0, x1
  404758:	stp	x29, x30, [sp, #64]
  40475c:	stp	x28, x27, [sp, #80]
  404760:	stp	x26, x25, [sp, #96]
  404764:	stp	x24, x23, [sp, #112]
  404768:	stp	x22, x21, [sp, #128]
  40476c:	stp	x20, x19, [sp, #144]
  404770:	add	x29, sp, #0x40
  404774:	b.ls	40488c <ferror@plt+0x2fec>  // b.plast
  404778:	mov	w22, w5
  40477c:	sxtw	x25, w22
  404780:	sub	x8, x0, #0x1
  404784:	adrp	x23, 40b000 <ferror@plt+0x9760>
  404788:	mov	w19, w4
  40478c:	mov	x20, x1
  404790:	mov	x27, x0
  404794:	add	x26, x2, #0x7
  404798:	mul	x28, x8, x25
  40479c:	add	x23, x23, #0xbe
  4047a0:	mov	x21, x0
  4047a4:	b	4047e0 <ferror@plt+0x2f40>
  4047a8:	ldur	q0, [x26, #-7]
  4047ac:	mov	x0, sp
  4047b0:	mov	w1, #0x3c                  	// #60
  4047b4:	mov	w2, wzr
  4047b8:	mov	w3, wzr
  4047bc:	bl	4056b4 <ferror@plt+0x3e14>
  4047c0:	mov	x2, sp
  4047c4:	mov	x0, x23
  4047c8:	mov	w1, w24
  4047cc:	bl	407e48 <ferror@plt+0x65a8>
  4047d0:	add	x26, x26, #0x10
  4047d4:	cmp	x21, x20
  4047d8:	sub	x28, x28, x25
  4047dc:	b.ls	40488c <ferror@plt+0x2fec>  // b.plast
  4047e0:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4047e4:	ldrb	w9, [x9, #660]
  4047e8:	mov	w8, w22
  4047ec:	add	w8, w22, w19
  4047f0:	udiv	x22, x28, x27
  4047f4:	sub	x21, x21, #0x1
  4047f8:	cmp	w9, #0x1
  4047fc:	sub	w24, w8, w22
  404800:	b.ne	4047a8 <ferror@plt+0x2f08>  // b.any
  404804:	ldrb	w8, [x26, #8]
  404808:	strb	w8, [sp]
  40480c:	ldrb	w8, [x26, #7]
  404810:	strb	w8, [sp, #1]
  404814:	ldrb	w8, [x26, #6]
  404818:	strb	w8, [sp, #2]
  40481c:	ldrb	w8, [x26, #5]
  404820:	strb	w8, [sp, #3]
  404824:	ldrb	w8, [x26, #4]
  404828:	strb	w8, [sp, #4]
  40482c:	ldrb	w8, [x26, #3]
  404830:	strb	w8, [sp, #5]
  404834:	ldrb	w8, [x26, #2]
  404838:	strb	w8, [sp, #6]
  40483c:	ldrb	w8, [x26, #1]
  404840:	strb	w8, [sp, #7]
  404844:	ldrb	w8, [x26]
  404848:	strb	w8, [sp, #8]
  40484c:	ldurb	w8, [x26, #-1]
  404850:	strb	w8, [sp, #9]
  404854:	ldurb	w8, [x26, #-2]
  404858:	strb	w8, [sp, #10]
  40485c:	ldurb	w8, [x26, #-3]
  404860:	strb	w8, [sp, #11]
  404864:	ldurb	w8, [x26, #-4]
  404868:	strb	w8, [sp, #12]
  40486c:	ldurb	w8, [x26, #-5]
  404870:	strb	w8, [sp, #13]
  404874:	ldurb	w8, [x26, #-6]
  404878:	strb	w8, [sp, #14]
  40487c:	ldurb	w8, [x26, #-7]
  404880:	strb	w8, [sp, #15]
  404884:	ldr	q0, [sp]
  404888:	b	4047ac <ferror@plt+0x2f0c>
  40488c:	ldp	x20, x19, [sp, #144]
  404890:	ldp	x22, x21, [sp, #128]
  404894:	ldp	x24, x23, [sp, #112]
  404898:	ldp	x26, x25, [sp, #96]
  40489c:	ldp	x28, x27, [sp, #80]
  4048a0:	ldp	x29, x30, [sp, #64]
  4048a4:	add	sp, sp, #0xa0
  4048a8:	ret
  4048ac:	sub	sp, sp, #0x70
  4048b0:	cmp	x0, x1
  4048b4:	stp	x29, x30, [sp, #16]
  4048b8:	stp	x28, x27, [sp, #32]
  4048bc:	stp	x26, x25, [sp, #48]
  4048c0:	stp	x24, x23, [sp, #64]
  4048c4:	stp	x22, x21, [sp, #80]
  4048c8:	stp	x20, x19, [sp, #96]
  4048cc:	add	x29, sp, #0x10
  4048d0:	b.ls	40496c <ferror@plt+0x30cc>  // b.plast
  4048d4:	mov	w22, w5
  4048d8:	sxtw	x25, w22
  4048dc:	sub	x8, x0, #0x1
  4048e0:	adrp	x26, 40b000 <ferror@plt+0x9760>
  4048e4:	adrp	x24, 40b000 <ferror@plt+0x9760>
  4048e8:	mov	w19, w4
  4048ec:	mov	x20, x1
  4048f0:	mov	x28, x0
  4048f4:	mov	x23, x2
  4048f8:	add	x26, x26, #0xc2
  4048fc:	add	x24, x24, #0xbe
  404900:	mul	x27, x8, x25
  404904:	mov	x21, x0
  404908:	b	404934 <ferror@plt+0x3094>
  40490c:	sub	x2, x29, #0x4
  404910:	sturb	w9, [x29, #-4]
  404914:	sturb	wzr, [x29, #-3]
  404918:	add	w8, w8, w19
  40491c:	sub	w1, w8, w22
  404920:	mov	x0, x24
  404924:	bl	407e48 <ferror@plt+0x65a8>
  404928:	cmp	x21, x20
  40492c:	sub	x27, x27, x25
  404930:	b.ls	40496c <ferror@plt+0x30cc>  // b.plast
  404934:	ldrb	w9, [x23], #1
  404938:	mov	w8, w22
  40493c:	sub	x21, x21, #0x1
  404940:	udiv	x22, x27, x28
  404944:	and	x9, x9, #0x7f
  404948:	cmp	w9, #0x7f
  40494c:	mov	x2, x26
  404950:	b.eq	404918 <ferror@plt+0x3078>  // b.none
  404954:	cmp	w9, #0x20
  404958:	b.hi	40490c <ferror@plt+0x306c>  // b.pmore
  40495c:	adrp	x10, 409000 <ferror@plt+0x7760>
  404960:	add	x10, x10, #0xd80
  404964:	add	x2, x10, x9, lsl #2
  404968:	b	404918 <ferror@plt+0x3078>
  40496c:	ldp	x20, x19, [sp, #96]
  404970:	ldp	x22, x21, [sp, #80]
  404974:	ldp	x24, x23, [sp, #64]
  404978:	ldp	x26, x25, [sp, #48]
  40497c:	ldp	x28, x27, [sp, #32]
  404980:	ldp	x29, x30, [sp, #16]
  404984:	add	sp, sp, #0x70
  404988:	ret
  40498c:	sub	sp, sp, #0x70
  404990:	cmp	x0, x1
  404994:	stp	x29, x30, [sp, #16]
  404998:	stp	x28, x27, [sp, #32]
  40499c:	stp	x26, x25, [sp, #48]
  4049a0:	stp	x24, x23, [sp, #64]
  4049a4:	stp	x22, x21, [sp, #80]
  4049a8:	stp	x20, x19, [sp, #96]
  4049ac:	add	x29, sp, #0x10
  4049b0:	str	w4, [sp, #8]
  4049b4:	b.ls	404a78 <ferror@plt+0x31d8>  // b.plast
  4049b8:	mov	w23, w5
  4049bc:	sxtw	x27, w23
  4049c0:	sub	x8, x0, #0x1
  4049c4:	mov	x20, x1
  4049c8:	mov	x24, x0
  4049cc:	mov	x22, x2
  4049d0:	mul	x28, x8, x27
  4049d4:	mov	x21, x0
  4049d8:	b	404a44 <ferror@plt+0x31a4>
  4049dc:	sub	x25, x29, #0x4
  4049e0:	bl	401790 <__ctype_b_loc@plt>
  4049e4:	ldr	x8, [x0]
  4049e8:	adrp	x9, 40b000 <ferror@plt+0x9760>
  4049ec:	add	x9, x9, #0xe1
  4049f0:	sub	x0, x29, #0x4
  4049f4:	ldrh	w8, [x8, x26, lsl #1]
  4049f8:	mov	w1, #0x1                   	// #1
  4049fc:	mov	w2, #0x4                   	// #4
  404a00:	mov	w4, w26
  404a04:	tst	w8, #0x4000
  404a08:	adrp	x8, 40b000 <ferror@plt+0x9760>
  404a0c:	add	x8, x8, #0xde
  404a10:	csel	x3, x9, x8, eq  // eq = none
  404a14:	bl	401550 <__sprintf_chk@plt>
  404a18:	ldr	w8, [sp, #8]
  404a1c:	adrp	x0, 40b000 <ferror@plt+0x9760>
  404a20:	add	x0, x0, #0xbe
  404a24:	mov	x2, x25
  404a28:	add	w8, w23, w8
  404a2c:	sub	w1, w8, w19
  404a30:	bl	407e48 <ferror@plt+0x65a8>
  404a34:	cmp	x21, x20
  404a38:	sub	x28, x28, x27
  404a3c:	mov	w23, w19
  404a40:	b.ls	404a78 <ferror@plt+0x31d8>  // b.plast
  404a44:	ldrb	w26, [x22], #1
  404a48:	sub	x21, x21, #0x1
  404a4c:	udiv	x19, x28, x24
  404a50:	cmp	w26, #0xe
  404a54:	b.cs	4049dc <ferror@plt+0x313c>  // b.hs, b.nlast
  404a58:	mov	w8, #0x3f81                	// #16257
  404a5c:	lsr	w8, w8, w26
  404a60:	tbz	w8, #0, 4049dc <ferror@plt+0x313c>
  404a64:	adrp	x9, 409000 <ferror@plt+0x7760>
  404a68:	sxtb	x8, w26
  404a6c:	add	x9, x9, #0xe08
  404a70:	ldr	x25, [x9, x8, lsl #3]
  404a74:	b	404a18 <ferror@plt+0x3178>
  404a78:	ldp	x20, x19, [sp, #96]
  404a7c:	ldp	x22, x21, [sp, #80]
  404a80:	ldp	x24, x23, [sp, #64]
  404a84:	ldp	x26, x25, [sp, #48]
  404a88:	ldp	x28, x27, [sp, #32]
  404a8c:	ldp	x29, x30, [sp, #16]
  404a90:	add	sp, sp, #0x70
  404a94:	ret
  404a98:	stp	x29, x30, [sp, #-48]!
  404a9c:	stp	x22, x21, [sp, #16]
  404aa0:	adrp	x21, 41c000 <ferror@plt+0x1a760>
  404aa4:	stp	x20, x19, [sp, #32]
  404aa8:	ldr	x20, [x21, #752]
  404aac:	mov	x29, sp
  404ab0:	cbz	x20, 404b1c <ferror@plt+0x327c>
  404ab4:	ldrb	w8, [x20]
  404ab8:	tbnz	w8, #5, 404b34 <ferror@plt+0x3294>
  404abc:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404ac0:	ldr	x8, [x8, #744]
  404ac4:	adrp	x1, 40b000 <ferror@plt+0x9760>
  404ac8:	add	x1, x1, #0x750
  404acc:	ldur	x0, [x8, #-8]
  404ad0:	bl	401780 <strcmp@plt>
  404ad4:	cbz	w0, 404ba4 <ferror@plt+0x3304>
  404ad8:	mov	x0, x20
  404adc:	bl	4085d8 <ferror@plt+0x6d38>
  404ae0:	cbz	w0, 404ba4 <ferror@plt+0x3304>
  404ae4:	bl	401880 <__errno_location@plt>
  404ae8:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404aec:	ldr	x2, [x8, #776]
  404af0:	ldr	w19, [x0]
  404af4:	mov	w1, #0x3                   	// #3
  404af8:	mov	w0, wzr
  404afc:	bl	407130 <ferror@plt+0x5890>
  404b00:	adrp	x2, 40b000 <ferror@plt+0x9760>
  404b04:	mov	x3, x0
  404b08:	add	x2, x2, #0x213
  404b0c:	mov	w0, wzr
  404b10:	mov	w1, w19
  404b14:	bl	401570 <error@plt>
  404b18:	b	404b9c <ferror@plt+0x32fc>
  404b1c:	mov	w0, #0x1                   	// #1
  404b20:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404b24:	ldr	x8, [x8, #624]
  404b28:	ldrb	w8, [x8]
  404b2c:	tbnz	w8, #5, 404bbc <ferror@plt+0x331c>
  404b30:	b	404be4 <ferror@plt+0x3344>
  404b34:	adrp	x1, 40b000 <ferror@plt+0x9760>
  404b38:	mov	w19, w0
  404b3c:	add	x1, x1, #0x11b
  404b40:	mov	w2, #0x5                   	// #5
  404b44:	mov	x0, xzr
  404b48:	bl	401830 <dcgettext@plt>
  404b4c:	adrp	x22, 41c000 <ferror@plt+0x1a760>
  404b50:	add	x22, x22, #0x2e8
  404b54:	ldr	x2, [x22, #32]
  404b58:	mov	x20, x0
  404b5c:	mov	w1, #0x3                   	// #3
  404b60:	mov	w0, wzr
  404b64:	bl	407130 <ferror@plt+0x5890>
  404b68:	mov	x3, x0
  404b6c:	mov	w0, wzr
  404b70:	mov	w1, w19
  404b74:	mov	x2, x20
  404b78:	bl	401570 <error@plt>
  404b7c:	ldr	x8, [x22]
  404b80:	adrp	x1, 40b000 <ferror@plt+0x9760>
  404b84:	add	x1, x1, #0x750
  404b88:	ldur	x0, [x8, #-8]
  404b8c:	bl	401780 <strcmp@plt>
  404b90:	cbz	w0, 404ba8 <ferror@plt+0x3308>
  404b94:	ldr	x0, [x21, #752]
  404b98:	bl	4085d8 <ferror@plt+0x6d38>
  404b9c:	mov	w0, wzr
  404ba0:	b	404ba8 <ferror@plt+0x3308>
  404ba4:	mov	w0, #0x1                   	// #1
  404ba8:	str	xzr, [x21, #752]
  404bac:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404bb0:	ldr	x8, [x8, #624]
  404bb4:	ldrb	w8, [x8]
  404bb8:	tbz	w8, #5, 404be4 <ferror@plt+0x3344>
  404bbc:	adrp	x1, 40b000 <ferror@plt+0x9760>
  404bc0:	add	x1, x1, #0x12a
  404bc4:	mov	w2, #0x5                   	// #5
  404bc8:	mov	x0, xzr
  404bcc:	bl	401830 <dcgettext@plt>
  404bd0:	mov	x2, x0
  404bd4:	mov	w0, wzr
  404bd8:	mov	w1, wzr
  404bdc:	bl	401570 <error@plt>
  404be0:	mov	w0, wzr
  404be4:	ldp	x20, x19, [sp, #32]
  404be8:	ldp	x22, x21, [sp, #16]
  404bec:	ldp	x29, x30, [sp], #48
  404bf0:	ret
  404bf4:	sub	sp, sp, #0x70
  404bf8:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404bfc:	ldrb	w8, [x8, #658]
  404c00:	stp	x28, x27, [sp, #32]
  404c04:	stp	x20, x19, [sp, #96]
  404c08:	mov	x19, x3
  404c0c:	mov	x28, x1
  404c10:	stp	x29, x30, [sp, #16]
  404c14:	stp	x26, x25, [sp, #48]
  404c18:	stp	x24, x23, [sp, #64]
  404c1c:	stp	x22, x21, [sp, #80]
  404c20:	add	x29, sp, #0x10
  404c24:	str	x0, [sp, #8]
  404c28:	tbnz	w8, #0, 404c60 <ferror@plt+0x33c0>
  404c2c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404c30:	add	x8, x8, #0x297
  404c34:	ldrb	w9, [x8]
  404c38:	cmp	w9, #0x1
  404c3c:	b.ne	404c60 <ferror@plt+0x33c0>  // b.any
  404c40:	ldur	x8, [x8, #105]
  404c44:	cmp	x8, x28
  404c48:	b.ne	404c60 <ferror@plt+0x33c0>  // b.any
  404c4c:	mov	x0, x2
  404c50:	mov	x1, x19
  404c54:	mov	x2, x28
  404c58:	bl	4016d0 <bcmp@plt>
  404c5c:	cbz	w0, 404e48 <ferror@plt+0x35a8>
  404c60:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404c64:	add	x8, x8, #0x298
  404c68:	ldr	x9, [x8, #16]
  404c6c:	strb	wzr, [x8]
  404c70:	cbz	x9, 404e6c <ferror@plt+0x35cc>
  404c74:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  404c78:	mov	x26, xzr
  404c7c:	add	x27, x27, #0x2b8
  404c80:	adrp	x21, 41c000 <ferror@plt+0x1a760>
  404c84:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  404c88:	mov	w22, #0x2e                  	// #46
  404c8c:	ldr	x8, [x27]
  404c90:	mov	w9, #0x28                  	// #40
  404c94:	adrp	x10, 409000 <ferror@plt+0x7760>
  404c98:	add	x10, x10, #0xbd8
  404c9c:	madd	x8, x26, x9, x8
  404ca0:	ldr	w8, [x8, #4]
  404ca4:	ldr	x9, [x27, #72]
  404ca8:	ldrsw	x8, [x10, x8, lsl #2]
  404cac:	sub	x10, x9, x28
  404cb0:	udiv	x23, x9, x8
  404cb4:	udiv	x25, x10, x8
  404cb8:	cbz	x26, 404ce0 <ferror@plt+0x3440>
  404cbc:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404cc0:	ldr	w2, [x8, #672]
  404cc4:	adrp	x1, 40b000 <ferror@plt+0x9760>
  404cc8:	adrp	x3, 40b000 <ferror@plt+0x9760>
  404ccc:	mov	w0, #0x1                   	// #1
  404cd0:	add	x1, x1, #0xbe
  404cd4:	add	x3, x3, #0x4f3
  404cd8:	bl	401680 <__printf_chk@plt>
  404cdc:	b	404cf4 <ferror@plt+0x3454>
  404ce0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404ce4:	ldr	x8, [x8, #704]
  404ce8:	ldr	x0, [sp, #8]
  404cec:	mov	w1, wzr
  404cf0:	blr	x8
  404cf4:	ldr	x8, [x21, #696]
  404cf8:	add	x9, x26, x26, lsl #2
  404cfc:	lsl	x20, x9, #3
  404d00:	sxtw	x0, w23
  404d04:	add	x8, x8, x20
  404d08:	ldr	x9, [x8, #8]
  404d0c:	ldp	w4, w5, [x8, #28]
  404d10:	sxtw	x1, w25
  404d14:	add	x3, x8, #0x10
  404d18:	mov	x2, x19
  404d1c:	blr	x9
  404d20:	ldr	x8, [x21, #696]
  404d24:	add	x9, x8, x20
  404d28:	ldrb	w9, [x9, #24]
  404d2c:	cbz	w9, 404dec <ferror@plt+0x354c>
  404d30:	mov	w9, #0x28                  	// #40
  404d34:	madd	x8, x26, x9, x8
  404d38:	ldp	w8, w9, [x8, #28]
  404d3c:	adrp	x1, 40b000 <ferror@plt+0x9760>
  404d40:	adrp	x3, 40b000 <ferror@plt+0x9760>
  404d44:	mov	w0, #0x1                   	// #1
  404d48:	mul	w9, w9, w25
  404d4c:	sdiv	w9, w9, w23
  404d50:	madd	w2, w8, w25, w9
  404d54:	add	x1, x1, #0xbe
  404d58:	add	x3, x3, #0x4f3
  404d5c:	bl	401680 <__printf_chk@plt>
  404d60:	ldr	x1, [x24, #624]
  404d64:	adrp	x0, 40b000 <ferror@plt+0x9760>
  404d68:	add	x0, x0, #0x1b3
  404d6c:	bl	401840 <fputs_unlocked@plt>
  404d70:	cbz	x28, 404dcc <ferror@plt+0x352c>
  404d74:	bl	401790 <__ctype_b_loc@plt>
  404d78:	mov	x25, x0
  404d7c:	mov	x23, x19
  404d80:	mov	x20, x28
  404d84:	ldrb	w9, [x23], #1
  404d88:	ldr	x8, [x25]
  404d8c:	ldr	x0, [x24, #624]
  404d90:	ldrh	w10, [x8, w9, uxtw #1]
  404d94:	ldp	x8, x11, [x0, #40]
  404d98:	tst	w10, #0x4000
  404d9c:	csel	w1, w22, w9, eq  // eq = none
  404da0:	cmp	x8, x11
  404da4:	b.cs	404dc0 <ferror@plt+0x3520>  // b.hs, b.nlast
  404da8:	add	x9, x8, #0x1
  404dac:	str	x9, [x0, #40]
  404db0:	strb	w1, [x8]
  404db4:	subs	x20, x20, #0x1
  404db8:	b.ne	404d84 <ferror@plt+0x34e4>  // b.any
  404dbc:	b	404dcc <ferror@plt+0x352c>
  404dc0:	bl	401730 <__overflow@plt>
  404dc4:	subs	x20, x20, #0x1
  404dc8:	b.ne	404d84 <ferror@plt+0x34e4>  // b.any
  404dcc:	ldr	x0, [x24, #624]
  404dd0:	ldp	x8, x9, [x0, #40]
  404dd4:	cmp	x8, x9
  404dd8:	b.cs	404e24 <ferror@plt+0x3584>  // b.hs, b.nlast
  404ddc:	add	x9, x8, #0x1
  404de0:	str	x9, [x0, #40]
  404de4:	mov	w9, #0x3c                  	// #60
  404de8:	strb	w9, [x8]
  404dec:	ldr	x0, [x24, #624]
  404df0:	ldp	x8, x9, [x0, #40]
  404df4:	cmp	x8, x9
  404df8:	b.cs	404e3c <ferror@plt+0x359c>  // b.hs, b.nlast
  404dfc:	add	x9, x8, #0x1
  404e00:	str	x9, [x0, #40]
  404e04:	mov	w9, #0xa                   	// #10
  404e08:	strb	w9, [x8]
  404e0c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404e10:	ldr	x8, [x8, #680]
  404e14:	add	x26, x26, #0x1
  404e18:	cmp	x26, x8
  404e1c:	b.cc	404c8c <ferror@plt+0x33ec>  // b.lo, b.ul, b.last
  404e20:	b	404e6c <ferror@plt+0x35cc>
  404e24:	mov	w1, #0x3c                  	// #60
  404e28:	bl	401730 <__overflow@plt>
  404e2c:	ldr	x0, [x24, #624]
  404e30:	ldp	x8, x9, [x0, #40]
  404e34:	cmp	x8, x9
  404e38:	b.cc	404dfc <ferror@plt+0x355c>  // b.lo, b.ul, b.last
  404e3c:	mov	w1, #0xa                   	// #10
  404e40:	bl	401730 <__overflow@plt>
  404e44:	b	404e0c <ferror@plt+0x356c>
  404e48:	adrp	x19, 41c000 <ferror@plt+0x1a760>
  404e4c:	ldrb	w8, [x19, #664]
  404e50:	tbnz	w8, #0, 404e6c <ferror@plt+0x35cc>
  404e54:	adrp	x1, 40b000 <ferror@plt+0x9760>
  404e58:	add	x1, x1, #0x1b0
  404e5c:	mov	w0, #0x1                   	// #1
  404e60:	mov	w20, #0x1                   	// #1
  404e64:	bl	401680 <__printf_chk@plt>
  404e68:	strb	w20, [x19, #664]
  404e6c:	ldp	x20, x19, [sp, #96]
  404e70:	ldp	x22, x21, [sp, #80]
  404e74:	ldp	x24, x23, [sp, #64]
  404e78:	ldp	x26, x25, [sp, #48]
  404e7c:	ldp	x28, x27, [sp, #32]
  404e80:	ldp	x29, x30, [sp, #16]
  404e84:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404e88:	mov	w9, #0x1                   	// #1
  404e8c:	strb	w9, [x8, #663]
  404e90:	add	sp, sp, #0x70
  404e94:	ret
  404e98:	mov	w0, #0x1                   	// #1
  404e9c:	b	4019bc <ferror@plt+0x11c>
  404ea0:	stp	x29, x30, [sp, #-96]!
  404ea4:	stp	x28, x27, [sp, #16]
  404ea8:	stp	x26, x25, [sp, #32]
  404eac:	stp	x24, x23, [sp, #48]
  404eb0:	stp	x22, x21, [sp, #64]
  404eb4:	stp	x20, x19, [sp, #80]
  404eb8:	mov	x29, sp
  404ebc:	mov	x22, x3
  404ec0:	mov	x23, x2
  404ec4:	mov	x25, x1
  404ec8:	mov	x19, x0
  404ecc:	bl	401540 <strlen@plt>
  404ed0:	ldr	x24, [x25]
  404ed4:	cbz	x24, 404f58 <ferror@plt+0x36b8>
  404ed8:	mov	x20, x0
  404edc:	mov	w26, wzr
  404ee0:	mov	x21, xzr
  404ee4:	cbz	x23, 404f64 <ferror@plt+0x36c4>
  404ee8:	add	x28, x25, #0x8
  404eec:	mov	x27, #0xffffffffffffffff    	// #-1
  404ef0:	mov	x25, x23
  404ef4:	b	404f24 <ferror@plt+0x3684>
  404ef8:	madd	x0, x27, x22, x23
  404efc:	mov	x1, x25
  404f00:	mov	x2, x22
  404f04:	bl	4016d0 <bcmp@plt>
  404f08:	cmp	w0, #0x0
  404f0c:	cset	w8, ne  // ne = any
  404f10:	orr	w26, w26, w8
  404f14:	ldr	x24, [x28, x21, lsl #3]
  404f18:	add	x21, x21, #0x1
  404f1c:	add	x25, x25, x22
  404f20:	cbz	x24, 404fb4 <ferror@plt+0x3714>
  404f24:	mov	x0, x24
  404f28:	mov	x1, x19
  404f2c:	mov	x2, x20
  404f30:	bl	401640 <strncmp@plt>
  404f34:	cbnz	w0, 404f14 <ferror@plt+0x3674>
  404f38:	mov	x0, x24
  404f3c:	bl	401540 <strlen@plt>
  404f40:	cmp	x0, x20
  404f44:	b.eq	404f5c <ferror@plt+0x36bc>  // b.none
  404f48:	cmn	x27, #0x1
  404f4c:	b.ne	404ef8 <ferror@plt+0x3658>  // b.any
  404f50:	mov	x27, x21
  404f54:	b	404f14 <ferror@plt+0x3674>
  404f58:	mov	x21, #0xffffffffffffffff    	// #-1
  404f5c:	mov	x0, x21
  404f60:	b	404fc0 <ferror@plt+0x3720>
  404f64:	add	x22, x25, #0x8
  404f68:	mov	x27, #0xffffffffffffffff    	// #-1
  404f6c:	b	404f8c <ferror@plt+0x36ec>
  404f70:	cmn	x27, #0x1
  404f74:	cset	w8, ne  // ne = any
  404f78:	csel	x27, x21, x27, eq  // eq = none
  404f7c:	orr	w26, w26, w8
  404f80:	ldr	x24, [x22, x21, lsl #3]
  404f84:	add	x21, x21, #0x1
  404f88:	cbz	x24, 404fb4 <ferror@plt+0x3714>
  404f8c:	mov	x0, x24
  404f90:	mov	x1, x19
  404f94:	mov	x2, x20
  404f98:	bl	401640 <strncmp@plt>
  404f9c:	cbnz	w0, 404f80 <ferror@plt+0x36e0>
  404fa0:	mov	x0, x24
  404fa4:	bl	401540 <strlen@plt>
  404fa8:	cmp	x0, x20
  404fac:	b.ne	404f70 <ferror@plt+0x36d0>  // b.any
  404fb0:	b	404f5c <ferror@plt+0x36bc>
  404fb4:	tst	w26, #0x1
  404fb8:	mov	x8, #0xfffffffffffffffe    	// #-2
  404fbc:	csel	x0, x8, x27, ne  // ne = any
  404fc0:	ldp	x20, x19, [sp, #80]
  404fc4:	ldp	x22, x21, [sp, #64]
  404fc8:	ldp	x24, x23, [sp, #48]
  404fcc:	ldp	x26, x25, [sp, #32]
  404fd0:	ldp	x28, x27, [sp, #16]
  404fd4:	ldp	x29, x30, [sp], #96
  404fd8:	ret
  404fdc:	stp	x29, x30, [sp, #-48]!
  404fe0:	adrp	x8, 40b000 <ferror@plt+0x9760>
  404fe4:	adrp	x9, 40b000 <ferror@plt+0x9760>
  404fe8:	add	x8, x8, #0x1d7
  404fec:	add	x9, x9, #0x1bc
  404ff0:	cmn	x2, #0x1
  404ff4:	stp	x20, x19, [sp, #32]
  404ff8:	mov	x19, x1
  404ffc:	mov	x20, x0
  405000:	csel	x1, x9, x8, eq  // eq = none
  405004:	mov	w2, #0x5                   	// #5
  405008:	mov	x0, xzr
  40500c:	str	x21, [sp, #16]
  405010:	mov	x29, sp
  405014:	bl	401830 <dcgettext@plt>
  405018:	mov	x21, x0
  40501c:	mov	w1, #0x8                   	// #8
  405020:	mov	w0, wzr
  405024:	mov	x2, x19
  405028:	bl	406e74 <ferror@plt+0x55d4>
  40502c:	mov	x19, x0
  405030:	mov	w0, #0x1                   	// #1
  405034:	mov	x1, x20
  405038:	bl	407360 <ferror@plt+0x5ac0>
  40503c:	mov	x2, x21
  405040:	mov	x3, x19
  405044:	ldp	x20, x19, [sp, #32]
  405048:	ldr	x21, [sp, #16]
  40504c:	mov	x4, x0
  405050:	mov	w0, wzr
  405054:	mov	w1, wzr
  405058:	ldp	x29, x30, [sp], #48
  40505c:	b	401570 <error@plt>
  405060:	stp	x29, x30, [sp, #-96]!
  405064:	stp	x20, x19, [sp, #80]
  405068:	mov	x20, x1
  40506c:	adrp	x1, 40b000 <ferror@plt+0x9760>
  405070:	stp	x22, x21, [sp, #64]
  405074:	mov	x19, x2
  405078:	mov	x21, x0
  40507c:	add	x1, x1, #0x1f4
  405080:	mov	w2, #0x5                   	// #5
  405084:	mov	x0, xzr
  405088:	stp	x28, x27, [sp, #16]
  40508c:	stp	x26, x25, [sp, #32]
  405090:	stp	x24, x23, [sp, #48]
  405094:	mov	x29, sp
  405098:	bl	401830 <dcgettext@plt>
  40509c:	adrp	x26, 41c000 <ferror@plt+0x1a760>
  4050a0:	ldr	x1, [x26, #600]
  4050a4:	bl	401840 <fputs_unlocked@plt>
  4050a8:	ldr	x24, [x21]
  4050ac:	cbz	x24, 405154 <ferror@plt+0x38b4>
  4050b0:	add	x28, x21, #0x8
  4050b4:	adrp	x21, 40b000 <ferror@plt+0x9760>
  4050b8:	mov	x27, xzr
  4050bc:	mov	x23, xzr
  4050c0:	mov	x22, xzr
  4050c4:	add	x21, x21, #0x209
  4050c8:	b	405104 <ferror@plt+0x3864>
  4050cc:	mov	x25, xzr
  4050d0:	ldr	x23, [x26, #600]
  4050d4:	mov	x0, x24
  4050d8:	bl	407370 <ferror@plt+0x5ad0>
  4050dc:	mov	x3, x0
  4050e0:	mov	w1, #0x1                   	// #1
  4050e4:	mov	x0, x23
  4050e8:	mov	x2, x21
  4050ec:	bl	401770 <__fprintf_chk@plt>
  4050f0:	add	x23, x20, x25
  4050f4:	ldr	x24, [x28, x22, lsl #3]
  4050f8:	add	x22, x22, #0x1
  4050fc:	add	x27, x27, x19
  405100:	cbz	x24, 405154 <ferror@plt+0x38b4>
  405104:	cbz	x22, 4050cc <ferror@plt+0x382c>
  405108:	add	x1, x20, x27
  40510c:	mov	x0, x23
  405110:	mov	x2, x19
  405114:	bl	4016d0 <bcmp@plt>
  405118:	mov	x25, x27
  40511c:	cbnz	w0, 4050d0 <ferror@plt+0x3830>
  405120:	ldr	x25, [x26, #600]
  405124:	mov	x0, x24
  405128:	bl	407370 <ferror@plt+0x5ad0>
  40512c:	adrp	x2, 40b000 <ferror@plt+0x9760>
  405130:	mov	x3, x0
  405134:	mov	w1, #0x1                   	// #1
  405138:	mov	x0, x25
  40513c:	add	x2, x2, #0x211
  405140:	bl	401770 <__fprintf_chk@plt>
  405144:	ldr	x24, [x28, x22, lsl #3]
  405148:	add	x22, x22, #0x1
  40514c:	add	x27, x27, x19
  405150:	cbnz	x24, 405104 <ferror@plt+0x3864>
  405154:	ldr	x0, [x26, #600]
  405158:	ldp	x8, x9, [x0, #40]
  40515c:	cmp	x8, x9
  405160:	b.cs	405190 <ferror@plt+0x38f0>  // b.hs, b.nlast
  405164:	add	x9, x8, #0x1
  405168:	mov	w10, #0xa                   	// #10
  40516c:	str	x9, [x0, #40]
  405170:	strb	w10, [x8]
  405174:	ldp	x20, x19, [sp, #80]
  405178:	ldp	x22, x21, [sp, #64]
  40517c:	ldp	x24, x23, [sp, #48]
  405180:	ldp	x26, x25, [sp, #32]
  405184:	ldp	x28, x27, [sp, #16]
  405188:	ldp	x29, x30, [sp], #96
  40518c:	ret
  405190:	ldp	x20, x19, [sp, #80]
  405194:	ldp	x22, x21, [sp, #64]
  405198:	ldp	x24, x23, [sp, #48]
  40519c:	ldp	x26, x25, [sp, #32]
  4051a0:	ldp	x28, x27, [sp, #16]
  4051a4:	mov	w1, #0xa                   	// #10
  4051a8:	ldp	x29, x30, [sp], #96
  4051ac:	b	401730 <__overflow@plt>
  4051b0:	stp	x29, x30, [sp, #-80]!
  4051b4:	stp	x24, x23, [sp, #32]
  4051b8:	stp	x22, x21, [sp, #48]
  4051bc:	mov	x21, x3
  4051c0:	mov	x22, x2
  4051c4:	mov	x24, x1
  4051c8:	mov	x23, x0
  4051cc:	mov	x0, x1
  4051d0:	mov	x1, x2
  4051d4:	mov	x2, x3
  4051d8:	mov	x3, x4
  4051dc:	str	x25, [sp, #16]
  4051e0:	stp	x20, x19, [sp, #64]
  4051e4:	mov	x29, sp
  4051e8:	mov	x19, x5
  4051ec:	mov	x20, x4
  4051f0:	bl	404ea0 <ferror@plt+0x3600>
  4051f4:	tbz	x0, #63, 405270 <ferror@plt+0x39d0>
  4051f8:	adrp	x8, 40b000 <ferror@plt+0x9760>
  4051fc:	adrp	x9, 40b000 <ferror@plt+0x9760>
  405200:	add	x8, x8, #0x1d7
  405204:	add	x9, x9, #0x1bc
  405208:	cmn	x0, #0x1
  40520c:	csel	x1, x9, x8, eq  // eq = none
  405210:	mov	w2, #0x5                   	// #5
  405214:	mov	x0, xzr
  405218:	bl	401830 <dcgettext@plt>
  40521c:	mov	x25, x0
  405220:	mov	w1, #0x8                   	// #8
  405224:	mov	w0, wzr
  405228:	mov	x2, x24
  40522c:	bl	406e74 <ferror@plt+0x55d4>
  405230:	mov	x24, x0
  405234:	mov	w0, #0x1                   	// #1
  405238:	mov	x1, x23
  40523c:	bl	407360 <ferror@plt+0x5ac0>
  405240:	mov	x4, x0
  405244:	mov	w0, wzr
  405248:	mov	w1, wzr
  40524c:	mov	x2, x25
  405250:	mov	x3, x24
  405254:	bl	401570 <error@plt>
  405258:	mov	x0, x22
  40525c:	mov	x1, x21
  405260:	mov	x2, x20
  405264:	bl	405060 <ferror@plt+0x37c0>
  405268:	blr	x19
  40526c:	mov	x0, #0xffffffffffffffff    	// #-1
  405270:	ldp	x20, x19, [sp, #64]
  405274:	ldp	x22, x21, [sp, #48]
  405278:	ldp	x24, x23, [sp, #32]
  40527c:	ldr	x25, [sp, #16]
  405280:	ldp	x29, x30, [sp], #80
  405284:	ret
  405288:	stp	x29, x30, [sp, #-64]!
  40528c:	stp	x22, x21, [sp, #32]
  405290:	stp	x20, x19, [sp, #48]
  405294:	ldr	x20, [x1]
  405298:	str	x23, [sp, #16]
  40529c:	mov	x29, sp
  4052a0:	cbz	x20, 4052f0 <ferror@plt+0x3a50>
  4052a4:	mov	x22, x2
  4052a8:	mov	x23, x1
  4052ac:	mov	x1, x2
  4052b0:	mov	x2, x3
  4052b4:	mov	x19, x3
  4052b8:	mov	x21, x0
  4052bc:	bl	4016d0 <bcmp@plt>
  4052c0:	cbz	w0, 4052f0 <ferror@plt+0x3a50>
  4052c4:	add	x22, x22, x19
  4052c8:	add	x23, x23, #0x8
  4052cc:	ldr	x20, [x23]
  4052d0:	cbz	x20, 4052f0 <ferror@plt+0x3a50>
  4052d4:	mov	x0, x21
  4052d8:	mov	x1, x22
  4052dc:	mov	x2, x19
  4052e0:	bl	4016d0 <bcmp@plt>
  4052e4:	add	x22, x22, x19
  4052e8:	add	x23, x23, #0x8
  4052ec:	cbnz	w0, 4052cc <ferror@plt+0x3a2c>
  4052f0:	mov	x0, x20
  4052f4:	ldp	x20, x19, [sp, #48]
  4052f8:	ldp	x22, x21, [sp, #32]
  4052fc:	ldr	x23, [sp, #16]
  405300:	ldp	x29, x30, [sp], #64
  405304:	ret
  405308:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40530c:	str	x0, [x8, #896]
  405310:	ret
  405314:	and	w8, w0, #0x1
  405318:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  40531c:	strb	w8, [x9, #888]
  405320:	ret
  405324:	stp	x29, x30, [sp, #-48]!
  405328:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40532c:	ldr	x0, [x8, #624]
  405330:	str	x21, [sp, #16]
  405334:	stp	x20, x19, [sp, #32]
  405338:	mov	x29, sp
  40533c:	bl	4087c0 <ferror@plt+0x6f20>
  405340:	cbz	w0, 405360 <ferror@plt+0x3ac0>
  405344:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405348:	ldrb	w8, [x8, #888]
  40534c:	cbz	w8, 405380 <ferror@plt+0x3ae0>
  405350:	bl	401880 <__errno_location@plt>
  405354:	ldr	w8, [x0]
  405358:	cmp	w8, #0x20
  40535c:	b.ne	405380 <ferror@plt+0x3ae0>  // b.any
  405360:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405364:	ldr	x0, [x8, #600]
  405368:	bl	4087c0 <ferror@plt+0x6f20>
  40536c:	cbnz	w0, 4053ec <ferror@plt+0x3b4c>
  405370:	ldp	x20, x19, [sp, #32]
  405374:	ldr	x21, [sp, #16]
  405378:	ldp	x29, x30, [sp], #48
  40537c:	ret
  405380:	adrp	x1, 40b000 <ferror@plt+0x9760>
  405384:	add	x1, x1, #0x12a
  405388:	mov	w2, #0x5                   	// #5
  40538c:	mov	x0, xzr
  405390:	bl	401830 <dcgettext@plt>
  405394:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405398:	ldr	x21, [x8, #896]
  40539c:	mov	x19, x0
  4053a0:	bl	401880 <__errno_location@plt>
  4053a4:	ldr	w20, [x0]
  4053a8:	cbnz	x21, 4053c8 <ferror@plt+0x3b28>
  4053ac:	adrp	x2, 40b000 <ferror@plt+0x9760>
  4053b0:	add	x2, x2, #0x213
  4053b4:	mov	w0, wzr
  4053b8:	mov	w1, w20
  4053bc:	mov	x3, x19
  4053c0:	bl	401570 <error@plt>
  4053c4:	b	4053ec <ferror@plt+0x3b4c>
  4053c8:	mov	x0, x21
  4053cc:	bl	407088 <ferror@plt+0x57e8>
  4053d0:	adrp	x2, 40b000 <ferror@plt+0x9760>
  4053d4:	mov	x3, x0
  4053d8:	add	x2, x2, #0x216
  4053dc:	mov	w0, wzr
  4053e0:	mov	w1, w20
  4053e4:	mov	x4, x19
  4053e8:	bl	401570 <error@plt>
  4053ec:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4053f0:	ldr	w0, [x8, #496]
  4053f4:	bl	401530 <_exit@plt>
  4053f8:	sub	sp, sp, #0x60
  4053fc:	str	d8, [sp, #16]
  405400:	mov	v8.16b, v0.16b
  405404:	add	x8, sp, #0x4
  405408:	mov	w9, #0x2d25                	// #11557
  40540c:	fneg	d0, d0
  405410:	fcmp	d8, #0.0
  405414:	mov	x10, #0x10000000000000      	// #4503599627370496
  405418:	strh	w9, [sp, #4]
  40541c:	and	x9, x2, #0x1
  405420:	orr	x8, x8, #0x1
  405424:	fmov	d1, x10
  405428:	mov	w10, #0x47                  	// #71
  40542c:	add	x8, x8, x9
  405430:	mov	w9, #0x67                  	// #103
  405434:	fcsel	d0, d0, d8, mi  // mi = first
  405438:	tst	w2, #0x10
  40543c:	csel	w9, w9, w10, eq  // eq = none
  405440:	mov	w10, #0x2b                  	// #43
  405444:	strb	w10, [x8]
  405448:	ubfx	x10, x2, #1, #1
  40544c:	add	x8, x8, x10
  405450:	mov	w10, #0x20                  	// #32
  405454:	strb	w10, [x8]
  405458:	ubfx	x10, x2, #2, #1
  40545c:	add	x8, x8, x10
  405460:	mov	w10, #0x30                  	// #48
  405464:	strb	w10, [x8]
  405468:	ubfx	x10, x2, #3, #1
  40546c:	add	x8, x8, x10
  405470:	mov	w10, #0x2e2a                	// #11818
  405474:	strh	w10, [x8]
  405478:	mov	w10, #0x2a                  	// #42
  40547c:	stp	x29, x30, [sp, #32]
  405480:	stp	x24, x23, [sp, #48]
  405484:	stp	x22, x21, [sp, #64]
  405488:	stp	x20, x19, [sp, #80]
  40548c:	strb	w10, [x8, #2]
  405490:	mov	w10, #0xf                   	// #15
  405494:	fcmp	d0, d1
  405498:	mov	w19, w3
  40549c:	csinc	w22, w10, wzr, pl  // pl = nfrst
  4054a0:	add	x4, sp, #0x4
  4054a4:	mov	w2, #0x1                   	// #1
  4054a8:	mov	x3, #0xffffffffffffffff    	// #-1
  4054ac:	mov	w5, w19
  4054b0:	mov	w6, w22
  4054b4:	mov	v0.16b, v8.16b
  4054b8:	add	x29, sp, #0x10
  4054bc:	mov	x20, x1
  4054c0:	mov	x21, x0
  4054c4:	strb	w9, [x8, #3]
  4054c8:	strb	wzr, [x8, #4]
  4054cc:	bl	4015f0 <__snprintf_chk@plt>
  4054d0:	mov	w23, w0
  4054d4:	tbnz	w0, #31, 405534 <ferror@plt+0x3c94>
  4054d8:	mov	w8, w23
  4054dc:	cmp	x8, x20
  4054e0:	b.cs	4054f8 <ferror@plt+0x3c58>  // b.hs, b.nlast
  4054e4:	mov	x0, x21
  4054e8:	mov	x1, xzr
  4054ec:	bl	401580 <strtod@plt>
  4054f0:	fcmp	d0, d8
  4054f4:	b.eq	405534 <ferror@plt+0x3c94>  // b.none
  4054f8:	add	w24, w22, #0x1
  4054fc:	add	x4, sp, #0x4
  405500:	mov	w2, #0x1                   	// #1
  405504:	mov	x3, #0xffffffffffffffff    	// #-1
  405508:	mov	x0, x21
  40550c:	mov	x1, x20
  405510:	mov	w5, w19
  405514:	mov	w6, w24
  405518:	mov	v0.16b, v8.16b
  40551c:	bl	4015f0 <__snprintf_chk@plt>
  405520:	cmp	w22, #0xf
  405524:	mov	w23, w0
  405528:	b.hi	405534 <ferror@plt+0x3c94>  // b.pmore
  40552c:	mov	w22, w24
  405530:	tbz	w23, #31, 4054d8 <ferror@plt+0x3c38>
  405534:	mov	w0, w23
  405538:	ldp	x20, x19, [sp, #80]
  40553c:	ldp	x22, x21, [sp, #64]
  405540:	ldp	x24, x23, [sp, #48]
  405544:	ldp	x29, x30, [sp, #32]
  405548:	ldr	d8, [sp, #16]
  40554c:	add	sp, sp, #0x60
  405550:	ret
  405554:	sub	sp, sp, #0x60
  405558:	stp	d9, d8, [sp, #16]
  40555c:	mov	v8.16b, v0.16b
  405560:	add	x8, sp, #0x4
  405564:	mov	w9, #0x2d25                	// #11557
  405568:	fneg	s0, s0
  40556c:	fcmp	s8, #0.0
  405570:	mov	w10, #0x800000              	// #8388608
  405574:	strh	w9, [sp, #4]
  405578:	and	x9, x2, #0x1
  40557c:	orr	x8, x8, #0x1
  405580:	fmov	s1, w10
  405584:	mov	w10, #0x47                  	// #71
  405588:	add	x8, x8, x9
  40558c:	mov	w9, #0x67                  	// #103
  405590:	fcsel	s0, s0, s8, mi  // mi = first
  405594:	tst	w2, #0x10
  405598:	csel	w9, w9, w10, eq  // eq = none
  40559c:	mov	w10, #0x2b                  	// #43
  4055a0:	strb	w10, [x8]
  4055a4:	ubfx	x10, x2, #1, #1
  4055a8:	add	x8, x8, x10
  4055ac:	mov	w10, #0x20                  	// #32
  4055b0:	strb	w10, [x8]
  4055b4:	ubfx	x10, x2, #2, #1
  4055b8:	add	x8, x8, x10
  4055bc:	mov	w10, #0x30                  	// #48
  4055c0:	strb	w10, [x8]
  4055c4:	ubfx	x10, x2, #3, #1
  4055c8:	add	x8, x8, x10
  4055cc:	mov	w10, #0x2e2a                	// #11818
  4055d0:	strh	w10, [x8]
  4055d4:	mov	w10, #0x2a                  	// #42
  4055d8:	stp	x29, x30, [sp, #32]
  4055dc:	stp	x24, x23, [sp, #48]
  4055e0:	stp	x22, x21, [sp, #64]
  4055e4:	stp	x20, x19, [sp, #80]
  4055e8:	strb	w10, [x8, #2]
  4055ec:	mov	w10, #0x6                   	// #6
  4055f0:	fcmp	s0, s1
  4055f4:	mov	w19, w3
  4055f8:	fcvt	d9, s8
  4055fc:	csinc	w22, w10, wzr, pl  // pl = nfrst
  405600:	add	x4, sp, #0x4
  405604:	mov	w2, #0x1                   	// #1
  405608:	mov	x3, #0xffffffffffffffff    	// #-1
  40560c:	mov	w5, w19
  405610:	mov	w6, w22
  405614:	mov	v0.16b, v9.16b
  405618:	add	x29, sp, #0x10
  40561c:	mov	x20, x1
  405620:	mov	x21, x0
  405624:	strb	w9, [x8, #3]
  405628:	strb	wzr, [x8, #4]
  40562c:	bl	4015f0 <__snprintf_chk@plt>
  405630:	mov	w23, w0
  405634:	tbnz	w0, #31, 405694 <ferror@plt+0x3df4>
  405638:	mov	w8, w23
  40563c:	cmp	x8, x20
  405640:	b.cs	405658 <ferror@plt+0x3db8>  // b.hs, b.nlast
  405644:	mov	x0, x21
  405648:	mov	x1, xzr
  40564c:	bl	4017b0 <strtof@plt>
  405650:	fcmp	s0, s8
  405654:	b.eq	405694 <ferror@plt+0x3df4>  // b.none
  405658:	add	w24, w22, #0x1
  40565c:	add	x4, sp, #0x4
  405660:	mov	w2, #0x1                   	// #1
  405664:	mov	x3, #0xffffffffffffffff    	// #-1
  405668:	mov	x0, x21
  40566c:	mov	x1, x20
  405670:	mov	w5, w19
  405674:	mov	w6, w24
  405678:	mov	v0.16b, v9.16b
  40567c:	bl	4015f0 <__snprintf_chk@plt>
  405680:	cmp	w22, #0x7
  405684:	mov	w23, w0
  405688:	b.hi	405694 <ferror@plt+0x3df4>  // b.pmore
  40568c:	mov	w22, w24
  405690:	tbz	w23, #31, 405638 <ferror@plt+0x3d98>
  405694:	mov	w0, w23
  405698:	ldp	x20, x19, [sp, #80]
  40569c:	ldp	x22, x21, [sp, #64]
  4056a0:	ldp	x24, x23, [sp, #48]
  4056a4:	ldp	x29, x30, [sp, #32]
  4056a8:	ldp	d9, d8, [sp, #16]
  4056ac:	add	sp, sp, #0x60
  4056b0:	ret
  4056b4:	sub	sp, sp, #0x70
  4056b8:	adrp	x8, 40b000 <ferror@plt+0x9760>
  4056bc:	mov	v1.16b, v0.16b
  4056c0:	str	q0, [sp, #16]
  4056c4:	ldr	q0, [x8, #544]
  4056c8:	stp	x29, x30, [sp, #48]
  4056cc:	stp	x24, x23, [sp, #64]
  4056d0:	stp	x22, x21, [sp, #80]
  4056d4:	stp	x20, x19, [sp, #96]
  4056d8:	add	x29, sp, #0x30
  4056dc:	mov	w19, w3
  4056e0:	mov	w22, w2
  4056e4:	mov	x20, x1
  4056e8:	mov	x21, x0
  4056ec:	bl	408b28 <ferror@plt+0x7288>
  4056f0:	adrp	x8, 40b000 <ferror@plt+0x9760>
  4056f4:	str	q0, [sp]
  4056f8:	ldr	q1, [x8, #560]
  4056fc:	ldr	q0, [sp, #16]
  405700:	bl	4089e8 <ferror@plt+0x7148>
  405704:	ldr	q0, [sp, #16]
  405708:	cmp	w0, #0x0
  40570c:	b.ge	405714 <ferror@plt+0x3e74>  // b.tcont
  405710:	ldr	q0, [sp]
  405714:	mov	w9, #0x2d25                	// #11557
  405718:	sub	x8, x29, #0xc
  40571c:	tst	w22, #0x10
  405720:	mov	w10, #0x47                  	// #71
  405724:	sturh	w9, [x29, #-12]
  405728:	mov	w9, #0x67                  	// #103
  40572c:	csel	w9, w9, w10, eq  // eq = none
  405730:	and	x10, x22, #0x1
  405734:	orr	x8, x8, #0x1
  405738:	add	x8, x8, x10
  40573c:	mov	w10, #0x2b                  	// #43
  405740:	strb	w10, [x8]
  405744:	ubfx	x10, x22, #1, #1
  405748:	add	x8, x8, x10
  40574c:	mov	w10, #0x20                  	// #32
  405750:	strb	w10, [x8]
  405754:	ubfx	x10, x22, #2, #1
  405758:	add	x8, x8, x10
  40575c:	mov	w10, #0x30                  	// #48
  405760:	strb	w10, [x8]
  405764:	ubfx	x10, x22, #3, #1
  405768:	add	x8, x8, x10
  40576c:	mov	w10, #0x2e2a                	// #11818
  405770:	movk	w10, #0x4c2a, lsl #16
  405774:	str	w10, [x8]
  405778:	strb	w9, [x8, #4]
  40577c:	strb	wzr, [x8, #5]
  405780:	adrp	x8, 40b000 <ferror@plt+0x9760>
  405784:	ldr	q1, [x8, #576]
  405788:	bl	4089e8 <ferror@plt+0x7148>
  40578c:	ldr	q0, [sp, #16]
  405790:	cmp	w0, #0x0
  405794:	mov	w8, #0x21                  	// #33
  405798:	csinc	w22, w8, wzr, ge  // ge = tcont
  40579c:	sub	x4, x29, #0xc
  4057a0:	mov	w2, #0x1                   	// #1
  4057a4:	mov	x3, #0xffffffffffffffff    	// #-1
  4057a8:	mov	x0, x21
  4057ac:	mov	x1, x20
  4057b0:	mov	w5, w19
  4057b4:	mov	w6, w22
  4057b8:	bl	4015f0 <__snprintf_chk@plt>
  4057bc:	mov	w23, w0
  4057c0:	tbnz	w0, #31, 405824 <ferror@plt+0x3f84>
  4057c4:	mov	w8, w23
  4057c8:	cmp	x8, x20
  4057cc:	b.cs	4057e8 <ferror@plt+0x3f48>  // b.hs, b.nlast
  4057d0:	mov	x0, x21
  4057d4:	mov	x1, xzr
  4057d8:	bl	4017c0 <strtold@plt>
  4057dc:	ldr	q1, [sp, #16]
  4057e0:	bl	4088e0 <ferror@plt+0x7040>
  4057e4:	cbz	w0, 405824 <ferror@plt+0x3f84>
  4057e8:	ldr	q0, [sp, #16]
  4057ec:	add	w24, w22, #0x1
  4057f0:	sub	x4, x29, #0xc
  4057f4:	mov	w2, #0x1                   	// #1
  4057f8:	mov	x3, #0xffffffffffffffff    	// #-1
  4057fc:	mov	x0, x21
  405800:	mov	x1, x20
  405804:	mov	w5, w19
  405808:	mov	w6, w24
  40580c:	bl	4015f0 <__snprintf_chk@plt>
  405810:	cmp	w22, #0x22
  405814:	mov	w23, w0
  405818:	b.hi	405824 <ferror@plt+0x3f84>  // b.pmore
  40581c:	mov	w22, w24
  405820:	tbz	w23, #31, 4057c4 <ferror@plt+0x3f24>
  405824:	mov	w0, w23
  405828:	ldp	x20, x19, [sp, #96]
  40582c:	ldp	x22, x21, [sp, #80]
  405830:	ldp	x24, x23, [sp, #64]
  405834:	ldp	x29, x30, [sp, #48]
  405838:	add	sp, sp, #0x70
  40583c:	ret
  405840:	stp	x29, x30, [sp, #-32]!
  405844:	stp	x20, x19, [sp, #16]
  405848:	mov	x29, sp
  40584c:	cbz	x0, 4058cc <ferror@plt+0x402c>
  405850:	mov	w1, #0x2f                  	// #47
  405854:	mov	x19, x0
  405858:	bl	4016f0 <strrchr@plt>
  40585c:	cmp	x0, #0x0
  405860:	csinc	x20, x19, x0, eq  // eq = none
  405864:	sub	x8, x20, x19
  405868:	cmp	x8, #0x7
  40586c:	b.lt	4058b0 <ferror@plt+0x4010>  // b.tstop
  405870:	adrp	x1, 40b000 <ferror@plt+0x9760>
  405874:	sub	x0, x20, #0x7
  405878:	add	x1, x1, #0x288
  40587c:	mov	w2, #0x7                   	// #7
  405880:	bl	401640 <strncmp@plt>
  405884:	cbnz	w0, 4058b0 <ferror@plt+0x4010>
  405888:	adrp	x1, 40b000 <ferror@plt+0x9760>
  40588c:	add	x1, x1, #0x290
  405890:	mov	w2, #0x3                   	// #3
  405894:	mov	x0, x20
  405898:	bl	401640 <strncmp@plt>
  40589c:	mov	x19, x20
  4058a0:	cbnz	w0, 4058b0 <ferror@plt+0x4010>
  4058a4:	add	x19, x20, #0x3
  4058a8:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4058ac:	str	x19, [x8, #640]
  4058b0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4058b4:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4058b8:	str	x19, [x8, #904]
  4058bc:	str	x19, [x9, #592]
  4058c0:	ldp	x20, x19, [sp, #16]
  4058c4:	ldp	x29, x30, [sp], #32
  4058c8:	ret
  4058cc:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4058d0:	ldr	x3, [x8, #600]
  4058d4:	adrp	x0, 40b000 <ferror@plt+0x9760>
  4058d8:	add	x0, x0, #0x250
  4058dc:	mov	w1, #0x37                  	// #55
  4058e0:	mov	w2, #0x1                   	// #1
  4058e4:	bl	401800 <fwrite@plt>
  4058e8:	bl	401710 <abort@plt>
  4058ec:	stp	x29, x30, [sp, #-48]!
  4058f0:	str	x21, [sp, #16]
  4058f4:	stp	x20, x19, [sp, #32]
  4058f8:	mov	x29, sp
  4058fc:	mov	x19, x0
  405900:	bl	401880 <__errno_location@plt>
  405904:	ldr	w21, [x0]
  405908:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40590c:	add	x8, x8, #0x390
  405910:	cmp	x19, #0x0
  405914:	mov	x20, x0
  405918:	csel	x0, x8, x19, eq  // eq = none
  40591c:	mov	w1, #0x38                  	// #56
  405920:	bl	407d58 <ferror@plt+0x64b8>
  405924:	str	w21, [x20]
  405928:	ldp	x20, x19, [sp, #32]
  40592c:	ldr	x21, [sp, #16]
  405930:	ldp	x29, x30, [sp], #48
  405934:	ret
  405938:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40593c:	add	x8, x8, #0x390
  405940:	cmp	x0, #0x0
  405944:	csel	x8, x8, x0, eq  // eq = none
  405948:	ldr	w0, [x8]
  40594c:	ret
  405950:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405954:	add	x8, x8, #0x390
  405958:	cmp	x0, #0x0
  40595c:	csel	x8, x8, x0, eq  // eq = none
  405960:	str	w1, [x8]
  405964:	ret
  405968:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40596c:	add	x8, x8, #0x390
  405970:	cmp	x0, #0x0
  405974:	ubfx	w9, w1, #5, #3
  405978:	csel	x8, x8, x0, eq  // eq = none
  40597c:	add	x8, x8, w9, uxtw #2
  405980:	ldr	w9, [x8, #8]
  405984:	lsr	w10, w9, w1
  405988:	and	w0, w10, #0x1
  40598c:	and	w10, w2, #0x1
  405990:	eor	w10, w0, w10
  405994:	lsl	w10, w10, w1
  405998:	eor	w9, w10, w9
  40599c:	str	w9, [x8, #8]
  4059a0:	ret
  4059a4:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4059a8:	add	x8, x8, #0x390
  4059ac:	cmp	x0, #0x0
  4059b0:	csel	x8, x8, x0, eq  // eq = none
  4059b4:	ldr	w0, [x8, #4]
  4059b8:	str	w1, [x8, #4]
  4059bc:	ret
  4059c0:	stp	x29, x30, [sp, #-16]!
  4059c4:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4059c8:	add	x8, x8, #0x390
  4059cc:	cmp	x0, #0x0
  4059d0:	csel	x8, x8, x0, eq  // eq = none
  4059d4:	mov	w9, #0xa                   	// #10
  4059d8:	mov	x29, sp
  4059dc:	str	w9, [x8]
  4059e0:	cbz	x1, 4059f4 <ferror@plt+0x4154>
  4059e4:	cbz	x2, 4059f4 <ferror@plt+0x4154>
  4059e8:	stp	x1, x2, [x8, #40]
  4059ec:	ldp	x29, x30, [sp], #16
  4059f0:	ret
  4059f4:	bl	401710 <abort@plt>
  4059f8:	sub	sp, sp, #0x60
  4059fc:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405a00:	add	x8, x8, #0x390
  405a04:	cmp	x4, #0x0
  405a08:	stp	x29, x30, [sp, #16]
  405a0c:	str	x25, [sp, #32]
  405a10:	stp	x24, x23, [sp, #48]
  405a14:	stp	x22, x21, [sp, #64]
  405a18:	stp	x20, x19, [sp, #80]
  405a1c:	add	x29, sp, #0x10
  405a20:	mov	x19, x3
  405a24:	mov	x20, x2
  405a28:	mov	x21, x1
  405a2c:	mov	x22, x0
  405a30:	csel	x24, x8, x4, eq  // eq = none
  405a34:	bl	401880 <__errno_location@plt>
  405a38:	ldp	w4, w5, [x24]
  405a3c:	ldp	x7, x8, [x24, #40]
  405a40:	ldr	w25, [x0]
  405a44:	mov	x23, x0
  405a48:	add	x6, x24, #0x8
  405a4c:	mov	x0, x22
  405a50:	mov	x1, x21
  405a54:	mov	x2, x20
  405a58:	mov	x3, x19
  405a5c:	str	x8, [sp]
  405a60:	bl	405a84 <ferror@plt+0x41e4>
  405a64:	str	w25, [x23]
  405a68:	ldp	x20, x19, [sp, #80]
  405a6c:	ldp	x22, x21, [sp, #64]
  405a70:	ldp	x24, x23, [sp, #48]
  405a74:	ldr	x25, [sp, #32]
  405a78:	ldp	x29, x30, [sp, #16]
  405a7c:	add	sp, sp, #0x60
  405a80:	ret
  405a84:	sub	sp, sp, #0x120
  405a88:	stp	x29, x30, [sp, #192]
  405a8c:	add	x29, sp, #0xc0
  405a90:	ldr	x8, [x29, #96]
  405a94:	stp	x28, x27, [sp, #208]
  405a98:	stp	x26, x25, [sp, #224]
  405a9c:	stp	x24, x23, [sp, #240]
  405aa0:	stp	x22, x21, [sp, #256]
  405aa4:	stp	x20, x19, [sp, #272]
  405aa8:	str	x7, [sp, #96]
  405aac:	stur	x6, [x29, #-40]
  405ab0:	mov	w20, w5
  405ab4:	mov	w24, w4
  405ab8:	mov	x22, x3
  405abc:	mov	x19, x2
  405ac0:	mov	x23, x1
  405ac4:	stur	x8, [x29, #-88]
  405ac8:	mov	x28, x0
  405acc:	bl	4017e0 <__ctype_get_mb_cur_max@plt>
  405ad0:	mov	w8, wzr
  405ad4:	mov	w15, wzr
  405ad8:	stp	wzr, w20, [sp, #84]
  405adc:	ubfx	w21, w20, #1, #1
  405ae0:	mov	w20, w24
  405ae4:	add	x9, x19, #0x1
  405ae8:	mov	w14, #0x1                   	// #1
  405aec:	str	x0, [sp, #32]
  405af0:	str	xzr, [sp, #72]
  405af4:	stur	xzr, [x29, #-64]
  405af8:	stur	xzr, [x29, #-32]
  405afc:	stur	x9, [x29, #-80]
  405b00:	cmp	w20, #0xa
  405b04:	b.hi	406a30 <ferror@plt+0x5190>  // b.pmore
  405b08:	adrp	x12, 40b000 <ferror@plt+0x9760>
  405b0c:	mov	w9, w20
  405b10:	add	x12, x12, #0x298
  405b14:	adr	x10, 405b38 <ferror@plt+0x4298>
  405b18:	ldrb	w11, [x12, x9]
  405b1c:	add	x10, x10, x11, lsl #2
  405b20:	mov	x24, x23
  405b24:	mov	x27, xzr
  405b28:	mov	w17, wzr
  405b2c:	mov	w16, #0x1                   	// #1
  405b30:	mov	x23, x22
  405b34:	br	x10
  405b38:	adrp	x25, 40b000 <ferror@plt+0x9760>
  405b3c:	add	x25, x25, #0x3f6
  405b40:	mov	w2, #0x5                   	// #5
  405b44:	mov	x0, xzr
  405b48:	mov	x1, x25
  405b4c:	mov	w27, w15
  405b50:	mov	w26, w14
  405b54:	mov	w22, w20
  405b58:	bl	401830 <dcgettext@plt>
  405b5c:	mov	x20, x0
  405b60:	cmp	x0, x25
  405b64:	b.ne	405d34 <ferror@plt+0x4494>  // b.any
  405b68:	bl	4088a0 <ferror@plt+0x7000>
  405b6c:	ldrb	w8, [x0]
  405b70:	and	w8, w8, #0xffffffdf
  405b74:	cmp	w8, #0x47
  405b78:	b.eq	405cc4 <ferror@plt+0x4424>  // b.none
  405b7c:	cmp	w8, #0x55
  405b80:	mov	w9, w22
  405b84:	b.ne	405d1c <ferror@plt+0x447c>  // b.any
  405b88:	ldrb	w8, [x0, #1]
  405b8c:	and	w8, w8, #0xffffffdf
  405b90:	cmp	w8, #0x54
  405b94:	b.ne	405d1c <ferror@plt+0x447c>  // b.any
  405b98:	ldrb	w8, [x0, #2]
  405b9c:	and	w8, w8, #0xffffffdf
  405ba0:	cmp	w8, #0x46
  405ba4:	b.ne	405d1c <ferror@plt+0x447c>  // b.any
  405ba8:	ldrb	w8, [x0, #3]
  405bac:	cmp	w8, #0x2d
  405bb0:	b.ne	405d1c <ferror@plt+0x447c>  // b.any
  405bb4:	ldrb	w8, [x0, #4]
  405bb8:	cmp	w8, #0x38
  405bbc:	b.ne	405d1c <ferror@plt+0x447c>  // b.any
  405bc0:	ldrb	w8, [x0, #5]
  405bc4:	cbnz	w8, 405d1c <ferror@plt+0x447c>
  405bc8:	adrp	x20, 40b000 <ferror@plt+0x9760>
  405bcc:	add	x20, x20, #0x3f8
  405bd0:	b	405d34 <ferror@plt+0x4494>
  405bd4:	mov	w8, #0x1                   	// #1
  405bd8:	b	405c58 <ferror@plt+0x43b8>
  405bdc:	tbnz	w21, #0, 405c58 <ferror@plt+0x43b8>
  405be0:	mov	w16, w8
  405be4:	mov	w17, wzr
  405be8:	cbz	x24, 405bf4 <ferror@plt+0x4354>
  405bec:	mov	w8, #0x27                  	// #39
  405bf0:	strb	w8, [x28]
  405bf4:	adrp	x8, 40b000 <ferror@plt+0x9760>
  405bf8:	add	x8, x8, #0x76b
  405bfc:	stur	x8, [x29, #-64]
  405c00:	mov	w8, #0x1                   	// #1
  405c04:	mov	w20, #0x2                   	// #2
  405c08:	mov	w27, #0x1                   	// #1
  405c0c:	stur	x8, [x29, #-32]
  405c10:	b	405ec4 <ferror@plt+0x4624>
  405c14:	tbz	w21, #0, 405c80 <ferror@plt+0x43e0>
  405c18:	mov	w8, #0x1                   	// #1
  405c1c:	stur	x8, [x29, #-32]
  405c20:	adrp	x8, 40b000 <ferror@plt+0x9760>
  405c24:	add	x8, x8, #0x3f4
  405c28:	mov	x27, xzr
  405c2c:	mov	w20, #0x5                   	// #5
  405c30:	stur	x8, [x29, #-64]
  405c34:	mov	w16, #0x1                   	// #1
  405c38:	mov	w17, #0x1                   	// #1
  405c3c:	b	405ec4 <ferror@plt+0x4624>
  405c40:	mov	w20, wzr
  405c44:	mov	x27, xzr
  405c48:	mov	w17, wzr
  405c4c:	mov	w16, w8
  405c50:	b	405ec4 <ferror@plt+0x4624>
  405c54:	tbz	w21, #0, 405cb4 <ferror@plt+0x4414>
  405c58:	mov	w9, #0x1                   	// #1
  405c5c:	stur	x9, [x29, #-32]
  405c60:	adrp	x9, 40b000 <ferror@plt+0x9760>
  405c64:	add	x9, x9, #0x76b
  405c68:	mov	x27, xzr
  405c6c:	mov	w20, #0x2                   	// #2
  405c70:	stur	x9, [x29, #-64]
  405c74:	mov	w16, w8
  405c78:	mov	w17, #0x1                   	// #1
  405c7c:	b	405ec4 <ferror@plt+0x4624>
  405c80:	mov	w17, wzr
  405c84:	cbz	x24, 405c90 <ferror@plt+0x43f0>
  405c88:	mov	w8, #0x22                  	// #34
  405c8c:	strb	w8, [x28]
  405c90:	adrp	x8, 40b000 <ferror@plt+0x9760>
  405c94:	add	x8, x8, #0x3f4
  405c98:	stur	x8, [x29, #-64]
  405c9c:	mov	w8, #0x1                   	// #1
  405ca0:	mov	w27, #0x1                   	// #1
  405ca4:	mov	w20, #0x5                   	// #5
  405ca8:	stur	x8, [x29, #-32]
  405cac:	mov	w16, #0x1                   	// #1
  405cb0:	b	405ec4 <ferror@plt+0x4624>
  405cb4:	mov	w16, #0x1                   	// #1
  405cb8:	mov	w17, wzr
  405cbc:	cbnz	x24, 405bec <ferror@plt+0x434c>
  405cc0:	b	405bf4 <ferror@plt+0x4354>
  405cc4:	ldrb	w8, [x0, #1]
  405cc8:	mov	w9, w22
  405ccc:	and	w8, w8, #0xffffffdf
  405cd0:	cmp	w8, #0x42
  405cd4:	b.ne	405d1c <ferror@plt+0x447c>  // b.any
  405cd8:	ldrb	w8, [x0, #2]
  405cdc:	cmp	w8, #0x31
  405ce0:	b.ne	405d1c <ferror@plt+0x447c>  // b.any
  405ce4:	ldrb	w8, [x0, #3]
  405ce8:	cmp	w8, #0x38
  405cec:	b.ne	405d1c <ferror@plt+0x447c>  // b.any
  405cf0:	ldrb	w8, [x0, #4]
  405cf4:	cmp	w8, #0x30
  405cf8:	b.ne	405d1c <ferror@plt+0x447c>  // b.any
  405cfc:	ldrb	w8, [x0, #5]
  405d00:	cmp	w8, #0x33
  405d04:	b.ne	405d1c <ferror@plt+0x447c>  // b.any
  405d08:	ldrb	w8, [x0, #6]
  405d0c:	cmp	w8, #0x30
  405d10:	b.ne	405d1c <ferror@plt+0x447c>  // b.any
  405d14:	ldrb	w8, [x0, #7]
  405d18:	cbz	w8, 4068fc <ferror@plt+0x505c>
  405d1c:	cmp	w9, #0x9
  405d20:	adrp	x8, 40b000 <ferror@plt+0x9760>
  405d24:	adrp	x9, 40b000 <ferror@plt+0x9760>
  405d28:	add	x8, x8, #0x76b
  405d2c:	add	x9, x9, #0x3f4
  405d30:	csel	x20, x9, x8, eq  // eq = none
  405d34:	adrp	x25, 40b000 <ferror@plt+0x9760>
  405d38:	add	x25, x25, #0x76b
  405d3c:	mov	w2, #0x5                   	// #5
  405d40:	mov	x0, xzr
  405d44:	mov	x1, x25
  405d48:	bl	401830 <dcgettext@plt>
  405d4c:	cmp	x0, x25
  405d50:	stur	x0, [x29, #-88]
  405d54:	str	x20, [sp, #96]
  405d58:	b.eq	405d64 <ferror@plt+0x44c4>  // b.none
  405d5c:	mov	w20, w22
  405d60:	b	405e48 <ferror@plt+0x45a8>
  405d64:	bl	4088a0 <ferror@plt+0x7000>
  405d68:	ldrb	w8, [x0]
  405d6c:	and	w8, w8, #0xffffffdf
  405d70:	cmp	w8, #0x47
  405d74:	b.eq	405dd4 <ferror@plt+0x4534>  // b.none
  405d78:	cmp	w8, #0x55
  405d7c:	b.ne	405e28 <ferror@plt+0x4588>  // b.any
  405d80:	ldrb	w8, [x0, #1]
  405d84:	and	w8, w8, #0xffffffdf
  405d88:	cmp	w8, #0x54
  405d8c:	b.ne	405e28 <ferror@plt+0x4588>  // b.any
  405d90:	ldrb	w8, [x0, #2]
  405d94:	and	w8, w8, #0xffffffdf
  405d98:	cmp	w8, #0x46
  405d9c:	b.ne	405e28 <ferror@plt+0x4588>  // b.any
  405da0:	ldrb	w8, [x0, #3]
  405da4:	cmp	w8, #0x2d
  405da8:	b.ne	405e28 <ferror@plt+0x4588>  // b.any
  405dac:	ldrb	w8, [x0, #4]
  405db0:	cmp	w8, #0x38
  405db4:	b.ne	405e28 <ferror@plt+0x4588>  // b.any
  405db8:	ldrb	w8, [x0, #5]
  405dbc:	cbnz	w8, 405e28 <ferror@plt+0x4588>
  405dc0:	adrp	x8, 40b000 <ferror@plt+0x9760>
  405dc4:	add	x8, x8, #0x3fc
  405dc8:	stur	x8, [x29, #-88]
  405dcc:	mov	w20, w22
  405dd0:	b	405e48 <ferror@plt+0x45a8>
  405dd4:	ldrb	w8, [x0, #1]
  405dd8:	and	w8, w8, #0xffffffdf
  405ddc:	cmp	w8, #0x42
  405de0:	b.ne	405e28 <ferror@plt+0x4588>  // b.any
  405de4:	ldrb	w8, [x0, #2]
  405de8:	cmp	w8, #0x31
  405dec:	b.ne	405e28 <ferror@plt+0x4588>  // b.any
  405df0:	ldrb	w8, [x0, #3]
  405df4:	cmp	w8, #0x38
  405df8:	b.ne	405e28 <ferror@plt+0x4588>  // b.any
  405dfc:	ldrb	w8, [x0, #4]
  405e00:	cmp	w8, #0x30
  405e04:	b.ne	405e28 <ferror@plt+0x4588>  // b.any
  405e08:	ldrb	w8, [x0, #5]
  405e0c:	cmp	w8, #0x33
  405e10:	b.ne	405e28 <ferror@plt+0x4588>  // b.any
  405e14:	ldrb	w8, [x0, #6]
  405e18:	cmp	w8, #0x30
  405e1c:	b.ne	405e28 <ferror@plt+0x4588>  // b.any
  405e20:	ldrb	w8, [x0, #7]
  405e24:	cbz	w8, 406908 <ferror@plt+0x5068>
  405e28:	adrp	x8, 40b000 <ferror@plt+0x9760>
  405e2c:	adrp	x9, 40b000 <ferror@plt+0x9760>
  405e30:	cmp	w22, #0x9
  405e34:	add	x8, x8, #0x76b
  405e38:	add	x9, x9, #0x3f4
  405e3c:	mov	w20, w22
  405e40:	csel	x8, x9, x8, eq  // eq = none
  405e44:	stur	x8, [x29, #-88]
  405e48:	mov	w14, w26
  405e4c:	mov	w15, w27
  405e50:	tbnz	w21, #0, 405e94 <ferror@plt+0x45f4>
  405e54:	ldr	x8, [sp, #96]
  405e58:	ldrb	w9, [x8]
  405e5c:	cbz	w9, 405e94 <ferror@plt+0x45f4>
  405e60:	mov	w26, w15
  405e64:	mov	w22, w14
  405e68:	mov	x10, xzr
  405e6c:	add	x8, x8, #0x1
  405e70:	b	405e84 <ferror@plt+0x45e4>
  405e74:	ldrb	w9, [x8, x10]
  405e78:	add	x27, x10, #0x1
  405e7c:	mov	x10, x27
  405e80:	cbz	w9, 405ea0 <ferror@plt+0x4600>
  405e84:	cmp	x10, x24
  405e88:	b.cs	405e74 <ferror@plt+0x45d4>  // b.hs, b.nlast
  405e8c:	strb	w9, [x28, x10]
  405e90:	b	405e74 <ferror@plt+0x45d4>
  405e94:	mov	w26, w15
  405e98:	mov	w22, w14
  405e9c:	mov	x27, xzr
  405ea0:	ldur	x25, [x29, #-88]
  405ea4:	mov	x0, x25
  405ea8:	bl	401540 <strlen@plt>
  405eac:	stur	x0, [x29, #-32]
  405eb0:	mov	w16, #0x1                   	// #1
  405eb4:	stur	x25, [x29, #-64]
  405eb8:	mov	w17, w21
  405ebc:	mov	w14, w22
  405ec0:	mov	w15, w26
  405ec4:	ldp	x8, x9, [x29, #-40]
  405ec8:	eor	w18, w17, #0x1
  405ecc:	stur	w18, [x29, #-68]
  405ed0:	mov	x22, xzr
  405ed4:	cmp	x8, #0x0
  405ed8:	cset	w8, eq  // eq = none
  405edc:	cmp	x9, #0x0
  405ee0:	cset	w9, ne  // ne = any
  405ee4:	cmp	w20, #0x2
  405ee8:	cset	w10, ne  // ne = any
  405eec:	and	w13, w10, w16
  405ef0:	and	w12, w9, w17
  405ef4:	orr	w10, w10, w18
  405ef8:	and	w18, w9, w13
  405efc:	orr	w9, w13, w17
  405f00:	eor	w9, w9, #0x1
  405f04:	cset	w11, eq  // eq = none
  405f08:	orr	w8, w8, w9
  405f0c:	and	w12, w16, w12
  405f10:	str	w10, [sp, #92]
  405f14:	and	w10, w11, w17
  405f18:	stur	w8, [x29, #-24]
  405f1c:	eor	w8, w16, #0x1
  405f20:	stp	w10, w12, [sp, #60]
  405f24:	stur	w16, [x29, #-72]
  405f28:	str	w8, [sp, #68]
  405f2c:	stp	w17, w20, [x29, #-48]
  405f30:	stur	w18, [x29, #-52]
  405f34:	cmn	x23, #0x1
  405f38:	b.eq	405f48 <ferror@plt+0x46a8>  // b.none
  405f3c:	cmp	x22, x23
  405f40:	b.ne	405f50 <ferror@plt+0x46b0>  // b.any
  405f44:	b	40688c <ferror@plt+0x4fec>
  405f48:	ldrb	w8, [x19, x22]
  405f4c:	cbz	w8, 406894 <ferror@plt+0x4ff4>
  405f50:	cbz	w18, 405f98 <ferror@plt+0x46f8>
  405f54:	ldur	x8, [x29, #-32]
  405f58:	cmp	x8, #0x2
  405f5c:	add	x20, x22, x8
  405f60:	b.cc	405f8c <ferror@plt+0x46ec>  // b.lo, b.ul, b.last
  405f64:	cmn	x23, #0x1
  405f68:	b.ne	405f8c <ferror@plt+0x46ec>  // b.any
  405f6c:	mov	x0, x19
  405f70:	mov	w21, w14
  405f74:	mov	w25, w15
  405f78:	bl	401540 <strlen@plt>
  405f7c:	ldp	w18, w17, [x29, #-52]
  405f80:	mov	x23, x0
  405f84:	mov	w15, w25
  405f88:	mov	w14, w21
  405f8c:	cmp	x20, x23
  405f90:	b.ls	405fac <ferror@plt+0x470c>  // b.plast
  405f94:	ldur	w20, [x29, #-44]
  405f98:	mov	w25, wzr
  405f9c:	ldrb	w21, [x19, x22]
  405fa0:	cmp	w21, #0x7e
  405fa4:	b.ls	405ff8 <ferror@plt+0x4758>  // b.plast
  405fa8:	b	406248 <ferror@plt+0x49a8>
  405fac:	ldur	x1, [x29, #-64]
  405fb0:	ldur	x2, [x29, #-32]
  405fb4:	add	x0, x19, x22
  405fb8:	mov	w26, w15
  405fbc:	mov	w21, w14
  405fc0:	bl	4016d0 <bcmp@plt>
  405fc4:	ldur	w9, [x29, #-68]
  405fc8:	ldur	w20, [x29, #-44]
  405fcc:	cmp	w0, #0x0
  405fd0:	cset	w8, ne  // ne = any
  405fd4:	orr	w8, w8, w9
  405fd8:	cset	w25, eq  // eq = none
  405fdc:	tbz	w8, #0, 406954 <ferror@plt+0x50b4>
  405fe0:	ldp	w18, w17, [x29, #-52]
  405fe4:	mov	w14, w21
  405fe8:	mov	w15, w26
  405fec:	ldrb	w21, [x19, x22]
  405ff0:	cmp	w21, #0x7e
  405ff4:	b.hi	406248 <ferror@plt+0x49a8>  // b.pmore
  405ff8:	adrp	x13, 40b000 <ferror@plt+0x9760>
  405ffc:	add	x13, x13, #0x2a3
  406000:	adr	x12, 406024 <ferror@plt+0x4784>
  406004:	ldrb	w9, [x13, x21]
  406008:	add	x12, x12, x9, lsl #2
  40600c:	mov	w10, wzr
  406010:	mov	w8, wzr
  406014:	mov	w26, #0x1                   	// #1
  406018:	mov	w11, #0x6e                  	// #110
  40601c:	mov	w9, #0x61                  	// #97
  406020:	br	x12
  406024:	ldur	w9, [x29, #-24]
  406028:	tbnz	w9, #0, 406048 <ferror@plt+0x47a8>
  40602c:	ldur	x10, [x29, #-40]
  406030:	lsr	w9, w21, #5
  406034:	ldr	w9, [x10, w9, uxtw #2]
  406038:	lsr	w9, w9, w21
  40603c:	tbz	w9, #0, 406048 <ferror@plt+0x47a8>
  406040:	mov	w9, w21
  406044:	b	406050 <ferror@plt+0x47b0>
  406048:	mov	w9, w21
  40604c:	cbz	w25, 406288 <ferror@plt+0x49e8>
  406050:	tbnz	w17, #0, 406914 <ferror@plt+0x5074>
  406054:	cmp	w20, #0x2
  406058:	cset	w8, ne  // ne = any
  40605c:	orr	w8, w8, w15
  406060:	tbnz	w8, #0, 40609c <ferror@plt+0x47fc>
  406064:	cmp	x27, x24
  406068:	b.cs	4060d4 <ferror@plt+0x4834>  // b.hs, b.nlast
  40606c:	mov	w8, #0x27                  	// #39
  406070:	strb	w8, [x28, x27]
  406074:	add	x8, x27, #0x1
  406078:	cmp	x8, x24
  40607c:	b.cc	4060e0 <ferror@plt+0x4840>  // b.lo, b.ul, b.last
  406080:	add	x8, x27, #0x2
  406084:	cmp	x8, x24
  406088:	b.cs	406094 <ferror@plt+0x47f4>  // b.hs, b.nlast
  40608c:	mov	w10, #0x27                  	// #39
  406090:	strb	w10, [x28, x8]
  406094:	add	x27, x27, #0x3
  406098:	mov	w15, #0x1                   	// #1
  40609c:	cmp	x27, x24
  4060a0:	b.cs	4060ac <ferror@plt+0x480c>  // b.hs, b.nlast
  4060a4:	mov	w8, #0x5c                  	// #92
  4060a8:	strb	w8, [x28, x27]
  4060ac:	add	x27, x27, #0x1
  4060b0:	cmp	x27, x24
  4060b4:	b.cs	4060bc <ferror@plt+0x481c>  // b.hs, b.nlast
  4060b8:	strb	w9, [x28, x27]
  4060bc:	add	x27, x27, #0x1
  4060c0:	and	w14, w14, w26
  4060c4:	add	x22, x22, #0x1
  4060c8:	cmn	x23, #0x1
  4060cc:	b.ne	405f3c <ferror@plt+0x469c>  // b.any
  4060d0:	b	405f48 <ferror@plt+0x46a8>
  4060d4:	add	x8, x27, #0x1
  4060d8:	cmp	x8, x24
  4060dc:	b.cs	406080 <ferror@plt+0x47e0>  // b.hs, b.nlast
  4060e0:	mov	w10, #0x24                  	// #36
  4060e4:	strb	w10, [x28, x8]
  4060e8:	add	x8, x27, #0x2
  4060ec:	cmp	x8, x24
  4060f0:	b.cc	40608c <ferror@plt+0x47ec>  // b.lo, b.ul, b.last
  4060f4:	b	406094 <ferror@plt+0x47f4>
  4060f8:	cmp	x23, #0x1
  4060fc:	b.eq	406120 <ferror@plt+0x4880>  // b.none
  406100:	cmn	x23, #0x1
  406104:	b.ne	406124 <ferror@plt+0x4884>  // b.any
  406108:	ldrb	w8, [x19, #1]
  40610c:	cbz	w8, 406120 <ferror@plt+0x4880>
  406110:	mov	w8, wzr
  406114:	mov	w26, wzr
  406118:	mov	x23, #0xffffffffffffffff    	// #-1
  40611c:	b	406024 <ferror@plt+0x4784>
  406120:	cbz	x22, 406130 <ferror@plt+0x4890>
  406124:	mov	w8, wzr
  406128:	mov	w26, wzr
  40612c:	b	406024 <ferror@plt+0x4784>
  406130:	mov	w10, #0x1                   	// #1
  406134:	cmp	w20, #0x2
  406138:	b.ne	406140 <ferror@plt+0x48a0>  // b.any
  40613c:	tbnz	w17, #0, 406914 <ferror@plt+0x5074>
  406140:	mov	w8, wzr
  406144:	mov	w26, w10
  406148:	b	406024 <ferror@plt+0x4784>
  40614c:	cmp	w20, #0x2
  406150:	b.ne	406270 <ferror@plt+0x49d0>  // b.any
  406154:	tbz	w17, #0, 40627c <ferror@plt+0x49dc>
  406158:	b	406914 <ferror@plt+0x5074>
  40615c:	mov	w9, #0x66                  	// #102
  406160:	b	4062cc <ferror@plt+0x4a2c>
  406164:	mov	w11, #0x74                  	// #116
  406168:	b	406178 <ferror@plt+0x48d8>
  40616c:	mov	w9, #0x62                  	// #98
  406170:	b	4062cc <ferror@plt+0x4a2c>
  406174:	mov	w11, #0x72                  	// #114
  406178:	ldr	w8, [sp, #92]
  40617c:	mov	w9, w11
  406180:	tbnz	w8, #0, 4062cc <ferror@plt+0x4a2c>
  406184:	b	406914 <ferror@plt+0x5074>
  406188:	ldur	w8, [x29, #-72]
  40618c:	tbz	w8, #0, 4062e0 <ferror@plt+0x4a40>
  406190:	cmp	w20, #0x2
  406194:	tbnz	w17, #0, 406a24 <ferror@plt+0x5184>
  406198:	cset	w8, ne  // ne = any
  40619c:	orr	w8, w8, w15
  4061a0:	tbz	w8, #0, 4064b4 <ferror@plt+0x4c14>
  4061a4:	mov	x8, x27
  4061a8:	cmp	x8, x24
  4061ac:	b.cc	4064f4 <ferror@plt+0x4c54>  // b.lo, b.ul, b.last
  4061b0:	b	4064fc <ferror@plt+0x4c5c>
  4061b4:	cmp	w20, #0x5
  4061b8:	b.eq	406414 <ferror@plt+0x4b74>  // b.none
  4061bc:	cmp	w20, #0x2
  4061c0:	b.ne	4064a4 <ferror@plt+0x4c04>  // b.any
  4061c4:	tbz	w17, #0, 4064a4 <ferror@plt+0x4c04>
  4061c8:	b	406914 <ferror@plt+0x5074>
  4061cc:	mov	w9, #0x76                  	// #118
  4061d0:	b	4062cc <ferror@plt+0x4a2c>
  4061d4:	cmp	w20, #0x2
  4061d8:	b.ne	4062f0 <ferror@plt+0x4a50>  // b.any
  4061dc:	tbnz	w17, #0, 406914 <ferror@plt+0x5074>
  4061e0:	ldr	x10, [sp, #72]
  4061e4:	cmp	x24, #0x0
  4061e8:	cset	w8, eq  // eq = none
  4061ec:	cmp	x10, #0x0
  4061f0:	cset	w9, ne  // ne = any
  4061f4:	orr	w8, w9, w8
  4061f8:	cmp	w8, #0x0
  4061fc:	csel	x10, x10, x24, ne  // ne = any
  406200:	csel	x24, x24, xzr, ne  // ne = any
  406204:	cmp	x27, x24
  406208:	str	x10, [sp, #72]
  40620c:	b.cs	4063f0 <ferror@plt+0x4b50>  // b.hs, b.nlast
  406210:	mov	w8, #0x27                  	// #39
  406214:	strb	w8, [x28, x27]
  406218:	add	x8, x27, #0x1
  40621c:	cmp	x8, x24
  406220:	b.cc	4063fc <ferror@plt+0x4b5c>  // b.lo, b.ul, b.last
  406224:	add	x8, x27, #0x2
  406228:	cmp	x8, x24
  40622c:	b.cs	406238 <ferror@plt+0x4998>  // b.hs, b.nlast
  406230:	mov	w9, #0x27                  	// #39
  406234:	strb	w9, [x28, x8]
  406238:	mov	w15, wzr
  40623c:	mov	w8, wzr
  406240:	add	x27, x27, #0x3
  406244:	b	4062f4 <ferror@plt+0x4a54>
  406248:	ldr	x8, [sp, #32]
  40624c:	stp	w15, w14, [sp, #24]
  406250:	cmp	x8, #0x1
  406254:	b.ne	406308 <ferror@plt+0x4a68>  // b.any
  406258:	bl	401790 <__ctype_b_loc@plt>
  40625c:	ldr	x8, [x0]
  406260:	mov	w20, #0x1                   	// #1
  406264:	ldrh	w8, [x8, x21, lsl #1]
  406268:	ubfx	w26, w8, #14, #1
  40626c:	b	406664 <ferror@plt+0x4dc4>
  406270:	ldr	w8, [sp, #64]
  406274:	mov	w9, #0x5c                  	// #92
  406278:	tbz	w8, #0, 4062cc <ferror@plt+0x4a2c>
  40627c:	mov	w8, wzr
  406280:	mov	w26, wzr
  406284:	mov	w21, #0x5c                  	// #92
  406288:	tbnz	w8, #0, 4062bc <ferror@plt+0x4a1c>
  40628c:	tbz	w15, #0, 4062bc <ferror@plt+0x4a1c>
  406290:	cmp	x27, x24
  406294:	b.cs	4062a0 <ferror@plt+0x4a00>  // b.hs, b.nlast
  406298:	mov	w8, #0x27                  	// #39
  40629c:	strb	w8, [x28, x27]
  4062a0:	add	x8, x27, #0x1
  4062a4:	cmp	x8, x24
  4062a8:	b.cs	4062b4 <ferror@plt+0x4a14>  // b.hs, b.nlast
  4062ac:	mov	w9, #0x27                  	// #39
  4062b0:	strb	w9, [x28, x8]
  4062b4:	mov	w15, wzr
  4062b8:	add	x27, x27, #0x2
  4062bc:	mov	w9, w21
  4062c0:	cmp	x27, x24
  4062c4:	b.cc	4060b8 <ferror@plt+0x4818>  // b.lo, b.ul, b.last
  4062c8:	b	4060bc <ferror@plt+0x481c>
  4062cc:	ldur	w10, [x29, #-72]
  4062d0:	mov	w8, wzr
  4062d4:	mov	w26, wzr
  4062d8:	tbz	w10, #0, 406024 <ferror@plt+0x4784>
  4062dc:	b	406050 <ferror@plt+0x47b0>
  4062e0:	ldr	w8, [sp, #88]
  4062e4:	tbnz	w8, #0, 4060c4 <ferror@plt+0x4824>
  4062e8:	mov	w21, wzr
  4062ec:	b	406124 <ferror@plt+0x4884>
  4062f0:	mov	w8, wzr
  4062f4:	mov	w9, #0x1                   	// #1
  4062f8:	mov	w21, #0x27                  	// #39
  4062fc:	str	w9, [sp, #84]
  406300:	mov	w26, #0x1                   	// #1
  406304:	b	406024 <ferror@plt+0x4784>
  406308:	cmn	x23, #0x1
  40630c:	stur	xzr, [x29, #-16]
  406310:	b.eq	406588 <ferror@plt+0x4ce8>  // b.none
  406314:	ldr	w8, [sp, #60]
  406318:	stp	x23, x19, [sp, #40]
  40631c:	tbz	w8, #0, 4065a0 <ferror@plt+0x4d00>
  406320:	ldur	x8, [x29, #-80]
  406324:	mov	x20, xzr
  406328:	mov	w26, #0x1                   	// #1
  40632c:	add	x8, x8, x22
  406330:	str	x8, [sp, #16]
  406334:	b	406360 <ferror@plt+0x4ac0>
  406338:	ldur	w0, [x29, #-20]
  40633c:	bl	401860 <iswprint@plt>
  406340:	cmp	w0, #0x0
  406344:	cset	w8, ne  // ne = any
  406348:	sub	x0, x29, #0x10
  40634c:	and	w26, w26, w8
  406350:	add	x20, x23, x20
  406354:	bl	401720 <mbsinit@plt>
  406358:	ldr	x23, [sp, #40]
  40635c:	cbnz	w0, 406660 <ferror@plt+0x4dc0>
  406360:	ldr	x8, [sp, #48]
  406364:	mov	x19, x28
  406368:	add	x28, x20, x22
  40636c:	sub	x2, x23, x28
  406370:	add	x1, x8, x28
  406374:	sub	x0, x29, #0x14
  406378:	sub	x3, x29, #0x10
  40637c:	bl	408750 <ferror@plt+0x6eb0>
  406380:	cmn	x0, #0x2
  406384:	b.eq	406620 <ferror@plt+0x4d80>  // b.none
  406388:	mov	x23, x0
  40638c:	cmn	x0, #0x1
  406390:	b.eq	406610 <ferror@plt+0x4d70>  // b.none
  406394:	mov	x28, x19
  406398:	cbz	x23, 406618 <ferror@plt+0x4d78>
  40639c:	ldr	x19, [sp, #48]
  4063a0:	cmp	x23, #0x2
  4063a4:	b.cc	406338 <ferror@plt+0x4a98>  // b.lo, b.ul, b.last
  4063a8:	ldr	x9, [sp, #16]
  4063ac:	sub	x8, x23, #0x1
  4063b0:	add	x9, x9, x20
  4063b4:	b	4063c4 <ferror@plt+0x4b24>
  4063b8:	subs	x8, x8, #0x1
  4063bc:	add	x9, x9, #0x1
  4063c0:	b.eq	406338 <ferror@plt+0x4a98>  // b.none
  4063c4:	ldrb	w10, [x9]
  4063c8:	sub	w10, w10, #0x5b
  4063cc:	cmp	w10, #0x21
  4063d0:	b.hi	4063b8 <ferror@plt+0x4b18>  // b.pmore
  4063d4:	mov	w11, #0x1                   	// #1
  4063d8:	lsl	x10, x11, x10
  4063dc:	mov	x11, #0x2b                  	// #43
  4063e0:	movk	x11, #0x2, lsl #32
  4063e4:	tst	x10, x11
  4063e8:	b.eq	4063b8 <ferror@plt+0x4b18>  // b.none
  4063ec:	b	40693c <ferror@plt+0x509c>
  4063f0:	add	x8, x27, #0x1
  4063f4:	cmp	x8, x24
  4063f8:	b.cs	406224 <ferror@plt+0x4984>  // b.hs, b.nlast
  4063fc:	mov	w9, #0x5c                  	// #92
  406400:	strb	w9, [x28, x8]
  406404:	add	x8, x27, #0x2
  406408:	cmp	x8, x24
  40640c:	b.cc	406230 <ferror@plt+0x4990>  // b.lo, b.ul, b.last
  406410:	b	406238 <ferror@plt+0x4998>
  406414:	ldr	w8, [sp, #88]
  406418:	tbz	w8, #2, 4064a4 <ferror@plt+0x4c04>
  40641c:	add	x9, x22, #0x2
  406420:	cmp	x9, x23
  406424:	b.cs	4064a4 <ferror@plt+0x4c04>  // b.hs, b.nlast
  406428:	add	x8, x22, x19
  40642c:	ldrb	w8, [x8, #1]
  406430:	cmp	w8, #0x3f
  406434:	b.ne	4064a4 <ferror@plt+0x4c04>  // b.any
  406438:	ldrb	w21, [x19, x9]
  40643c:	mov	w8, wzr
  406440:	cmp	w21, #0x3e
  406444:	b.hi	406880 <ferror@plt+0x4fe0>  // b.pmore
  406448:	mov	w10, #0x1                   	// #1
  40644c:	mov	x11, #0xa38200000000        	// #179778741075968
  406450:	lsl	x10, x10, x21
  406454:	movk	x11, #0x7000, lsl #48
  406458:	tst	x10, x11
  40645c:	b.eq	406880 <ferror@plt+0x4fe0>  // b.none
  406460:	tbnz	w17, #0, 406914 <ferror@plt+0x5074>
  406464:	cmp	x27, x24
  406468:	b.cs	406838 <ferror@plt+0x4f98>  // b.hs, b.nlast
  40646c:	mov	w8, #0x3f                  	// #63
  406470:	strb	w8, [x28, x27]
  406474:	add	x8, x27, #0x1
  406478:	cmp	x8, x24
  40647c:	b.cc	406844 <ferror@plt+0x4fa4>  // b.lo, b.ul, b.last
  406480:	add	x8, x27, #0x2
  406484:	cmp	x8, x24
  406488:	b.cs	406858 <ferror@plt+0x4fb8>  // b.hs, b.nlast
  40648c:	mov	w10, #0x22                  	// #34
  406490:	strb	w10, [x28, x8]
  406494:	add	x8, x27, #0x3
  406498:	cmp	x8, x24
  40649c:	b.cc	406864 <ferror@plt+0x4fc4>  // b.lo, b.ul, b.last
  4064a0:	b	40686c <ferror@plt+0x4fcc>
  4064a4:	mov	w8, wzr
  4064a8:	mov	w26, wzr
  4064ac:	mov	w21, #0x3f                  	// #63
  4064b0:	b	406024 <ferror@plt+0x4784>
  4064b4:	cmp	x27, x24
  4064b8:	b.cs	406564 <ferror@plt+0x4cc4>  // b.hs, b.nlast
  4064bc:	mov	w8, #0x27                  	// #39
  4064c0:	strb	w8, [x28, x27]
  4064c4:	add	x8, x27, #0x1
  4064c8:	cmp	x8, x24
  4064cc:	b.cc	406570 <ferror@plt+0x4cd0>  // b.lo, b.ul, b.last
  4064d0:	add	x8, x27, #0x2
  4064d4:	cmp	x8, x24
  4064d8:	b.cs	4064e4 <ferror@plt+0x4c44>  // b.hs, b.nlast
  4064dc:	mov	w9, #0x27                  	// #39
  4064e0:	strb	w9, [x28, x8]
  4064e4:	add	x8, x27, #0x3
  4064e8:	mov	w15, #0x1                   	// #1
  4064ec:	cmp	x8, x24
  4064f0:	b.cs	4064fc <ferror@plt+0x4c5c>  // b.hs, b.nlast
  4064f4:	mov	w9, #0x5c                  	// #92
  4064f8:	strb	w9, [x28, x8]
  4064fc:	cmp	w20, #0x2
  406500:	add	x27, x8, #0x1
  406504:	b.eq	406554 <ferror@plt+0x4cb4>  // b.none
  406508:	add	x9, x22, #0x1
  40650c:	cmp	x9, x23
  406510:	b.cs	406554 <ferror@plt+0x4cb4>  // b.hs, b.nlast
  406514:	ldrb	w9, [x19, x9]
  406518:	sub	w9, w9, #0x30
  40651c:	cmp	w9, #0x9
  406520:	b.hi	406554 <ferror@plt+0x4cb4>  // b.pmore
  406524:	cmp	x27, x24
  406528:	b.cs	406534 <ferror@plt+0x4c94>  // b.hs, b.nlast
  40652c:	mov	w9, #0x30                  	// #48
  406530:	strb	w9, [x28, x27]
  406534:	add	x9, x8, #0x2
  406538:	cmp	x9, x24
  40653c:	b.cs	406548 <ferror@plt+0x4ca8>  // b.hs, b.nlast
  406540:	mov	w10, #0x30                  	// #48
  406544:	strb	w10, [x28, x9]
  406548:	mov	w26, wzr
  40654c:	add	x27, x8, #0x3
  406550:	b	406558 <ferror@plt+0x4cb8>
  406554:	mov	w26, wzr
  406558:	mov	w8, #0x1                   	// #1
  40655c:	mov	w21, #0x30                  	// #48
  406560:	b	406024 <ferror@plt+0x4784>
  406564:	add	x8, x27, #0x1
  406568:	cmp	x8, x24
  40656c:	b.cs	4064d0 <ferror@plt+0x4c30>  // b.hs, b.nlast
  406570:	mov	w9, #0x24                  	// #36
  406574:	strb	w9, [x28, x8]
  406578:	add	x8, x27, #0x2
  40657c:	cmp	x8, x24
  406580:	b.cc	4064dc <ferror@plt+0x4c3c>  // b.lo, b.ul, b.last
  406584:	b	4064e4 <ferror@plt+0x4c44>
  406588:	mov	x0, x19
  40658c:	bl	401540 <strlen@plt>
  406590:	mov	x23, x0
  406594:	ldr	w8, [sp, #60]
  406598:	stp	x23, x19, [sp, #40]
  40659c:	tbnz	w8, #0, 406320 <ferror@plt+0x4a80>
  4065a0:	mov	x20, xzr
  4065a4:	mov	w26, #0x1                   	// #1
  4065a8:	ldr	x8, [sp, #48]
  4065ac:	mov	x19, x28
  4065b0:	add	x28, x20, x22
  4065b4:	sub	x2, x23, x28
  4065b8:	add	x1, x8, x28
  4065bc:	sub	x0, x29, #0x14
  4065c0:	sub	x3, x29, #0x10
  4065c4:	bl	408750 <ferror@plt+0x6eb0>
  4065c8:	cmn	x0, #0x2
  4065cc:	b.eq	406620 <ferror@plt+0x4d80>  // b.none
  4065d0:	mov	x23, x0
  4065d4:	cmn	x0, #0x1
  4065d8:	b.eq	406610 <ferror@plt+0x4d70>  // b.none
  4065dc:	mov	x28, x19
  4065e0:	cbz	x23, 406618 <ferror@plt+0x4d78>
  4065e4:	ldur	w0, [x29, #-20]
  4065e8:	bl	401860 <iswprint@plt>
  4065ec:	cmp	w0, #0x0
  4065f0:	cset	w8, ne  // ne = any
  4065f4:	sub	x0, x29, #0x10
  4065f8:	and	w26, w26, w8
  4065fc:	add	x20, x23, x20
  406600:	bl	401720 <mbsinit@plt>
  406604:	ldr	x23, [sp, #40]
  406608:	cbz	w0, 4065a8 <ferror@plt+0x4d08>
  40660c:	b	406660 <ferror@plt+0x4dc0>
  406610:	mov	w26, wzr
  406614:	mov	x28, x19
  406618:	ldr	x23, [sp, #40]
  40661c:	b	406660 <ferror@plt+0x4dc0>
  406620:	ldr	x23, [sp, #40]
  406624:	cmp	x28, x23
  406628:	b.cs	406658 <ferror@plt+0x4db8>  // b.hs, b.nlast
  40662c:	sub	x8, x23, x22
  406630:	ldr	x9, [sp, #48]
  406634:	ldrb	w9, [x9, x28]
  406638:	cbz	w9, 406658 <ferror@plt+0x4db8>
  40663c:	add	x20, x20, #0x1
  406640:	add	x28, x20, x22
  406644:	cmp	x28, x23
  406648:	b.cc	406630 <ferror@plt+0x4d90>  // b.lo, b.ul, b.last
  40664c:	mov	w26, wzr
  406650:	mov	x20, x8
  406654:	b	40665c <ferror@plt+0x4dbc>
  406658:	mov	w26, wzr
  40665c:	mov	x28, x19
  406660:	ldr	x19, [sp, #48]
  406664:	ldr	w8, [sp, #68]
  406668:	ldp	w15, w14, [sp, #24]
  40666c:	ldp	w18, w17, [x29, #-52]
  406670:	cmp	x20, #0x1
  406674:	orr	w8, w26, w8
  406678:	b.hi	40668c <ferror@plt+0x4dec>  // b.pmore
  40667c:	tbz	w8, #0, 40668c <ferror@plt+0x4dec>
  406680:	ldur	w20, [x29, #-44]
  406684:	mov	w8, wzr
  406688:	b	406024 <ferror@plt+0x4784>
  40668c:	add	x9, x20, x22
  406690:	ldur	w20, [x29, #-44]
  406694:	mov	w10, wzr
  406698:	b	4066ac <ferror@plt+0x4e0c>
  40669c:	ldur	x12, [x29, #-80]
  4066a0:	add	x27, x27, #0x1
  4066a4:	ldrb	w21, [x12, x22]
  4066a8:	mov	x22, x11
  4066ac:	tbz	w8, #0, 4066dc <ferror@plt+0x4e3c>
  4066b0:	tbz	w25, #0, 406748 <ferror@plt+0x4ea8>
  4066b4:	cmp	x27, x24
  4066b8:	b.cs	4066c4 <ferror@plt+0x4e24>  // b.hs, b.nlast
  4066bc:	mov	w11, #0x5c                  	// #92
  4066c0:	strb	w11, [x28, x27]
  4066c4:	mov	w25, wzr
  4066c8:	add	x27, x27, #0x1
  4066cc:	add	x11, x22, #0x1
  4066d0:	cmp	x9, x11
  4066d4:	b.hi	406758 <ferror@plt+0x4eb8>  // b.pmore
  4066d8:	b	40682c <ferror@plt+0x4f8c>
  4066dc:	tbnz	w17, #0, 406914 <ferror@plt+0x5074>
  4066e0:	cmp	w20, #0x2
  4066e4:	cset	w10, ne  // ne = any
  4066e8:	orr	w10, w10, w15
  4066ec:	tbz	w10, #0, 4067a0 <ferror@plt+0x4f00>
  4066f0:	cmp	x27, x24
  4066f4:	b.cs	4067e0 <ferror@plt+0x4f40>  // b.hs, b.nlast
  4066f8:	mov	w10, #0x5c                  	// #92
  4066fc:	strb	w10, [x28, x27]
  406700:	add	x10, x27, #0x1
  406704:	cmp	x10, x24
  406708:	b.cc	4067ec <ferror@plt+0x4f4c>  // b.lo, b.ul, b.last
  40670c:	add	x10, x27, #0x2
  406710:	cmp	x10, x24
  406714:	b.cs	406724 <ferror@plt+0x4e84>  // b.hs, b.nlast
  406718:	mov	w11, #0x30                  	// #48
  40671c:	bfxil	w11, w21, #3, #3
  406720:	strb	w11, [x28, x10]
  406724:	mov	w11, #0x30                  	// #48
  406728:	bfxil	w11, w21, #0, #3
  40672c:	add	x27, x27, #0x3
  406730:	mov	w10, #0x1                   	// #1
  406734:	mov	w21, w11
  406738:	add	x11, x22, #0x1
  40673c:	cmp	x9, x11
  406740:	b.hi	406758 <ferror@plt+0x4eb8>  // b.pmore
  406744:	b	40682c <ferror@plt+0x4f8c>
  406748:	mov	w25, wzr
  40674c:	add	x11, x22, #0x1
  406750:	cmp	x9, x11
  406754:	b.ls	40682c <ferror@plt+0x4f8c>  // b.plast
  406758:	and	w12, w10, #0x1
  40675c:	orn	w12, w12, w15
  406760:	tbnz	w12, #0, 406790 <ferror@plt+0x4ef0>
  406764:	cmp	x27, x24
  406768:	b.cs	406774 <ferror@plt+0x4ed4>  // b.hs, b.nlast
  40676c:	mov	w12, #0x27                  	// #39
  406770:	strb	w12, [x28, x27]
  406774:	add	x12, x27, #0x1
  406778:	cmp	x12, x24
  40677c:	b.cs	406788 <ferror@plt+0x4ee8>  // b.hs, b.nlast
  406780:	mov	w13, #0x27                  	// #39
  406784:	strb	w13, [x28, x12]
  406788:	mov	w15, wzr
  40678c:	add	x27, x27, #0x2
  406790:	cmp	x27, x24
  406794:	b.cs	40669c <ferror@plt+0x4dfc>  // b.hs, b.nlast
  406798:	strb	w21, [x28, x27]
  40679c:	b	40669c <ferror@plt+0x4dfc>
  4067a0:	cmp	x27, x24
  4067a4:	b.cs	406808 <ferror@plt+0x4f68>  // b.hs, b.nlast
  4067a8:	mov	w10, #0x27                  	// #39
  4067ac:	strb	w10, [x28, x27]
  4067b0:	add	x10, x27, #0x1
  4067b4:	cmp	x10, x24
  4067b8:	b.cc	406814 <ferror@plt+0x4f74>  // b.lo, b.ul, b.last
  4067bc:	add	x10, x27, #0x2
  4067c0:	cmp	x10, x24
  4067c4:	b.cs	4067d0 <ferror@plt+0x4f30>  // b.hs, b.nlast
  4067c8:	mov	w11, #0x27                  	// #39
  4067cc:	strb	w11, [x28, x10]
  4067d0:	add	x27, x27, #0x3
  4067d4:	mov	w15, #0x1                   	// #1
  4067d8:	cmp	x27, x24
  4067dc:	b.cc	4066f8 <ferror@plt+0x4e58>  // b.lo, b.ul, b.last
  4067e0:	add	x10, x27, #0x1
  4067e4:	cmp	x10, x24
  4067e8:	b.cs	40670c <ferror@plt+0x4e6c>  // b.hs, b.nlast
  4067ec:	mov	w11, #0x30                  	// #48
  4067f0:	bfxil	w11, w21, #6, #2
  4067f4:	strb	w11, [x28, x10]
  4067f8:	add	x10, x27, #0x2
  4067fc:	cmp	x10, x24
  406800:	b.cc	406718 <ferror@plt+0x4e78>  // b.lo, b.ul, b.last
  406804:	b	406724 <ferror@plt+0x4e84>
  406808:	add	x10, x27, #0x1
  40680c:	cmp	x10, x24
  406810:	b.cs	4067bc <ferror@plt+0x4f1c>  // b.hs, b.nlast
  406814:	mov	w11, #0x24                  	// #36
  406818:	strb	w11, [x28, x10]
  40681c:	add	x10, x27, #0x2
  406820:	cmp	x10, x24
  406824:	b.cc	4067c8 <ferror@plt+0x4f28>  // b.lo, b.ul, b.last
  406828:	b	4067d0 <ferror@plt+0x4f30>
  40682c:	and	w8, w10, #0x1
  406830:	tbz	w8, #0, 40628c <ferror@plt+0x49ec>
  406834:	b	4062bc <ferror@plt+0x4a1c>
  406838:	add	x8, x27, #0x1
  40683c:	cmp	x8, x24
  406840:	b.cs	406480 <ferror@plt+0x4be0>  // b.hs, b.nlast
  406844:	mov	w10, #0x22                  	// #34
  406848:	strb	w10, [x28, x8]
  40684c:	add	x8, x27, #0x2
  406850:	cmp	x8, x24
  406854:	b.cc	40648c <ferror@plt+0x4bec>  // b.lo, b.ul, b.last
  406858:	add	x8, x27, #0x3
  40685c:	cmp	x8, x24
  406860:	b.cs	40686c <ferror@plt+0x4fcc>  // b.hs, b.nlast
  406864:	mov	w10, #0x3f                  	// #63
  406868:	strb	w10, [x28, x8]
  40686c:	mov	w8, wzr
  406870:	mov	w26, wzr
  406874:	add	x27, x27, #0x4
  406878:	mov	x22, x9
  40687c:	b	406024 <ferror@plt+0x4784>
  406880:	mov	w21, #0x3f                  	// #63
  406884:	mov	w26, w8
  406888:	b	406024 <ferror@plt+0x4784>
  40688c:	mov	x23, x22
  406890:	b	406898 <ferror@plt+0x4ff8>
  406894:	mov	x23, #0xffffffffffffffff    	// #-1
  406898:	cmp	w20, #0x2
  40689c:	cset	w8, eq  // eq = none
  4068a0:	cmp	x27, #0x0
  4068a4:	cset	w9, eq  // eq = none
  4068a8:	and	w8, w8, w9
  4068ac:	and	w8, w17, w8
  4068b0:	tbnz	w8, #0, 406914 <ferror@plt+0x5074>
  4068b4:	cmp	w20, #0x2
  4068b8:	cset	w8, ne  // ne = any
  4068bc:	orr	w8, w17, w8
  4068c0:	tbnz	w8, #0, 4069dc <ferror@plt+0x513c>
  4068c4:	ldr	w8, [sp, #84]
  4068c8:	eor	w8, w8, #0x1
  4068cc:	tbnz	w8, #0, 4069dc <ferror@plt+0x513c>
  4068d0:	mov	x22, x23
  4068d4:	tbnz	w14, #0, 4069ac <ferror@plt+0x510c>
  4068d8:	ldr	x23, [sp, #72]
  4068dc:	mov	w21, wzr
  4068e0:	cbz	x23, 4069d8 <ferror@plt+0x5138>
  4068e4:	ldur	w8, [x29, #-72]
  4068e8:	mov	w20, #0x2                   	// #2
  4068ec:	mov	w14, w21
  4068f0:	mov	w17, w21
  4068f4:	cbz	x24, 405b00 <ferror@plt+0x4260>
  4068f8:	b	4069dc <ferror@plt+0x513c>
  4068fc:	adrp	x20, 40b000 <ferror@plt+0x9760>
  406900:	add	x20, x20, #0x400
  406904:	b	405d34 <ferror@plt+0x4494>
  406908:	adrp	x8, 40b000 <ferror@plt+0x9760>
  40690c:	add	x8, x8, #0x404
  406910:	b	405dc8 <ferror@plt+0x4528>
  406914:	ldur	w8, [x29, #-72]
  406918:	ldr	x7, [sp, #96]
  40691c:	mov	w9, #0x4                   	// #4
  406920:	tst	w8, #0x1
  406924:	mov	w8, #0x2                   	// #2
  406928:	csel	w8, w9, w8, ne  // ne = any
  40692c:	cmp	w20, #0x2
  406930:	b.ne	406958 <ferror@plt+0x50b8>  // b.any
  406934:	mov	w20, w8
  406938:	b	406958 <ferror@plt+0x50b8>
  40693c:	ldur	w8, [x29, #-72]
  406940:	ldr	x23, [sp, #40]
  406944:	mov	w9, #0x4                   	// #4
  406948:	tst	w8, #0x1
  40694c:	mov	w8, #0x2                   	// #2
  406950:	csel	w20, w9, w8, ne  // ne = any
  406954:	ldr	x7, [sp, #96]
  406958:	ldr	w8, [sp, #88]
  40695c:	mov	x0, x28
  406960:	mov	x1, x24
  406964:	mov	x2, x19
  406968:	and	w5, w8, #0xfffffffd
  40696c:	ldur	x8, [x29, #-88]
  406970:	mov	x3, x23
  406974:	mov	w4, w20
  406978:	mov	x6, xzr
  40697c:	str	x8, [sp]
  406980:	bl	405a84 <ferror@plt+0x41e4>
  406984:	mov	x27, x0
  406988:	mov	x0, x27
  40698c:	ldp	x20, x19, [sp, #272]
  406990:	ldp	x22, x21, [sp, #256]
  406994:	ldp	x24, x23, [sp, #240]
  406998:	ldp	x26, x25, [sp, #224]
  40699c:	ldp	x28, x27, [sp, #208]
  4069a0:	ldp	x29, x30, [sp, #192]
  4069a4:	add	sp, sp, #0x120
  4069a8:	ret
  4069ac:	ldur	x8, [x29, #-88]
  4069b0:	ldr	x1, [sp, #72]
  4069b4:	ldr	w5, [sp, #88]
  4069b8:	ldur	x6, [x29, #-40]
  4069bc:	ldr	x7, [sp, #96]
  4069c0:	mov	w4, #0x5                   	// #5
  4069c4:	str	x8, [sp]
  4069c8:	mov	x0, x28
  4069cc:	mov	x2, x19
  4069d0:	mov	x3, x22
  4069d4:	b	406980 <ferror@plt+0x50e0>
  4069d8:	mov	w17, w21
  4069dc:	ldur	x8, [x29, #-64]
  4069e0:	cbz	x8, 406a14 <ferror@plt+0x5174>
  4069e4:	tbnz	w17, #0, 406a14 <ferror@plt+0x5174>
  4069e8:	ldrb	w9, [x8]
  4069ec:	cbz	w9, 406a14 <ferror@plt+0x5174>
  4069f0:	add	x8, x8, #0x1
  4069f4:	b	406a04 <ferror@plt+0x5164>
  4069f8:	ldrb	w9, [x8], #1
  4069fc:	add	x27, x27, #0x1
  406a00:	cbz	w9, 406a14 <ferror@plt+0x5174>
  406a04:	cmp	x27, x24
  406a08:	b.cs	4069f8 <ferror@plt+0x5158>  // b.hs, b.nlast
  406a0c:	strb	w9, [x28, x27]
  406a10:	b	4069f8 <ferror@plt+0x5158>
  406a14:	cmp	x27, x24
  406a18:	b.cs	406988 <ferror@plt+0x50e8>  // b.hs, b.nlast
  406a1c:	strb	wzr, [x28, x27]
  406a20:	b	406988 <ferror@plt+0x50e8>
  406a24:	b.ne	406954 <ferror@plt+0x50b4>  // b.any
  406a28:	mov	w20, #0x4                   	// #4
  406a2c:	b	406954 <ferror@plt+0x50b4>
  406a30:	bl	401710 <abort@plt>
  406a34:	sub	sp, sp, #0x60
  406a38:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  406a3c:	add	x8, x8, #0x390
  406a40:	cmp	x2, #0x0
  406a44:	stp	x29, x30, [sp, #16]
  406a48:	stp	x26, x25, [sp, #32]
  406a4c:	stp	x24, x23, [sp, #48]
  406a50:	stp	x22, x21, [sp, #64]
  406a54:	stp	x20, x19, [sp, #80]
  406a58:	add	x29, sp, #0x10
  406a5c:	mov	x19, x1
  406a60:	mov	x20, x0
  406a64:	csel	x25, x8, x2, eq  // eq = none
  406a68:	bl	401880 <__errno_location@plt>
  406a6c:	ldp	w4, w8, [x25]
  406a70:	ldp	x7, x9, [x25, #40]
  406a74:	ldr	w26, [x0]
  406a78:	add	x23, x25, #0x8
  406a7c:	orr	w22, w8, #0x1
  406a80:	mov	x21, x0
  406a84:	mov	x0, xzr
  406a88:	mov	x1, xzr
  406a8c:	mov	x2, x20
  406a90:	mov	x3, x19
  406a94:	mov	w5, w22
  406a98:	mov	x6, x23
  406a9c:	str	x9, [sp]
  406aa0:	bl	405a84 <ferror@plt+0x41e4>
  406aa4:	add	x24, x0, #0x1
  406aa8:	mov	x0, x24
  406aac:	bl	407ac8 <ferror@plt+0x6228>
  406ab0:	ldr	w4, [x25]
  406ab4:	ldp	x7, x8, [x25, #40]
  406ab8:	mov	x1, x24
  406abc:	mov	x2, x20
  406ac0:	mov	x3, x19
  406ac4:	mov	w5, w22
  406ac8:	mov	x6, x23
  406acc:	mov	x25, x0
  406ad0:	str	x8, [sp]
  406ad4:	bl	405a84 <ferror@plt+0x41e4>
  406ad8:	str	w26, [x21]
  406adc:	mov	x0, x25
  406ae0:	ldp	x20, x19, [sp, #80]
  406ae4:	ldp	x22, x21, [sp, #64]
  406ae8:	ldp	x24, x23, [sp, #48]
  406aec:	ldp	x26, x25, [sp, #32]
  406af0:	ldp	x29, x30, [sp, #16]
  406af4:	add	sp, sp, #0x60
  406af8:	ret
  406afc:	sub	sp, sp, #0x70
  406b00:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  406b04:	add	x8, x8, #0x390
  406b08:	cmp	x3, #0x0
  406b0c:	stp	x29, x30, [sp, #16]
  406b10:	stp	x28, x27, [sp, #32]
  406b14:	stp	x26, x25, [sp, #48]
  406b18:	stp	x24, x23, [sp, #64]
  406b1c:	stp	x22, x21, [sp, #80]
  406b20:	stp	x20, x19, [sp, #96]
  406b24:	add	x29, sp, #0x10
  406b28:	mov	x19, x2
  406b2c:	mov	x22, x1
  406b30:	mov	x23, x0
  406b34:	csel	x21, x8, x3, eq  // eq = none
  406b38:	bl	401880 <__errno_location@plt>
  406b3c:	ldp	w4, w8, [x21]
  406b40:	cmp	x19, #0x0
  406b44:	ldp	x7, x9, [x21, #40]
  406b48:	ldr	w28, [x0]
  406b4c:	cset	w10, eq  // eq = none
  406b50:	orr	w25, w8, w10
  406b54:	add	x26, x21, #0x8
  406b58:	mov	x24, x0
  406b5c:	mov	x0, xzr
  406b60:	mov	x1, xzr
  406b64:	mov	x2, x23
  406b68:	mov	x3, x22
  406b6c:	mov	w5, w25
  406b70:	mov	x6, x26
  406b74:	str	x9, [sp]
  406b78:	bl	405a84 <ferror@plt+0x41e4>
  406b7c:	add	x27, x0, #0x1
  406b80:	mov	x20, x0
  406b84:	mov	x0, x27
  406b88:	bl	407ac8 <ferror@plt+0x6228>
  406b8c:	ldr	w4, [x21]
  406b90:	ldp	x7, x8, [x21, #40]
  406b94:	mov	x1, x27
  406b98:	mov	x2, x23
  406b9c:	mov	x3, x22
  406ba0:	mov	w5, w25
  406ba4:	mov	x6, x26
  406ba8:	mov	x21, x0
  406bac:	str	x8, [sp]
  406bb0:	bl	405a84 <ferror@plt+0x41e4>
  406bb4:	str	w28, [x24]
  406bb8:	cbz	x19, 406bc0 <ferror@plt+0x5320>
  406bbc:	str	x20, [x19]
  406bc0:	mov	x0, x21
  406bc4:	ldp	x20, x19, [sp, #96]
  406bc8:	ldp	x22, x21, [sp, #80]
  406bcc:	ldp	x24, x23, [sp, #64]
  406bd0:	ldp	x26, x25, [sp, #48]
  406bd4:	ldp	x28, x27, [sp, #32]
  406bd8:	ldp	x29, x30, [sp, #16]
  406bdc:	add	sp, sp, #0x70
  406be0:	ret
  406be4:	stp	x29, x30, [sp, #-48]!
  406be8:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  406bec:	add	x8, x8, #0x230
  406bf0:	ldr	w9, [x8]
  406bf4:	stp	x20, x19, [sp, #32]
  406bf8:	ldr	x19, [x8, #8]
  406bfc:	adrp	x20, 41c000 <ferror@plt+0x1a760>
  406c00:	cmp	w9, #0x2
  406c04:	stp	x22, x21, [sp, #16]
  406c08:	mov	x29, sp
  406c0c:	b.lt	406c30 <ferror@plt+0x5390>  // b.tstop
  406c10:	add	x21, x19, #0x18
  406c14:	mov	w22, #0x1                   	// #1
  406c18:	ldr	x0, [x21], #16
  406c1c:	bl	4017d0 <free@plt>
  406c20:	ldrsw	x8, [x20, #560]
  406c24:	add	x22, x22, #0x1
  406c28:	cmp	x22, x8
  406c2c:	b.lt	406c18 <ferror@plt+0x5378>  // b.tstop
  406c30:	ldr	x0, [x19, #8]
  406c34:	adrp	x21, 41c000 <ferror@plt+0x1a760>
  406c38:	add	x21, x21, #0x3c8
  406c3c:	adrp	x22, 41c000 <ferror@plt+0x1a760>
  406c40:	cmp	x0, x21
  406c44:	add	x22, x22, #0x240
  406c48:	b.eq	406c58 <ferror@plt+0x53b8>  // b.none
  406c4c:	bl	4017d0 <free@plt>
  406c50:	mov	w8, #0x100                 	// #256
  406c54:	stp	x8, x21, [x22]
  406c58:	cmp	x19, x22
  406c5c:	b.eq	406c78 <ferror@plt+0x53d8>  // b.none
  406c60:	mov	x0, x19
  406c64:	bl	4017d0 <free@plt>
  406c68:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  406c6c:	add	x8, x8, #0x238
  406c70:	add	x9, x8, #0x8
  406c74:	str	x9, [x8]
  406c78:	mov	w8, #0x1                   	// #1
  406c7c:	str	w8, [x20, #560]
  406c80:	ldp	x20, x19, [sp, #32]
  406c84:	ldp	x22, x21, [sp, #16]
  406c88:	ldp	x29, x30, [sp], #48
  406c8c:	ret
  406c90:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  406c94:	add	x3, x3, #0x390
  406c98:	mov	x2, #0xffffffffffffffff    	// #-1
  406c9c:	b	406ca0 <ferror@plt+0x5400>
  406ca0:	sub	sp, sp, #0x80
  406ca4:	stp	x29, x30, [sp, #32]
  406ca8:	add	x29, sp, #0x20
  406cac:	stp	x28, x27, [sp, #48]
  406cb0:	stp	x26, x25, [sp, #64]
  406cb4:	stp	x24, x23, [sp, #80]
  406cb8:	stp	x22, x21, [sp, #96]
  406cbc:	stp	x20, x19, [sp, #112]
  406cc0:	mov	x22, x3
  406cc4:	stur	x2, [x29, #-8]
  406cc8:	mov	x21, x1
  406ccc:	mov	w23, w0
  406cd0:	bl	401880 <__errno_location@plt>
  406cd4:	tbnz	w23, #31, 406e30 <ferror@plt+0x5590>
  406cd8:	adrp	x25, 41c000 <ferror@plt+0x1a760>
  406cdc:	ldr	w8, [x25, #560]
  406ce0:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  406ce4:	ldr	w20, [x0]
  406ce8:	ldr	x27, [x9, #568]
  406cec:	mov	x19, x0
  406cf0:	cmp	w8, w23
  406cf4:	b.gt	406d6c <ferror@plt+0x54cc>
  406cf8:	mov	w8, #0x7fffffff            	// #2147483647
  406cfc:	cmp	w23, w8
  406d00:	stur	w20, [x29, #-12]
  406d04:	b.eq	406e34 <ferror@plt+0x5594>  // b.none
  406d08:	adrp	x28, 41c000 <ferror@plt+0x1a760>
  406d0c:	add	x28, x28, #0x238
  406d10:	add	x20, x28, #0x8
  406d14:	add	w26, w23, #0x1
  406d18:	cmp	x27, x20
  406d1c:	csel	x0, xzr, x27, eq  // eq = none
  406d20:	sbfiz	x1, x26, #4, #32
  406d24:	bl	407b48 <ferror@plt+0x62a8>
  406d28:	mov	x24, x0
  406d2c:	cmp	x27, x20
  406d30:	str	x0, [x28]
  406d34:	b.ne	406d48 <ferror@plt+0x54a8>  // b.any
  406d38:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  406d3c:	add	x8, x8, #0x240
  406d40:	ldr	q0, [x8]
  406d44:	str	q0, [x24]
  406d48:	ldrsw	x8, [x25, #560]
  406d4c:	mov	w1, wzr
  406d50:	add	x0, x24, x8, lsl #4
  406d54:	sub	w8, w26, w8
  406d58:	sbfiz	x2, x8, #4, #32
  406d5c:	bl	401690 <memset@plt>
  406d60:	ldur	w20, [x29, #-12]
  406d64:	mov	x27, x24
  406d68:	str	w26, [x25, #560]
  406d6c:	add	x28, x27, w23, uxtw #4
  406d70:	mov	x27, x28
  406d74:	ldr	x26, [x28]
  406d78:	ldr	x23, [x27, #8]!
  406d7c:	ldp	w4, w8, [x22]
  406d80:	ldp	x7, x9, [x22, #40]
  406d84:	ldur	x3, [x29, #-8]
  406d88:	add	x24, x22, #0x8
  406d8c:	orr	w25, w8, #0x1
  406d90:	mov	x0, x23
  406d94:	mov	x1, x26
  406d98:	mov	x2, x21
  406d9c:	mov	w5, w25
  406da0:	mov	x6, x24
  406da4:	str	x9, [sp]
  406da8:	bl	405a84 <ferror@plt+0x41e4>
  406dac:	cmp	x26, x0
  406db0:	b.hi	406e08 <ferror@plt+0x5568>  // b.pmore
  406db4:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  406db8:	add	x8, x8, #0x3c8
  406dbc:	add	x26, x0, #0x1
  406dc0:	cmp	x23, x8
  406dc4:	str	x26, [x28]
  406dc8:	b.eq	406dd4 <ferror@plt+0x5534>  // b.none
  406dcc:	mov	x0, x23
  406dd0:	bl	4017d0 <free@plt>
  406dd4:	mov	x0, x26
  406dd8:	bl	407ac8 <ferror@plt+0x6228>
  406ddc:	str	x0, [x27]
  406de0:	ldr	w4, [x22]
  406de4:	ldp	x7, x8, [x22, #40]
  406de8:	ldur	x3, [x29, #-8]
  406dec:	mov	x1, x26
  406df0:	mov	x2, x21
  406df4:	mov	w5, w25
  406df8:	mov	x6, x24
  406dfc:	mov	x23, x0
  406e00:	str	x8, [sp]
  406e04:	bl	405a84 <ferror@plt+0x41e4>
  406e08:	str	w20, [x19]
  406e0c:	mov	x0, x23
  406e10:	ldp	x20, x19, [sp, #112]
  406e14:	ldp	x22, x21, [sp, #96]
  406e18:	ldp	x24, x23, [sp, #80]
  406e1c:	ldp	x26, x25, [sp, #64]
  406e20:	ldp	x28, x27, [sp, #48]
  406e24:	ldp	x29, x30, [sp, #32]
  406e28:	add	sp, sp, #0x80
  406e2c:	ret
  406e30:	bl	401710 <abort@plt>
  406e34:	bl	407e04 <ferror@plt+0x6564>
  406e38:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  406e3c:	add	x3, x3, #0x390
  406e40:	b	406ca0 <ferror@plt+0x5400>
  406e44:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  406e48:	add	x3, x3, #0x390
  406e4c:	mov	x2, #0xffffffffffffffff    	// #-1
  406e50:	mov	x1, x0
  406e54:	mov	w0, wzr
  406e58:	b	406ca0 <ferror@plt+0x5400>
  406e5c:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  406e60:	mov	x2, x1
  406e64:	add	x3, x3, #0x390
  406e68:	mov	x1, x0
  406e6c:	mov	w0, wzr
  406e70:	b	406ca0 <ferror@plt+0x5400>
  406e74:	sub	sp, sp, #0x50
  406e78:	movi	v0.2d, #0x0
  406e7c:	cmp	w1, #0xa
  406e80:	stp	x29, x30, [sp, #64]
  406e84:	add	x29, sp, #0x40
  406e88:	str	xzr, [sp, #48]
  406e8c:	stp	q0, q0, [sp, #16]
  406e90:	str	q0, [sp]
  406e94:	b.eq	406ebc <ferror@plt+0x561c>  // b.none
  406e98:	mov	x8, x2
  406e9c:	str	w1, [sp]
  406ea0:	mov	x3, sp
  406ea4:	mov	x2, #0xffffffffffffffff    	// #-1
  406ea8:	mov	x1, x8
  406eac:	bl	406ca0 <ferror@plt+0x5400>
  406eb0:	ldp	x29, x30, [sp, #64]
  406eb4:	add	sp, sp, #0x50
  406eb8:	ret
  406ebc:	bl	401710 <abort@plt>
  406ec0:	sub	sp, sp, #0x50
  406ec4:	movi	v0.2d, #0x0
  406ec8:	cmp	w1, #0xa
  406ecc:	stp	x29, x30, [sp, #64]
  406ed0:	add	x29, sp, #0x40
  406ed4:	str	xzr, [sp, #48]
  406ed8:	stp	q0, q0, [sp, #16]
  406edc:	str	q0, [sp]
  406ee0:	b.eq	406f08 <ferror@plt+0x5668>  // b.none
  406ee4:	mov	x8, x3
  406ee8:	str	w1, [sp]
  406eec:	mov	x3, sp
  406ef0:	mov	x1, x2
  406ef4:	mov	x2, x8
  406ef8:	bl	406ca0 <ferror@plt+0x5400>
  406efc:	ldp	x29, x30, [sp, #64]
  406f00:	add	sp, sp, #0x50
  406f04:	ret
  406f08:	bl	401710 <abort@plt>
  406f0c:	sub	sp, sp, #0x50
  406f10:	movi	v0.2d, #0x0
  406f14:	cmp	w0, #0xa
  406f18:	stp	x29, x30, [sp, #64]
  406f1c:	add	x29, sp, #0x40
  406f20:	str	xzr, [sp, #48]
  406f24:	stp	q0, q0, [sp, #16]
  406f28:	str	q0, [sp]
  406f2c:	b.eq	406f50 <ferror@plt+0x56b0>  // b.none
  406f30:	str	w0, [sp]
  406f34:	mov	x3, sp
  406f38:	mov	x2, #0xffffffffffffffff    	// #-1
  406f3c:	mov	w0, wzr
  406f40:	bl	406ca0 <ferror@plt+0x5400>
  406f44:	ldp	x29, x30, [sp, #64]
  406f48:	add	sp, sp, #0x50
  406f4c:	ret
  406f50:	bl	401710 <abort@plt>
  406f54:	sub	sp, sp, #0x50
  406f58:	movi	v0.2d, #0x0
  406f5c:	cmp	w0, #0xa
  406f60:	stp	x29, x30, [sp, #64]
  406f64:	add	x29, sp, #0x40
  406f68:	str	xzr, [sp, #48]
  406f6c:	stp	q0, q0, [sp, #16]
  406f70:	str	q0, [sp]
  406f74:	b.eq	406f94 <ferror@plt+0x56f4>  // b.none
  406f78:	str	w0, [sp]
  406f7c:	mov	x3, sp
  406f80:	mov	w0, wzr
  406f84:	bl	406ca0 <ferror@plt+0x5400>
  406f88:	ldp	x29, x30, [sp, #64]
  406f8c:	add	sp, sp, #0x50
  406f90:	ret
  406f94:	bl	401710 <abort@plt>
  406f98:	sub	sp, sp, #0x50
  406f9c:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  406fa0:	add	x9, x9, #0x390
  406fa4:	ldp	q0, q1, [x9]
  406fa8:	ubfx	w10, w2, #5, #3
  406fac:	mov	x11, sp
  406fb0:	mov	x8, x1
  406fb4:	stp	q0, q1, [sp]
  406fb8:	ldr	q0, [x9, #32]
  406fbc:	ldr	x9, [x9, #48]
  406fc0:	mov	x1, x0
  406fc4:	mov	x3, sp
  406fc8:	str	q0, [sp, #32]
  406fcc:	str	x9, [sp, #48]
  406fd0:	add	x9, x11, w10, uxtw #2
  406fd4:	ldr	w10, [x9, #8]
  406fd8:	mov	w0, wzr
  406fdc:	stp	x29, x30, [sp, #64]
  406fe0:	add	x29, sp, #0x40
  406fe4:	lsr	w11, w10, w2
  406fe8:	mvn	w11, w11
  406fec:	and	w11, w11, #0x1
  406ff0:	lsl	w11, w11, w2
  406ff4:	eor	w10, w11, w10
  406ff8:	mov	x2, x8
  406ffc:	str	w10, [x9, #8]
  407000:	bl	406ca0 <ferror@plt+0x5400>
  407004:	ldp	x29, x30, [sp, #64]
  407008:	add	sp, sp, #0x50
  40700c:	ret
  407010:	sub	sp, sp, #0x50
  407014:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  407018:	add	x9, x9, #0x390
  40701c:	ldp	q0, q1, [x9]
  407020:	ubfx	w10, w1, #5, #3
  407024:	mov	x11, sp
  407028:	mov	x8, x0
  40702c:	stp	q0, q1, [sp]
  407030:	ldr	q0, [x9, #32]
  407034:	ldr	x9, [x9, #48]
  407038:	mov	x3, sp
  40703c:	mov	x2, #0xffffffffffffffff    	// #-1
  407040:	str	q0, [sp, #32]
  407044:	str	x9, [sp, #48]
  407048:	add	x9, x11, w10, uxtw #2
  40704c:	ldr	w10, [x9, #8]
  407050:	mov	w0, wzr
  407054:	stp	x29, x30, [sp, #64]
  407058:	add	x29, sp, #0x40
  40705c:	lsr	w11, w10, w1
  407060:	mvn	w11, w11
  407064:	and	w11, w11, #0x1
  407068:	lsl	w11, w11, w1
  40706c:	eor	w10, w11, w10
  407070:	mov	x1, x8
  407074:	str	w10, [x9, #8]
  407078:	bl	406ca0 <ferror@plt+0x5400>
  40707c:	ldp	x29, x30, [sp, #64]
  407080:	add	sp, sp, #0x50
  407084:	ret
  407088:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40708c:	add	x8, x8, #0x390
  407090:	ldp	q0, q1, [x8]
  407094:	ldr	q2, [x8, #32]
  407098:	ldr	x8, [x8, #48]
  40709c:	mov	x1, x0
  4070a0:	stp	q0, q1, [sp, #-80]!
  4070a4:	ldr	w9, [sp, #12]
  4070a8:	str	x8, [sp, #48]
  4070ac:	mov	x3, sp
  4070b0:	mov	x2, #0xffffffffffffffff    	// #-1
  4070b4:	orr	w8, w9, #0x4000000
  4070b8:	mov	w0, wzr
  4070bc:	stp	x29, x30, [sp, #64]
  4070c0:	add	x29, sp, #0x40
  4070c4:	str	q2, [sp, #32]
  4070c8:	str	w8, [sp, #12]
  4070cc:	bl	406ca0 <ferror@plt+0x5400>
  4070d0:	ldp	x29, x30, [sp, #64]
  4070d4:	add	sp, sp, #0x50
  4070d8:	ret
  4070dc:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4070e0:	add	x8, x8, #0x390
  4070e4:	ldp	q0, q1, [x8]
  4070e8:	ldr	q2, [x8, #32]
  4070ec:	ldr	x8, [x8, #48]
  4070f0:	mov	x2, x1
  4070f4:	stp	q0, q1, [sp, #-80]!
  4070f8:	ldr	w9, [sp, #12]
  4070fc:	mov	x1, x0
  407100:	str	x8, [sp, #48]
  407104:	mov	x3, sp
  407108:	orr	w8, w9, #0x4000000
  40710c:	mov	w0, wzr
  407110:	stp	x29, x30, [sp, #64]
  407114:	add	x29, sp, #0x40
  407118:	str	q2, [sp, #32]
  40711c:	str	w8, [sp, #12]
  407120:	bl	406ca0 <ferror@plt+0x5400>
  407124:	ldp	x29, x30, [sp, #64]
  407128:	add	sp, sp, #0x50
  40712c:	ret
  407130:	sub	sp, sp, #0x80
  407134:	movi	v0.2d, #0x0
  407138:	cmp	w1, #0xa
  40713c:	stp	x29, x30, [sp, #112]
  407140:	add	x29, sp, #0x70
  407144:	str	wzr, [sp, #48]
  407148:	stp	q0, q0, [sp, #16]
  40714c:	str	q0, [sp]
  407150:	b.eq	4071a0 <ferror@plt+0x5900>  // b.none
  407154:	ldp	q0, q1, [sp]
  407158:	ldr	w9, [sp, #48]
  40715c:	ldr	q2, [sp, #32]
  407160:	mov	x8, x2
  407164:	stur	q0, [sp, #60]
  407168:	ldr	w10, [sp, #68]
  40716c:	str	w1, [sp, #56]
  407170:	str	w9, [sp, #108]
  407174:	add	x3, sp, #0x38
  407178:	orr	w9, w10, #0x4000000
  40717c:	mov	x2, #0xffffffffffffffff    	// #-1
  407180:	mov	x1, x8
  407184:	stur	q1, [sp, #76]
  407188:	stur	q2, [sp, #92]
  40718c:	str	w9, [sp, #68]
  407190:	bl	406ca0 <ferror@plt+0x5400>
  407194:	ldp	x29, x30, [sp, #112]
  407198:	add	sp, sp, #0x80
  40719c:	ret
  4071a0:	bl	401710 <abort@plt>
  4071a4:	sub	sp, sp, #0x50
  4071a8:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4071ac:	add	x9, x9, #0x390
  4071b0:	ldp	q0, q1, [x9]
  4071b4:	ldr	q2, [x9, #32]
  4071b8:	ldr	x9, [x9, #48]
  4071bc:	mov	w10, #0xa                   	// #10
  4071c0:	stp	x29, x30, [sp, #64]
  4071c4:	add	x29, sp, #0x40
  4071c8:	stp	q0, q1, [sp]
  4071cc:	str	q2, [sp, #32]
  4071d0:	str	x9, [sp, #48]
  4071d4:	str	w10, [sp]
  4071d8:	cbz	x1, 407204 <ferror@plt+0x5964>
  4071dc:	cbz	x2, 407204 <ferror@plt+0x5964>
  4071e0:	mov	x8, x3
  4071e4:	stp	x1, x2, [sp, #40]
  4071e8:	mov	x3, sp
  4071ec:	mov	x2, #0xffffffffffffffff    	// #-1
  4071f0:	mov	x1, x8
  4071f4:	bl	406ca0 <ferror@plt+0x5400>
  4071f8:	ldp	x29, x30, [sp, #64]
  4071fc:	add	sp, sp, #0x50
  407200:	ret
  407204:	bl	401710 <abort@plt>
  407208:	sub	sp, sp, #0x50
  40720c:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  407210:	add	x9, x9, #0x390
  407214:	ldp	q0, q1, [x9]
  407218:	ldr	x10, [x9, #48]
  40721c:	stp	x29, x30, [sp, #64]
  407220:	add	x29, sp, #0x40
  407224:	stp	q0, q1, [sp]
  407228:	ldr	q0, [x9, #32]
  40722c:	mov	w9, #0xa                   	// #10
  407230:	str	x10, [sp, #48]
  407234:	str	w9, [sp]
  407238:	str	q0, [sp, #32]
  40723c:	cbz	x1, 407268 <ferror@plt+0x59c8>
  407240:	cbz	x2, 407268 <ferror@plt+0x59c8>
  407244:	mov	x8, x3
  407248:	stp	x1, x2, [sp, #40]
  40724c:	mov	x3, sp
  407250:	mov	x1, x8
  407254:	mov	x2, x4
  407258:	bl	406ca0 <ferror@plt+0x5400>
  40725c:	ldp	x29, x30, [sp, #64]
  407260:	add	sp, sp, #0x50
  407264:	ret
  407268:	bl	401710 <abort@plt>
  40726c:	sub	sp, sp, #0x50
  407270:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  407274:	add	x9, x9, #0x390
  407278:	ldp	q0, q1, [x9]
  40727c:	ldr	q2, [x9, #32]
  407280:	ldr	x9, [x9, #48]
  407284:	mov	w10, #0xa                   	// #10
  407288:	stp	x29, x30, [sp, #64]
  40728c:	add	x29, sp, #0x40
  407290:	stp	q0, q1, [sp]
  407294:	str	q2, [sp, #32]
  407298:	str	x9, [sp, #48]
  40729c:	str	w10, [sp]
  4072a0:	cbz	x0, 4072d0 <ferror@plt+0x5a30>
  4072a4:	cbz	x1, 4072d0 <ferror@plt+0x5a30>
  4072a8:	mov	x8, x2
  4072ac:	stp	x0, x1, [sp, #40]
  4072b0:	mov	x3, sp
  4072b4:	mov	x2, #0xffffffffffffffff    	// #-1
  4072b8:	mov	w0, wzr
  4072bc:	mov	x1, x8
  4072c0:	bl	406ca0 <ferror@plt+0x5400>
  4072c4:	ldp	x29, x30, [sp, #64]
  4072c8:	add	sp, sp, #0x50
  4072cc:	ret
  4072d0:	bl	401710 <abort@plt>
  4072d4:	sub	sp, sp, #0x50
  4072d8:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4072dc:	add	x9, x9, #0x390
  4072e0:	ldp	q0, q1, [x9]
  4072e4:	ldr	q2, [x9, #32]
  4072e8:	ldr	x9, [x9, #48]
  4072ec:	mov	w10, #0xa                   	// #10
  4072f0:	stp	x29, x30, [sp, #64]
  4072f4:	add	x29, sp, #0x40
  4072f8:	stp	q0, q1, [sp]
  4072fc:	str	q2, [sp, #32]
  407300:	str	x9, [sp, #48]
  407304:	str	w10, [sp]
  407308:	cbz	x0, 407338 <ferror@plt+0x5a98>
  40730c:	cbz	x1, 407338 <ferror@plt+0x5a98>
  407310:	mov	x8, x3
  407314:	stp	x0, x1, [sp, #40]
  407318:	mov	x3, sp
  40731c:	mov	w0, wzr
  407320:	mov	x1, x2
  407324:	mov	x2, x8
  407328:	bl	406ca0 <ferror@plt+0x5400>
  40732c:	ldp	x29, x30, [sp, #64]
  407330:	add	sp, sp, #0x50
  407334:	ret
  407338:	bl	401710 <abort@plt>
  40733c:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  407340:	add	x3, x3, #0x1f8
  407344:	b	406ca0 <ferror@plt+0x5400>
  407348:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  40734c:	mov	x2, x1
  407350:	add	x3, x3, #0x1f8
  407354:	mov	x1, x0
  407358:	mov	w0, wzr
  40735c:	b	406ca0 <ferror@plt+0x5400>
  407360:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  407364:	add	x3, x3, #0x1f8
  407368:	mov	x2, #0xffffffffffffffff    	// #-1
  40736c:	b	406ca0 <ferror@plt+0x5400>
  407370:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  407374:	add	x3, x3, #0x1f8
  407378:	mov	x2, #0xffffffffffffffff    	// #-1
  40737c:	mov	x1, x0
  407380:	mov	w0, wzr
  407384:	b	406ca0 <ferror@plt+0x5400>
  407388:	sub	sp, sp, #0x50
  40738c:	str	x21, [sp, #48]
  407390:	stp	x20, x19, [sp, #64]
  407394:	mov	x21, x5
  407398:	mov	x20, x4
  40739c:	mov	x5, x3
  4073a0:	mov	x4, x2
  4073a4:	mov	x19, x0
  4073a8:	stp	x29, x30, [sp, #32]
  4073ac:	add	x29, sp, #0x20
  4073b0:	cbz	x1, 4073d0 <ferror@plt+0x5b30>
  4073b4:	adrp	x2, 40b000 <ferror@plt+0x9760>
  4073b8:	mov	x3, x1
  4073bc:	add	x2, x2, #0x411
  4073c0:	mov	w1, #0x1                   	// #1
  4073c4:	mov	x0, x19
  4073c8:	bl	401770 <__fprintf_chk@plt>
  4073cc:	b	4073ec <ferror@plt+0x5b4c>
  4073d0:	adrp	x2, 40b000 <ferror@plt+0x9760>
  4073d4:	add	x2, x2, #0x41d
  4073d8:	mov	w1, #0x1                   	// #1
  4073dc:	mov	x0, x19
  4073e0:	mov	x3, x4
  4073e4:	mov	x4, x5
  4073e8:	bl	401770 <__fprintf_chk@plt>
  4073ec:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4073f0:	add	x1, x1, #0x424
  4073f4:	mov	w2, #0x5                   	// #5
  4073f8:	mov	x0, xzr
  4073fc:	bl	401830 <dcgettext@plt>
  407400:	adrp	x2, 40b000 <ferror@plt+0x9760>
  407404:	mov	x3, x0
  407408:	add	x2, x2, #0x6ef
  40740c:	mov	w1, #0x1                   	// #1
  407410:	mov	w4, #0x7e3                 	// #2019
  407414:	mov	x0, x19
  407418:	bl	401770 <__fprintf_chk@plt>
  40741c:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407420:	add	x1, x1, #0x428
  407424:	mov	w2, #0x5                   	// #5
  407428:	mov	x0, xzr
  40742c:	bl	401830 <dcgettext@plt>
  407430:	mov	x1, x19
  407434:	bl	401840 <fputs_unlocked@plt>
  407438:	cmp	x21, #0x9
  40743c:	b.hi	407490 <ferror@plt+0x5bf0>  // b.pmore
  407440:	adrp	x8, 40b000 <ferror@plt+0x9760>
  407444:	add	x8, x8, #0x407
  407448:	adr	x9, 407458 <ferror@plt+0x5bb8>
  40744c:	ldrb	w10, [x8, x21]
  407450:	add	x9, x9, x10, lsl #2
  407454:	br	x9
  407458:	adrp	x1, 40b000 <ferror@plt+0x9760>
  40745c:	add	x1, x1, #0x4f4
  407460:	mov	w2, #0x5                   	// #5
  407464:	mov	x0, xzr
  407468:	bl	401830 <dcgettext@plt>
  40746c:	ldr	x3, [x20]
  407470:	mov	x2, x0
  407474:	mov	x0, x19
  407478:	ldp	x20, x19, [sp, #64]
  40747c:	ldr	x21, [sp, #48]
  407480:	ldp	x29, x30, [sp, #32]
  407484:	mov	w1, #0x1                   	// #1
  407488:	add	sp, sp, #0x50
  40748c:	b	401770 <__fprintf_chk@plt>
  407490:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407494:	add	x1, x1, #0x633
  407498:	b	4075f4 <ferror@plt+0x5d54>
  40749c:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4074a0:	add	x1, x1, #0x504
  4074a4:	mov	w2, #0x5                   	// #5
  4074a8:	mov	x0, xzr
  4074ac:	bl	401830 <dcgettext@plt>
  4074b0:	ldp	x3, x4, [x20]
  4074b4:	mov	x2, x0
  4074b8:	mov	x0, x19
  4074bc:	ldp	x20, x19, [sp, #64]
  4074c0:	ldr	x21, [sp, #48]
  4074c4:	ldp	x29, x30, [sp, #32]
  4074c8:	mov	w1, #0x1                   	// #1
  4074cc:	add	sp, sp, #0x50
  4074d0:	b	401770 <__fprintf_chk@plt>
  4074d4:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4074d8:	add	x1, x1, #0x51b
  4074dc:	mov	w2, #0x5                   	// #5
  4074e0:	mov	x0, xzr
  4074e4:	bl	401830 <dcgettext@plt>
  4074e8:	ldp	x3, x4, [x20]
  4074ec:	ldr	x5, [x20, #16]
  4074f0:	mov	x2, x0
  4074f4:	mov	x0, x19
  4074f8:	ldp	x20, x19, [sp, #64]
  4074fc:	ldr	x21, [sp, #48]
  407500:	ldp	x29, x30, [sp, #32]
  407504:	mov	w1, #0x1                   	// #1
  407508:	add	sp, sp, #0x50
  40750c:	b	401770 <__fprintf_chk@plt>
  407510:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407514:	add	x1, x1, #0x537
  407518:	mov	w2, #0x5                   	// #5
  40751c:	mov	x0, xzr
  407520:	bl	401830 <dcgettext@plt>
  407524:	ldp	x3, x4, [x20]
  407528:	ldp	x5, x6, [x20, #16]
  40752c:	mov	x2, x0
  407530:	mov	x0, x19
  407534:	ldp	x20, x19, [sp, #64]
  407538:	ldr	x21, [sp, #48]
  40753c:	ldp	x29, x30, [sp, #32]
  407540:	mov	w1, #0x1                   	// #1
  407544:	add	sp, sp, #0x50
  407548:	b	401770 <__fprintf_chk@plt>
  40754c:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407550:	add	x1, x1, #0x557
  407554:	mov	w2, #0x5                   	// #5
  407558:	mov	x0, xzr
  40755c:	bl	401830 <dcgettext@plt>
  407560:	ldp	x3, x4, [x20]
  407564:	ldp	x5, x6, [x20, #16]
  407568:	ldr	x7, [x20, #32]
  40756c:	mov	x2, x0
  407570:	mov	x0, x19
  407574:	ldp	x20, x19, [sp, #64]
  407578:	ldr	x21, [sp, #48]
  40757c:	ldp	x29, x30, [sp, #32]
  407580:	mov	w1, #0x1                   	// #1
  407584:	add	sp, sp, #0x50
  407588:	b	401770 <__fprintf_chk@plt>
  40758c:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407590:	add	x1, x1, #0x57b
  407594:	mov	w2, #0x5                   	// #5
  407598:	mov	x0, xzr
  40759c:	bl	401830 <dcgettext@plt>
  4075a0:	ldp	x3, x4, [x20]
  4075a4:	ldp	x5, x6, [x20, #16]
  4075a8:	ldp	x7, x8, [x20, #32]
  4075ac:	mov	x2, x0
  4075b0:	b	4075e0 <ferror@plt+0x5d40>
  4075b4:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4075b8:	add	x1, x1, #0x5a3
  4075bc:	mov	w2, #0x5                   	// #5
  4075c0:	mov	x0, xzr
  4075c4:	bl	401830 <dcgettext@plt>
  4075c8:	ldr	x9, [x20, #48]
  4075cc:	ldp	x3, x4, [x20]
  4075d0:	ldp	x5, x6, [x20, #16]
  4075d4:	ldp	x7, x8, [x20, #32]
  4075d8:	mov	x2, x0
  4075dc:	str	x9, [sp, #8]
  4075e0:	mov	w1, #0x1                   	// #1
  4075e4:	str	x8, [sp]
  4075e8:	b	407658 <ferror@plt+0x5db8>
  4075ec:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4075f0:	add	x1, x1, #0x5ff
  4075f4:	mov	w2, #0x5                   	// #5
  4075f8:	mov	x0, xzr
  4075fc:	bl	401830 <dcgettext@plt>
  407600:	ldp	x8, x9, [x20, #56]
  407604:	ldp	x3, x4, [x20]
  407608:	ldp	x5, x6, [x20, #16]
  40760c:	ldr	x7, [x20, #32]
  407610:	ldur	q0, [x20, #40]
  407614:	mov	x2, x0
  407618:	str	x9, [sp, #24]
  40761c:	b	40764c <ferror@plt+0x5dac>
  407620:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407624:	add	x1, x1, #0x5cf
  407628:	mov	w2, #0x5                   	// #5
  40762c:	mov	x0, xzr
  407630:	bl	401830 <dcgettext@plt>
  407634:	ldp	x3, x4, [x20]
  407638:	ldp	x5, x6, [x20, #16]
  40763c:	ldr	x7, [x20, #32]
  407640:	ldur	q0, [x20, #40]
  407644:	ldr	x8, [x20, #56]
  407648:	mov	x2, x0
  40764c:	str	x8, [sp, #16]
  407650:	mov	w1, #0x1                   	// #1
  407654:	str	q0, [sp]
  407658:	mov	x0, x19
  40765c:	bl	401770 <__fprintf_chk@plt>
  407660:	ldp	x20, x19, [sp, #64]
  407664:	ldr	x21, [sp, #48]
  407668:	ldp	x29, x30, [sp, #32]
  40766c:	add	sp, sp, #0x50
  407670:	ret
  407674:	mov	x8, xzr
  407678:	ldr	x9, [x4, x8, lsl #3]
  40767c:	add	x8, x8, #0x1
  407680:	cbnz	x9, 407678 <ferror@plt+0x5dd8>
  407684:	sub	x5, x8, #0x1
  407688:	b	407388 <ferror@plt+0x5ae8>
  40768c:	sub	sp, sp, #0x60
  407690:	stp	x29, x30, [sp, #80]
  407694:	ldr	w9, [x4, #24]
  407698:	add	x29, sp, #0x50
  40769c:	mov	w8, w9
  4076a0:	tbz	w9, #31, 4076d4 <ferror@plt+0x5e34>
  4076a4:	add	w8, w9, #0x8
  4076a8:	cmn	w9, #0x8
  4076ac:	str	w8, [x4, #24]
  4076b0:	b.gt	4076d4 <ferror@plt+0x5e34>
  4076b4:	ldr	x10, [x4, #8]
  4076b8:	sxtw	x9, w9
  4076bc:	add	x9, x10, x9
  4076c0:	ldr	x9, [x9]
  4076c4:	str	x9, [sp]
  4076c8:	cbnz	x9, 4076ec <ferror@plt+0x5e4c>
  4076cc:	mov	x5, xzr
  4076d0:	b	40798c <ferror@plt+0x60ec>
  4076d4:	ldr	x9, [x4]
  4076d8:	add	x10, x9, #0x8
  4076dc:	str	x10, [x4]
  4076e0:	ldr	x9, [x9]
  4076e4:	str	x9, [sp]
  4076e8:	cbz	x9, 4076cc <ferror@plt+0x5e2c>
  4076ec:	tbnz	w8, #31, 4076f8 <ferror@plt+0x5e58>
  4076f0:	mov	w9, w8
  4076f4:	b	407724 <ferror@plt+0x5e84>
  4076f8:	add	w9, w8, #0x8
  4076fc:	cmn	w8, #0x8
  407700:	str	w9, [x4, #24]
  407704:	b.gt	407724 <ferror@plt+0x5e84>
  407708:	ldr	x10, [x4, #8]
  40770c:	add	x8, x10, w8, sxtw
  407710:	ldr	x8, [x8]
  407714:	str	x8, [sp, #8]
  407718:	cbnz	x8, 40773c <ferror@plt+0x5e9c>
  40771c:	mov	w5, #0x1                   	// #1
  407720:	b	40798c <ferror@plt+0x60ec>
  407724:	ldr	x8, [x4]
  407728:	add	x10, x8, #0x8
  40772c:	str	x10, [x4]
  407730:	ldr	x8, [x8]
  407734:	str	x8, [sp, #8]
  407738:	cbz	x8, 40771c <ferror@plt+0x5e7c>
  40773c:	tbnz	w9, #31, 407748 <ferror@plt+0x5ea8>
  407740:	mov	w8, w9
  407744:	b	407774 <ferror@plt+0x5ed4>
  407748:	add	w8, w9, #0x8
  40774c:	cmn	w9, #0x8
  407750:	str	w8, [x4, #24]
  407754:	b.gt	407774 <ferror@plt+0x5ed4>
  407758:	ldr	x10, [x4, #8]
  40775c:	add	x9, x10, w9, sxtw
  407760:	ldr	x9, [x9]
  407764:	str	x9, [sp, #16]
  407768:	cbnz	x9, 40778c <ferror@plt+0x5eec>
  40776c:	mov	w5, #0x2                   	// #2
  407770:	b	40798c <ferror@plt+0x60ec>
  407774:	ldr	x9, [x4]
  407778:	add	x10, x9, #0x8
  40777c:	str	x10, [x4]
  407780:	ldr	x9, [x9]
  407784:	str	x9, [sp, #16]
  407788:	cbz	x9, 40776c <ferror@plt+0x5ecc>
  40778c:	tbnz	w8, #31, 407798 <ferror@plt+0x5ef8>
  407790:	mov	w9, w8
  407794:	b	4077c4 <ferror@plt+0x5f24>
  407798:	add	w9, w8, #0x8
  40779c:	cmn	w8, #0x8
  4077a0:	str	w9, [x4, #24]
  4077a4:	b.gt	4077c4 <ferror@plt+0x5f24>
  4077a8:	ldr	x10, [x4, #8]
  4077ac:	add	x8, x10, w8, sxtw
  4077b0:	ldr	x8, [x8]
  4077b4:	str	x8, [sp, #24]
  4077b8:	cbnz	x8, 4077dc <ferror@plt+0x5f3c>
  4077bc:	mov	w5, #0x3                   	// #3
  4077c0:	b	40798c <ferror@plt+0x60ec>
  4077c4:	ldr	x8, [x4]
  4077c8:	add	x10, x8, #0x8
  4077cc:	str	x10, [x4]
  4077d0:	ldr	x8, [x8]
  4077d4:	str	x8, [sp, #24]
  4077d8:	cbz	x8, 4077bc <ferror@plt+0x5f1c>
  4077dc:	tbnz	w9, #31, 4077e8 <ferror@plt+0x5f48>
  4077e0:	mov	w8, w9
  4077e4:	b	407814 <ferror@plt+0x5f74>
  4077e8:	add	w8, w9, #0x8
  4077ec:	cmn	w9, #0x8
  4077f0:	str	w8, [x4, #24]
  4077f4:	b.gt	407814 <ferror@plt+0x5f74>
  4077f8:	ldr	x10, [x4, #8]
  4077fc:	add	x9, x10, w9, sxtw
  407800:	ldr	x9, [x9]
  407804:	str	x9, [sp, #32]
  407808:	cbnz	x9, 40782c <ferror@plt+0x5f8c>
  40780c:	mov	w5, #0x4                   	// #4
  407810:	b	40798c <ferror@plt+0x60ec>
  407814:	ldr	x9, [x4]
  407818:	add	x10, x9, #0x8
  40781c:	str	x10, [x4]
  407820:	ldr	x9, [x9]
  407824:	str	x9, [sp, #32]
  407828:	cbz	x9, 40780c <ferror@plt+0x5f6c>
  40782c:	tbnz	w8, #31, 407838 <ferror@plt+0x5f98>
  407830:	mov	w9, w8
  407834:	b	407854 <ferror@plt+0x5fb4>
  407838:	add	w9, w8, #0x8
  40783c:	cmn	w8, #0x8
  407840:	str	w9, [x4, #24]
  407844:	b.gt	407854 <ferror@plt+0x5fb4>
  407848:	ldr	x10, [x4, #8]
  40784c:	add	x8, x10, w8, sxtw
  407850:	b	407860 <ferror@plt+0x5fc0>
  407854:	ldr	x8, [x4]
  407858:	add	x10, x8, #0x8
  40785c:	str	x10, [x4]
  407860:	ldr	x8, [x8]
  407864:	str	x8, [sp, #40]
  407868:	cbz	x8, 407878 <ferror@plt+0x5fd8>
  40786c:	tbnz	w9, #31, 407880 <ferror@plt+0x5fe0>
  407870:	mov	w8, w9
  407874:	b	40789c <ferror@plt+0x5ffc>
  407878:	mov	w5, #0x5                   	// #5
  40787c:	b	40798c <ferror@plt+0x60ec>
  407880:	add	w8, w9, #0x8
  407884:	cmn	w9, #0x8
  407888:	str	w8, [x4, #24]
  40788c:	b.gt	40789c <ferror@plt+0x5ffc>
  407890:	ldr	x10, [x4, #8]
  407894:	add	x9, x10, w9, sxtw
  407898:	b	4078a8 <ferror@plt+0x6008>
  40789c:	ldr	x9, [x4]
  4078a0:	add	x10, x9, #0x8
  4078a4:	str	x10, [x4]
  4078a8:	ldr	x9, [x9]
  4078ac:	str	x9, [sp, #48]
  4078b0:	cbz	x9, 4078c0 <ferror@plt+0x6020>
  4078b4:	tbnz	w8, #31, 4078c8 <ferror@plt+0x6028>
  4078b8:	mov	w9, w8
  4078bc:	b	4078e4 <ferror@plt+0x6044>
  4078c0:	mov	w5, #0x6                   	// #6
  4078c4:	b	40798c <ferror@plt+0x60ec>
  4078c8:	add	w9, w8, #0x8
  4078cc:	cmn	w8, #0x8
  4078d0:	str	w9, [x4, #24]
  4078d4:	b.gt	4078e4 <ferror@plt+0x6044>
  4078d8:	ldr	x10, [x4, #8]
  4078dc:	add	x8, x10, w8, sxtw
  4078e0:	b	4078f0 <ferror@plt+0x6050>
  4078e4:	ldr	x8, [x4]
  4078e8:	add	x10, x8, #0x8
  4078ec:	str	x10, [x4]
  4078f0:	ldr	x8, [x8]
  4078f4:	str	x8, [sp, #56]
  4078f8:	cbz	x8, 407908 <ferror@plt+0x6068>
  4078fc:	tbnz	w9, #31, 407910 <ferror@plt+0x6070>
  407900:	mov	w8, w9
  407904:	b	40792c <ferror@plt+0x608c>
  407908:	mov	w5, #0x7                   	// #7
  40790c:	b	40798c <ferror@plt+0x60ec>
  407910:	add	w8, w9, #0x8
  407914:	cmn	w9, #0x8
  407918:	str	w8, [x4, #24]
  40791c:	b.gt	40792c <ferror@plt+0x608c>
  407920:	ldr	x10, [x4, #8]
  407924:	add	x9, x10, w9, sxtw
  407928:	b	407938 <ferror@plt+0x6098>
  40792c:	ldr	x9, [x4]
  407930:	add	x10, x9, #0x8
  407934:	str	x10, [x4]
  407938:	ldr	x9, [x9]
  40793c:	str	x9, [sp, #64]
  407940:	cbz	x9, 407988 <ferror@plt+0x60e8>
  407944:	tbz	w8, #31, 407964 <ferror@plt+0x60c4>
  407948:	add	w9, w8, #0x8
  40794c:	cmn	w8, #0x8
  407950:	str	w9, [x4, #24]
  407954:	b.gt	407964 <ferror@plt+0x60c4>
  407958:	ldr	x9, [x4, #8]
  40795c:	add	x8, x9, w8, sxtw
  407960:	b	407970 <ferror@plt+0x60d0>
  407964:	ldr	x8, [x4]
  407968:	add	x9, x8, #0x8
  40796c:	str	x9, [x4]
  407970:	ldr	x8, [x8]
  407974:	str	x8, [sp, #72]
  407978:	cmp	x8, #0x0
  40797c:	mov	w8, #0x9                   	// #9
  407980:	cinc	x5, x8, ne  // ne = any
  407984:	b	40798c <ferror@plt+0x60ec>
  407988:	mov	w5, #0x8                   	// #8
  40798c:	mov	x4, sp
  407990:	bl	407388 <ferror@plt+0x5ae8>
  407994:	ldp	x29, x30, [sp, #80]
  407998:	add	sp, sp, #0x60
  40799c:	ret
  4079a0:	sub	sp, sp, #0xf0
  4079a4:	stp	x29, x30, [sp, #224]
  4079a8:	add	x29, sp, #0xe0
  4079ac:	mov	x8, #0xffffffffffffffe0    	// #-32
  4079b0:	mov	x9, sp
  4079b4:	sub	x10, x29, #0x60
  4079b8:	movk	x8, #0xff80, lsl #32
  4079bc:	add	x11, x29, #0x10
  4079c0:	add	x9, x9, #0x80
  4079c4:	add	x10, x10, #0x20
  4079c8:	stp	x9, x8, [x29, #-16]
  4079cc:	stp	x11, x10, [x29, #-32]
  4079d0:	stp	x4, x5, [x29, #-96]
  4079d4:	stp	x6, x7, [x29, #-80]
  4079d8:	stp	q0, q1, [sp]
  4079dc:	ldp	q0, q1, [x29, #-32]
  4079e0:	sub	x4, x29, #0x40
  4079e4:	stp	q2, q3, [sp, #32]
  4079e8:	stp	q4, q5, [sp, #64]
  4079ec:	stp	q6, q7, [sp, #96]
  4079f0:	stp	q0, q1, [x29, #-64]
  4079f4:	bl	40768c <ferror@plt+0x5dec>
  4079f8:	ldp	x29, x30, [sp, #224]
  4079fc:	add	sp, sp, #0xf0
  407a00:	ret
  407a04:	stp	x29, x30, [sp, #-16]!
  407a08:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407a0c:	add	x1, x1, #0x66f
  407a10:	mov	w2, #0x5                   	// #5
  407a14:	mov	x0, xzr
  407a18:	mov	x29, sp
  407a1c:	bl	401830 <dcgettext@plt>
  407a20:	adrp	x2, 40b000 <ferror@plt+0x9760>
  407a24:	mov	x1, x0
  407a28:	add	x2, x2, #0x684
  407a2c:	mov	w0, #0x1                   	// #1
  407a30:	bl	401680 <__printf_chk@plt>
  407a34:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407a38:	add	x1, x1, #0x69a
  407a3c:	mov	w2, #0x5                   	// #5
  407a40:	mov	x0, xzr
  407a44:	bl	401830 <dcgettext@plt>
  407a48:	adrp	x2, 40a000 <ferror@plt+0x8760>
  407a4c:	adrp	x3, 40a000 <ferror@plt+0x8760>
  407a50:	mov	x1, x0
  407a54:	add	x2, x2, #0xbd9
  407a58:	add	x3, x3, #0xdbd
  407a5c:	mov	w0, #0x1                   	// #1
  407a60:	bl	401680 <__printf_chk@plt>
  407a64:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407a68:	add	x1, x1, #0x6ae
  407a6c:	mov	w2, #0x5                   	// #5
  407a70:	mov	x0, xzr
  407a74:	bl	401830 <dcgettext@plt>
  407a78:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  407a7c:	ldr	x1, [x8, #624]
  407a80:	ldp	x29, x30, [sp], #16
  407a84:	b	401840 <fputs_unlocked@plt>
  407a88:	stp	x29, x30, [sp, #-32]!
  407a8c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407a90:	udiv	x8, x8, x1
  407a94:	cmp	x8, x0
  407a98:	str	x19, [sp, #16]
  407a9c:	mov	x29, sp
  407aa0:	b.cc	407ac4 <ferror@plt+0x6224>  // b.lo, b.ul, b.last
  407aa4:	mul	x19, x1, x0
  407aa8:	mov	x0, x19
  407aac:	bl	401630 <malloc@plt>
  407ab0:	cbz	x19, 407ab8 <ferror@plt+0x6218>
  407ab4:	cbz	x0, 407ac4 <ferror@plt+0x6224>
  407ab8:	ldr	x19, [sp, #16]
  407abc:	ldp	x29, x30, [sp], #32
  407ac0:	ret
  407ac4:	bl	407e04 <ferror@plt+0x6564>
  407ac8:	stp	x29, x30, [sp, #-32]!
  407acc:	str	x19, [sp, #16]
  407ad0:	mov	x29, sp
  407ad4:	mov	x19, x0
  407ad8:	bl	401630 <malloc@plt>
  407adc:	cbz	x19, 407ae4 <ferror@plt+0x6244>
  407ae0:	cbz	x0, 407af0 <ferror@plt+0x6250>
  407ae4:	ldr	x19, [sp, #16]
  407ae8:	ldp	x29, x30, [sp], #32
  407aec:	ret
  407af0:	bl	407e04 <ferror@plt+0x6564>
  407af4:	stp	x29, x30, [sp, #-32]!
  407af8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407afc:	udiv	x8, x8, x2
  407b00:	cmp	x8, x1
  407b04:	str	x19, [sp, #16]
  407b08:	mov	x29, sp
  407b0c:	b.cc	407b44 <ferror@plt+0x62a4>  // b.lo, b.ul, b.last
  407b10:	mul	x19, x2, x1
  407b14:	cbz	x0, 407b28 <ferror@plt+0x6288>
  407b18:	cbnz	x19, 407b28 <ferror@plt+0x6288>
  407b1c:	bl	4017d0 <free@plt>
  407b20:	mov	x0, xzr
  407b24:	b	407b38 <ferror@plt+0x6298>
  407b28:	mov	x1, x19
  407b2c:	bl	4016e0 <realloc@plt>
  407b30:	cbz	x19, 407b38 <ferror@plt+0x6298>
  407b34:	cbz	x0, 407b44 <ferror@plt+0x62a4>
  407b38:	ldr	x19, [sp, #16]
  407b3c:	ldp	x29, x30, [sp], #32
  407b40:	ret
  407b44:	bl	407e04 <ferror@plt+0x6564>
  407b48:	stp	x29, x30, [sp, #-32]!
  407b4c:	str	x19, [sp, #16]
  407b50:	mov	x19, x1
  407b54:	mov	x29, sp
  407b58:	cbz	x0, 407b6c <ferror@plt+0x62cc>
  407b5c:	cbnz	x19, 407b6c <ferror@plt+0x62cc>
  407b60:	bl	4017d0 <free@plt>
  407b64:	mov	x0, xzr
  407b68:	b	407b7c <ferror@plt+0x62dc>
  407b6c:	mov	x1, x19
  407b70:	bl	4016e0 <realloc@plt>
  407b74:	cbz	x19, 407b7c <ferror@plt+0x62dc>
  407b78:	cbz	x0, 407b88 <ferror@plt+0x62e8>
  407b7c:	ldr	x19, [sp, #16]
  407b80:	ldp	x29, x30, [sp], #32
  407b84:	ret
  407b88:	bl	407e04 <ferror@plt+0x6564>
  407b8c:	stp	x29, x30, [sp, #-32]!
  407b90:	ldr	x8, [x1]
  407b94:	str	x19, [sp, #16]
  407b98:	mov	x29, sp
  407b9c:	cbz	x0, 407be0 <ferror@plt+0x6340>
  407ba0:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  407ba4:	movk	x9, #0x5554
  407ba8:	udiv	x9, x9, x2
  407bac:	cmp	x9, x8
  407bb0:	b.ls	407c1c <ferror@plt+0x637c>  // b.plast
  407bb4:	add	x8, x8, x8, lsr #1
  407bb8:	add	x9, x8, #0x1
  407bbc:	mul	x8, x9, x2
  407bc0:	str	x9, [x1]
  407bc4:	cbz	x8, 407c20 <ferror@plt+0x6380>
  407bc8:	mov	x1, x8
  407bcc:	bl	4016e0 <realloc@plt>
  407bd0:	cbz	x0, 407c1c <ferror@plt+0x637c>
  407bd4:	ldr	x19, [sp, #16]
  407bd8:	ldp	x29, x30, [sp], #32
  407bdc:	ret
  407be0:	cbnz	x8, 407bf4 <ferror@plt+0x6354>
  407be4:	mov	w8, #0x80                  	// #128
  407be8:	udiv	x8, x8, x2
  407bec:	cmp	x2, #0x80
  407bf0:	cinc	x8, x8, hi  // hi = pmore
  407bf4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  407bf8:	udiv	x9, x9, x2
  407bfc:	cmp	x9, x8
  407c00:	b.cc	407c1c <ferror@plt+0x637c>  // b.lo, b.ul, b.last
  407c04:	mul	x19, x8, x2
  407c08:	mov	x0, x19
  407c0c:	str	x8, [x1]
  407c10:	bl	401630 <malloc@plt>
  407c14:	cbz	x19, 407bd4 <ferror@plt+0x6334>
  407c18:	cbnz	x0, 407bd4 <ferror@plt+0x6334>
  407c1c:	bl	407e04 <ferror@plt+0x6564>
  407c20:	bl	4017d0 <free@plt>
  407c24:	mov	x0, xzr
  407c28:	ldr	x19, [sp, #16]
  407c2c:	ldp	x29, x30, [sp], #32
  407c30:	ret
  407c34:	stp	x29, x30, [sp, #-32]!
  407c38:	str	x19, [sp, #16]
  407c3c:	mov	x29, sp
  407c40:	mov	x19, x0
  407c44:	bl	401630 <malloc@plt>
  407c48:	cbz	x19, 407c50 <ferror@plt+0x63b0>
  407c4c:	cbz	x0, 407c5c <ferror@plt+0x63bc>
  407c50:	ldr	x19, [sp, #16]
  407c54:	ldp	x29, x30, [sp], #32
  407c58:	ret
  407c5c:	bl	407e04 <ferror@plt+0x6564>
  407c60:	stp	x29, x30, [sp, #-16]!
  407c64:	ldr	x8, [x1]
  407c68:	mov	x29, sp
  407c6c:	cbz	x0, 407ca0 <ferror@plt+0x6400>
  407c70:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  407c74:	movk	x9, #0x5554
  407c78:	cmp	x8, x9
  407c7c:	b.cs	407ce4 <ferror@plt+0x6444>  // b.hs, b.nlast
  407c80:	add	x8, x8, x8, lsr #1
  407c84:	adds	x8, x8, #0x1
  407c88:	str	x8, [x1]
  407c8c:	b.eq	407cc0 <ferror@plt+0x6420>  // b.none
  407c90:	mov	x1, x8
  407c94:	bl	4016e0 <realloc@plt>
  407c98:	cbnz	x0, 407cb8 <ferror@plt+0x6418>
  407c9c:	b	407ce4 <ferror@plt+0x6444>
  407ca0:	cbz	x8, 407cd0 <ferror@plt+0x6430>
  407ca4:	tbnz	x8, #63, 407ce4 <ferror@plt+0x6444>
  407ca8:	mov	x0, x8
  407cac:	str	x8, [x1]
  407cb0:	bl	401630 <malloc@plt>
  407cb4:	cbz	x0, 407ce4 <ferror@plt+0x6444>
  407cb8:	ldp	x29, x30, [sp], #16
  407cbc:	ret
  407cc0:	bl	4017d0 <free@plt>
  407cc4:	mov	x0, xzr
  407cc8:	ldp	x29, x30, [sp], #16
  407ccc:	ret
  407cd0:	mov	w8, #0x80                  	// #128
  407cd4:	mov	x0, x8
  407cd8:	str	x8, [x1]
  407cdc:	bl	401630 <malloc@plt>
  407ce0:	cbnz	x0, 407cb8 <ferror@plt+0x6418>
  407ce4:	bl	407e04 <ferror@plt+0x6564>
  407ce8:	stp	x29, x30, [sp, #-32]!
  407cec:	stp	x20, x19, [sp, #16]
  407cf0:	mov	x29, sp
  407cf4:	mov	x19, x0
  407cf8:	bl	401630 <malloc@plt>
  407cfc:	mov	x20, x0
  407d00:	cbz	x19, 407d08 <ferror@plt+0x6468>
  407d04:	cbz	x20, 407d28 <ferror@plt+0x6488>
  407d08:	mov	x0, x20
  407d0c:	mov	w1, wzr
  407d10:	mov	x2, x19
  407d14:	bl	401690 <memset@plt>
  407d18:	mov	x0, x20
  407d1c:	ldp	x20, x19, [sp, #16]
  407d20:	ldp	x29, x30, [sp], #32
  407d24:	ret
  407d28:	bl	407e04 <ferror@plt+0x6564>
  407d2c:	stp	x29, x30, [sp, #-16]!
  407d30:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407d34:	udiv	x8, x8, x1
  407d38:	cmp	x8, x0
  407d3c:	mov	x29, sp
  407d40:	b.cc	407d54 <ferror@plt+0x64b4>  // b.lo, b.ul, b.last
  407d44:	bl	40858c <ferror@plt+0x6cec>
  407d48:	cbz	x0, 407d54 <ferror@plt+0x64b4>
  407d4c:	ldp	x29, x30, [sp], #16
  407d50:	ret
  407d54:	bl	407e04 <ferror@plt+0x6564>
  407d58:	stp	x29, x30, [sp, #-48]!
  407d5c:	stp	x20, x19, [sp, #32]
  407d60:	mov	x20, x0
  407d64:	mov	x0, x1
  407d68:	str	x21, [sp, #16]
  407d6c:	mov	x29, sp
  407d70:	mov	x19, x1
  407d74:	bl	401630 <malloc@plt>
  407d78:	mov	x21, x0
  407d7c:	cbz	x19, 407d84 <ferror@plt+0x64e4>
  407d80:	cbz	x21, 407da8 <ferror@plt+0x6508>
  407d84:	mov	x0, x21
  407d88:	mov	x1, x20
  407d8c:	mov	x2, x19
  407d90:	bl	401520 <memcpy@plt>
  407d94:	mov	x0, x21
  407d98:	ldp	x20, x19, [sp, #32]
  407d9c:	ldr	x21, [sp, #16]
  407da0:	ldp	x29, x30, [sp], #48
  407da4:	ret
  407da8:	bl	407e04 <ferror@plt+0x6564>
  407dac:	stp	x29, x30, [sp, #-48]!
  407db0:	str	x21, [sp, #16]
  407db4:	stp	x20, x19, [sp, #32]
  407db8:	mov	x29, sp
  407dbc:	mov	x19, x0
  407dc0:	bl	401540 <strlen@plt>
  407dc4:	add	x20, x0, #0x1
  407dc8:	mov	x0, x20
  407dcc:	bl	401630 <malloc@plt>
  407dd0:	mov	x21, x0
  407dd4:	cbz	x20, 407ddc <ferror@plt+0x653c>
  407dd8:	cbz	x21, 407e00 <ferror@plt+0x6560>
  407ddc:	mov	x0, x21
  407de0:	mov	x1, x19
  407de4:	mov	x2, x20
  407de8:	bl	401520 <memcpy@plt>
  407dec:	mov	x0, x21
  407df0:	ldp	x20, x19, [sp, #32]
  407df4:	ldr	x21, [sp, #16]
  407df8:	ldp	x29, x30, [sp], #48
  407dfc:	ret
  407e00:	bl	407e04 <ferror@plt+0x6564>
  407e04:	stp	x29, x30, [sp, #-32]!
  407e08:	str	x19, [sp, #16]
  407e0c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  407e10:	ldr	w19, [x8, #496]
  407e14:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407e18:	add	x1, x1, #0x71e
  407e1c:	mov	w2, #0x5                   	// #5
  407e20:	mov	x0, xzr
  407e24:	mov	x29, sp
  407e28:	bl	401830 <dcgettext@plt>
  407e2c:	adrp	x2, 40b000 <ferror@plt+0x9760>
  407e30:	mov	x3, x0
  407e34:	add	x2, x2, #0x213
  407e38:	mov	w0, w19
  407e3c:	mov	w1, wzr
  407e40:	bl	401570 <error@plt>
  407e44:	bl	401710 <abort@plt>
  407e48:	sub	sp, sp, #0x130
  407e4c:	stp	x29, x30, [sp, #256]
  407e50:	add	x29, sp, #0x100
  407e54:	mov	x9, #0xffffffffffffffc8    	// #-56
  407e58:	mov	x10, sp
  407e5c:	sub	x11, x29, #0x78
  407e60:	movk	x9, #0xff80, lsl #32
  407e64:	add	x12, x29, #0x30
  407e68:	add	x10, x10, #0x80
  407e6c:	add	x11, x11, #0x38
  407e70:	stp	x20, x19, [sp, #288]
  407e74:	adrp	x20, 41c000 <ferror@plt+0x1a760>
  407e78:	stp	x10, x9, [x29, #-48]
  407e7c:	stp	x12, x11, [x29, #-64]
  407e80:	mov	x8, x0
  407e84:	stp	x1, x2, [x29, #-120]
  407e88:	stp	x3, x4, [x29, #-104]
  407e8c:	stp	x5, x6, [x29, #-88]
  407e90:	stur	x7, [x29, #-72]
  407e94:	stp	q0, q1, [sp]
  407e98:	ldr	x0, [x20, #624]
  407e9c:	ldp	q0, q1, [x29, #-64]
  407ea0:	sub	x3, x29, #0x20
  407ea4:	mov	w1, #0x1                   	// #1
  407ea8:	mov	x2, x8
  407eac:	stp	x28, x21, [sp, #272]
  407eb0:	stp	q2, q3, [sp, #32]
  407eb4:	stp	q4, q5, [sp, #64]
  407eb8:	stp	q6, q7, [sp, #96]
  407ebc:	stp	q0, q1, [x29, #-32]
  407ec0:	bl	4016a0 <__vfprintf_chk@plt>
  407ec4:	mov	w19, w0
  407ec8:	tbz	w0, #31, 407f0c <ferror@plt+0x666c>
  407ecc:	ldr	x0, [x20, #624]
  407ed0:	bl	4018a0 <ferror@plt>
  407ed4:	cbnz	w0, 407f0c <ferror@plt+0x666c>
  407ed8:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  407edc:	ldr	w20, [x8, #496]
  407ee0:	bl	401880 <__errno_location@plt>
  407ee4:	ldr	w21, [x0]
  407ee8:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407eec:	add	x1, x1, #0x72f
  407ef0:	mov	w2, #0x5                   	// #5
  407ef4:	mov	x0, xzr
  407ef8:	bl	401830 <dcgettext@plt>
  407efc:	mov	x2, x0
  407f00:	mov	w0, w20
  407f04:	mov	w1, w21
  407f08:	bl	401570 <error@plt>
  407f0c:	mov	w0, w19
  407f10:	ldp	x20, x19, [sp, #288]
  407f14:	ldp	x28, x21, [sp, #272]
  407f18:	ldp	x29, x30, [sp, #256]
  407f1c:	add	sp, sp, #0x130
  407f20:	ret
  407f24:	sub	sp, sp, #0x70
  407f28:	stp	x29, x30, [sp, #64]
  407f2c:	str	x21, [sp, #80]
  407f30:	stp	x20, x19, [sp, #96]
  407f34:	adrp	x20, 41c000 <ferror@plt+0x1a760>
  407f38:	mov	x2, x0
  407f3c:	ldp	q1, q0, [x1]
  407f40:	ldr	x0, [x20, #624]
  407f44:	add	x3, sp, #0x20
  407f48:	mov	w1, #0x1                   	// #1
  407f4c:	add	x29, sp, #0x40
  407f50:	stp	q1, q0, [sp]
  407f54:	stp	q1, q0, [sp, #32]
  407f58:	bl	4016a0 <__vfprintf_chk@plt>
  407f5c:	mov	w19, w0
  407f60:	tbz	w0, #31, 407fa4 <ferror@plt+0x6704>
  407f64:	ldr	x0, [x20, #624]
  407f68:	bl	4018a0 <ferror@plt>
  407f6c:	cbnz	w0, 407fa4 <ferror@plt+0x6704>
  407f70:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  407f74:	ldr	w20, [x8, #496]
  407f78:	bl	401880 <__errno_location@plt>
  407f7c:	ldr	w21, [x0]
  407f80:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407f84:	add	x1, x1, #0x72f
  407f88:	mov	w2, #0x5                   	// #5
  407f8c:	mov	x0, xzr
  407f90:	bl	401830 <dcgettext@plt>
  407f94:	mov	x2, x0
  407f98:	mov	w0, w20
  407f9c:	mov	w1, w21
  407fa0:	bl	401570 <error@plt>
  407fa4:	mov	w0, w19
  407fa8:	ldp	x20, x19, [sp, #96]
  407fac:	ldr	x21, [sp, #80]
  407fb0:	ldp	x29, x30, [sp, #64]
  407fb4:	add	sp, sp, #0x70
  407fb8:	ret
  407fbc:	sub	sp, sp, #0x120
  407fc0:	stp	x29, x30, [sp, #240]
  407fc4:	add	x29, sp, #0xf0
  407fc8:	mov	x9, #0xffffffffffffffd0    	// #-48
  407fcc:	mov	x10, sp
  407fd0:	sub	x11, x29, #0x70
  407fd4:	movk	x9, #0xff80, lsl #32
  407fd8:	add	x12, x29, #0x30
  407fdc:	add	x10, x10, #0x80
  407fe0:	add	x11, x11, #0x30
  407fe4:	stp	x10, x9, [x29, #-48]
  407fe8:	stp	x12, x11, [x29, #-64]
  407fec:	stp	x2, x3, [x29, #-112]
  407ff0:	stp	x4, x5, [x29, #-96]
  407ff4:	stp	x6, x7, [x29, #-80]
  407ff8:	stp	q1, q2, [sp, #16]
  407ffc:	str	q0, [sp]
  408000:	ldp	q0, q1, [x29, #-64]
  408004:	mov	x8, x1
  408008:	sub	x3, x29, #0x20
  40800c:	mov	w1, #0x1                   	// #1
  408010:	mov	x2, x8
  408014:	stp	x28, x21, [sp, #256]
  408018:	stp	x20, x19, [sp, #272]
  40801c:	mov	x19, x0
  408020:	stp	q3, q4, [sp, #48]
  408024:	stp	q5, q6, [sp, #80]
  408028:	str	q7, [sp, #112]
  40802c:	stp	q0, q1, [x29, #-32]
  408030:	bl	4016a0 <__vfprintf_chk@plt>
  408034:	mov	w20, w0
  408038:	tbz	w0, #31, 40807c <ferror@plt+0x67dc>
  40803c:	mov	x0, x19
  408040:	bl	4018a0 <ferror@plt>
  408044:	cbnz	w0, 40807c <ferror@plt+0x67dc>
  408048:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40804c:	ldr	w19, [x8, #496]
  408050:	bl	401880 <__errno_location@plt>
  408054:	ldr	w21, [x0]
  408058:	adrp	x1, 40b000 <ferror@plt+0x9760>
  40805c:	add	x1, x1, #0x72f
  408060:	mov	w2, #0x5                   	// #5
  408064:	mov	x0, xzr
  408068:	bl	401830 <dcgettext@plt>
  40806c:	mov	x2, x0
  408070:	mov	w0, w19
  408074:	mov	w1, w21
  408078:	bl	401570 <error@plt>
  40807c:	mov	w0, w20
  408080:	ldp	x20, x19, [sp, #272]
  408084:	ldp	x28, x21, [sp, #256]
  408088:	ldp	x29, x30, [sp, #240]
  40808c:	add	sp, sp, #0x120
  408090:	ret
  408094:	sub	sp, sp, #0x50
  408098:	stp	x29, x30, [sp, #32]
  40809c:	str	x21, [sp, #48]
  4080a0:	stp	x20, x19, [sp, #64]
  4080a4:	ldp	q1, q0, [x2]
  4080a8:	mov	x8, x1
  4080ac:	mov	x3, sp
  4080b0:	mov	w1, #0x1                   	// #1
  4080b4:	mov	x2, x8
  4080b8:	add	x29, sp, #0x20
  4080bc:	mov	x20, x0
  4080c0:	stp	q1, q0, [sp]
  4080c4:	bl	4016a0 <__vfprintf_chk@plt>
  4080c8:	mov	w19, w0
  4080cc:	tbz	w0, #31, 408110 <ferror@plt+0x6870>
  4080d0:	mov	x0, x20
  4080d4:	bl	4018a0 <ferror@plt>
  4080d8:	cbnz	w0, 408110 <ferror@plt+0x6870>
  4080dc:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4080e0:	ldr	w20, [x8, #496]
  4080e4:	bl	401880 <__errno_location@plt>
  4080e8:	ldr	w21, [x0]
  4080ec:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4080f0:	add	x1, x1, #0x72f
  4080f4:	mov	w2, #0x5                   	// #5
  4080f8:	mov	x0, xzr
  4080fc:	bl	401830 <dcgettext@plt>
  408100:	mov	x2, x0
  408104:	mov	w0, w20
  408108:	mov	w1, w21
  40810c:	bl	401570 <error@plt>
  408110:	mov	w0, w19
  408114:	ldp	x20, x19, [sp, #64]
  408118:	ldr	x21, [sp, #48]
  40811c:	ldp	x29, x30, [sp, #32]
  408120:	add	sp, sp, #0x50
  408124:	ret
  408128:	stp	x29, x30, [sp, #-16]!
  40812c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  408130:	ldr	w5, [x8, #496]
  408134:	mov	x29, sp
  408138:	bl	408140 <ferror@plt+0x68a0>
  40813c:	bl	401710 <abort@plt>
  408140:	sub	sp, sp, #0x40
  408144:	sub	w9, w0, #0x1
  408148:	cmp	w9, #0x4
  40814c:	stp	x29, x30, [sp, #16]
  408150:	stp	x22, x21, [sp, #32]
  408154:	stp	x20, x19, [sp, #48]
  408158:	add	x29, sp, #0x10
  40815c:	b.cs	4081e8 <ferror@plt+0x6948>  // b.hs, b.nlast
  408160:	adrp	x10, 40b000 <ferror@plt+0x9760>
  408164:	add	x10, x10, #0x7b0
  408168:	mov	w8, w1
  40816c:	ldr	x1, [x10, w9, sxtw #3]
  408170:	mov	w20, w5
  408174:	mov	x19, x4
  408178:	sxtw	x9, w8
  40817c:	tbnz	w8, #31, 408194 <ferror@plt+0x68f4>
  408180:	lsl	x8, x9, #5
  408184:	ldr	x21, [x3, x8]
  408188:	adrp	x22, 40b000 <ferror@plt+0x9760>
  40818c:	add	x22, x22, #0x74f
  408190:	b	4081ac <ferror@plt+0x690c>
  408194:	adrp	x8, 40b000 <ferror@plt+0x9760>
  408198:	add	x8, x8, #0x74f
  40819c:	sub	x21, x29, #0x4
  4081a0:	sturb	w2, [x29, #-4]
  4081a4:	sub	x22, x8, x9
  4081a8:	sturb	wzr, [x29, #-3]
  4081ac:	mov	w2, #0x5                   	// #5
  4081b0:	mov	x0, xzr
  4081b4:	bl	401830 <dcgettext@plt>
  4081b8:	mov	x2, x0
  4081bc:	mov	w0, w20
  4081c0:	mov	w1, wzr
  4081c4:	mov	x3, x22
  4081c8:	mov	x4, x21
  4081cc:	mov	x5, x19
  4081d0:	bl	401570 <error@plt>
  4081d4:	ldp	x20, x19, [sp, #48]
  4081d8:	ldp	x22, x21, [sp, #32]
  4081dc:	ldp	x29, x30, [sp, #16]
  4081e0:	add	sp, sp, #0x40
  4081e4:	ret
  4081e8:	bl	401710 <abort@plt>
  4081ec:	stp	x29, x30, [sp, #-80]!
  4081f0:	cmp	w2, #0x25
  4081f4:	str	x25, [sp, #16]
  4081f8:	stp	x24, x23, [sp, #32]
  4081fc:	stp	x22, x21, [sp, #48]
  408200:	stp	x20, x19, [sp, #64]
  408204:	mov	x29, sp
  408208:	b.cs	40856c <ferror@plt+0x6ccc>  // b.hs, b.nlast
  40820c:	mov	x23, x4
  408210:	mov	x19, x3
  408214:	mov	w22, w2
  408218:	mov	x21, x1
  40821c:	mov	x20, x0
  408220:	bl	401880 <__errno_location@plt>
  408224:	mov	x24, x0
  408228:	str	wzr, [x0]
  40822c:	bl	401790 <__ctype_b_loc@plt>
  408230:	ldr	x8, [x0]
  408234:	mov	x10, x20
  408238:	ldrb	w9, [x10], #1
  40823c:	ldrh	w11, [x8, x9, lsl #1]
  408240:	tbnz	w11, #13, 408238 <ferror@plt+0x6998>
  408244:	cmp	x21, #0x0
  408248:	add	x8, x29, #0x18
  40824c:	csel	x21, x8, x21, eq  // eq = none
  408250:	cmp	w9, #0x2d
  408254:	b.ne	408260 <ferror@plt+0x69c0>  // b.any
  408258:	mov	w20, #0x4                   	// #4
  40825c:	b	40853c <ferror@plt+0x6c9c>
  408260:	mov	x0, x20
  408264:	mov	x1, x21
  408268:	mov	w2, w22
  40826c:	mov	w3, wzr
  408270:	bl	4016b0 <__strtoul_internal@plt>
  408274:	ldr	x25, [x21]
  408278:	cmp	x25, x20
  40827c:	b.eq	4082a8 <ferror@plt+0x6a08>  // b.none
  408280:	ldr	w20, [x24]
  408284:	mov	x22, x0
  408288:	cbz	w20, 408298 <ferror@plt+0x69f8>
  40828c:	cmp	w20, #0x22
  408290:	b.ne	408258 <ferror@plt+0x69b8>  // b.any
  408294:	mov	w20, #0x1                   	// #1
  408298:	cbz	x23, 408538 <ferror@plt+0x6c98>
  40829c:	ldrb	w24, [x25]
  4082a0:	cbnz	w24, 4082d0 <ferror@plt+0x6a30>
  4082a4:	b	408538 <ferror@plt+0x6c98>
  4082a8:	cbz	x23, 408258 <ferror@plt+0x69b8>
  4082ac:	ldrb	w1, [x20]
  4082b0:	cbz	w1, 408258 <ferror@plt+0x69b8>
  4082b4:	mov	x0, x23
  4082b8:	bl	4017f0 <strchr@plt>
  4082bc:	cbz	x0, 408258 <ferror@plt+0x69b8>
  4082c0:	mov	w20, wzr
  4082c4:	mov	w22, #0x1                   	// #1
  4082c8:	ldrb	w24, [x25]
  4082cc:	cbz	w24, 408538 <ferror@plt+0x6c98>
  4082d0:	mov	x0, x23
  4082d4:	mov	w1, w24
  4082d8:	bl	4017f0 <strchr@plt>
  4082dc:	cbz	x0, 4083a8 <ferror@plt+0x6b08>
  4082e0:	sub	w10, w24, #0x45
  4082e4:	mov	w8, #0x1                   	// #1
  4082e8:	cmp	w10, #0x2f
  4082ec:	mov	w9, #0x400                 	// #1024
  4082f0:	b.hi	408368 <ferror@plt+0x6ac8>  // b.pmore
  4082f4:	mov	w11, #0x1                   	// #1
  4082f8:	lsl	x10, x11, x10
  4082fc:	mov	x11, #0x8945                	// #35141
  408300:	movk	x11, #0x30, lsl #16
  408304:	movk	x11, #0x8144, lsl #32
  408308:	tst	x10, x11
  40830c:	b.eq	408368 <ferror@plt+0x6ac8>  // b.none
  408310:	mov	w1, #0x30                  	// #48
  408314:	mov	x0, x23
  408318:	bl	4017f0 <strchr@plt>
  40831c:	cbz	x0, 408354 <ferror@plt+0x6ab4>
  408320:	ldrb	w8, [x25, #1]
  408324:	cmp	w8, #0x42
  408328:	b.eq	408360 <ferror@plt+0x6ac0>  // b.none
  40832c:	cmp	w8, #0x44
  408330:	b.eq	408360 <ferror@plt+0x6ac0>  // b.none
  408334:	cmp	w8, #0x69
  408338:	b.ne	408354 <ferror@plt+0x6ab4>  // b.any
  40833c:	ldrb	w8, [x25, #2]
  408340:	mov	w9, #0x3                   	// #3
  408344:	cmp	w8, #0x42
  408348:	csinc	x8, x9, xzr, eq  // eq = none
  40834c:	mov	w9, #0x400                 	// #1024
  408350:	b	408368 <ferror@plt+0x6ac8>
  408354:	mov	w8, #0x1                   	// #1
  408358:	mov	w9, #0x400                 	// #1024
  40835c:	b	408368 <ferror@plt+0x6ac8>
  408360:	mov	w8, #0x2                   	// #2
  408364:	mov	w9, #0x3e8                 	// #1000
  408368:	sub	w10, w24, #0x42
  40836c:	cmp	w10, #0x35
  408370:	b.hi	4083a8 <ferror@plt+0x6b08>  // b.pmore
  408374:	adrp	x11, 40b000 <ferror@plt+0x9760>
  408378:	add	x11, x11, #0x7d0
  40837c:	adr	x12, 408390 <ferror@plt+0x6af0>
  408380:	ldrb	w13, [x11, x10]
  408384:	add	x12, x12, x13, lsl #2
  408388:	mov	w10, wzr
  40838c:	br	x12
  408390:	umulh	x10, x9, x22
  408394:	mul	x11, x22, x9
  408398:	cmp	xzr, x10
  40839c:	cset	w10, ne  // ne = any
  4083a0:	csinv	x11, x11, xzr, eq  // eq = none
  4083a4:	b	4084d4 <ferror@plt+0x6c34>
  4083a8:	str	x22, [x19]
  4083ac:	orr	w20, w20, #0x2
  4083b0:	b	40853c <ferror@plt+0x6c9c>
  4083b4:	umulh	x10, x9, x22
  4083b8:	mul	x9, x22, x9
  4083bc:	cmp	xzr, x10
  4083c0:	b	408510 <ferror@plt+0x6c70>
  4083c4:	umulh	x10, x9, x22
  4083c8:	mul	x11, x22, x9
  4083cc:	cmp	xzr, x10
  4083d0:	cset	w10, ne  // ne = any
  4083d4:	csinv	x11, x11, xzr, eq  // eq = none
  4083d8:	b	4084ec <ferror@plt+0x6c4c>
  4083dc:	umulh	x10, x9, x22
  4083e0:	mul	x11, x22, x9
  4083e4:	cmp	xzr, x10
  4083e8:	cset	w10, ne  // ne = any
  4083ec:	csinv	x11, x11, xzr, eq  // eq = none
  4083f0:	b	4084bc <ferror@plt+0x6c1c>
  4083f4:	umulh	x10, x9, x22
  4083f8:	mul	x11, x22, x9
  4083fc:	cmp	xzr, x10
  408400:	cset	w10, ne  // ne = any
  408404:	csinv	x11, x11, xzr, eq  // eq = none
  408408:	b	408474 <ferror@plt+0x6bd4>
  40840c:	cmp	xzr, x22, lsr #54
  408410:	lsl	x9, x22, #10
  408414:	b	408510 <ferror@plt+0x6c70>
  408418:	umulh	x10, x9, x22
  40841c:	mul	x11, x22, x9
  408420:	cmp	xzr, x10
  408424:	cset	w10, ne  // ne = any
  408428:	csinv	x11, x11, xzr, eq  // eq = none
  40842c:	b	40848c <ferror@plt+0x6bec>
  408430:	umulh	x10, x9, x22
  408434:	mul	x11, x22, x9
  408438:	cmp	xzr, x10
  40843c:	cset	w10, ne  // ne = any
  408440:	csinv	x11, x11, xzr, eq  // eq = none
  408444:	b	4084a4 <ferror@plt+0x6c04>
  408448:	umulh	x10, x9, x22
  40844c:	mul	x11, x22, x9
  408450:	cmp	xzr, x10
  408454:	csinv	x11, x11, xzr, eq  // eq = none
  408458:	umulh	x12, x9, x11
  40845c:	cset	w10, ne  // ne = any
  408460:	cmp	xzr, x12
  408464:	mul	x11, x11, x9
  408468:	cset	w12, ne  // ne = any
  40846c:	csinv	x11, x11, xzr, eq  // eq = none
  408470:	orr	w10, w10, w12
  408474:	umulh	x12, x9, x11
  408478:	cmp	xzr, x12
  40847c:	mul	x11, x11, x9
  408480:	cset	w12, ne  // ne = any
  408484:	csinv	x11, x11, xzr, eq  // eq = none
  408488:	orr	w10, w10, w12
  40848c:	umulh	x12, x9, x11
  408490:	cmp	xzr, x12
  408494:	mul	x11, x11, x9
  408498:	cset	w12, ne  // ne = any
  40849c:	csinv	x11, x11, xzr, eq  // eq = none
  4084a0:	orr	w10, w10, w12
  4084a4:	umulh	x12, x9, x11
  4084a8:	cmp	xzr, x12
  4084ac:	mul	x11, x11, x9
  4084b0:	cset	w12, ne  // ne = any
  4084b4:	csinv	x11, x11, xzr, eq  // eq = none
  4084b8:	orr	w10, w10, w12
  4084bc:	umulh	x12, x9, x11
  4084c0:	cmp	xzr, x12
  4084c4:	mul	x11, x11, x9
  4084c8:	cset	w12, ne  // ne = any
  4084cc:	csinv	x11, x11, xzr, eq  // eq = none
  4084d0:	orr	w10, w10, w12
  4084d4:	umulh	x12, x9, x11
  4084d8:	cmp	xzr, x12
  4084dc:	mul	x11, x11, x9
  4084e0:	cset	w12, ne  // ne = any
  4084e4:	csinv	x11, x11, xzr, eq  // eq = none
  4084e8:	orr	w10, w10, w12
  4084ec:	umulh	x12, x9, x11
  4084f0:	cmp	xzr, x12
  4084f4:	mul	x9, x11, x9
  4084f8:	cset	w11, ne  // ne = any
  4084fc:	csinv	x22, x9, xzr, eq  // eq = none
  408500:	orr	w10, w10, w11
  408504:	b	408518 <ferror@plt+0x6c78>
  408508:	cmp	xzr, x22, lsr #55
  40850c:	lsl	x9, x22, #9
  408510:	cset	w10, ne  // ne = any
  408514:	csinv	x22, x9, xzr, eq  // eq = none
  408518:	add	x9, x25, x8
  40851c:	str	x9, [x21]
  408520:	ldrb	w8, [x25, x8]
  408524:	and	w9, w10, #0x1
  408528:	orr	w9, w20, w9
  40852c:	orr	w10, w9, #0x2
  408530:	cmp	w8, #0x0
  408534:	csel	w20, w9, w10, eq  // eq = none
  408538:	str	x22, [x19]
  40853c:	mov	w0, w20
  408540:	ldp	x20, x19, [sp, #64]
  408544:	ldp	x22, x21, [sp, #48]
  408548:	ldp	x24, x23, [sp, #32]
  40854c:	ldr	x25, [sp, #16]
  408550:	ldp	x29, x30, [sp], #80
  408554:	ret
  408558:	cmn	x22, x22
  40855c:	lsl	x9, x22, #1
  408560:	cset	w10, cs  // cs = hs, nlast
  408564:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  408568:	b	408518 <ferror@plt+0x6c78>
  40856c:	adrp	x0, 40b000 <ferror@plt+0x9760>
  408570:	adrp	x1, 40b000 <ferror@plt+0x9760>
  408574:	adrp	x3, 40b000 <ferror@plt+0x9760>
  408578:	add	x0, x0, #0x806
  40857c:	add	x1, x1, #0x82c
  408580:	add	x3, x3, #0x83c
  408584:	mov	w2, #0x54                  	// #84
  408588:	bl	401870 <__assert_fail@plt>
  40858c:	mov	x8, x1
  408590:	mov	w1, #0x1                   	// #1
  408594:	mov	w9, #0x1                   	// #1
  408598:	cbz	x0, 4085d0 <ferror@plt+0x6d30>
  40859c:	cbz	x8, 4085d0 <ferror@plt+0x6d30>
  4085a0:	umulh	x10, x8, x0
  4085a4:	mov	x1, x8
  4085a8:	mov	x9, x0
  4085ac:	cbz	x10, 4085d0 <ferror@plt+0x6d30>
  4085b0:	stp	x29, x30, [sp, #-16]!
  4085b4:	mov	x29, sp
  4085b8:	bl	401880 <__errno_location@plt>
  4085bc:	mov	w8, #0xc                   	// #12
  4085c0:	str	w8, [x0]
  4085c4:	mov	x0, xzr
  4085c8:	ldp	x29, x30, [sp], #16
  4085cc:	ret
  4085d0:	mov	x0, x9
  4085d4:	b	4016c0 <calloc@plt>
  4085d8:	stp	x29, x30, [sp, #-48]!
  4085dc:	str	x21, [sp, #16]
  4085e0:	stp	x20, x19, [sp, #32]
  4085e4:	mov	x29, sp
  4085e8:	mov	x19, x0
  4085ec:	bl	4015e0 <fileno@plt>
  4085f0:	tbnz	w0, #31, 408658 <ferror@plt+0x6db8>
  4085f4:	mov	x0, x19
  4085f8:	bl	401850 <__freading@plt>
  4085fc:	cbz	w0, 40861c <ferror@plt+0x6d7c>
  408600:	mov	x0, x19
  408604:	bl	4015e0 <fileno@plt>
  408608:	mov	w2, #0x1                   	// #1
  40860c:	mov	x1, xzr
  408610:	bl	4015b0 <lseek@plt>
  408614:	cmn	x0, #0x1
  408618:	b.eq	408658 <ferror@plt+0x6db8>  // b.none
  40861c:	mov	x0, x19
  408620:	bl	40866c <ferror@plt+0x6dcc>
  408624:	cbz	w0, 408658 <ferror@plt+0x6db8>
  408628:	bl	401880 <__errno_location@plt>
  40862c:	ldr	w21, [x0]
  408630:	mov	x20, x0
  408634:	mov	x0, x19
  408638:	bl	401600 <fclose@plt>
  40863c:	cbz	w21, 408648 <ferror@plt+0x6da8>
  408640:	mov	w0, #0xffffffff            	// #-1
  408644:	str	w21, [x20]
  408648:	ldp	x20, x19, [sp, #32]
  40864c:	ldr	x21, [sp, #16]
  408650:	ldp	x29, x30, [sp], #48
  408654:	ret
  408658:	mov	x0, x19
  40865c:	ldp	x20, x19, [sp, #32]
  408660:	ldr	x21, [sp, #16]
  408664:	ldp	x29, x30, [sp], #48
  408668:	b	401600 <fclose@plt>
  40866c:	stp	x29, x30, [sp, #-32]!
  408670:	str	x19, [sp, #16]
  408674:	mov	x19, x0
  408678:	mov	x29, sp
  40867c:	cbz	x0, 4086a4 <ferror@plt+0x6e04>
  408680:	mov	x0, x19
  408684:	bl	401850 <__freading@plt>
  408688:	cbz	w0, 4086a4 <ferror@plt+0x6e04>
  40868c:	ldrb	w8, [x19, #1]
  408690:	tbz	w8, #0, 4086a4 <ferror@plt+0x6e04>
  408694:	mov	w2, #0x1                   	// #1
  408698:	mov	x0, x19
  40869c:	mov	x1, xzr
  4086a0:	bl	4086b4 <ferror@plt+0x6e14>
  4086a4:	mov	x0, x19
  4086a8:	ldr	x19, [sp, #16]
  4086ac:	ldp	x29, x30, [sp], #32
  4086b0:	b	401810 <fflush@plt>
  4086b4:	stp	x29, x30, [sp, #-48]!
  4086b8:	str	x21, [sp, #16]
  4086bc:	stp	x20, x19, [sp, #32]
  4086c0:	ldp	x9, x8, [x0, #8]
  4086c4:	mov	w20, w2
  4086c8:	mov	x19, x0
  4086cc:	mov	x21, x1
  4086d0:	cmp	x8, x9
  4086d4:	mov	x29, sp
  4086d8:	b.ne	4086f0 <ferror@plt+0x6e50>  // b.any
  4086dc:	ldp	x9, x8, [x19, #32]
  4086e0:	cmp	x8, x9
  4086e4:	b.ne	4086f0 <ferror@plt+0x6e50>  // b.any
  4086e8:	ldr	x8, [x19, #72]
  4086ec:	cbz	x8, 40870c <ferror@plt+0x6e6c>
  4086f0:	mov	x0, x19
  4086f4:	mov	x1, x21
  4086f8:	mov	w2, w20
  4086fc:	ldp	x20, x19, [sp, #32]
  408700:	ldr	x21, [sp, #16]
  408704:	ldp	x29, x30, [sp], #48
  408708:	b	4017a0 <fseeko@plt>
  40870c:	mov	x0, x19
  408710:	bl	4015e0 <fileno@plt>
  408714:	mov	x1, x21
  408718:	mov	w2, w20
  40871c:	bl	4015b0 <lseek@plt>
  408720:	cmn	x0, #0x1
  408724:	b.eq	408740 <ferror@plt+0x6ea0>  // b.none
  408728:	ldr	w9, [x19]
  40872c:	mov	x8, x0
  408730:	mov	w0, wzr
  408734:	str	x8, [x19, #144]
  408738:	and	w9, w9, #0xffffffef
  40873c:	str	w9, [x19]
  408740:	ldp	x20, x19, [sp, #32]
  408744:	ldr	x21, [sp, #16]
  408748:	ldp	x29, x30, [sp], #48
  40874c:	ret
  408750:	sub	sp, sp, #0x40
  408754:	stp	x29, x30, [sp, #16]
  408758:	add	x29, sp, #0x10
  40875c:	cmp	x0, #0x0
  408760:	sub	x8, x29, #0x4
  408764:	stp	x20, x19, [sp, #48]
  408768:	csel	x20, x8, x0, eq  // eq = none
  40876c:	mov	x0, x20
  408770:	stp	x22, x21, [sp, #32]
  408774:	mov	x22, x2
  408778:	mov	x19, x1
  40877c:	bl	401510 <mbrtowc@plt>
  408780:	mov	x21, x0
  408784:	cbz	x22, 4087a8 <ferror@plt+0x6f08>
  408788:	cmn	x21, #0x2
  40878c:	b.cc	4087a8 <ferror@plt+0x6f08>  // b.lo, b.ul, b.last
  408790:	mov	w0, wzr
  408794:	bl	408840 <ferror@plt+0x6fa0>
  408798:	tbnz	w0, #0, 4087a8 <ferror@plt+0x6f08>
  40879c:	ldrb	w8, [x19]
  4087a0:	mov	w21, #0x1                   	// #1
  4087a4:	str	w8, [x20]
  4087a8:	mov	x0, x21
  4087ac:	ldp	x20, x19, [sp, #48]
  4087b0:	ldp	x22, x21, [sp, #32]
  4087b4:	ldp	x29, x30, [sp, #16]
  4087b8:	add	sp, sp, #0x40
  4087bc:	ret
  4087c0:	stp	x29, x30, [sp, #-48]!
  4087c4:	str	x21, [sp, #16]
  4087c8:	stp	x20, x19, [sp, #32]
  4087cc:	mov	x29, sp
  4087d0:	mov	x20, x0
  4087d4:	bl	4015c0 <__fpending@plt>
  4087d8:	ldr	w21, [x20]
  4087dc:	mov	x19, x0
  4087e0:	mov	x0, x20
  4087e4:	bl	4085d8 <ferror@plt+0x6d38>
  4087e8:	mov	w8, w0
  4087ec:	tbnz	w21, #5, 408820 <ferror@plt+0x6f80>
  4087f0:	cmp	w8, #0x0
  4087f4:	csetm	w0, ne  // ne = any
  4087f8:	cbnz	x19, 408810 <ferror@plt+0x6f70>
  4087fc:	cbz	w8, 408810 <ferror@plt+0x6f70>
  408800:	bl	401880 <__errno_location@plt>
  408804:	ldr	w8, [x0]
  408808:	cmp	w8, #0x9
  40880c:	csetm	w0, ne  // ne = any
  408810:	ldp	x20, x19, [sp, #32]
  408814:	ldr	x21, [sp, #16]
  408818:	ldp	x29, x30, [sp], #48
  40881c:	ret
  408820:	cbnz	w8, 40882c <ferror@plt+0x6f8c>
  408824:	bl	401880 <__errno_location@plt>
  408828:	str	wzr, [x0]
  40882c:	mov	w0, #0xffffffff            	// #-1
  408830:	ldp	x20, x19, [sp, #32]
  408834:	ldr	x21, [sp, #16]
  408838:	ldp	x29, x30, [sp], #48
  40883c:	ret
  408840:	stp	x29, x30, [sp, #-32]!
  408844:	mov	x1, xzr
  408848:	str	x19, [sp, #16]
  40884c:	mov	x29, sp
  408850:	bl	401890 <setlocale@plt>
  408854:	cbz	x0, 408880 <ferror@plt+0x6fe0>
  408858:	adrp	x1, 40b000 <ferror@plt+0x9760>
  40885c:	add	x1, x1, #0x88b
  408860:	mov	x19, x0
  408864:	bl	401780 <strcmp@plt>
  408868:	cbz	w0, 408890 <ferror@plt+0x6ff0>
  40886c:	adrp	x1, 40b000 <ferror@plt+0x9760>
  408870:	add	x1, x1, #0x88d
  408874:	mov	x0, x19
  408878:	bl	401780 <strcmp@plt>
  40887c:	cbz	w0, 408890 <ferror@plt+0x6ff0>
  408880:	mov	w0, #0x1                   	// #1
  408884:	ldr	x19, [sp, #16]
  408888:	ldp	x29, x30, [sp], #32
  40888c:	ret
  408890:	mov	w0, wzr
  408894:	ldr	x19, [sp, #16]
  408898:	ldp	x29, x30, [sp], #32
  40889c:	ret
  4088a0:	stp	x29, x30, [sp, #-16]!
  4088a4:	mov	w0, #0xe                   	// #14
  4088a8:	mov	x29, sp
  4088ac:	bl	401610 <nl_langinfo@plt>
  4088b0:	adrp	x8, 40b000 <ferror@plt+0x9760>
  4088b4:	add	x8, x8, #0x4f3
  4088b8:	cmp	x0, #0x0
  4088bc:	csel	x8, x8, x0, eq  // eq = none
  4088c0:	ldrb	w9, [x8]
  4088c4:	adrp	x10, 40b000 <ferror@plt+0x9760>
  4088c8:	add	x10, x10, #0x893
  4088cc:	cmp	w9, #0x0
  4088d0:	csel	x0, x10, x8, eq  // eq = none
  4088d4:	ldp	x29, x30, [sp], #16
  4088d8:	ret
  4088dc:	nop
  4088e0:	stp	x29, x30, [sp, #-48]!
  4088e4:	mov	x29, sp
  4088e8:	str	q0, [sp, #16]
  4088ec:	str	q1, [sp, #32]
  4088f0:	ldp	x6, x1, [sp, #16]
  4088f4:	ldp	x7, x0, [sp, #32]
  4088f8:	mrs	x2, fpcr
  4088fc:	ubfx	x4, x1, #48, #15
  408900:	lsr	x2, x1, #63
  408904:	lsr	x3, x0, #63
  408908:	ubfx	x9, x0, #0, #48
  40890c:	mov	x5, #0x7fff                	// #32767
  408910:	mov	x10, x6
  408914:	cmp	x4, x5
  408918:	and	w2, w2, #0xff
  40891c:	ubfx	x1, x1, #0, #48
  408920:	and	w3, w3, #0xff
  408924:	ubfx	x0, x0, #48, #15
  408928:	b.eq	40895c <ferror@plt+0x70bc>  // b.none
  40892c:	cmp	x0, x5
  408930:	b.eq	408948 <ferror@plt+0x70a8>  // b.none
  408934:	cmp	x4, x0
  408938:	mov	w0, #0x1                   	// #1
  40893c:	b.eq	408974 <ferror@plt+0x70d4>  // b.none
  408940:	ldp	x29, x30, [sp], #48
  408944:	ret
  408948:	orr	x8, x9, x7
  40894c:	cbnz	x8, 4089d8 <ferror@plt+0x7138>
  408950:	mov	w0, #0x1                   	// #1
  408954:	ldp	x29, x30, [sp], #48
  408958:	ret
  40895c:	orr	x5, x1, x6
  408960:	cbnz	x5, 4089a8 <ferror@plt+0x7108>
  408964:	cmp	x0, x4
  408968:	b.ne	408950 <ferror@plt+0x70b0>  // b.any
  40896c:	orr	x8, x9, x7
  408970:	cbnz	x8, 4089d8 <ferror@plt+0x7138>
  408974:	cmp	x1, x9
  408978:	mov	w0, #0x1                   	// #1
  40897c:	ccmp	x6, x7, #0x0, eq  // eq = none
  408980:	b.ne	408940 <ferror@plt+0x70a0>  // b.any
  408984:	cmp	w2, w3
  408988:	mov	w0, #0x0                   	// #0
  40898c:	b.eq	408940 <ferror@plt+0x70a0>  // b.none
  408990:	mov	w0, #0x1                   	// #1
  408994:	cbnz	x4, 408940 <ferror@plt+0x70a0>
  408998:	orr	x1, x1, x10
  40899c:	cmp	x1, #0x0
  4089a0:	cset	w0, ne  // ne = any
  4089a4:	b	408940 <ferror@plt+0x70a0>
  4089a8:	tst	x1, #0x800000000000
  4089ac:	b.ne	4089c4 <ferror@plt+0x7124>  // b.any
  4089b0:	mov	w0, #0x1                   	// #1
  4089b4:	bl	409608 <ferror@plt+0x7d68>
  4089b8:	mov	w0, #0x1                   	// #1
  4089bc:	ldp	x29, x30, [sp], #48
  4089c0:	ret
  4089c4:	cmp	x0, x4
  4089c8:	mov	w0, #0x1                   	// #1
  4089cc:	b.ne	408940 <ferror@plt+0x70a0>  // b.any
  4089d0:	orr	x8, x9, x7
  4089d4:	cbz	x8, 408940 <ferror@plt+0x70a0>
  4089d8:	tst	x9, #0x800000000000
  4089dc:	b.eq	4089b0 <ferror@plt+0x7110>  // b.none
  4089e0:	b	408950 <ferror@plt+0x70b0>
  4089e4:	nop
  4089e8:	stp	x29, x30, [sp, #-48]!
  4089ec:	mov	x29, sp
  4089f0:	str	q0, [sp, #16]
  4089f4:	str	q1, [sp, #32]
  4089f8:	ldp	x8, x1, [sp, #16]
  4089fc:	ldp	x9, x0, [sp, #32]
  408a00:	mrs	x2, fpcr
  408a04:	ubfx	x4, x1, #48, #15
  408a08:	ubfx	x10, x1, #0, #48
  408a0c:	lsr	x2, x1, #63
  408a10:	mov	x5, #0x7fff                	// #32767
  408a14:	mov	x6, x8
  408a18:	cmp	x4, x5
  408a1c:	ubfx	x11, x0, #0, #48
  408a20:	ubfx	x7, x0, #48, #15
  408a24:	lsr	x1, x0, #63
  408a28:	mov	x3, x9
  408a2c:	b.eq	408a64 <ferror@plt+0x71c4>  // b.none
  408a30:	cmp	x7, x5
  408a34:	b.eq	408a74 <ferror@plt+0x71d4>  // b.none
  408a38:	cbnz	x4, 408aa0 <ferror@plt+0x7200>
  408a3c:	orr	x6, x10, x8
  408a40:	cmp	x6, #0x0
  408a44:	cset	w0, eq  // eq = none
  408a48:	cbnz	x7, 408a8c <ferror@plt+0x71ec>
  408a4c:	orr	x3, x11, x9
  408a50:	cbnz	x3, 408a8c <ferror@plt+0x71ec>
  408a54:	mov	w0, #0x0                   	// #0
  408a58:	cbnz	x6, 408ab4 <ferror@plt+0x7214>
  408a5c:	ldp	x29, x30, [sp], #48
  408a60:	ret
  408a64:	orr	x0, x10, x8
  408a68:	cbnz	x0, 408ac8 <ferror@plt+0x7228>
  408a6c:	cmp	x7, x4
  408a70:	b.ne	408aa0 <ferror@plt+0x7200>  // b.any
  408a74:	orr	x3, x11, x3
  408a78:	cbnz	x3, 408ac8 <ferror@plt+0x7228>
  408a7c:	cbnz	x4, 408aac <ferror@plt+0x720c>
  408a80:	orr	x6, x10, x6
  408a84:	cmp	x6, #0x0
  408a88:	cset	w0, eq  // eq = none
  408a8c:	cbz	w0, 408aac <ferror@plt+0x720c>
  408a90:	cmp	x1, #0x0
  408a94:	csinv	w0, w0, wzr, ne  // ne = any
  408a98:	ldp	x29, x30, [sp], #48
  408a9c:	ret
  408aa0:	cbnz	x7, 408aac <ferror@plt+0x720c>
  408aa4:	orr	x3, x11, x3
  408aa8:	cbz	x3, 408ab4 <ferror@plt+0x7214>
  408aac:	cmp	x2, x1
  408ab0:	b.eq	408adc <ferror@plt+0x723c>  // b.none
  408ab4:	cmp	x2, #0x0
  408ab8:	mov	w0, #0xffffffff            	// #-1
  408abc:	cneg	w0, w0, eq  // eq = none
  408ac0:	ldp	x29, x30, [sp], #48
  408ac4:	ret
  408ac8:	mov	w0, #0x1                   	// #1
  408acc:	bl	409608 <ferror@plt+0x7d68>
  408ad0:	mov	w0, #0x2                   	// #2
  408ad4:	ldp	x29, x30, [sp], #48
  408ad8:	ret
  408adc:	cmp	x4, x7
  408ae0:	b.gt	408ab4 <ferror@plt+0x7214>
  408ae4:	b.lt	408b18 <ferror@plt+0x7278>  // b.tstop
  408ae8:	cmp	x10, x11
  408aec:	b.hi	408ab4 <ferror@plt+0x7214>  // b.pmore
  408af0:	cset	w0, eq  // eq = none
  408af4:	cmp	w0, #0x0
  408af8:	ccmp	x8, x9, #0x0, ne  // ne = any
  408afc:	b.hi	408ab4 <ferror@plt+0x7214>  // b.pmore
  408b00:	cmp	x10, x11
  408b04:	b.cc	408b18 <ferror@plt+0x7278>  // b.lo, b.ul, b.last
  408b08:	cmp	w0, #0x0
  408b0c:	mov	w0, #0x0                   	// #0
  408b10:	ccmp	x8, x9, #0x2, ne  // ne = any
  408b14:	b.cs	408a5c <ferror@plt+0x71bc>  // b.hs, b.nlast
  408b18:	cmp	x2, #0x0
  408b1c:	mov	w0, #0x1                   	// #1
  408b20:	cneg	w0, w0, eq  // eq = none
  408b24:	b	408a5c <ferror@plt+0x71bc>
  408b28:	stp	x29, x30, [sp, #-48]!
  408b2c:	mov	x29, sp
  408b30:	str	q0, [sp, #16]
  408b34:	str	q1, [sp, #32]
  408b38:	ldp	x5, x1, [sp, #16]
  408b3c:	ldp	x0, x2, [sp, #32]
  408b40:	mrs	x12, fpcr
  408b44:	mov	x9, x0
  408b48:	ubfx	x0, x2, #48, #15
  408b4c:	lsr	x6, x1, #63
  408b50:	ubfx	x7, x1, #48, #15
  408b54:	ubfiz	x3, x1, #3, #48
  408b58:	mov	x13, x0
  408b5c:	lsr	x4, x2, #63
  408b60:	ubfiz	x2, x2, #3, #48
  408b64:	mov	x11, x6
  408b68:	and	w8, w6, #0xff
  408b6c:	mov	x14, x6
  408b70:	sub	w0, w7, w0
  408b74:	mov	x1, x7
  408b78:	orr	x3, x3, x5, lsr #61
  408b7c:	mov	x7, #0x7fff                	// #32767
  408b80:	and	w4, w4, #0xff
  408b84:	cmp	x13, x7
  408b88:	orr	x2, x2, x9, lsr #61
  408b8c:	lsl	x6, x5, #3
  408b90:	lsl	x10, x9, #3
  408b94:	b.eq	408d04 <ferror@plt+0x7464>  // b.none
  408b98:	eor	w4, w4, #0x1
  408b9c:	and	x4, x4, #0xff
  408ba0:	cmp	x11, x4
  408ba4:	b.eq	408d9c <ferror@plt+0x74fc>  // b.none
  408ba8:	cmp	w0, #0x0
  408bac:	b.le	408d20 <ferror@plt+0x7480>
  408bb0:	cbnz	x13, 408e8c <ferror@plt+0x75ec>
  408bb4:	orr	x4, x2, x10
  408bb8:	cbz	x4, 40906c <ferror@plt+0x77cc>
  408bbc:	subs	w0, w0, #0x1
  408bc0:	b.eq	409340 <ferror@plt+0x7aa0>  // b.none
  408bc4:	mov	x4, #0x7fff                	// #32767
  408bc8:	cmp	x1, x4
  408bcc:	b.eq	409040 <ferror@plt+0x77a0>  // b.none
  408bd0:	cmp	w0, #0x74
  408bd4:	b.gt	40905c <ferror@plt+0x77bc>
  408bd8:	cmp	w0, #0x3f
  408bdc:	b.gt	409204 <ferror@plt+0x7964>
  408be0:	mov	w4, #0x40                  	// #64
  408be4:	sub	w4, w4, w0
  408be8:	lsr	x7, x10, x0
  408bec:	lsl	x10, x10, x4
  408bf0:	cmp	x10, #0x0
  408bf4:	lsl	x4, x2, x4
  408bf8:	cset	x5, ne  // ne = any
  408bfc:	orr	x4, x4, x7
  408c00:	lsr	x2, x2, x0
  408c04:	orr	x4, x4, x5
  408c08:	sub	x3, x3, x2
  408c0c:	subs	x6, x6, x4
  408c10:	sbc	x3, x3, xzr
  408c14:	and	x5, x3, #0x7ffffffffffff
  408c18:	tbz	x3, #51, 408e18 <ferror@plt+0x7578>
  408c1c:	cbz	x5, 409024 <ferror@plt+0x7784>
  408c20:	clz	x0, x5
  408c24:	sub	w0, w0, #0xc
  408c28:	neg	w3, w0
  408c2c:	lsl	x2, x5, x0
  408c30:	lsl	x5, x6, x0
  408c34:	lsr	x6, x6, x3
  408c38:	orr	x3, x6, x2
  408c3c:	cmp	x1, w0, sxtw
  408c40:	sxtw	x2, w0
  408c44:	b.gt	409004 <ferror@plt+0x7764>
  408c48:	sub	w1, w0, w1
  408c4c:	add	w0, w1, #0x1
  408c50:	cmp	w0, #0x3f
  408c54:	b.gt	4091cc <ferror@plt+0x792c>
  408c58:	mov	w1, #0x40                  	// #64
  408c5c:	sub	w1, w1, w0
  408c60:	lsr	x2, x5, x0
  408c64:	lsl	x5, x5, x1
  408c68:	cmp	x5, #0x0
  408c6c:	lsl	x6, x3, x1
  408c70:	cset	x1, ne  // ne = any
  408c74:	orr	x6, x6, x2
  408c78:	lsr	x3, x3, x0
  408c7c:	orr	x6, x6, x1
  408c80:	orr	x7, x6, x3
  408c84:	cbz	x7, 408e2c <ferror@plt+0x758c>
  408c88:	and	x0, x6, #0x7
  408c8c:	mov	x1, #0x0                   	// #0
  408c90:	mov	w4, #0x1                   	// #1
  408c94:	cbz	x0, 409090 <ferror@plt+0x77f0>
  408c98:	and	x2, x12, #0xc00000
  408c9c:	cmp	x2, #0x400, lsl #12
  408ca0:	b.eq	408fdc <ferror@plt+0x773c>  // b.none
  408ca4:	cmp	x2, #0x800, lsl #12
  408ca8:	b.eq	408fbc <ferror@plt+0x771c>  // b.none
  408cac:	cbz	x2, 408fe8 <ferror@plt+0x7748>
  408cb0:	and	x2, x3, #0x8000000000000
  408cb4:	mov	w0, #0x10                  	// #16
  408cb8:	cbz	w4, 408cc0 <ferror@plt+0x7420>
  408cbc:	orr	w0, w0, #0x8
  408cc0:	cbz	x2, 408d70 <ferror@plt+0x74d0>
  408cc4:	add	x1, x1, #0x1
  408cc8:	mov	x2, #0x7fff                	// #32767
  408ccc:	cmp	x1, x2
  408cd0:	b.eq	408ee4 <ferror@plt+0x7644>  // b.none
  408cd4:	ubfx	x7, x3, #3, #48
  408cd8:	extr	x5, x3, x6, #3
  408cdc:	and	w1, w1, #0x7fff
  408ce0:	mov	x3, #0x0                   	// #0
  408ce4:	orr	w1, w1, w8, lsl #15
  408ce8:	bfxil	x3, x7, #0, #48
  408cec:	fmov	d0, x5
  408cf0:	bfi	x3, x1, #48, #16
  408cf4:	fmov	v0.d[1], x3
  408cf8:	cbnz	w0, 408f40 <ferror@plt+0x76a0>
  408cfc:	ldp	x29, x30, [sp], #48
  408d00:	ret
  408d04:	orr	x7, x2, x10
  408d08:	cbz	x7, 408b98 <ferror@plt+0x72f8>
  408d0c:	and	x4, x4, #0xff
  408d10:	cmp	x11, x4
  408d14:	b.eq	408f54 <ferror@plt+0x76b4>  // b.none
  408d18:	cmp	w0, #0x0
  408d1c:	b.gt	408e8c <ferror@plt+0x75ec>
  408d20:	cbz	w0, 408e44 <ferror@plt+0x75a4>
  408d24:	mov	w8, w4
  408d28:	cbnz	x1, 409160 <ferror@plt+0x78c0>
  408d2c:	orr	x1, x3, x6
  408d30:	cbz	x1, 408df8 <ferror@plt+0x7558>
  408d34:	cmn	w0, #0x1
  408d38:	b.eq	4094a0 <ferror@plt+0x7c00>  // b.none
  408d3c:	mov	x1, #0x7fff                	// #32767
  408d40:	mvn	w0, w0
  408d44:	cmp	x13, x1
  408d48:	b.ne	409174 <ferror@plt+0x78d4>  // b.any
  408d4c:	orr	x0, x2, x10
  408d50:	and	x11, x8, #0xff
  408d54:	cbz	x0, 4090d8 <ferror@plt+0x7838>
  408d58:	lsr	x0, x2, #50
  408d5c:	mov	x6, x10
  408d60:	eor	x0, x0, #0x1
  408d64:	mov	x3, x2
  408d68:	and	w0, w0, #0x1
  408d6c:	mov	x1, #0x7fff                	// #32767
  408d70:	mov	x2, #0x7fff                	// #32767
  408d74:	extr	x5, x3, x6, #3
  408d78:	lsr	x7, x3, #3
  408d7c:	cmp	x1, x2
  408d80:	b.ne	408e38 <ferror@plt+0x7598>  // b.any
  408d84:	orr	x1, x7, x5
  408d88:	cbz	x1, 4095f4 <ferror@plt+0x7d54>
  408d8c:	orr	x7, x7, #0x800000000000
  408d90:	mov	w1, #0x7fff                	// #32767
  408d94:	and	x7, x7, #0xffffffffffff
  408d98:	b	408ce0 <ferror@plt+0x7440>
  408d9c:	cmp	w0, #0x0
  408da0:	b.le	408f54 <ferror@plt+0x76b4>
  408da4:	cbz	x13, 408e94 <ferror@plt+0x75f4>
  408da8:	orr	x2, x2, #0x8000000000000
  408dac:	mov	x4, #0x7fff                	// #32767
  408db0:	cmp	x1, x4
  408db4:	b.eq	409040 <ferror@plt+0x77a0>  // b.none
  408db8:	cmp	w0, #0x74
  408dbc:	b.gt	4091b4 <ferror@plt+0x7914>
  408dc0:	cmp	w0, #0x3f
  408dc4:	b.gt	409250 <ferror@plt+0x79b0>
  408dc8:	mov	w4, #0x40                  	// #64
  408dcc:	sub	w4, w4, w0
  408dd0:	lsr	x7, x10, x0
  408dd4:	lsl	x10, x10, x4
  408dd8:	cmp	x10, #0x0
  408ddc:	lsl	x4, x2, x4
  408de0:	cset	x5, ne  // ne = any
  408de4:	orr	x4, x4, x7
  408de8:	lsr	x2, x2, x0
  408dec:	orr	x0, x4, x5
  408df0:	add	x3, x3, x2
  408df4:	b	4091c0 <ferror@plt+0x7920>
  408df8:	mov	x0, #0x7fff                	// #32767
  408dfc:	cmp	x13, x0
  408e00:	b.eq	40942c <ferror@plt+0x7b8c>  // b.none
  408e04:	mov	x3, x2
  408e08:	mov	x6, x10
  408e0c:	mov	x1, x13
  408e10:	mov	x14, x4
  408e14:	nop
  408e18:	orr	x7, x6, x3
  408e1c:	and	x0, x6, #0x7
  408e20:	mov	w4, #0x0                   	// #0
  408e24:	cbnz	x1, 408c94 <ferror@plt+0x73f4>
  408e28:	cbnz	x7, 408c88 <ferror@plt+0x73e8>
  408e2c:	mov	x5, #0x0                   	// #0
  408e30:	mov	x1, #0x0                   	// #0
  408e34:	mov	w0, #0x0                   	// #0
  408e38:	and	x7, x7, #0xffffffffffff
  408e3c:	and	w1, w1, #0x7fff
  408e40:	b	408ce0 <ferror@plt+0x7440>
  408e44:	add	x7, x1, #0x1
  408e48:	tst	x7, #0x7ffe
  408e4c:	b.ne	409130 <ferror@plt+0x7890>  // b.any
  408e50:	orr	x11, x3, x6
  408e54:	orr	x7, x2, x10
  408e58:	cbnz	x1, 4092c0 <ferror@plt+0x7a20>
  408e5c:	cbz	x11, 40934c <ferror@plt+0x7aac>
  408e60:	cbz	x7, 409360 <ferror@plt+0x7ac0>
  408e64:	subs	x9, x6, x10
  408e68:	cmp	x6, x10
  408e6c:	sbc	x5, x3, x2
  408e70:	tbz	x5, #51, 409508 <ferror@plt+0x7c68>
  408e74:	subs	x6, x10, x6
  408e78:	mov	w8, w4
  408e7c:	sbc	x3, x2, x3
  408e80:	mov	x14, x4
  408e84:	orr	x7, x6, x3
  408e88:	b	408c84 <ferror@plt+0x73e4>
  408e8c:	orr	x2, x2, #0x8000000000000
  408e90:	b	408bc4 <ferror@plt+0x7324>
  408e94:	orr	x4, x2, x10
  408e98:	cbz	x4, 40906c <ferror@plt+0x77cc>
  408e9c:	subs	w0, w0, #0x1
  408ea0:	b.ne	408dac <ferror@plt+0x750c>  // b.any
  408ea4:	adds	x6, x6, x10
  408ea8:	adc	x3, x2, x3
  408eac:	nop
  408eb0:	tbz	x3, #51, 408e18 <ferror@plt+0x7578>
  408eb4:	add	x1, x1, #0x1
  408eb8:	mov	x0, #0x7fff                	// #32767
  408ebc:	cmp	x1, x0
  408ec0:	b.eq	40936c <ferror@plt+0x7acc>  // b.none
  408ec4:	and	x0, x6, #0x1
  408ec8:	and	x2, x3, #0xfff7ffffffffffff
  408ecc:	orr	x6, x0, x6, lsr #1
  408ed0:	mov	w4, #0x0                   	// #0
  408ed4:	orr	x6, x6, x3, lsl #63
  408ed8:	lsr	x3, x2, #1
  408edc:	and	x0, x6, #0x7
  408ee0:	b	408c94 <ferror@plt+0x73f4>
  408ee4:	and	x2, x12, #0xc00000
  408ee8:	cbz	x2, 408f20 <ferror@plt+0x7680>
  408eec:	cmp	x2, #0x400, lsl #12
  408ef0:	b.eq	408f1c <ferror@plt+0x767c>  // b.none
  408ef4:	cmp	x2, #0x800, lsl #12
  408ef8:	and	w14, w14, #0x1
  408efc:	csel	w14, w14, wzr, eq  // eq = none
  408f00:	cbnz	w14, 408f20 <ferror@plt+0x7680>
  408f04:	mov	w1, #0x14                  	// #20
  408f08:	mov	x5, #0xffffffffffffffff    	// #-1
  408f0c:	orr	w0, w0, w1
  408f10:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  408f14:	mov	x1, #0x7ffe                	// #32766
  408f18:	b	408e38 <ferror@plt+0x7598>
  408f1c:	cbnz	x14, 408f04 <ferror@plt+0x7664>
  408f20:	mov	w1, #0x14                  	// #20
  408f24:	and	x11, x8, #0xff
  408f28:	orr	w0, w0, w1
  408f2c:	mov	x2, #0x0                   	// #0
  408f30:	fmov	d0, x2
  408f34:	lsl	x11, x11, #63
  408f38:	orr	x3, x11, #0x7fff000000000000
  408f3c:	fmov	v0.d[1], x3
  408f40:	str	q0, [sp, #16]
  408f44:	bl	409608 <ferror@plt+0x7d68>
  408f48:	ldr	q0, [sp, #16]
  408f4c:	ldp	x29, x30, [sp], #48
  408f50:	ret
  408f54:	cbz	w0, 4090f0 <ferror@plt+0x7850>
  408f58:	cbz	x1, 4090ac <ferror@plt+0x780c>
  408f5c:	mov	x1, #0x7fff                	// #32767
  408f60:	neg	w0, w0
  408f64:	orr	x3, x3, #0x8000000000000
  408f68:	cmp	x13, x1
  408f6c:	b.eq	4090cc <ferror@plt+0x782c>  // b.none
  408f70:	cmp	w0, #0x74
  408f74:	b.gt	4093c0 <ferror@plt+0x7b20>
  408f78:	cmp	w0, #0x3f
  408f7c:	b.gt	409474 <ferror@plt+0x7bd4>
  408f80:	mov	w1, #0x40                  	// #64
  408f84:	sub	w1, w1, w0
  408f88:	lsr	x4, x6, x0
  408f8c:	lsl	x6, x6, x1
  408f90:	cmp	x6, #0x0
  408f94:	lsl	x6, x3, x1
  408f98:	cset	x1, ne  // ne = any
  408f9c:	orr	x6, x6, x4
  408fa0:	lsr	x0, x3, x0
  408fa4:	orr	x6, x6, x1
  408fa8:	add	x2, x2, x0
  408fac:	adds	x6, x6, x10
  408fb0:	mov	x1, x13
  408fb4:	cinc	x3, x2, cs  // cs = hs, nlast
  408fb8:	b	408eb0 <ferror@plt+0x7610>
  408fbc:	mov	w0, #0x10                  	// #16
  408fc0:	cbz	x14, 408fcc <ferror@plt+0x772c>
  408fc4:	adds	x6, x6, #0x8
  408fc8:	cinc	x3, x3, cs  // cs = hs, nlast
  408fcc:	and	x2, x3, #0x8000000000000
  408fd0:	cbz	w4, 408cc0 <ferror@plt+0x7420>
  408fd4:	orr	w0, w0, #0x8
  408fd8:	b	408cc0 <ferror@plt+0x7420>
  408fdc:	mov	w0, #0x10                  	// #16
  408fe0:	cbnz	x14, 408fcc <ferror@plt+0x772c>
  408fe4:	b	408fc4 <ferror@plt+0x7724>
  408fe8:	and	x2, x6, #0xf
  408fec:	mov	w0, #0x10                  	// #16
  408ff0:	cmp	x2, #0x4
  408ff4:	b.eq	408fcc <ferror@plt+0x772c>  // b.none
  408ff8:	adds	x6, x6, #0x4
  408ffc:	cinc	x3, x3, cs  // cs = hs, nlast
  409000:	b	408fcc <ferror@plt+0x772c>
  409004:	mov	x6, x5
  409008:	and	x3, x3, #0xfff7ffffffffffff
  40900c:	sub	x1, x1, x2
  409010:	orr	x7, x6, x3
  409014:	and	x0, x6, #0x7
  409018:	mov	w4, #0x0                   	// #0
  40901c:	cbz	x1, 408e28 <ferror@plt+0x7588>
  409020:	b	408c94 <ferror@plt+0x73f4>
  409024:	clz	x3, x6
  409028:	add	w0, w3, #0x34
  40902c:	cmp	w0, #0x3f
  409030:	b.le	408c28 <ferror@plt+0x7388>
  409034:	sub	w3, w3, #0xc
  409038:	lsl	x3, x6, x3
  40903c:	b	408c3c <ferror@plt+0x739c>
  409040:	orr	x0, x3, x6
  409044:	cbz	x0, 4090d8 <ferror@plt+0x7838>
  409048:	lsr	x0, x3, #50
  40904c:	mov	x1, #0x7fff                	// #32767
  409050:	eor	x0, x0, #0x1
  409054:	and	w0, w0, #0x1
  409058:	b	408d70 <ferror@plt+0x74d0>
  40905c:	orr	x2, x2, x10
  409060:	cmp	x2, #0x0
  409064:	cset	x4, ne  // ne = any
  409068:	b	408c0c <ferror@plt+0x736c>
  40906c:	mov	x0, #0x7fff                	// #32767
  409070:	cmp	x1, x0
  409074:	b.ne	408e18 <ferror@plt+0x7578>  // b.any
  409078:	orr	x0, x3, x6
  40907c:	cbnz	x0, 409048 <ferror@plt+0x77a8>
  409080:	mov	x5, #0x0                   	// #0
  409084:	mov	x7, #0x0                   	// #0
  409088:	mov	w0, #0x0                   	// #0
  40908c:	b	408d84 <ferror@plt+0x74e4>
  409090:	and	x2, x3, #0x8000000000000
  409094:	mov	w0, #0x0                   	// #0
  409098:	cbz	w4, 408cc0 <ferror@plt+0x7420>
  40909c:	mov	w0, #0x0                   	// #0
  4090a0:	tbz	w12, #11, 408cc0 <ferror@plt+0x7420>
  4090a4:	orr	w0, w0, #0x8
  4090a8:	b	408cc0 <ferror@plt+0x7420>
  4090ac:	orr	x1, x3, x6
  4090b0:	cbz	x1, 409438 <ferror@plt+0x7b98>
  4090b4:	cmn	w0, #0x1
  4090b8:	b.eq	409588 <ferror@plt+0x7ce8>  // b.none
  4090bc:	mov	x1, #0x7fff                	// #32767
  4090c0:	mvn	w0, w0
  4090c4:	cmp	x13, x1
  4090c8:	b.ne	408f70 <ferror@plt+0x76d0>  // b.any
  4090cc:	orr	x0, x2, x10
  4090d0:	cbnz	x0, 408d58 <ferror@plt+0x74b8>
  4090d4:	nop
  4090d8:	mov	x2, #0x0                   	// #0
  4090dc:	fmov	d0, x2
  4090e0:	lsl	x0, x11, #63
  4090e4:	orr	x3, x0, #0x7fff000000000000
  4090e8:	fmov	v0.d[1], x3
  4090ec:	b	408cfc <ferror@plt+0x745c>
  4090f0:	add	x7, x1, #0x1
  4090f4:	tst	x7, #0x7ffe
  4090f8:	b.ne	40927c <ferror@plt+0x79dc>  // b.any
  4090fc:	orr	x11, x3, x6
  409100:	cbnz	x1, 409404 <ferror@plt+0x7b64>
  409104:	orr	x7, x2, x10
  409108:	cbz	x11, 409468 <ferror@plt+0x7bc8>
  40910c:	cbz	x7, 409360 <ferror@plt+0x7ac0>
  409110:	adds	x6, x6, x10
  409114:	adc	x3, x2, x3
  409118:	tbz	x3, #51, 408c80 <ferror@plt+0x73e0>
  40911c:	and	x3, x3, #0xfff7ffffffffffff
  409120:	and	x0, x6, #0x7
  409124:	mov	w4, #0x0                   	// #0
  409128:	mov	x1, #0x1                   	// #1
  40912c:	b	408c94 <ferror@plt+0x73f4>
  409130:	subs	x9, x6, x10
  409134:	cmp	x6, x10
  409138:	sbc	x5, x3, x2
  40913c:	tbnz	x5, #51, 4092a8 <ferror@plt+0x7a08>
  409140:	orr	x7, x9, x5
  409144:	cbnz	x7, 4093b8 <ferror@plt+0x7b18>
  409148:	and	x12, x12, #0xc00000
  40914c:	mov	x5, #0x0                   	// #0
  409150:	cmp	x12, #0x800, lsl #12
  409154:	mov	x1, #0x0                   	// #0
  409158:	cset	w8, eq  // eq = none
  40915c:	b	408e38 <ferror@plt+0x7598>
  409160:	mov	x1, #0x7fff                	// #32767
  409164:	neg	w0, w0
  409168:	orr	x3, x3, #0x8000000000000
  40916c:	cmp	x13, x1
  409170:	b.eq	408d4c <ferror@plt+0x74ac>  // b.none
  409174:	cmp	w0, #0x74
  409178:	b.gt	409230 <ferror@plt+0x7990>
  40917c:	cmp	w0, #0x3f
  409180:	b.gt	4093d0 <ferror@plt+0x7b30>
  409184:	mov	w1, #0x40                  	// #64
  409188:	sub	w1, w1, w0
  40918c:	lsr	x5, x6, x0
  409190:	lsl	x6, x6, x1
  409194:	cmp	x6, #0x0
  409198:	lsl	x6, x3, x1
  40919c:	cset	x1, ne  // ne = any
  4091a0:	orr	x6, x6, x5
  4091a4:	lsr	x0, x3, x0
  4091a8:	orr	x6, x6, x1
  4091ac:	sub	x2, x2, x0
  4091b0:	b	40923c <ferror@plt+0x799c>
  4091b4:	orr	x2, x2, x10
  4091b8:	cmp	x2, #0x0
  4091bc:	cset	x0, ne  // ne = any
  4091c0:	adds	x6, x0, x6
  4091c4:	cinc	x3, x3, cs  // cs = hs, nlast
  4091c8:	b	408eb0 <ferror@plt+0x7610>
  4091cc:	mov	w2, #0x80                  	// #128
  4091d0:	sub	w2, w2, w0
  4091d4:	cmp	w0, #0x40
  4091d8:	sub	w6, w1, #0x3f
  4091dc:	lsl	x0, x3, x2
  4091e0:	orr	x0, x5, x0
  4091e4:	csel	x5, x0, x5, ne  // ne = any
  4091e8:	lsr	x6, x3, x6
  4091ec:	cmp	x5, #0x0
  4091f0:	mov	x3, #0x0                   	// #0
  4091f4:	cset	x0, ne  // ne = any
  4091f8:	orr	x6, x0, x6
  4091fc:	mov	x7, x6
  409200:	b	408c84 <ferror@plt+0x73e4>
  409204:	mov	w5, #0x80                  	// #128
  409208:	sub	w5, w5, w0
  40920c:	subs	w0, w0, #0x40
  409210:	lsl	x5, x2, x5
  409214:	orr	x5, x10, x5
  409218:	csel	x10, x5, x10, ne  // ne = any
  40921c:	lsr	x2, x2, x0
  409220:	cmp	x10, #0x0
  409224:	cset	x4, ne  // ne = any
  409228:	orr	x4, x4, x2
  40922c:	b	408c0c <ferror@plt+0x736c>
  409230:	orr	x3, x3, x6
  409234:	cmp	x3, #0x0
  409238:	cset	x6, ne  // ne = any
  40923c:	subs	x6, x10, x6
  409240:	mov	x1, x13
  409244:	sbc	x3, x2, xzr
  409248:	mov	x14, x4
  40924c:	b	408c14 <ferror@plt+0x7374>
  409250:	mov	w4, #0x80                  	// #128
  409254:	sub	w4, w4, w0
  409258:	subs	w0, w0, #0x40
  40925c:	lsl	x4, x2, x4
  409260:	orr	x4, x10, x4
  409264:	csel	x10, x4, x10, ne  // ne = any
  409268:	lsr	x2, x2, x0
  40926c:	cmp	x10, #0x0
  409270:	cset	x0, ne  // ne = any
  409274:	orr	x0, x0, x2
  409278:	b	4091c0 <ferror@plt+0x7920>
  40927c:	mov	x0, #0x7fff                	// #32767
  409280:	cmp	x7, x0
  409284:	b.eq	4094b8 <ferror@plt+0x7c18>  // b.none
  409288:	adds	x6, x6, x10
  40928c:	mov	x1, x7
  409290:	adc	x3, x2, x3
  409294:	mov	w4, #0x0                   	// #0
  409298:	ubfx	x0, x6, #1, #3
  40929c:	extr	x6, x3, x6, #1
  4092a0:	lsr	x3, x3, #1
  4092a4:	b	408c94 <ferror@plt+0x73f4>
  4092a8:	cmp	x10, x6
  4092ac:	mov	w8, w4
  4092b0:	sbc	x5, x2, x3
  4092b4:	sub	x6, x10, x6
  4092b8:	mov	x14, x4
  4092bc:	b	408c1c <ferror@plt+0x737c>
  4092c0:	mov	x12, #0x7fff                	// #32767
  4092c4:	cmp	x1, x12
  4092c8:	b.eq	4092f0 <ferror@plt+0x7a50>  // b.none
  4092cc:	cmp	x13, x12
  4092d0:	b.eq	4094e4 <ferror@plt+0x7c44>  // b.none
  4092d4:	cbnz	x11, 409308 <ferror@plt+0x7a68>
  4092d8:	cbnz	x7, 4094f4 <ferror@plt+0x7c54>
  4092dc:	mov	x5, #0xffffffffffffffff    	// #-1
  4092e0:	mov	x7, #0xffffffffffff        	// #281474976710655
  4092e4:	mov	w0, #0x1                   	// #1
  4092e8:	mov	w8, #0x0                   	// #0
  4092ec:	b	408d8c <ferror@plt+0x74ec>
  4092f0:	cbz	x11, 4094dc <ferror@plt+0x7c3c>
  4092f4:	lsr	x0, x3, #50
  4092f8:	cmp	x13, x1
  4092fc:	eor	x0, x0, #0x1
  409300:	and	w0, w0, #0x1
  409304:	b.eq	4094e4 <ferror@plt+0x7c44>  // b.none
  409308:	cbz	x7, 408d6c <ferror@plt+0x74cc>
  40930c:	bfi	x5, x3, #61, #3
  409310:	lsr	x7, x3, #3
  409314:	tbz	x3, #50, 409330 <ferror@plt+0x7a90>
  409318:	lsr	x1, x2, #3
  40931c:	tbnz	x2, #50, 409330 <ferror@plt+0x7a90>
  409320:	mov	x5, x9
  409324:	mov	w8, w4
  409328:	bfi	x5, x2, #61, #3
  40932c:	mov	x7, x1
  409330:	extr	x7, x7, x5, #61
  409334:	bfi	x5, x7, #61, #3
  409338:	lsr	x7, x7, #3
  40933c:	b	408d84 <ferror@plt+0x74e4>
  409340:	subs	x6, x6, x10
  409344:	sbc	x3, x3, x2
  409348:	b	408c14 <ferror@plt+0x7374>
  40934c:	cbz	x7, 409454 <ferror@plt+0x7bb4>
  409350:	mov	x3, x2
  409354:	mov	x6, x10
  409358:	mov	w8, w4
  40935c:	mov	x14, x4
  409360:	mov	x1, #0x0                   	// #0
  409364:	mov	x2, #0x0                   	// #0
  409368:	b	40909c <ferror@plt+0x77fc>
  40936c:	ands	x2, x12, #0xc00000
  409370:	b.eq	4093fc <ferror@plt+0x7b5c>  // b.none
  409374:	cmp	x2, #0x400, lsl #12
  409378:	eor	w0, w8, #0x1
  40937c:	cset	w1, eq  // eq = none
  409380:	tst	w1, w0
  409384:	b.ne	4094d0 <ferror@plt+0x7c30>  // b.any
  409388:	cmp	x2, #0x800, lsl #12
  40938c:	b.eq	409524 <ferror@plt+0x7c84>  // b.none
  409390:	cmp	x2, #0x400, lsl #12
  409394:	mov	w0, #0x14                  	// #20
  409398:	b.ne	408ee8 <ferror@plt+0x7648>  // b.any
  40939c:	mov	x3, #0xffffffffffffffff    	// #-1
  4093a0:	mov	x1, #0x7ffe                	// #32766
  4093a4:	mov	x6, x3
  4093a8:	mov	w4, #0x0                   	// #0
  4093ac:	mov	w0, #0x14                  	// #20
  4093b0:	cbnz	x14, 408fcc <ferror@plt+0x772c>
  4093b4:	b	408fc4 <ferror@plt+0x7724>
  4093b8:	mov	x6, x9
  4093bc:	b	408c1c <ferror@plt+0x737c>
  4093c0:	orr	x3, x3, x6
  4093c4:	cmp	x3, #0x0
  4093c8:	cset	x6, ne  // ne = any
  4093cc:	b	408fac <ferror@plt+0x770c>
  4093d0:	mov	w1, #0x80                  	// #128
  4093d4:	sub	w1, w1, w0
  4093d8:	subs	w0, w0, #0x40
  4093dc:	lsl	x1, x3, x1
  4093e0:	orr	x1, x6, x1
  4093e4:	csel	x6, x1, x6, ne  // ne = any
  4093e8:	lsr	x3, x3, x0
  4093ec:	cmp	x6, #0x0
  4093f0:	cset	x6, ne  // ne = any
  4093f4:	orr	x6, x6, x3
  4093f8:	b	40923c <ferror@plt+0x799c>
  4093fc:	mov	w0, #0x14                  	// #20
  409400:	b	408f2c <ferror@plt+0x768c>
  409404:	mov	x7, #0x7fff                	// #32767
  409408:	cmp	x1, x7
  40940c:	b.eq	409540 <ferror@plt+0x7ca0>  // b.none
  409410:	cmp	x13, x7
  409414:	b.eq	4095a4 <ferror@plt+0x7d04>  // b.none
  409418:	cbnz	x11, 409558 <ferror@plt+0x7cb8>
  40941c:	mov	x3, x2
  409420:	mov	x6, x10
  409424:	mov	x1, #0x7fff                	// #32767
  409428:	b	408d70 <ferror@plt+0x74d0>
  40942c:	orr	x0, x2, x10
  409430:	cbz	x0, 409080 <ferror@plt+0x77e0>
  409434:	b	408d58 <ferror@plt+0x74b8>
  409438:	mov	x0, #0x7fff                	// #32767
  40943c:	cmp	x13, x0
  409440:	b.eq	40942c <ferror@plt+0x7b8c>  // b.none
  409444:	mov	x3, x2
  409448:	mov	x6, x10
  40944c:	mov	x1, x13
  409450:	b	408e18 <ferror@plt+0x7578>
  409454:	and	x12, x12, #0xc00000
  409458:	mov	x5, #0x0                   	// #0
  40945c:	cmp	x12, #0x800, lsl #12
  409460:	cset	w8, eq  // eq = none
  409464:	b	408e38 <ferror@plt+0x7598>
  409468:	mov	x3, x2
  40946c:	mov	x6, x10
  409470:	b	408c84 <ferror@plt+0x73e4>
  409474:	mov	w1, #0x80                  	// #128
  409478:	sub	w1, w1, w0
  40947c:	subs	w0, w0, #0x40
  409480:	lsl	x1, x3, x1
  409484:	orr	x1, x6, x1
  409488:	csel	x6, x1, x6, ne  // ne = any
  40948c:	lsr	x3, x3, x0
  409490:	cmp	x6, #0x0
  409494:	cset	x6, ne  // ne = any
  409498:	orr	x6, x6, x3
  40949c:	b	408fac <ferror@plt+0x770c>
  4094a0:	cmp	x10, x6
  4094a4:	mov	x1, x13
  4094a8:	sbc	x3, x2, x3
  4094ac:	sub	x6, x10, x6
  4094b0:	mov	x14, x4
  4094b4:	b	408c14 <ferror@plt+0x7374>
  4094b8:	ands	x2, x12, #0xc00000
  4094bc:	b.eq	4093fc <ferror@plt+0x7b5c>  // b.none
  4094c0:	cmp	x2, #0x400, lsl #12
  4094c4:	eor	w0, w8, #0x1
  4094c8:	csel	w0, w0, wzr, eq  // eq = none
  4094cc:	cbz	w0, 409388 <ferror@plt+0x7ae8>
  4094d0:	mov	w0, #0x14                  	// #20
  4094d4:	mov	x11, #0x0                   	// #0
  4094d8:	b	408f2c <ferror@plt+0x768c>
  4094dc:	cmp	x13, x1
  4094e0:	b.ne	4092d8 <ferror@plt+0x7a38>  // b.any
  4094e4:	cbz	x7, 409598 <ferror@plt+0x7cf8>
  4094e8:	tst	x2, #0x4000000000000
  4094ec:	csinc	w0, w0, wzr, ne  // ne = any
  4094f0:	cbnz	x11, 40930c <ferror@plt+0x7a6c>
  4094f4:	mov	w8, w4
  4094f8:	mov	x3, x2
  4094fc:	mov	x6, x10
  409500:	mov	x1, #0x7fff                	// #32767
  409504:	b	408d70 <ferror@plt+0x74d0>
  409508:	orr	x7, x9, x5
  40950c:	cbz	x7, 409454 <ferror@plt+0x7bb4>
  409510:	mov	x3, x5
  409514:	and	x0, x9, #0x7
  409518:	mov	x6, x9
  40951c:	mov	w4, #0x1                   	// #1
  409520:	b	408c94 <ferror@plt+0x73f4>
  409524:	cbnz	x11, 4095b8 <ferror@plt+0x7d18>
  409528:	mov	x3, #0xffffffffffffffff    	// #-1
  40952c:	mov	w8, #0x0                   	// #0
  409530:	mov	x6, x3
  409534:	mov	x1, #0x7ffe                	// #32766
  409538:	mov	w0, #0x14                  	// #20
  40953c:	b	408cc4 <ferror@plt+0x7424>
  409540:	cbz	x11, 4095c4 <ferror@plt+0x7d24>
  409544:	lsr	x0, x3, #50
  409548:	cmp	x13, x1
  40954c:	eor	x0, x0, #0x1
  409550:	and	w0, w0, #0x1
  409554:	b.eq	4095e4 <ferror@plt+0x7d44>  // b.none
  409558:	orr	x10, x2, x10
  40955c:	cbz	x10, 408d6c <ferror@plt+0x74cc>
  409560:	bfi	x5, x3, #61, #3
  409564:	lsr	x7, x3, #3
  409568:	tbz	x3, #50, 409330 <ferror@plt+0x7a90>
  40956c:	lsr	x1, x2, #3
  409570:	tbnz	x2, #50, 409330 <ferror@plt+0x7a90>
  409574:	and	x5, x9, #0x1fffffffffffffff
  409578:	mov	w8, w4
  40957c:	orr	x5, x5, x2, lsl #61
  409580:	mov	x7, x1
  409584:	b	409330 <ferror@plt+0x7a90>
  409588:	adds	x6, x6, x10
  40958c:	mov	x1, x13
  409590:	adc	x3, x2, x3
  409594:	b	408eb0 <ferror@plt+0x7610>
  409598:	cbz	x11, 4092dc <ferror@plt+0x7a3c>
  40959c:	mov	x1, #0x7fff                	// #32767
  4095a0:	b	408d70 <ferror@plt+0x74d0>
  4095a4:	orr	x1, x2, x10
  4095a8:	cbnz	x1, 4095d4 <ferror@plt+0x7d34>
  4095ac:	cbz	x11, 409080 <ferror@plt+0x77e0>
  4095b0:	mov	x1, #0x7fff                	// #32767
  4095b4:	b	408d70 <ferror@plt+0x74d0>
  4095b8:	mov	w0, #0x14                  	// #20
  4095bc:	mov	x11, #0x1                   	// #1
  4095c0:	b	408f2c <ferror@plt+0x768c>
  4095c4:	cmp	x13, x1
  4095c8:	b.ne	40941c <ferror@plt+0x7b7c>  // b.any
  4095cc:	orr	x1, x2, x10
  4095d0:	cbz	x1, 409080 <ferror@plt+0x77e0>
  4095d4:	tst	x2, #0x4000000000000
  4095d8:	csinc	w0, w0, wzr, ne  // ne = any
  4095dc:	cbnz	x11, 409560 <ferror@plt+0x7cc0>
  4095e0:	b	40941c <ferror@plt+0x7b7c>
  4095e4:	orr	x1, x2, x10
  4095e8:	cbnz	x1, 4095d4 <ferror@plt+0x7d34>
  4095ec:	mov	x1, #0x7fff                	// #32767
  4095f0:	b	408d70 <ferror@plt+0x74d0>
  4095f4:	mov	x5, #0x0                   	// #0
  4095f8:	mov	w1, #0x7fff                	// #32767
  4095fc:	mov	x7, #0x0                   	// #0
  409600:	b	408ce0 <ferror@plt+0x7440>
  409604:	nop
  409608:	tbz	w0, #0, 409618 <ferror@plt+0x7d78>
  40960c:	movi	v1.2s, #0x0
  409610:	fdiv	s0, s1, s1
  409614:	mrs	x1, fpsr
  409618:	tbz	w0, #1, 40962c <ferror@plt+0x7d8c>
  40961c:	fmov	s1, #1.000000000000000000e+00
  409620:	movi	v2.2s, #0x0
  409624:	fdiv	s0, s1, s2
  409628:	mrs	x1, fpsr
  40962c:	tbz	w0, #2, 40964c <ferror@plt+0x7dac>
  409630:	mov	w2, #0xc5ae                	// #50606
  409634:	mov	w1, #0x7f7fffff            	// #2139095039
  409638:	movk	w2, #0x749d, lsl #16
  40963c:	fmov	s1, w1
  409640:	fmov	s2, w2
  409644:	fadd	s0, s1, s2
  409648:	mrs	x1, fpsr
  40964c:	tbz	w0, #3, 40965c <ferror@plt+0x7dbc>
  409650:	movi	v1.2s, #0x80, lsl #16
  409654:	fmul	s0, s1, s1
  409658:	mrs	x1, fpsr
  40965c:	tbz	w0, #4, 409674 <ferror@plt+0x7dd4>
  409660:	mov	w0, #0x7f7fffff            	// #2139095039
  409664:	fmov	s2, #1.000000000000000000e+00
  409668:	fmov	s1, w0
  40966c:	fsub	s0, s1, s2
  409670:	mrs	x0, fpsr
  409674:	ret
  409678:	stp	x29, x30, [sp, #-64]!
  40967c:	mov	x29, sp
  409680:	stp	x19, x20, [sp, #16]
  409684:	adrp	x20, 41b000 <ferror@plt+0x19760>
  409688:	add	x20, x20, #0xdf0
  40968c:	stp	x21, x22, [sp, #32]
  409690:	adrp	x21, 41b000 <ferror@plt+0x19760>
  409694:	add	x21, x21, #0xde8
  409698:	sub	x20, x20, x21
  40969c:	mov	w22, w0
  4096a0:	stp	x23, x24, [sp, #48]
  4096a4:	mov	x23, x1
  4096a8:	mov	x24, x2
  4096ac:	bl	4014d8 <mbrtowc@plt-0x38>
  4096b0:	cmp	xzr, x20, asr #3
  4096b4:	b.eq	4096e0 <ferror@plt+0x7e40>  // b.none
  4096b8:	asr	x20, x20, #3
  4096bc:	mov	x19, #0x0                   	// #0
  4096c0:	ldr	x3, [x21, x19, lsl #3]
  4096c4:	mov	x2, x24
  4096c8:	add	x19, x19, #0x1
  4096cc:	mov	x1, x23
  4096d0:	mov	w0, w22
  4096d4:	blr	x3
  4096d8:	cmp	x20, x19
  4096dc:	b.ne	4096c0 <ferror@plt+0x7e20>  // b.any
  4096e0:	ldp	x19, x20, [sp, #16]
  4096e4:	ldp	x21, x22, [sp, #32]
  4096e8:	ldp	x23, x24, [sp, #48]
  4096ec:	ldp	x29, x30, [sp], #64
  4096f0:	ret
  4096f4:	nop
  4096f8:	ret
  4096fc:	nop
  409700:	adrp	x2, 41c000 <ferror@plt+0x1a760>
  409704:	mov	x1, #0x0                   	// #0
  409708:	ldr	x2, [x2, #472]
  40970c:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409710 <.fini>:
  409710:	stp	x29, x30, [sp, #-16]!
  409714:	mov	x29, sp
  409718:	ldp	x29, x30, [sp], #16
  40971c:	ret
