$date
	Sun Oct 23 07:17:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#912445
b10101 !
1"
#912446
b10101 &
b10101 %
1$
#912447
0"
#912450
b1000000 &
b1000000 %
#912454
b100000 &
b100000 %
#912458
b10000 &
b10000 %
#912462
b1000 &
b1000 %
#912466
b100 &
b100 %
#912470
b10 &
b10 %
#912474
b1 &
b1 %
1#
#912478
b0 &
0#
b0 %
0$
#1995008
b1111 !
1"
#1995010
b1111 &
b1111 %
1$
#1995011
0"
#1995014
b101110 &
b101110 %
#1995018
b10111 &
b10111 %
#1995022
b1000110 &
b1000110 %
#1995026
b100011 &
b100011 %
#1995030
b1101010 &
b1101010 %
#1995034
b110101 &
b110101 %
#1995038
b10100000 &
b10100000 %
#1995042
b1010000 &
b1010000 %
#1995046
b101000 &
b101000 %
#1995050
b10100 &
b10100 %
#1995054
b1010 &
b1010 %
#1995058
b101 &
b101 %
#1995062
b10000 &
b10000 %
#1995066
b1000 &
b1000 %
#1995070
b100 &
b100 %
#1995074
b10 &
b10 %
#1995078
b1 &
1#
b1 %
#1995082
b0 &
b0 %
0#
0$
#2934596
b110 !
1"
#2934598
b110 &
b110 %
1$
#2934599
0"
#2934602
b11 &
b11 %
#2934606
b1010 &
b1010 %
#2934610
b101 &
b101 %
#2934614
b10000 &
b10000 %
#2934618
b1000 &
b1000 %
#2934622
b100 &
b100 %
#2934626
b10 &
b10 %
#2934630
b1 &
1#
b1 %
#2934634
b0 &
b0 %
0#
0$
#4500012
