Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May  3 20:48:47 2021
| Host         : DESKTOP-J9SQMIT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |              20 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
|           Clock Signal           |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
|  hcsr04/dist_o_reg[11]_0[0]      |                                 | hcsr04/AS[0]                    |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG             | hcsr04/rs_trig                  | hcsr04/p_0_in                   |                1 |              1 |         1.00 |
|  sound_signal/buzzer_reg_i_2_n_0 |                                 |                                 |                1 |              1 |         1.00 |
|  led_bar/led_bar_o_reg[2]/G0     |                                 |                                 |                1 |              1 |         1.00 |
|  led_bar/led_bar_o_reg[1]/G0     |                                 |                                 |                1 |              1 |         1.00 |
|  led_bar/led_bar_o_reg[6]/G0     |                                 |                                 |                1 |              1 |         1.00 |
|  led_bar/led_bar_o_reg[3]/G0     |                                 |                                 |                1 |              1 |         1.00 |
|  led_bar/led_bar_o_reg[5]/G0     |                                 |                                 |                1 |              1 |         1.00 |
|  led_bar/led_bar_o_reg[4]/G0     |                                 |                                 |                1 |              1 |         1.00 |
|  led_bar/led_bar_o_reg[7]/G0     |                                 |                                 |                1 |              1 |         1.00 |
|  led_bar/led_bar_o_reg[8]/G0     |                                 |                                 |                1 |              1 |         1.00 |
|  led_bar/led_bar_o_reg[9]/G0     |                                 |                                 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG             |                                 |                                 |                3 |              3 |         1.00 |
|  CLK100MHZ_IBUF_BUFG             | sound_signal/s_state[3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG             |                                 | hcsr04/s_trig_timer             |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG             | hcsr04/dist_o[15]_i_1_n_0       |                                 |                6 |             16 |         2.67 |
|  CLK100MHZ_IBUF_BUFG             | hcsr04/s_dist_timer[15]_i_2_n_0 | hcsr04/s_dist_timer[15]_i_1_n_0 |                2 |             16 |         8.00 |
+----------------------------------+---------------------------------+---------------------------------+------------------+----------------+--------------+


