// Seed: 1573684388
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    output tri id_3,
    input tri1 id_4,
    output supply1 id_5,
    input supply1 id_6,
    output uwire id_7,
    output supply0 id_8,
    input tri1 id_9
);
  wire id_11;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    output uwire id_6,
    output uwire id_7,
    input supply1 id_8,
    output supply0 id_9,
    output supply1 id_10,
    input tri id_11,
    input wor id_12,
    input tri1 id_13,
    output tri id_14,
    input wand id_15
    , id_43,
    output supply1 id_16,
    input wand id_17,
    input wor id_18,
    input wor id_19,
    output uwire id_20,
    input uwire id_21,
    input uwire id_22,
    output supply0 id_23,
    input tri id_24,
    input tri id_25,
    input supply1 id_26,
    input wire id_27,
    input wire id_28,
    output tri1 id_29,
    input supply1 id_30,
    output tri1 id_31,
    input tri id_32,
    output wand id_33,
    output supply0 id_34,
    output wand id_35,
    output wor id_36,
    input wor id_37,
    input wire id_38,
    input wire id_39,
    output wire id_40,
    input wand id_41
);
  wire id_44;
  module_0(
      id_4, id_27, id_41, id_7, id_21, id_23, id_41, id_20, id_23, id_13
  );
  assign id_35 = 1 == 1;
endmodule
