{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1408978752954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1408978752954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 25 16:59:12 2014 " "Processing started: Mon Aug 25 16:59:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1408978752954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1408978752954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EXE -c EXE " "Command: quartus_map --read_settings_files=on --write_settings_files=off EXE -c EXE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1408978752955 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1408978753280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csr-csr_behave " "Found design unit 1: csr-csr_behave" {  } { { "csr.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/csr.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753797 ""} { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "csr.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/csr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder_behave " "Found design unit 1: adder-adder_behave" {  } { { "adder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/adder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753800 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_behave " "Found design unit 1: alu-alu_behave" {  } { { "alu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/alu.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753802 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shifter_behave " "Found design unit 1: shifter-shifter_behave" {  } { { "shifter.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/shifter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753804 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imm_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_handler-imm_handler_behave " "Found design unit 1: imm_handler-imm_handler_behave" {  } { { "imm_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/imm_handler.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753806 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_handler " "Found entity 1: imm_handler" {  } { { "imm_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/imm_handler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file instructions_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions_types " "Found design unit 1: instructions_types" {  } { { "instructions_types.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/instructions_types.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_complete.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exe_complete-exe_complete_behave " "Found design unit 1: exe_complete-exe_complete_behave" {  } { { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753810 ""} { "Info" "ISGN_ENTITY_NAME" "1 exe_complete " "Found entity 1: exe_complete" {  } { { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_block_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exe_block_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exe_block_decoder-exe_block_decoder_behave " "Found design unit 1: exe_block_decoder-exe_block_decoder_behave" {  } { { "exe_block_decoder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_block_decoder.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753812 ""} { "Info" "ISGN_ENTITY_NAME" "1 exe_block_decoder " "Found entity 1: exe_block_decoder" {  } { { "exe_block_decoder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_block_decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bbl_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bbl_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bbl_handler-bbl_handler_behave " "Found design unit 1: bbl_handler-bbl_handler_behave" {  } { { "bbl_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/bbl_handler.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753814 ""} { "Info" "ISGN_ENTITY_NAME" "1 bbl_handler " "Found entity 1: bbl_handler" {  } { { "bbl_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/bbl_handler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suber.vhd 2 1 " "Found 2 design units, including 1 entities, in source file suber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 suber-suber_behave " "Found design unit 1: suber-suber_behave" {  } { { "suber.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/suber.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753817 ""} { "Info" "ISGN_ENTITY_NAME" "1 suber " "Found entity 1: suber" {  } { { "suber.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/suber.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/cache/gmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/cache/gmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gmemory-gmemory_behave " "Found design unit 1: gmemory-gmemory_behave" {  } { { "../../Cache/gmemory.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/gmemory.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753819 ""} { "Info" "ISGN_ENTITY_NAME" "1 gmemory " "Found entity 1: gmemory" {  } { { "../../Cache/gmemory.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/gmemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/cache/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/cache/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-cache_behave " "Found design unit 1: cache-cache_behave" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753823 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_forwarder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file_forwarder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file_forwarder-reg_file_forwarder_behave " "Found design unit 1: reg_file_forwarder-reg_file_forwarder_behave" {  } { { "reg_file_forwarder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/reg_file_forwarder.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753825 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file_forwarder " "Found entity 1: reg_file_forwarder" {  } { { "reg_file_forwarder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/reg_file_forwarder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swap_resolver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file swap_resolver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 swap_resolver-swap_resolver_behave " "Found design unit 1: swap_resolver-swap_resolver_behave" {  } { { "swap_resolver.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/swap_resolver.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753828 ""} { "Info" "ISGN_ENTITY_NAME" "1 swap_resolver " "Found entity 1: swap_resolver" {  } { { "swap_resolver.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/swap_resolver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_store_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file load_store_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_store_unit-load_store_unit_behave " "Found design unit 1: load_store_unit-load_store_unit_behave" {  } { { "load_store_unit.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/load_store_unit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753830 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_store_unit " "Found entity 1: load_store_unit" {  } { { "load_store_unit.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/load_store_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408978753830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408978753830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exe_complete " "Elaborating entity \"exe_complete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1408978753870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exe_block_decoder exe_block_decoder:exe_decoder " "Elaborating entity \"exe_block_decoder\" for hierarchy \"exe_block_decoder:exe_decoder\"" {  } { { "exe_complete.vhd" "exe_decoder" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978753875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter\"" {  } { { "exe_complete.vhd" "shifter" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978753878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_handler imm_handler:imm_handler " "Elaborating entity \"imm_handler\" for hierarchy \"imm_handler:imm_handler\"" {  } { { "exe_complete.vhd" "imm_handler" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978753881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr csr:csr " "Elaborating entity \"csr\" for hierarchy \"csr:csr\"" {  } { { "exe_complete.vhd" "csr" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978753883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "exe_complete.vhd" "alu" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978753885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suber alu:alu\|suber:sub " "Elaborating entity \"suber\" for hierarchy \"alu:alu\|suber:sub\"" {  } { { "alu.vhd" "sub" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/alu.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978753888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:alu\|adder:add " "Elaborating entity \"adder\" for hierarchy \"alu:alu\|adder:add\"" {  } { { "alu.vhd" "add" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/alu.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978753890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swap_resolver swap_resolver:resolver " "Elaborating entity \"swap_resolver\" for hierarchy \"swap_resolver:resolver\"" {  } { { "exe_complete.vhd" "resolver" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978753894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_store_unit load_store_unit:load_store_u " "Elaborating entity \"load_store_unit\" for hierarchy \"load_store_unit:load_store_u\"" {  } { { "exe_complete.vhd" "load_store_u" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978753897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_forwarder reg_file_forwarder:reg_file_forward " "Elaborating entity \"reg_file_forwarder\" for hierarchy \"reg_file_forwarder:reg_file_forward\"" {  } { { "exe_complete.vhd" "reg_file_forward" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408978753900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1408978757812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978757812 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[21\] " "No output dependent on input pin \"ir_in\[21\]\"" {  } { { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978757967 "|exe_complete|ir_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[22\] " "No output dependent on input pin \"ir_in\[22\]\"" {  } { { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978757967 "|exe_complete|ir_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[23\] " "No output dependent on input pin \"ir_in\[23\]\"" {  } { { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978757967 "|exe_complete|ir_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[24\] " "No output dependent on input pin \"ir_in\[24\]\"" {  } { { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978757967 "|exe_complete|ir_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[29\] " "No output dependent on input pin \"ir_in\[29\]\"" {  } { { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978757967 "|exe_complete|ir_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[30\] " "No output dependent on input pin \"ir_in\[30\]\"" {  } { { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978757967 "|exe_complete|ir_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[31\] " "No output dependent on input pin \"ir_in\[31\]\"" {  } { { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978757967 "|exe_complete|ir_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_type.INVALID " "No output dependent on input pin \"instr_type.INVALID\"" {  } { { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978757967 "|exe_complete|instr_type.INVALID"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_type.BBL " "No output dependent on input pin \"instr_type.BBL\"" {  } { { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978757967 "|exe_complete|instr_type.BBL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs_in\[31\] " "No output dependent on input pin \"rs_in\[31\]\"" {  } { { "exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408978757967 "|exe_complete|rs_in[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1408978757967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1497 " "Implemented 1497 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "202 " "Implemented 202 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1408978757968 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1408978757968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1183 " "Implemented 1183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1408978757968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1408978757968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1408978757996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 25 16:59:17 2014 " "Processing ended: Mon Aug 25 16:59:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1408978757996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1408978757996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1408978757996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1408978757996 ""}
