Personal repository for playing with transaction-level verilog leading up to RISC-V CPU architecture.

Follows course from: https://github.com/stevehoover/LF-Building-a-RISC-V-CPU-Core
