
STM32_TMCM_1260_alternative.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ee4  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001fa0  08001fa0  00002fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001fd0  08001fd0  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001fd0  08001fd0  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001fd0  08001fd0  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001fd0  08001fd0  00002fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001fd4  08001fd4  00002fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001fd8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08001fe4  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08001fe4  00003090  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000499a  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000118e  00000000  00000000  000079ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000578  00000000  00000000  00008b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000414  00000000  00000000  000090d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000195b9  00000000  00000000  000094ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006d79  00000000  00000000  00022aa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099cf9  00000000  00000000  0002981e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c3517  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001244  00000000  00000000  000c355c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  000c47a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08001f88 	.word	0x08001f88

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08001f88 	.word	0x08001f88

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <TMC5160_Enable>:
/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */


// Enable driver (active low)
static inline void TMC5160_Enable(void) {
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(DRV_ENN_GPIO_Port, DRV_ENN_Pin, GPIO_PIN_RESET);
 8000220:	2390      	movs	r3, #144	@ 0x90
 8000222:	05db      	lsls	r3, r3, #23
 8000224:	2200      	movs	r2, #0
 8000226:	2104      	movs	r1, #4
 8000228:	0018      	movs	r0, r3
 800022a:	f000 fd81 	bl	8000d30 <HAL_GPIO_WritePin>
    // Keep as output low
}
 800022e:	46c0      	nop			@ (mov r8, r8)
 8000230:	46bd      	mov	sp, r7
 8000232:	bd80      	pop	{r7, pc}

08000234 <TMC5160_Disable>:

// Disable driver (let external pull-up do the work), so there is no 5V -> 3V3 feeding
static inline void TMC5160_Disable(void) {
 8000234:	b580      	push	{r7, lr}
 8000236:	b086      	sub	sp, #24
 8000238:	af00      	add	r7, sp, #0
	// Make PA2 input, high-Z
	    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	0018      	movs	r0, r3
 800023e:	2314      	movs	r3, #20
 8000240:	001a      	movs	r2, r3
 8000242:	2100      	movs	r1, #0
 8000244:	f001 fe74 	bl	8001f30 <memset>
	    GPIO_InitStruct.Pin = DRV_ENN_Pin;
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	2204      	movs	r2, #4
 800024c:	601a      	str	r2, [r3, #0]
	    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	2200      	movs	r2, #0
 8000252:	605a      	str	r2, [r3, #4]
	    GPIO_InitStruct.Pull = GPIO_NOPULL; // let external pull-up pull it high
 8000254:	1d3b      	adds	r3, r7, #4
 8000256:	2200      	movs	r2, #0
 8000258:	609a      	str	r2, [r3, #8]
	    HAL_GPIO_Init(DRV_ENN_GPIO_Port, &GPIO_InitStruct);
 800025a:	1d3a      	adds	r2, r7, #4
 800025c:	2390      	movs	r3, #144	@ 0x90
 800025e:	05db      	lsls	r3, r3, #23
 8000260:	0011      	movs	r1, r2
 8000262:	0018      	movs	r0, r3
 8000264:	f000 fbec 	bl	8000a40 <HAL_GPIO_Init>
}
 8000268:	46c0      	nop			@ (mov r8, r8)
 800026a:	46bd      	mov	sp, r7
 800026c:	b006      	add	sp, #24
 800026e:	bd80      	pop	{r7, pc}

08000270 <TMC5160_CS_LOW>:
static void MX_GPIO_Init(void);
static void MX_SPI1_Init(void);
/* USER CODE BEGIN PFP */


static inline void TMC5160_CS_LOW(void) {
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TMC5160_CS_GPIO_Port, TMC5160_CS_Pin, GPIO_PIN_RESET);
 8000274:	2390      	movs	r3, #144	@ 0x90
 8000276:	05db      	lsls	r3, r3, #23
 8000278:	2200      	movs	r2, #0
 800027a:	2110      	movs	r1, #16
 800027c:	0018      	movs	r0, r3
 800027e:	f000 fd57 	bl	8000d30 <HAL_GPIO_WritePin>
}
 8000282:	46c0      	nop			@ (mov r8, r8)
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}

08000288 <TMC5160_CS_HIGH>:
static inline void TMC5160_CS_HIGH(void) {
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TMC5160_CS_GPIO_Port, TMC5160_CS_Pin, GPIO_PIN_SET);
 800028c:	2390      	movs	r3, #144	@ 0x90
 800028e:	05db      	lsls	r3, r3, #23
 8000290:	2201      	movs	r2, #1
 8000292:	2110      	movs	r1, #16
 8000294:	0018      	movs	r0, r3
 8000296:	f000 fd4b 	bl	8000d30 <HAL_GPIO_WritePin>
}
 800029a:	46c0      	nop			@ (mov r8, r8)
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}

080002a0 <TMC5160_WriteReg>:


uint32_t TMC5160_WriteReg(uint8_t address, uint32_t value) {
 80002a0:	b5b0      	push	{r4, r5, r7, lr}
 80002a2:	b08a      	sub	sp, #40	@ 0x28
 80002a4:	af02      	add	r7, sp, #8
 80002a6:	0002      	movs	r2, r0
 80002a8:	6039      	str	r1, [r7, #0]
 80002aa:	1dfb      	adds	r3, r7, #7
 80002ac:	701a      	strb	r2, [r3, #0]
    uint32_t ret;

    // This is NOT re-positioning register fields. This is simply breaking a 32-bit integer into 4 bytes so SPI can send them. SPI sends 8 bits at a time.
    // Your MCU cannot send a 32-bit word directly.
    // So this converts: uint32_t value = 0xAABBCCDD; into: tx[1] = 0xAA; tx[2] = 0xBB; tx[3] = 0xCC; tx[4] = 0xDD
    tx[0] = address | 0x80; // MSB = 1 → WRITE // MSB=0 for write // 8 bits // address + R/W
 80002ae:	1dfb      	adds	r3, r7, #7
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	2280      	movs	r2, #128	@ 0x80
 80002b4:	4252      	negs	r2, r2
 80002b6:	4313      	orrs	r3, r2
 80002b8:	b2da      	uxtb	r2, r3
 80002ba:	2114      	movs	r1, #20
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	701a      	strb	r2, [r3, #0]
    tx[1] = (value >> 24) & 0xFF; // 8 bits // data[31:24] // How do we extract bits 31..24? // We move them into the lowest 8-bit position, then mask.
 80002c0:	683b      	ldr	r3, [r7, #0]
 80002c2:	0e1b      	lsrs	r3, r3, #24
 80002c4:	b2da      	uxtb	r2, r3
 80002c6:	187b      	adds	r3, r7, r1
 80002c8:	705a      	strb	r2, [r3, #1]
    // This is called byte extraction, not bit manipulation.
    // and shifting is how you extract the correct byte (MSB first) from a 32-bit register value
    // by shifting to the right you get your needed 8 bits in tx byte value;

    tx[2] = (value >> 16) & 0xFF; // 8 bits // data[23:16]
 80002ca:	683b      	ldr	r3, [r7, #0]
 80002cc:	0c1b      	lsrs	r3, r3, #16
 80002ce:	b2da      	uxtb	r2, r3
 80002d0:	187b      	adds	r3, r7, r1
 80002d2:	709a      	strb	r2, [r3, #2]
    tx[3] = (value >> 8) & 0xFF; // 8 bits // data[15:8]
 80002d4:	683b      	ldr	r3, [r7, #0]
 80002d6:	0a1b      	lsrs	r3, r3, #8
 80002d8:	b2da      	uxtb	r2, r3
 80002da:	187b      	adds	r3, r7, r1
 80002dc:	70da      	strb	r2, [r3, #3]
    tx[4] = value & 0xFF; // 8 bits // data[7:0] // LSB last out
 80002de:	683b      	ldr	r3, [r7, #0]
 80002e0:	b2da      	uxtb	r2, r3
 80002e2:	000c      	movs	r4, r1
 80002e4:	187b      	adds	r3, r7, r1
 80002e6:	711a      	strb	r2, [r3, #4]

    TMC5160_CS_LOW();
 80002e8:	f7ff ffc2 	bl	8000270 <TMC5160_CS_LOW>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 5, HAL_MAX_DELAY); // sends out from tx[0] to tx [4] (LSB transmitted last as per datasheet)
 80002ec:	250c      	movs	r5, #12
 80002ee:	197a      	adds	r2, r7, r5
 80002f0:	1939      	adds	r1, r7, r4
 80002f2:	480f      	ldr	r0, [pc, #60]	@ (8000330 <TMC5160_WriteReg+0x90>)
 80002f4:	2301      	movs	r3, #1
 80002f6:	425b      	negs	r3, r3
 80002f8:	9300      	str	r3, [sp, #0]
 80002fa:	2305      	movs	r3, #5
 80002fc:	f001 fac0 	bl	8001880 <HAL_SPI_TransmitReceive>
    // and also receives back same tx data as response or ACK that data was received correctly and stored in rx[5]
    TMC5160_CS_HIGH();
 8000300:	f7ff ffc2 	bl	8000288 <TMC5160_CS_HIGH>

    ret = ((uint32_t)rx[1] << 24) | ((uint32_t)rx[2] << 16) | ((uint32_t)rx[3] << 8) | rx[4];
 8000304:	0029      	movs	r1, r5
 8000306:	187b      	adds	r3, r7, r1
 8000308:	785b      	ldrb	r3, [r3, #1]
 800030a:	061a      	lsls	r2, r3, #24
 800030c:	187b      	adds	r3, r7, r1
 800030e:	789b      	ldrb	r3, [r3, #2]
 8000310:	041b      	lsls	r3, r3, #16
 8000312:	431a      	orrs	r2, r3
 8000314:	187b      	adds	r3, r7, r1
 8000316:	78db      	ldrb	r3, [r3, #3]
 8000318:	021b      	lsls	r3, r3, #8
 800031a:	4313      	orrs	r3, r2
 800031c:	187a      	adds	r2, r7, r1
 800031e:	7912      	ldrb	r2, [r2, #4]
 8000320:	4313      	orrs	r3, r2
 8000322:	61fb      	str	r3, [r7, #28]
    return ret;
 8000324:	69fb      	ldr	r3, [r7, #28]
}
 8000326:	0018      	movs	r0, r3
 8000328:	46bd      	mov	sp, r7
 800032a:	b008      	add	sp, #32
 800032c:	bdb0      	pop	{r4, r5, r7, pc}
 800032e:	46c0      	nop			@ (mov r8, r8)
 8000330:	20000028 	.word	0x20000028

08000334 <TMC5160_ReadReg>:

uint32_t TMC5160_ReadReg(uint8_t address) {
 8000334:	b5b0      	push	{r4, r5, r7, lr}
 8000336:	b08a      	sub	sp, #40	@ 0x28
 8000338:	af02      	add	r7, sp, #8
 800033a:	0002      	movs	r2, r0
 800033c:	1dfb      	adds	r3, r7, #7
 800033e:	701a      	strb	r2, [r3, #0]
    // That’s why TMC datasheets always show “read requires two transfers”.
    // You need two consecutive SPI transfers: 1. Send read request (address byte, rest 0); 2. Read the data on the next SPI transfer;


    // --- First transfer: send read command --- so the chip prepares the data
    tx[0] = address & 0x7F;  // MSB = 0 → READ;
 8000340:	1dfb      	adds	r3, r7, #7
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	227f      	movs	r2, #127	@ 0x7f
 8000346:	4013      	ands	r3, r2
 8000348:	b2da      	uxtb	r2, r3
 800034a:	2414      	movs	r4, #20
 800034c:	193b      	adds	r3, r7, r4
 800034e:	701a      	strb	r2, [r3, #0]
    tx[1] = tx[2] = tx[3] = tx[4] = 0;
 8000350:	193b      	adds	r3, r7, r4
 8000352:	2200      	movs	r2, #0
 8000354:	711a      	strb	r2, [r3, #4]
 8000356:	193b      	adds	r3, r7, r4
 8000358:	791a      	ldrb	r2, [r3, #4]
 800035a:	193b      	adds	r3, r7, r4
 800035c:	70da      	strb	r2, [r3, #3]
 800035e:	193b      	adds	r3, r7, r4
 8000360:	78da      	ldrb	r2, [r3, #3]
 8000362:	193b      	adds	r3, r7, r4
 8000364:	709a      	strb	r2, [r3, #2]
 8000366:	193b      	adds	r3, r7, r4
 8000368:	789a      	ldrb	r2, [r3, #2]
 800036a:	193b      	adds	r3, r7, r4
 800036c:	705a      	strb	r2, [r3, #1]
    // read access does not transfer data to the addressed register, but it transfers the address only and its 32 data bits are dummies, and, further the
    // following read or write access delivers back the data read from the address transmitted in the preceding read cycle.
    // For read access, the data bits might have any value (-). So, one can set them to 0.

    TMC5160_CS_LOW();
 800036e:	f7ff ff7f 	bl	8000270 <TMC5160_CS_LOW>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 5, HAL_MAX_DELAY);
 8000372:	250c      	movs	r5, #12
 8000374:	197a      	adds	r2, r7, r5
 8000376:	1939      	adds	r1, r7, r4
 8000378:	481e      	ldr	r0, [pc, #120]	@ (80003f4 <TMC5160_ReadReg+0xc0>)
 800037a:	2301      	movs	r3, #1
 800037c:	425b      	negs	r3, r3
 800037e:	9300      	str	r3, [sp, #0]
 8000380:	2305      	movs	r3, #5
 8000382:	f001 fa7d 	bl	8001880 <HAL_SPI_TransmitReceive>
    TMC5160_CS_HIGH();
 8000386:	f7ff ff7f 	bl	8000288 <TMC5160_CS_HIGH>

    // --- Second transfer: clock out the data --- send the same read command again to get data out from chip
        tx[0] = 0;  // dummy bytes // no need to input address bc the data now will be given from first transfer
 800038a:	193b      	adds	r3, r7, r4
 800038c:	2200      	movs	r2, #0
 800038e:	701a      	strb	r2, [r3, #0]
        tx[1] = tx[2] = tx[3] = tx[4] = 0; // dummy data bits
 8000390:	193b      	adds	r3, r7, r4
 8000392:	2200      	movs	r2, #0
 8000394:	711a      	strb	r2, [r3, #4]
 8000396:	193b      	adds	r3, r7, r4
 8000398:	791a      	ldrb	r2, [r3, #4]
 800039a:	193b      	adds	r3, r7, r4
 800039c:	70da      	strb	r2, [r3, #3]
 800039e:	193b      	adds	r3, r7, r4
 80003a0:	78da      	ldrb	r2, [r3, #3]
 80003a2:	193b      	adds	r3, r7, r4
 80003a4:	709a      	strb	r2, [r3, #2]
 80003a6:	193b      	adds	r3, r7, r4
 80003a8:	789a      	ldrb	r2, [r3, #2]
 80003aa:	193b      	adds	r3, r7, r4
 80003ac:	705a      	strb	r2, [r3, #1]

        TMC5160_CS_LOW();
 80003ae:	f7ff ff5f 	bl	8000270 <TMC5160_CS_LOW>
        HAL_SPI_TransmitReceive(&hspi1, tx, rx, 5, HAL_MAX_DELAY);
 80003b2:	197a      	adds	r2, r7, r5
 80003b4:	1939      	adds	r1, r7, r4
 80003b6:	480f      	ldr	r0, [pc, #60]	@ (80003f4 <TMC5160_ReadReg+0xc0>)
 80003b8:	2301      	movs	r3, #1
 80003ba:	425b      	negs	r3, r3
 80003bc:	9300      	str	r3, [sp, #0]
 80003be:	2305      	movs	r3, #5
 80003c0:	f001 fa5e 	bl	8001880 <HAL_SPI_TransmitReceive>
        TMC5160_CS_HIGH();
 80003c4:	f7ff ff60 	bl	8000288 <TMC5160_CS_HIGH>

    ret = ((uint32_t)rx[1] << 24) | ((uint32_t)rx[2] << 16) | ((uint32_t)rx[3] << 8) | rx[4];
 80003c8:	0029      	movs	r1, r5
 80003ca:	187b      	adds	r3, r7, r1
 80003cc:	785b      	ldrb	r3, [r3, #1]
 80003ce:	061a      	lsls	r2, r3, #24
 80003d0:	187b      	adds	r3, r7, r1
 80003d2:	789b      	ldrb	r3, [r3, #2]
 80003d4:	041b      	lsls	r3, r3, #16
 80003d6:	431a      	orrs	r2, r3
 80003d8:	187b      	adds	r3, r7, r1
 80003da:	78db      	ldrb	r3, [r3, #3]
 80003dc:	021b      	lsls	r3, r3, #8
 80003de:	4313      	orrs	r3, r2
 80003e0:	187a      	adds	r2, r7, r1
 80003e2:	7912      	ldrb	r2, [r2, #4]
 80003e4:	4313      	orrs	r3, r2
 80003e6:	61fb      	str	r3, [r7, #28]
    return ret;
 80003e8:	69fb      	ldr	r3, [r7, #28]
}
 80003ea:	0018      	movs	r0, r3
 80003ec:	46bd      	mov	sp, r7
 80003ee:	b008      	add	sp, #32
 80003f0:	bdb0      	pop	{r4, r5, r7, pc}
 80003f2:	46c0      	nop			@ (mov r8, r8)
 80003f4:	20000028 	.word	0x20000028

080003f8 <TMC5160_Init>:

void TMC5160_Init(void) {
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
    TMC5160_WriteReg(GCONF, 0x00000008); // 0x00000008 -> 0x00, 0x00, 0x00, 0x08 -> 4 bytes -> 32 bits -> 0000 0000 0000 0000 0000 0000 0000 1000
 80003fe:	2108      	movs	r1, #8
 8000400:	2000      	movs	r0, #0
 8000402:	f7ff ff4d 	bl	80002a0 <TMC5160_WriteReg>

    uint32_t val = TMC5160_ReadReg(GCONF); // check if all bits where set correctly for debugging mode
 8000406:	2000      	movs	r0, #0
 8000408:	f7ff ff94 	bl	8000334 <TMC5160_ReadReg>
 800040c:	0003      	movs	r3, r0
 800040e:	607b      	str	r3, [r7, #4]

    TMC5160_WriteReg(IHOLD_IRUN, IHOLD_IRUN_VALUE);
 8000410:	4b17      	ldr	r3, [pc, #92]	@ (8000470 <TMC5160_Init+0x78>)
 8000412:	0019      	movs	r1, r3
 8000414:	2010      	movs	r0, #16
 8000416:	f7ff ff43 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(CHOPCONF, CHOPCONF_VALUE);
 800041a:	4b16      	ldr	r3, [pc, #88]	@ (8000474 <TMC5160_Init+0x7c>)
 800041c:	0019      	movs	r1, r3
 800041e:	206c      	movs	r0, #108	@ 0x6c
 8000420:	f7ff ff3e 	bl	80002a0 <TMC5160_WriteReg>

    // Set motion mode to positioning
    TMC5160_WriteReg(RAMPMODE, 0); // Motor moves according to position commands (XTARGET) using all motion parameters
 8000424:	2100      	movs	r1, #0
 8000426:	2020      	movs	r0, #32
 8000428:	f7ff ff3a 	bl	80002a0 <TMC5160_WriteReg>
    // Set max velocity, acceleration, deceleration
    TMC5160_WriteReg(VSTART, 0x00000000); // VSTART = 0 → motor starts from zero velocity (usually fine).
 800042c:	2100      	movs	r1, #0
 800042e:	2023      	movs	r0, #35	@ 0x23
 8000430:	f7ff ff36 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(Amax, 500);
 8000434:	23fa      	movs	r3, #250	@ 0xfa
 8000436:	005b      	lsls	r3, r3, #1
 8000438:	0019      	movs	r1, r3
 800043a:	2026      	movs	r0, #38	@ 0x26
 800043c:	f7ff ff30 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(Dmax, 500);
 8000440:	23fa      	movs	r3, #250	@ 0xfa
 8000442:	005b      	lsls	r3, r3, #1
 8000444:	0019      	movs	r1, r3
 8000446:	2028      	movs	r0, #40	@ 0x28
 8000448:	f7ff ff2a 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(D1, 1); // minimal safe deceleration stop velocity
 800044c:	2101      	movs	r1, #1
 800044e:	202a      	movs	r0, #42	@ 0x2a
 8000450:	f7ff ff26 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(VSTOP, 10);
 8000454:	210a      	movs	r1, #10
 8000456:	202b      	movs	r0, #43	@ 0x2b
 8000458:	f7ff ff22 	bl	80002a0 <TMC5160_WriteReg>
    TMC5160_WriteReg(VMAX, 50000);
 800045c:	4b06      	ldr	r3, [pc, #24]	@ (8000478 <TMC5160_Init+0x80>)
 800045e:	0019      	movs	r1, r3
 8000460:	2027      	movs	r0, #39	@ 0x27
 8000462:	f7ff ff1d 	bl	80002a0 <TMC5160_WriteReg>
    // TMC5160_WriteReg(Amax, 500); -> uint32_t value = 500; -> 500 = 0x000001F4 -> tx[1] = 0x00, tx[2] = 0x00, tx[3] = 0x01, tx[4] = 0xF4
    // 500 = 0x000001F4 -> int32 (32 bits or 4 bytes), in hex two numbers represent 8 bits (1 byte)
    // 500 = 0x000001F4 = 0000'0000 0000'0000 0000'0001 1111'0100
    // so 0x000001F4 -> 00 00 01 F4
    // Each register is accessed via 32 data bits even if it uses less than 32 data bits. (from datasheet)
}
 8000466:	46c0      	nop			@ (mov r8, r8)
 8000468:	46bd      	mov	sp, r7
 800046a:	b002      	add	sp, #8
 800046c:	bd80      	pop	{r7, pc}
 800046e:	46c0      	nop			@ (mov r8, r8)
 8000470:	00061005 	.word	0x00061005
 8000474:	080100c3 	.word	0x080100c3
 8000478:	0000c350 	.word	0x0000c350

0800047c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000482:	f000 f9a1 	bl	80007c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000486:	f000 f82b 	bl	80004e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800048a:	f000 f8a7 	bl	80005dc <MX_GPIO_Init>
  MX_SPI1_Init();
 800048e:	f000 f867 	bl	8000560 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  TMC5160_CS_HIGH();
 8000492:	f7ff fef9 	bl	8000288 <TMC5160_CS_HIGH>
  HAL_Delay(10);
 8000496:	200a      	movs	r0, #10
 8000498:	f000 f9fa 	bl	8000890 <HAL_Delay>

  // Driver disabled by default (external pull-up)
  TMC5160_Disable();
 800049c:	f7ff feca 	bl	8000234 <TMC5160_Disable>
  HAL_Delay(10); // let things stabilize
 80004a0:	200a      	movs	r0, #10
 80004a2:	f000 f9f5 	bl	8000890 <HAL_Delay>


  TMC5160_Init();
 80004a6:	f7ff ffa7 	bl	80003f8 <TMC5160_Init>

  // Enable driver after configuration
  TMC5160_Enable();
 80004aa:	f7ff feb7 	bl	800021c <TMC5160_Enable>
  HAL_Delay(10); // small delay to let driver enable
 80004ae:	200a      	movs	r0, #10
 80004b0:	f000 f9ee 	bl	8000890 <HAL_Delay>
  // Never enable DRV_ENN before configuring registers — can cause motor to jerk with undefined current/microstep.
  // Driver can be disabled any time if you need to stop the motor immediately — the motor will coast.


  // Move 10 revolutions
  TMC5160_WriteReg(XTARGET, 2000);
 80004b4:	23fa      	movs	r3, #250	@ 0xfa
 80004b6:	00db      	lsls	r3, r3, #3
 80004b8:	0019      	movs	r1, r3
 80004ba:	202d      	movs	r0, #45	@ 0x2d
 80004bc:	f7ff fef0 	bl	80002a0 <TMC5160_WriteReg>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Wait while motor reaches target
	  uint32_t xactual = TMC5160_ReadReg(0x21); // XACTUAL
 80004c0:	2021      	movs	r0, #33	@ 0x21
 80004c2:	f7ff ff37 	bl	8000334 <TMC5160_ReadReg>
 80004c6:	0003      	movs	r3, r0
 80004c8:	607b      	str	r3, [r7, #4]
	  if (xactual >= 2000) { // in full steps, so 10 revolutions × 200 steps/rev = 2000 steps
 80004ca:	687a      	ldr	r2, [r7, #4]
 80004cc:	23fa      	movs	r3, #250	@ 0xfa
 80004ce:	00db      	lsls	r3, r3, #3
 80004d0:	429a      	cmp	r2, r3
 80004d2:	d300      	bcc.n	80004d6 <main+0x5a>
		  break;
 80004d4:	e003      	b.n	80004de <main+0x62>
	  }
	  HAL_Delay(10);
 80004d6:	200a      	movs	r0, #10
 80004d8:	f000 f9da 	bl	8000890 <HAL_Delay>
  {
 80004dc:	e7f0      	b.n	80004c0 <main+0x44>

    /* USER CODE BEGIN 3 */
  }

  // Motor reached position
  while (1);
 80004de:	e7fe      	b.n	80004de <main+0x62>

080004e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e0:	b590      	push	{r4, r7, lr}
 80004e2:	b093      	sub	sp, #76	@ 0x4c
 80004e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004e6:	2414      	movs	r4, #20
 80004e8:	193b      	adds	r3, r7, r4
 80004ea:	0018      	movs	r0, r3
 80004ec:	2334      	movs	r3, #52	@ 0x34
 80004ee:	001a      	movs	r2, r3
 80004f0:	2100      	movs	r1, #0
 80004f2:	f001 fd1d 	bl	8001f30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004f6:	1d3b      	adds	r3, r7, #4
 80004f8:	0018      	movs	r0, r3
 80004fa:	2310      	movs	r3, #16
 80004fc:	001a      	movs	r2, r3
 80004fe:	2100      	movs	r1, #0
 8000500:	f001 fd16 	bl	8001f30 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000504:	0021      	movs	r1, r4
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2202      	movs	r2, #2
 800050a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2201      	movs	r2, #1
 8000510:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000512:	187b      	adds	r3, r7, r1
 8000514:	2210      	movs	r2, #16
 8000516:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000518:	187b      	adds	r3, r7, r1
 800051a:	2200      	movs	r2, #0
 800051c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800051e:	187b      	adds	r3, r7, r1
 8000520:	0018      	movs	r0, r3
 8000522:	f000 fc23 	bl	8000d6c <HAL_RCC_OscConfig>
 8000526:	1e03      	subs	r3, r0, #0
 8000528:	d001      	beq.n	800052e <SystemClock_Config+0x4e>
  {
    Error_Handler();
 800052a:	f000 f88f 	bl	800064c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800052e:	1d3b      	adds	r3, r7, #4
 8000530:	2207      	movs	r2, #7
 8000532:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000534:	1d3b      	adds	r3, r7, #4
 8000536:	2200      	movs	r2, #0
 8000538:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800053a:	1d3b      	adds	r3, r7, #4
 800053c:	2200      	movs	r2, #0
 800053e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000540:	1d3b      	adds	r3, r7, #4
 8000542:	2200      	movs	r2, #0
 8000544:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000546:	1d3b      	adds	r3, r7, #4
 8000548:	2100      	movs	r1, #0
 800054a:	0018      	movs	r0, r3
 800054c:	f000 ff94 	bl	8001478 <HAL_RCC_ClockConfig>
 8000550:	1e03      	subs	r3, r0, #0
 8000552:	d001      	beq.n	8000558 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000554:	f000 f87a 	bl	800064c <Error_Handler>
  }
}
 8000558:	46c0      	nop			@ (mov r8, r8)
 800055a:	46bd      	mov	sp, r7
 800055c:	b013      	add	sp, #76	@ 0x4c
 800055e:	bd90      	pop	{r4, r7, pc}

08000560 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000564:	4b1b      	ldr	r3, [pc, #108]	@ (80005d4 <MX_SPI1_Init+0x74>)
 8000566:	4a1c      	ldr	r2, [pc, #112]	@ (80005d8 <MX_SPI1_Init+0x78>)
 8000568:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800056a:	4b1a      	ldr	r3, [pc, #104]	@ (80005d4 <MX_SPI1_Init+0x74>)
 800056c:	2282      	movs	r2, #130	@ 0x82
 800056e:	0052      	lsls	r2, r2, #1
 8000570:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000572:	4b18      	ldr	r3, [pc, #96]	@ (80005d4 <MX_SPI1_Init+0x74>)
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000578:	4b16      	ldr	r3, [pc, #88]	@ (80005d4 <MX_SPI1_Init+0x74>)
 800057a:	22e0      	movs	r2, #224	@ 0xe0
 800057c:	00d2      	lsls	r2, r2, #3
 800057e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000580:	4b14      	ldr	r3, [pc, #80]	@ (80005d4 <MX_SPI1_Init+0x74>)
 8000582:	2202      	movs	r2, #2
 8000584:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000586:	4b13      	ldr	r3, [pc, #76]	@ (80005d4 <MX_SPI1_Init+0x74>)
 8000588:	2201      	movs	r2, #1
 800058a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800058c:	4b11      	ldr	r3, [pc, #68]	@ (80005d4 <MX_SPI1_Init+0x74>)
 800058e:	2280      	movs	r2, #128	@ 0x80
 8000590:	0092      	lsls	r2, r2, #2
 8000592:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000594:	4b0f      	ldr	r3, [pc, #60]	@ (80005d4 <MX_SPI1_Init+0x74>)
 8000596:	2200      	movs	r2, #0
 8000598:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800059a:	4b0e      	ldr	r3, [pc, #56]	@ (80005d4 <MX_SPI1_Init+0x74>)
 800059c:	2200      	movs	r2, #0
 800059e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80005a0:	4b0c      	ldr	r3, [pc, #48]	@ (80005d4 <MX_SPI1_Init+0x74>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005a6:	4b0b      	ldr	r3, [pc, #44]	@ (80005d4 <MX_SPI1_Init+0x74>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80005ac:	4b09      	ldr	r3, [pc, #36]	@ (80005d4 <MX_SPI1_Init+0x74>)
 80005ae:	2207      	movs	r2, #7
 80005b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80005b2:	4b08      	ldr	r3, [pc, #32]	@ (80005d4 <MX_SPI1_Init+0x74>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80005b8:	4b06      	ldr	r3, [pc, #24]	@ (80005d4 <MX_SPI1_Init+0x74>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80005be:	4b05      	ldr	r3, [pc, #20]	@ (80005d4 <MX_SPI1_Init+0x74>)
 80005c0:	0018      	movs	r0, r3
 80005c2:	f001 f8a5 	bl	8001710 <HAL_SPI_Init>
 80005c6:	1e03      	subs	r3, r0, #0
 80005c8:	d001      	beq.n	80005ce <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80005ca:	f000 f83f 	bl	800064c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80005ce:	46c0      	nop			@ (mov r8, r8)
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	20000028 	.word	0x20000028
 80005d8:	40013000 	.word	0x40013000

080005dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e2:	1d3b      	adds	r3, r7, #4
 80005e4:	0018      	movs	r0, r3
 80005e6:	2314      	movs	r3, #20
 80005e8:	001a      	movs	r2, r3
 80005ea:	2100      	movs	r1, #0
 80005ec:	f001 fca0 	bl	8001f30 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f0:	4b15      	ldr	r3, [pc, #84]	@ (8000648 <MX_GPIO_Init+0x6c>)
 80005f2:	695a      	ldr	r2, [r3, #20]
 80005f4:	4b14      	ldr	r3, [pc, #80]	@ (8000648 <MX_GPIO_Init+0x6c>)
 80005f6:	2180      	movs	r1, #128	@ 0x80
 80005f8:	0289      	lsls	r1, r1, #10
 80005fa:	430a      	orrs	r2, r1
 80005fc:	615a      	str	r2, [r3, #20]
 80005fe:	4b12      	ldr	r3, [pc, #72]	@ (8000648 <MX_GPIO_Init+0x6c>)
 8000600:	695a      	ldr	r2, [r3, #20]
 8000602:	2380      	movs	r3, #128	@ 0x80
 8000604:	029b      	lsls	r3, r3, #10
 8000606:	4013      	ands	r3, r2
 8000608:	603b      	str	r3, [r7, #0]
 800060a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_4, GPIO_PIN_RESET);
 800060c:	2390      	movs	r3, #144	@ 0x90
 800060e:	05db      	lsls	r3, r3, #23
 8000610:	2200      	movs	r2, #0
 8000612:	2114      	movs	r1, #20
 8000614:	0018      	movs	r0, r3
 8000616:	f000 fb8b 	bl	8000d30 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4;
 800061a:	1d3b      	adds	r3, r7, #4
 800061c:	2214      	movs	r2, #20
 800061e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000620:	1d3b      	adds	r3, r7, #4
 8000622:	2201      	movs	r2, #1
 8000624:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000626:	1d3b      	adds	r3, r7, #4
 8000628:	2200      	movs	r2, #0
 800062a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	2200      	movs	r2, #0
 8000630:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000632:	1d3a      	adds	r2, r7, #4
 8000634:	2390      	movs	r3, #144	@ 0x90
 8000636:	05db      	lsls	r3, r3, #23
 8000638:	0011      	movs	r1, r2
 800063a:	0018      	movs	r0, r3
 800063c:	f000 fa00 	bl	8000a40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000640:	46c0      	nop			@ (mov r8, r8)
 8000642:	46bd      	mov	sp, r7
 8000644:	b006      	add	sp, #24
 8000646:	bd80      	pop	{r7, pc}
 8000648:	40021000 	.word	0x40021000

0800064c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000650:	b672      	cpsid	i
}
 8000652:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000654:	46c0      	nop			@ (mov r8, r8)
 8000656:	e7fd      	b.n	8000654 <Error_Handler+0x8>

08000658 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800065e:	4b0f      	ldr	r3, [pc, #60]	@ (800069c <HAL_MspInit+0x44>)
 8000660:	699a      	ldr	r2, [r3, #24]
 8000662:	4b0e      	ldr	r3, [pc, #56]	@ (800069c <HAL_MspInit+0x44>)
 8000664:	2101      	movs	r1, #1
 8000666:	430a      	orrs	r2, r1
 8000668:	619a      	str	r2, [r3, #24]
 800066a:	4b0c      	ldr	r3, [pc, #48]	@ (800069c <HAL_MspInit+0x44>)
 800066c:	699b      	ldr	r3, [r3, #24]
 800066e:	2201      	movs	r2, #1
 8000670:	4013      	ands	r3, r2
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000676:	4b09      	ldr	r3, [pc, #36]	@ (800069c <HAL_MspInit+0x44>)
 8000678:	69da      	ldr	r2, [r3, #28]
 800067a:	4b08      	ldr	r3, [pc, #32]	@ (800069c <HAL_MspInit+0x44>)
 800067c:	2180      	movs	r1, #128	@ 0x80
 800067e:	0549      	lsls	r1, r1, #21
 8000680:	430a      	orrs	r2, r1
 8000682:	61da      	str	r2, [r3, #28]
 8000684:	4b05      	ldr	r3, [pc, #20]	@ (800069c <HAL_MspInit+0x44>)
 8000686:	69da      	ldr	r2, [r3, #28]
 8000688:	2380      	movs	r3, #128	@ 0x80
 800068a:	055b      	lsls	r3, r3, #21
 800068c:	4013      	ands	r3, r2
 800068e:	603b      	str	r3, [r7, #0]
 8000690:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000692:	46c0      	nop			@ (mov r8, r8)
 8000694:	46bd      	mov	sp, r7
 8000696:	b002      	add	sp, #8
 8000698:	bd80      	pop	{r7, pc}
 800069a:	46c0      	nop			@ (mov r8, r8)
 800069c:	40021000 	.word	0x40021000

080006a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80006a0:	b590      	push	{r4, r7, lr}
 80006a2:	b08b      	sub	sp, #44	@ 0x2c
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a8:	2414      	movs	r4, #20
 80006aa:	193b      	adds	r3, r7, r4
 80006ac:	0018      	movs	r0, r3
 80006ae:	2314      	movs	r3, #20
 80006b0:	001a      	movs	r2, r3
 80006b2:	2100      	movs	r1, #0
 80006b4:	f001 fc3c 	bl	8001f30 <memset>
  if(hspi->Instance==SPI1)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a1c      	ldr	r2, [pc, #112]	@ (8000730 <HAL_SPI_MspInit+0x90>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d132      	bne.n	8000728 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80006c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000734 <HAL_SPI_MspInit+0x94>)
 80006c4:	699a      	ldr	r2, [r3, #24]
 80006c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000734 <HAL_SPI_MspInit+0x94>)
 80006c8:	2180      	movs	r1, #128	@ 0x80
 80006ca:	0149      	lsls	r1, r1, #5
 80006cc:	430a      	orrs	r2, r1
 80006ce:	619a      	str	r2, [r3, #24]
 80006d0:	4b18      	ldr	r3, [pc, #96]	@ (8000734 <HAL_SPI_MspInit+0x94>)
 80006d2:	699a      	ldr	r2, [r3, #24]
 80006d4:	2380      	movs	r3, #128	@ 0x80
 80006d6:	015b      	lsls	r3, r3, #5
 80006d8:	4013      	ands	r3, r2
 80006da:	613b      	str	r3, [r7, #16]
 80006dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	4b15      	ldr	r3, [pc, #84]	@ (8000734 <HAL_SPI_MspInit+0x94>)
 80006e0:	695a      	ldr	r2, [r3, #20]
 80006e2:	4b14      	ldr	r3, [pc, #80]	@ (8000734 <HAL_SPI_MspInit+0x94>)
 80006e4:	2180      	movs	r1, #128	@ 0x80
 80006e6:	0289      	lsls	r1, r1, #10
 80006e8:	430a      	orrs	r2, r1
 80006ea:	615a      	str	r2, [r3, #20]
 80006ec:	4b11      	ldr	r3, [pc, #68]	@ (8000734 <HAL_SPI_MspInit+0x94>)
 80006ee:	695a      	ldr	r2, [r3, #20]
 80006f0:	2380      	movs	r3, #128	@ 0x80
 80006f2:	029b      	lsls	r3, r3, #10
 80006f4:	4013      	ands	r3, r2
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80006fa:	0021      	movs	r1, r4
 80006fc:	187b      	adds	r3, r7, r1
 80006fe:	22e0      	movs	r2, #224	@ 0xe0
 8000700:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000702:	187b      	adds	r3, r7, r1
 8000704:	2202      	movs	r2, #2
 8000706:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000708:	187b      	adds	r3, r7, r1
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800070e:	187b      	adds	r3, r7, r1
 8000710:	2203      	movs	r2, #3
 8000712:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000714:	187b      	adds	r3, r7, r1
 8000716:	2200      	movs	r2, #0
 8000718:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800071a:	187a      	adds	r2, r7, r1
 800071c:	2390      	movs	r3, #144	@ 0x90
 800071e:	05db      	lsls	r3, r3, #23
 8000720:	0011      	movs	r1, r2
 8000722:	0018      	movs	r0, r3
 8000724:	f000 f98c 	bl	8000a40 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000728:	46c0      	nop			@ (mov r8, r8)
 800072a:	46bd      	mov	sp, r7
 800072c:	b00b      	add	sp, #44	@ 0x2c
 800072e:	bd90      	pop	{r4, r7, pc}
 8000730:	40013000 	.word	0x40013000
 8000734:	40021000 	.word	0x40021000

08000738 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800073c:	46c0      	nop			@ (mov r8, r8)
 800073e:	e7fd      	b.n	800073c <NMI_Handler+0x4>

08000740 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000744:	46c0      	nop			@ (mov r8, r8)
 8000746:	e7fd      	b.n	8000744 <HardFault_Handler+0x4>

08000748 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800074c:	46c0      	nop			@ (mov r8, r8)
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}

08000752 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000752:	b580      	push	{r7, lr}
 8000754:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000756:	46c0      	nop			@ (mov r8, r8)
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}

0800075c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000760:	f000 f87a 	bl	8000858 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000764:	46c0      	nop			@ (mov r8, r8)
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800076e:	46c0      	nop			@ (mov r8, r8)
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000774:	480d      	ldr	r0, [pc, #52]	@ (80007ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000776:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000778:	f7ff fff7 	bl	800076a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800077c:	480c      	ldr	r0, [pc, #48]	@ (80007b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800077e:	490d      	ldr	r1, [pc, #52]	@ (80007b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000780:	4a0d      	ldr	r2, [pc, #52]	@ (80007b8 <LoopForever+0xe>)
  movs r3, #0
 8000782:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000784:	e002      	b.n	800078c <LoopCopyDataInit>

08000786 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000786:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000788:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800078a:	3304      	adds	r3, #4

0800078c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800078c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800078e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000790:	d3f9      	bcc.n	8000786 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000792:	4a0a      	ldr	r2, [pc, #40]	@ (80007bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000794:	4c0a      	ldr	r4, [pc, #40]	@ (80007c0 <LoopForever+0x16>)
  movs r3, #0
 8000796:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000798:	e001      	b.n	800079e <LoopFillZerobss>

0800079a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800079a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800079c:	3204      	adds	r2, #4

0800079e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800079e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007a0:	d3fb      	bcc.n	800079a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007a2:	f001 fbcd 	bl	8001f40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007a6:	f7ff fe69 	bl	800047c <main>

080007aa <LoopForever>:

LoopForever:
    b LoopForever
 80007aa:	e7fe      	b.n	80007aa <LoopForever>
  ldr   r0, =_estack
 80007ac:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80007b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007b4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007b8:	08001fd8 	.word	0x08001fd8
  ldr r2, =_sbss
 80007bc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007c0:	20000090 	.word	0x20000090

080007c4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007c4:	e7fe      	b.n	80007c4 <ADC1_COMP_IRQHandler>
	...

080007c8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007cc:	4b07      	ldr	r3, [pc, #28]	@ (80007ec <HAL_Init+0x24>)
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	4b06      	ldr	r3, [pc, #24]	@ (80007ec <HAL_Init+0x24>)
 80007d2:	2110      	movs	r1, #16
 80007d4:	430a      	orrs	r2, r1
 80007d6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80007d8:	2003      	movs	r0, #3
 80007da:	f000 f809 	bl	80007f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007de:	f7ff ff3b 	bl	8000658 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007e2:	2300      	movs	r3, #0
}
 80007e4:	0018      	movs	r0, r3
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	46c0      	nop			@ (mov r8, r8)
 80007ec:	40022000 	.word	0x40022000

080007f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007f0:	b590      	push	{r4, r7, lr}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007f8:	4b14      	ldr	r3, [pc, #80]	@ (800084c <HAL_InitTick+0x5c>)
 80007fa:	681c      	ldr	r4, [r3, #0]
 80007fc:	4b14      	ldr	r3, [pc, #80]	@ (8000850 <HAL_InitTick+0x60>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	0019      	movs	r1, r3
 8000802:	23fa      	movs	r3, #250	@ 0xfa
 8000804:	0098      	lsls	r0, r3, #2
 8000806:	f7ff fc7d 	bl	8000104 <__udivsi3>
 800080a:	0003      	movs	r3, r0
 800080c:	0019      	movs	r1, r3
 800080e:	0020      	movs	r0, r4
 8000810:	f7ff fc78 	bl	8000104 <__udivsi3>
 8000814:	0003      	movs	r3, r0
 8000816:	0018      	movs	r0, r3
 8000818:	f000 f905 	bl	8000a26 <HAL_SYSTICK_Config>
 800081c:	1e03      	subs	r3, r0, #0
 800081e:	d001      	beq.n	8000824 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000820:	2301      	movs	r3, #1
 8000822:	e00f      	b.n	8000844 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2b03      	cmp	r3, #3
 8000828:	d80b      	bhi.n	8000842 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800082a:	6879      	ldr	r1, [r7, #4]
 800082c:	2301      	movs	r3, #1
 800082e:	425b      	negs	r3, r3
 8000830:	2200      	movs	r2, #0
 8000832:	0018      	movs	r0, r3
 8000834:	f000 f8e2 	bl	80009fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000838:	4b06      	ldr	r3, [pc, #24]	@ (8000854 <HAL_InitTick+0x64>)
 800083a:	687a      	ldr	r2, [r7, #4]
 800083c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800083e:	2300      	movs	r3, #0
 8000840:	e000      	b.n	8000844 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000842:	2301      	movs	r3, #1
}
 8000844:	0018      	movs	r0, r3
 8000846:	46bd      	mov	sp, r7
 8000848:	b003      	add	sp, #12
 800084a:	bd90      	pop	{r4, r7, pc}
 800084c:	20000000 	.word	0x20000000
 8000850:	20000008 	.word	0x20000008
 8000854:	20000004 	.word	0x20000004

08000858 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800085c:	4b05      	ldr	r3, [pc, #20]	@ (8000874 <HAL_IncTick+0x1c>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	001a      	movs	r2, r3
 8000862:	4b05      	ldr	r3, [pc, #20]	@ (8000878 <HAL_IncTick+0x20>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	18d2      	adds	r2, r2, r3
 8000868:	4b03      	ldr	r3, [pc, #12]	@ (8000878 <HAL_IncTick+0x20>)
 800086a:	601a      	str	r2, [r3, #0]
}
 800086c:	46c0      	nop			@ (mov r8, r8)
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	46c0      	nop			@ (mov r8, r8)
 8000874:	20000008 	.word	0x20000008
 8000878:	2000008c 	.word	0x2000008c

0800087c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  return uwTick;
 8000880:	4b02      	ldr	r3, [pc, #8]	@ (800088c <HAL_GetTick+0x10>)
 8000882:	681b      	ldr	r3, [r3, #0]
}
 8000884:	0018      	movs	r0, r3
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			@ (mov r8, r8)
 800088c:	2000008c 	.word	0x2000008c

08000890 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000898:	f7ff fff0 	bl	800087c <HAL_GetTick>
 800089c:	0003      	movs	r3, r0
 800089e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	3301      	adds	r3, #1
 80008a8:	d005      	beq.n	80008b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008aa:	4b0a      	ldr	r3, [pc, #40]	@ (80008d4 <HAL_Delay+0x44>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	001a      	movs	r2, r3
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	189b      	adds	r3, r3, r2
 80008b4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80008b6:	46c0      	nop			@ (mov r8, r8)
 80008b8:	f7ff ffe0 	bl	800087c <HAL_GetTick>
 80008bc:	0002      	movs	r2, r0
 80008be:	68bb      	ldr	r3, [r7, #8]
 80008c0:	1ad3      	subs	r3, r2, r3
 80008c2:	68fa      	ldr	r2, [r7, #12]
 80008c4:	429a      	cmp	r2, r3
 80008c6:	d8f7      	bhi.n	80008b8 <HAL_Delay+0x28>
  {
  }
}
 80008c8:	46c0      	nop			@ (mov r8, r8)
 80008ca:	46c0      	nop			@ (mov r8, r8)
 80008cc:	46bd      	mov	sp, r7
 80008ce:	b004      	add	sp, #16
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	46c0      	nop			@ (mov r8, r8)
 80008d4:	20000008 	.word	0x20000008

080008d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008d8:	b590      	push	{r4, r7, lr}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	0002      	movs	r2, r0
 80008e0:	6039      	str	r1, [r7, #0]
 80008e2:	1dfb      	adds	r3, r7, #7
 80008e4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008e6:	1dfb      	adds	r3, r7, #7
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80008ec:	d828      	bhi.n	8000940 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008ee:	4a2f      	ldr	r2, [pc, #188]	@ (80009ac <__NVIC_SetPriority+0xd4>)
 80008f0:	1dfb      	adds	r3, r7, #7
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	b25b      	sxtb	r3, r3
 80008f6:	089b      	lsrs	r3, r3, #2
 80008f8:	33c0      	adds	r3, #192	@ 0xc0
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	589b      	ldr	r3, [r3, r2]
 80008fe:	1dfa      	adds	r2, r7, #7
 8000900:	7812      	ldrb	r2, [r2, #0]
 8000902:	0011      	movs	r1, r2
 8000904:	2203      	movs	r2, #3
 8000906:	400a      	ands	r2, r1
 8000908:	00d2      	lsls	r2, r2, #3
 800090a:	21ff      	movs	r1, #255	@ 0xff
 800090c:	4091      	lsls	r1, r2
 800090e:	000a      	movs	r2, r1
 8000910:	43d2      	mvns	r2, r2
 8000912:	401a      	ands	r2, r3
 8000914:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	019b      	lsls	r3, r3, #6
 800091a:	22ff      	movs	r2, #255	@ 0xff
 800091c:	401a      	ands	r2, r3
 800091e:	1dfb      	adds	r3, r7, #7
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	0018      	movs	r0, r3
 8000924:	2303      	movs	r3, #3
 8000926:	4003      	ands	r3, r0
 8000928:	00db      	lsls	r3, r3, #3
 800092a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800092c:	481f      	ldr	r0, [pc, #124]	@ (80009ac <__NVIC_SetPriority+0xd4>)
 800092e:	1dfb      	adds	r3, r7, #7
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	b25b      	sxtb	r3, r3
 8000934:	089b      	lsrs	r3, r3, #2
 8000936:	430a      	orrs	r2, r1
 8000938:	33c0      	adds	r3, #192	@ 0xc0
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800093e:	e031      	b.n	80009a4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000940:	4a1b      	ldr	r2, [pc, #108]	@ (80009b0 <__NVIC_SetPriority+0xd8>)
 8000942:	1dfb      	adds	r3, r7, #7
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	0019      	movs	r1, r3
 8000948:	230f      	movs	r3, #15
 800094a:	400b      	ands	r3, r1
 800094c:	3b08      	subs	r3, #8
 800094e:	089b      	lsrs	r3, r3, #2
 8000950:	3306      	adds	r3, #6
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	18d3      	adds	r3, r2, r3
 8000956:	3304      	adds	r3, #4
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	1dfa      	adds	r2, r7, #7
 800095c:	7812      	ldrb	r2, [r2, #0]
 800095e:	0011      	movs	r1, r2
 8000960:	2203      	movs	r2, #3
 8000962:	400a      	ands	r2, r1
 8000964:	00d2      	lsls	r2, r2, #3
 8000966:	21ff      	movs	r1, #255	@ 0xff
 8000968:	4091      	lsls	r1, r2
 800096a:	000a      	movs	r2, r1
 800096c:	43d2      	mvns	r2, r2
 800096e:	401a      	ands	r2, r3
 8000970:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	019b      	lsls	r3, r3, #6
 8000976:	22ff      	movs	r2, #255	@ 0xff
 8000978:	401a      	ands	r2, r3
 800097a:	1dfb      	adds	r3, r7, #7
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	0018      	movs	r0, r3
 8000980:	2303      	movs	r3, #3
 8000982:	4003      	ands	r3, r0
 8000984:	00db      	lsls	r3, r3, #3
 8000986:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000988:	4809      	ldr	r0, [pc, #36]	@ (80009b0 <__NVIC_SetPriority+0xd8>)
 800098a:	1dfb      	adds	r3, r7, #7
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	001c      	movs	r4, r3
 8000990:	230f      	movs	r3, #15
 8000992:	4023      	ands	r3, r4
 8000994:	3b08      	subs	r3, #8
 8000996:	089b      	lsrs	r3, r3, #2
 8000998:	430a      	orrs	r2, r1
 800099a:	3306      	adds	r3, #6
 800099c:	009b      	lsls	r3, r3, #2
 800099e:	18c3      	adds	r3, r0, r3
 80009a0:	3304      	adds	r3, #4
 80009a2:	601a      	str	r2, [r3, #0]
}
 80009a4:	46c0      	nop			@ (mov r8, r8)
 80009a6:	46bd      	mov	sp, r7
 80009a8:	b003      	add	sp, #12
 80009aa:	bd90      	pop	{r4, r7, pc}
 80009ac:	e000e100 	.word	0xe000e100
 80009b0:	e000ed00 	.word	0xe000ed00

080009b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	1e5a      	subs	r2, r3, #1
 80009c0:	2380      	movs	r3, #128	@ 0x80
 80009c2:	045b      	lsls	r3, r3, #17
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d301      	bcc.n	80009cc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009c8:	2301      	movs	r3, #1
 80009ca:	e010      	b.n	80009ee <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009cc:	4b0a      	ldr	r3, [pc, #40]	@ (80009f8 <SysTick_Config+0x44>)
 80009ce:	687a      	ldr	r2, [r7, #4]
 80009d0:	3a01      	subs	r2, #1
 80009d2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009d4:	2301      	movs	r3, #1
 80009d6:	425b      	negs	r3, r3
 80009d8:	2103      	movs	r1, #3
 80009da:	0018      	movs	r0, r3
 80009dc:	f7ff ff7c 	bl	80008d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009e0:	4b05      	ldr	r3, [pc, #20]	@ (80009f8 <SysTick_Config+0x44>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009e6:	4b04      	ldr	r3, [pc, #16]	@ (80009f8 <SysTick_Config+0x44>)
 80009e8:	2207      	movs	r2, #7
 80009ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009ec:	2300      	movs	r3, #0
}
 80009ee:	0018      	movs	r0, r3
 80009f0:	46bd      	mov	sp, r7
 80009f2:	b002      	add	sp, #8
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	46c0      	nop			@ (mov r8, r8)
 80009f8:	e000e010 	.word	0xe000e010

080009fc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60b9      	str	r1, [r7, #8]
 8000a04:	607a      	str	r2, [r7, #4]
 8000a06:	210f      	movs	r1, #15
 8000a08:	187b      	adds	r3, r7, r1
 8000a0a:	1c02      	adds	r2, r0, #0
 8000a0c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a0e:	68ba      	ldr	r2, [r7, #8]
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	b25b      	sxtb	r3, r3
 8000a16:	0011      	movs	r1, r2
 8000a18:	0018      	movs	r0, r3
 8000a1a:	f7ff ff5d 	bl	80008d8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000a1e:	46c0      	nop			@ (mov r8, r8)
 8000a20:	46bd      	mov	sp, r7
 8000a22:	b004      	add	sp, #16
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b082      	sub	sp, #8
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	0018      	movs	r0, r3
 8000a32:	f7ff ffbf 	bl	80009b4 <SysTick_Config>
 8000a36:	0003      	movs	r3, r0
}
 8000a38:	0018      	movs	r0, r3
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	b002      	add	sp, #8
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a4e:	e155      	b.n	8000cfc <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	2101      	movs	r1, #1
 8000a56:	697a      	ldr	r2, [r7, #20]
 8000a58:	4091      	lsls	r1, r2
 8000a5a:	000a      	movs	r2, r1
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d100      	bne.n	8000a68 <HAL_GPIO_Init+0x28>
 8000a66:	e146      	b.n	8000cf6 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	2203      	movs	r2, #3
 8000a6e:	4013      	ands	r3, r2
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d005      	beq.n	8000a80 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	2203      	movs	r2, #3
 8000a7a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a7c:	2b02      	cmp	r3, #2
 8000a7e:	d130      	bne.n	8000ae2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	689b      	ldr	r3, [r3, #8]
 8000a84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	2203      	movs	r2, #3
 8000a8c:	409a      	lsls	r2, r3
 8000a8e:	0013      	movs	r3, r2
 8000a90:	43da      	mvns	r2, r3
 8000a92:	693b      	ldr	r3, [r7, #16]
 8000a94:	4013      	ands	r3, r2
 8000a96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	68da      	ldr	r2, [r3, #12]
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	409a      	lsls	r2, r3
 8000aa2:	0013      	movs	r3, r2
 8000aa4:	693a      	ldr	r2, [r7, #16]
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	693a      	ldr	r2, [r7, #16]
 8000aae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	409a      	lsls	r2, r3
 8000abc:	0013      	movs	r3, r2
 8000abe:	43da      	mvns	r2, r3
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	091b      	lsrs	r3, r3, #4
 8000acc:	2201      	movs	r2, #1
 8000ace:	401a      	ands	r2, r3
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	409a      	lsls	r2, r3
 8000ad4:	0013      	movs	r3, r2
 8000ad6:	693a      	ldr	r2, [r7, #16]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	2203      	movs	r2, #3
 8000ae8:	4013      	ands	r3, r2
 8000aea:	2b03      	cmp	r3, #3
 8000aec:	d017      	beq.n	8000b1e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	68db      	ldr	r3, [r3, #12]
 8000af2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	2203      	movs	r2, #3
 8000afa:	409a      	lsls	r2, r3
 8000afc:	0013      	movs	r3, r2
 8000afe:	43da      	mvns	r2, r3
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	4013      	ands	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	689a      	ldr	r2, [r3, #8]
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	409a      	lsls	r2, r3
 8000b10:	0013      	movs	r3, r2
 8000b12:	693a      	ldr	r2, [r7, #16]
 8000b14:	4313      	orrs	r3, r2
 8000b16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	2203      	movs	r2, #3
 8000b24:	4013      	ands	r3, r2
 8000b26:	2b02      	cmp	r3, #2
 8000b28:	d123      	bne.n	8000b72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	08da      	lsrs	r2, r3, #3
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	3208      	adds	r2, #8
 8000b32:	0092      	lsls	r2, r2, #2
 8000b34:	58d3      	ldr	r3, [r2, r3]
 8000b36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	2207      	movs	r2, #7
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	009b      	lsls	r3, r3, #2
 8000b40:	220f      	movs	r2, #15
 8000b42:	409a      	lsls	r2, r3
 8000b44:	0013      	movs	r3, r2
 8000b46:	43da      	mvns	r2, r3
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	691a      	ldr	r2, [r3, #16]
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	2107      	movs	r1, #7
 8000b56:	400b      	ands	r3, r1
 8000b58:	009b      	lsls	r3, r3, #2
 8000b5a:	409a      	lsls	r2, r3
 8000b5c:	0013      	movs	r3, r2
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	08da      	lsrs	r2, r3, #3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	3208      	adds	r2, #8
 8000b6c:	0092      	lsls	r2, r2, #2
 8000b6e:	6939      	ldr	r1, [r7, #16]
 8000b70:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	2203      	movs	r2, #3
 8000b7e:	409a      	lsls	r2, r3
 8000b80:	0013      	movs	r3, r2
 8000b82:	43da      	mvns	r2, r3
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	4013      	ands	r3, r2
 8000b88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	2203      	movs	r2, #3
 8000b90:	401a      	ands	r2, r3
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	005b      	lsls	r3, r3, #1
 8000b96:	409a      	lsls	r2, r3
 8000b98:	0013      	movs	r3, r2
 8000b9a:	693a      	ldr	r2, [r7, #16]
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	685a      	ldr	r2, [r3, #4]
 8000baa:	23c0      	movs	r3, #192	@ 0xc0
 8000bac:	029b      	lsls	r3, r3, #10
 8000bae:	4013      	ands	r3, r2
 8000bb0:	d100      	bne.n	8000bb4 <HAL_GPIO_Init+0x174>
 8000bb2:	e0a0      	b.n	8000cf6 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb4:	4b57      	ldr	r3, [pc, #348]	@ (8000d14 <HAL_GPIO_Init+0x2d4>)
 8000bb6:	699a      	ldr	r2, [r3, #24]
 8000bb8:	4b56      	ldr	r3, [pc, #344]	@ (8000d14 <HAL_GPIO_Init+0x2d4>)
 8000bba:	2101      	movs	r1, #1
 8000bbc:	430a      	orrs	r2, r1
 8000bbe:	619a      	str	r2, [r3, #24]
 8000bc0:	4b54      	ldr	r3, [pc, #336]	@ (8000d14 <HAL_GPIO_Init+0x2d4>)
 8000bc2:	699b      	ldr	r3, [r3, #24]
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	60bb      	str	r3, [r7, #8]
 8000bca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000bcc:	4a52      	ldr	r2, [pc, #328]	@ (8000d18 <HAL_GPIO_Init+0x2d8>)
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	089b      	lsrs	r3, r3, #2
 8000bd2:	3302      	adds	r3, #2
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	589b      	ldr	r3, [r3, r2]
 8000bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	2203      	movs	r2, #3
 8000bde:	4013      	ands	r3, r2
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	220f      	movs	r2, #15
 8000be4:	409a      	lsls	r2, r3
 8000be6:	0013      	movs	r3, r2
 8000be8:	43da      	mvns	r2, r3
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	4013      	ands	r3, r2
 8000bee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000bf0:	687a      	ldr	r2, [r7, #4]
 8000bf2:	2390      	movs	r3, #144	@ 0x90
 8000bf4:	05db      	lsls	r3, r3, #23
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	d019      	beq.n	8000c2e <HAL_GPIO_Init+0x1ee>
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4a47      	ldr	r2, [pc, #284]	@ (8000d1c <HAL_GPIO_Init+0x2dc>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d013      	beq.n	8000c2a <HAL_GPIO_Init+0x1ea>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4a46      	ldr	r2, [pc, #280]	@ (8000d20 <HAL_GPIO_Init+0x2e0>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d00d      	beq.n	8000c26 <HAL_GPIO_Init+0x1e6>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4a45      	ldr	r2, [pc, #276]	@ (8000d24 <HAL_GPIO_Init+0x2e4>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d007      	beq.n	8000c22 <HAL_GPIO_Init+0x1e2>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4a44      	ldr	r2, [pc, #272]	@ (8000d28 <HAL_GPIO_Init+0x2e8>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d101      	bne.n	8000c1e <HAL_GPIO_Init+0x1de>
 8000c1a:	2304      	movs	r3, #4
 8000c1c:	e008      	b.n	8000c30 <HAL_GPIO_Init+0x1f0>
 8000c1e:	2305      	movs	r3, #5
 8000c20:	e006      	b.n	8000c30 <HAL_GPIO_Init+0x1f0>
 8000c22:	2303      	movs	r3, #3
 8000c24:	e004      	b.n	8000c30 <HAL_GPIO_Init+0x1f0>
 8000c26:	2302      	movs	r3, #2
 8000c28:	e002      	b.n	8000c30 <HAL_GPIO_Init+0x1f0>
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	e000      	b.n	8000c30 <HAL_GPIO_Init+0x1f0>
 8000c2e:	2300      	movs	r3, #0
 8000c30:	697a      	ldr	r2, [r7, #20]
 8000c32:	2103      	movs	r1, #3
 8000c34:	400a      	ands	r2, r1
 8000c36:	0092      	lsls	r2, r2, #2
 8000c38:	4093      	lsls	r3, r2
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c40:	4935      	ldr	r1, [pc, #212]	@ (8000d18 <HAL_GPIO_Init+0x2d8>)
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	089b      	lsrs	r3, r3, #2
 8000c46:	3302      	adds	r3, #2
 8000c48:	009b      	lsls	r3, r3, #2
 8000c4a:	693a      	ldr	r2, [r7, #16]
 8000c4c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c4e:	4b37      	ldr	r3, [pc, #220]	@ (8000d2c <HAL_GPIO_Init+0x2ec>)
 8000c50:	689b      	ldr	r3, [r3, #8]
 8000c52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	43da      	mvns	r2, r3
 8000c58:	693b      	ldr	r3, [r7, #16]
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685a      	ldr	r2, [r3, #4]
 8000c62:	2380      	movs	r3, #128	@ 0x80
 8000c64:	035b      	lsls	r3, r3, #13
 8000c66:	4013      	ands	r3, r2
 8000c68:	d003      	beq.n	8000c72 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c72:	4b2e      	ldr	r3, [pc, #184]	@ (8000d2c <HAL_GPIO_Init+0x2ec>)
 8000c74:	693a      	ldr	r2, [r7, #16]
 8000c76:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000c78:	4b2c      	ldr	r3, [pc, #176]	@ (8000d2c <HAL_GPIO_Init+0x2ec>)
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	43da      	mvns	r2, r3
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	4013      	ands	r3, r2
 8000c86:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	685a      	ldr	r2, [r3, #4]
 8000c8c:	2380      	movs	r3, #128	@ 0x80
 8000c8e:	039b      	lsls	r3, r3, #14
 8000c90:	4013      	ands	r3, r2
 8000c92:	d003      	beq.n	8000c9c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000c94:	693a      	ldr	r2, [r7, #16]
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c9c:	4b23      	ldr	r3, [pc, #140]	@ (8000d2c <HAL_GPIO_Init+0x2ec>)
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000ca2:	4b22      	ldr	r3, [pc, #136]	@ (8000d2c <HAL_GPIO_Init+0x2ec>)
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	43da      	mvns	r2, r3
 8000cac:	693b      	ldr	r3, [r7, #16]
 8000cae:	4013      	ands	r3, r2
 8000cb0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	685a      	ldr	r2, [r3, #4]
 8000cb6:	2380      	movs	r3, #128	@ 0x80
 8000cb8:	029b      	lsls	r3, r3, #10
 8000cba:	4013      	ands	r3, r2
 8000cbc:	d003      	beq.n	8000cc6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000cc6:	4b19      	ldr	r3, [pc, #100]	@ (8000d2c <HAL_GPIO_Init+0x2ec>)
 8000cc8:	693a      	ldr	r2, [r7, #16]
 8000cca:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000ccc:	4b17      	ldr	r3, [pc, #92]	@ (8000d2c <HAL_GPIO_Init+0x2ec>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	43da      	mvns	r2, r3
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	4013      	ands	r3, r2
 8000cda:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	2380      	movs	r3, #128	@ 0x80
 8000ce2:	025b      	lsls	r3, r3, #9
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	d003      	beq.n	8000cf0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000ce8:	693a      	ldr	r2, [r7, #16]
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000cf0:	4b0e      	ldr	r3, [pc, #56]	@ (8000d2c <HAL_GPIO_Init+0x2ec>)
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	40da      	lsrs	r2, r3
 8000d04:	1e13      	subs	r3, r2, #0
 8000d06:	d000      	beq.n	8000d0a <HAL_GPIO_Init+0x2ca>
 8000d08:	e6a2      	b.n	8000a50 <HAL_GPIO_Init+0x10>
  } 
}
 8000d0a:	46c0      	nop			@ (mov r8, r8)
 8000d0c:	46c0      	nop			@ (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	b006      	add	sp, #24
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	40021000 	.word	0x40021000
 8000d18:	40010000 	.word	0x40010000
 8000d1c:	48000400 	.word	0x48000400
 8000d20:	48000800 	.word	0x48000800
 8000d24:	48000c00 	.word	0x48000c00
 8000d28:	48001000 	.word	0x48001000
 8000d2c:	40010400 	.word	0x40010400

08000d30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	0008      	movs	r0, r1
 8000d3a:	0011      	movs	r1, r2
 8000d3c:	1cbb      	adds	r3, r7, #2
 8000d3e:	1c02      	adds	r2, r0, #0
 8000d40:	801a      	strh	r2, [r3, #0]
 8000d42:	1c7b      	adds	r3, r7, #1
 8000d44:	1c0a      	adds	r2, r1, #0
 8000d46:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d48:	1c7b      	adds	r3, r7, #1
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d004      	beq.n	8000d5a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d50:	1cbb      	adds	r3, r7, #2
 8000d52:	881a      	ldrh	r2, [r3, #0]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d58:	e003      	b.n	8000d62 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d5a:	1cbb      	adds	r3, r7, #2
 8000d5c:	881a      	ldrh	r2, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000d62:	46c0      	nop			@ (mov r8, r8)
 8000d64:	46bd      	mov	sp, r7
 8000d66:	b002      	add	sp, #8
 8000d68:	bd80      	pop	{r7, pc}
	...

08000d6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b088      	sub	sp, #32
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d102      	bne.n	8000d80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	f000 fb76 	bl	800146c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2201      	movs	r2, #1
 8000d86:	4013      	ands	r3, r2
 8000d88:	d100      	bne.n	8000d8c <HAL_RCC_OscConfig+0x20>
 8000d8a:	e08e      	b.n	8000eaa <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d8c:	4bc5      	ldr	r3, [pc, #788]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	220c      	movs	r2, #12
 8000d92:	4013      	ands	r3, r2
 8000d94:	2b04      	cmp	r3, #4
 8000d96:	d00e      	beq.n	8000db6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d98:	4bc2      	ldr	r3, [pc, #776]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	220c      	movs	r2, #12
 8000d9e:	4013      	ands	r3, r2
 8000da0:	2b08      	cmp	r3, #8
 8000da2:	d117      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x68>
 8000da4:	4bbf      	ldr	r3, [pc, #764]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000da6:	685a      	ldr	r2, [r3, #4]
 8000da8:	23c0      	movs	r3, #192	@ 0xc0
 8000daa:	025b      	lsls	r3, r3, #9
 8000dac:	401a      	ands	r2, r3
 8000dae:	2380      	movs	r3, #128	@ 0x80
 8000db0:	025b      	lsls	r3, r3, #9
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d10e      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000db6:	4bbb      	ldr	r3, [pc, #748]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	2380      	movs	r3, #128	@ 0x80
 8000dbc:	029b      	lsls	r3, r3, #10
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	d100      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x58>
 8000dc2:	e071      	b.n	8000ea8 <HAL_RCC_OscConfig+0x13c>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d000      	beq.n	8000dce <HAL_RCC_OscConfig+0x62>
 8000dcc:	e06c      	b.n	8000ea8 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	f000 fb4c 	bl	800146c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d107      	bne.n	8000dec <HAL_RCC_OscConfig+0x80>
 8000ddc:	4bb1      	ldr	r3, [pc, #708]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	4bb0      	ldr	r3, [pc, #704]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000de2:	2180      	movs	r1, #128	@ 0x80
 8000de4:	0249      	lsls	r1, r1, #9
 8000de6:	430a      	orrs	r2, r1
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	e02f      	b.n	8000e4c <HAL_RCC_OscConfig+0xe0>
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d10c      	bne.n	8000e0e <HAL_RCC_OscConfig+0xa2>
 8000df4:	4bab      	ldr	r3, [pc, #684]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	4baa      	ldr	r3, [pc, #680]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000dfa:	49ab      	ldr	r1, [pc, #684]	@ (80010a8 <HAL_RCC_OscConfig+0x33c>)
 8000dfc:	400a      	ands	r2, r1
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	4ba8      	ldr	r3, [pc, #672]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	4ba7      	ldr	r3, [pc, #668]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000e06:	49a9      	ldr	r1, [pc, #676]	@ (80010ac <HAL_RCC_OscConfig+0x340>)
 8000e08:	400a      	ands	r2, r1
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	e01e      	b.n	8000e4c <HAL_RCC_OscConfig+0xe0>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	2b05      	cmp	r3, #5
 8000e14:	d10e      	bne.n	8000e34 <HAL_RCC_OscConfig+0xc8>
 8000e16:	4ba3      	ldr	r3, [pc, #652]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	4ba2      	ldr	r3, [pc, #648]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000e1c:	2180      	movs	r1, #128	@ 0x80
 8000e1e:	02c9      	lsls	r1, r1, #11
 8000e20:	430a      	orrs	r2, r1
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	4b9f      	ldr	r3, [pc, #636]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	4b9e      	ldr	r3, [pc, #632]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000e2a:	2180      	movs	r1, #128	@ 0x80
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	601a      	str	r2, [r3, #0]
 8000e32:	e00b      	b.n	8000e4c <HAL_RCC_OscConfig+0xe0>
 8000e34:	4b9b      	ldr	r3, [pc, #620]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	4b9a      	ldr	r3, [pc, #616]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000e3a:	499b      	ldr	r1, [pc, #620]	@ (80010a8 <HAL_RCC_OscConfig+0x33c>)
 8000e3c:	400a      	ands	r2, r1
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	4b98      	ldr	r3, [pc, #608]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	4b97      	ldr	r3, [pc, #604]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000e46:	4999      	ldr	r1, [pc, #612]	@ (80010ac <HAL_RCC_OscConfig+0x340>)
 8000e48:	400a      	ands	r2, r1
 8000e4a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d014      	beq.n	8000e7e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e54:	f7ff fd12 	bl	800087c <HAL_GetTick>
 8000e58:	0003      	movs	r3, r0
 8000e5a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e5c:	e008      	b.n	8000e70 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e5e:	f7ff fd0d 	bl	800087c <HAL_GetTick>
 8000e62:	0002      	movs	r2, r0
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	2b64      	cmp	r3, #100	@ 0x64
 8000e6a:	d901      	bls.n	8000e70 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000e6c:	2303      	movs	r3, #3
 8000e6e:	e2fd      	b.n	800146c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e70:	4b8c      	ldr	r3, [pc, #560]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	2380      	movs	r3, #128	@ 0x80
 8000e76:	029b      	lsls	r3, r3, #10
 8000e78:	4013      	ands	r3, r2
 8000e7a:	d0f0      	beq.n	8000e5e <HAL_RCC_OscConfig+0xf2>
 8000e7c:	e015      	b.n	8000eaa <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e7e:	f7ff fcfd 	bl	800087c <HAL_GetTick>
 8000e82:	0003      	movs	r3, r0
 8000e84:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e86:	e008      	b.n	8000e9a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e88:	f7ff fcf8 	bl	800087c <HAL_GetTick>
 8000e8c:	0002      	movs	r2, r0
 8000e8e:	69bb      	ldr	r3, [r7, #24]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	2b64      	cmp	r3, #100	@ 0x64
 8000e94:	d901      	bls.n	8000e9a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000e96:	2303      	movs	r3, #3
 8000e98:	e2e8      	b.n	800146c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e9a:	4b82      	ldr	r3, [pc, #520]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	2380      	movs	r3, #128	@ 0x80
 8000ea0:	029b      	lsls	r3, r3, #10
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	d1f0      	bne.n	8000e88 <HAL_RCC_OscConfig+0x11c>
 8000ea6:	e000      	b.n	8000eaa <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ea8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	2202      	movs	r2, #2
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	d100      	bne.n	8000eb6 <HAL_RCC_OscConfig+0x14a>
 8000eb4:	e06c      	b.n	8000f90 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000eb6:	4b7b      	ldr	r3, [pc, #492]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	220c      	movs	r2, #12
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	d00e      	beq.n	8000ede <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000ec0:	4b78      	ldr	r3, [pc, #480]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	220c      	movs	r2, #12
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	2b08      	cmp	r3, #8
 8000eca:	d11f      	bne.n	8000f0c <HAL_RCC_OscConfig+0x1a0>
 8000ecc:	4b75      	ldr	r3, [pc, #468]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000ece:	685a      	ldr	r2, [r3, #4]
 8000ed0:	23c0      	movs	r3, #192	@ 0xc0
 8000ed2:	025b      	lsls	r3, r3, #9
 8000ed4:	401a      	ands	r2, r3
 8000ed6:	2380      	movs	r3, #128	@ 0x80
 8000ed8:	021b      	lsls	r3, r3, #8
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d116      	bne.n	8000f0c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ede:	4b71      	ldr	r3, [pc, #452]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	2202      	movs	r2, #2
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	d005      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x188>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d001      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	e2bb      	b.n	800146c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ef4:	4b6b      	ldr	r3, [pc, #428]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	22f8      	movs	r2, #248	@ 0xf8
 8000efa:	4393      	bics	r3, r2
 8000efc:	0019      	movs	r1, r3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	691b      	ldr	r3, [r3, #16]
 8000f02:	00da      	lsls	r2, r3, #3
 8000f04:	4b67      	ldr	r3, [pc, #412]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000f06:	430a      	orrs	r2, r1
 8000f08:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f0a:	e041      	b.n	8000f90 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	68db      	ldr	r3, [r3, #12]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d024      	beq.n	8000f5e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f14:	4b63      	ldr	r3, [pc, #396]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	4b62      	ldr	r3, [pc, #392]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f20:	f7ff fcac 	bl	800087c <HAL_GetTick>
 8000f24:	0003      	movs	r3, r0
 8000f26:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f28:	e008      	b.n	8000f3c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f2a:	f7ff fca7 	bl	800087c <HAL_GetTick>
 8000f2e:	0002      	movs	r2, r0
 8000f30:	69bb      	ldr	r3, [r7, #24]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d901      	bls.n	8000f3c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	e297      	b.n	800146c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f3c:	4b59      	ldr	r3, [pc, #356]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2202      	movs	r2, #2
 8000f42:	4013      	ands	r3, r2
 8000f44:	d0f1      	beq.n	8000f2a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f46:	4b57      	ldr	r3, [pc, #348]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	22f8      	movs	r2, #248	@ 0xf8
 8000f4c:	4393      	bics	r3, r2
 8000f4e:	0019      	movs	r1, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	691b      	ldr	r3, [r3, #16]
 8000f54:	00da      	lsls	r2, r3, #3
 8000f56:	4b53      	ldr	r3, [pc, #332]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000f58:	430a      	orrs	r2, r1
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	e018      	b.n	8000f90 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f5e:	4b51      	ldr	r3, [pc, #324]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	4b50      	ldr	r3, [pc, #320]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000f64:	2101      	movs	r1, #1
 8000f66:	438a      	bics	r2, r1
 8000f68:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f6a:	f7ff fc87 	bl	800087c <HAL_GetTick>
 8000f6e:	0003      	movs	r3, r0
 8000f70:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f72:	e008      	b.n	8000f86 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f74:	f7ff fc82 	bl	800087c <HAL_GetTick>
 8000f78:	0002      	movs	r2, r0
 8000f7a:	69bb      	ldr	r3, [r7, #24]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d901      	bls.n	8000f86 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000f82:	2303      	movs	r3, #3
 8000f84:	e272      	b.n	800146c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f86:	4b47      	ldr	r3, [pc, #284]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	d1f1      	bne.n	8000f74 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2208      	movs	r2, #8
 8000f96:	4013      	ands	r3, r2
 8000f98:	d036      	beq.n	8001008 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	69db      	ldr	r3, [r3, #28]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d019      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fa2:	4b40      	ldr	r3, [pc, #256]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000fa4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fa6:	4b3f      	ldr	r3, [pc, #252]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000fa8:	2101      	movs	r1, #1
 8000faa:	430a      	orrs	r2, r1
 8000fac:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fae:	f7ff fc65 	bl	800087c <HAL_GetTick>
 8000fb2:	0003      	movs	r3, r0
 8000fb4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fb6:	e008      	b.n	8000fca <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fb8:	f7ff fc60 	bl	800087c <HAL_GetTick>
 8000fbc:	0002      	movs	r2, r0
 8000fbe:	69bb      	ldr	r3, [r7, #24]
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	2b02      	cmp	r3, #2
 8000fc4:	d901      	bls.n	8000fca <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	e250      	b.n	800146c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fca:	4b36      	ldr	r3, [pc, #216]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fce:	2202      	movs	r2, #2
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	d0f1      	beq.n	8000fb8 <HAL_RCC_OscConfig+0x24c>
 8000fd4:	e018      	b.n	8001008 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fd6:	4b33      	ldr	r3, [pc, #204]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000fd8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fda:	4b32      	ldr	r3, [pc, #200]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8000fdc:	2101      	movs	r1, #1
 8000fde:	438a      	bics	r2, r1
 8000fe0:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fe2:	f7ff fc4b 	bl	800087c <HAL_GetTick>
 8000fe6:	0003      	movs	r3, r0
 8000fe8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fea:	e008      	b.n	8000ffe <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fec:	f7ff fc46 	bl	800087c <HAL_GetTick>
 8000ff0:	0002      	movs	r2, r0
 8000ff2:	69bb      	ldr	r3, [r7, #24]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	d901      	bls.n	8000ffe <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	e236      	b.n	800146c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ffe:	4b29      	ldr	r3, [pc, #164]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8001000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001002:	2202      	movs	r2, #2
 8001004:	4013      	ands	r3, r2
 8001006:	d1f1      	bne.n	8000fec <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2204      	movs	r2, #4
 800100e:	4013      	ands	r3, r2
 8001010:	d100      	bne.n	8001014 <HAL_RCC_OscConfig+0x2a8>
 8001012:	e0b5      	b.n	8001180 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001014:	201f      	movs	r0, #31
 8001016:	183b      	adds	r3, r7, r0
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800101c:	4b21      	ldr	r3, [pc, #132]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 800101e:	69da      	ldr	r2, [r3, #28]
 8001020:	2380      	movs	r3, #128	@ 0x80
 8001022:	055b      	lsls	r3, r3, #21
 8001024:	4013      	ands	r3, r2
 8001026:	d110      	bne.n	800104a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001028:	4b1e      	ldr	r3, [pc, #120]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 800102a:	69da      	ldr	r2, [r3, #28]
 800102c:	4b1d      	ldr	r3, [pc, #116]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 800102e:	2180      	movs	r1, #128	@ 0x80
 8001030:	0549      	lsls	r1, r1, #21
 8001032:	430a      	orrs	r2, r1
 8001034:	61da      	str	r2, [r3, #28]
 8001036:	4b1b      	ldr	r3, [pc, #108]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8001038:	69da      	ldr	r2, [r3, #28]
 800103a:	2380      	movs	r3, #128	@ 0x80
 800103c:	055b      	lsls	r3, r3, #21
 800103e:	4013      	ands	r3, r2
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001044:	183b      	adds	r3, r7, r0
 8001046:	2201      	movs	r2, #1
 8001048:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800104a:	4b19      	ldr	r3, [pc, #100]	@ (80010b0 <HAL_RCC_OscConfig+0x344>)
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	2380      	movs	r3, #128	@ 0x80
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	4013      	ands	r3, r2
 8001054:	d11a      	bne.n	800108c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001056:	4b16      	ldr	r3, [pc, #88]	@ (80010b0 <HAL_RCC_OscConfig+0x344>)
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	4b15      	ldr	r3, [pc, #84]	@ (80010b0 <HAL_RCC_OscConfig+0x344>)
 800105c:	2180      	movs	r1, #128	@ 0x80
 800105e:	0049      	lsls	r1, r1, #1
 8001060:	430a      	orrs	r2, r1
 8001062:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001064:	f7ff fc0a 	bl	800087c <HAL_GetTick>
 8001068:	0003      	movs	r3, r0
 800106a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800106c:	e008      	b.n	8001080 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800106e:	f7ff fc05 	bl	800087c <HAL_GetTick>
 8001072:	0002      	movs	r2, r0
 8001074:	69bb      	ldr	r3, [r7, #24]
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	2b64      	cmp	r3, #100	@ 0x64
 800107a:	d901      	bls.n	8001080 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 800107c:	2303      	movs	r3, #3
 800107e:	e1f5      	b.n	800146c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001080:	4b0b      	ldr	r3, [pc, #44]	@ (80010b0 <HAL_RCC_OscConfig+0x344>)
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	2380      	movs	r3, #128	@ 0x80
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	4013      	ands	r3, r2
 800108a:	d0f0      	beq.n	800106e <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d10f      	bne.n	80010b4 <HAL_RCC_OscConfig+0x348>
 8001094:	4b03      	ldr	r3, [pc, #12]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 8001096:	6a1a      	ldr	r2, [r3, #32]
 8001098:	4b02      	ldr	r3, [pc, #8]	@ (80010a4 <HAL_RCC_OscConfig+0x338>)
 800109a:	2101      	movs	r1, #1
 800109c:	430a      	orrs	r2, r1
 800109e:	621a      	str	r2, [r3, #32]
 80010a0:	e036      	b.n	8001110 <HAL_RCC_OscConfig+0x3a4>
 80010a2:	46c0      	nop			@ (mov r8, r8)
 80010a4:	40021000 	.word	0x40021000
 80010a8:	fffeffff 	.word	0xfffeffff
 80010ac:	fffbffff 	.word	0xfffbffff
 80010b0:	40007000 	.word	0x40007000
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d10c      	bne.n	80010d6 <HAL_RCC_OscConfig+0x36a>
 80010bc:	4bca      	ldr	r3, [pc, #808]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80010be:	6a1a      	ldr	r2, [r3, #32]
 80010c0:	4bc9      	ldr	r3, [pc, #804]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80010c2:	2101      	movs	r1, #1
 80010c4:	438a      	bics	r2, r1
 80010c6:	621a      	str	r2, [r3, #32]
 80010c8:	4bc7      	ldr	r3, [pc, #796]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80010ca:	6a1a      	ldr	r2, [r3, #32]
 80010cc:	4bc6      	ldr	r3, [pc, #792]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80010ce:	2104      	movs	r1, #4
 80010d0:	438a      	bics	r2, r1
 80010d2:	621a      	str	r2, [r3, #32]
 80010d4:	e01c      	b.n	8001110 <HAL_RCC_OscConfig+0x3a4>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	2b05      	cmp	r3, #5
 80010dc:	d10c      	bne.n	80010f8 <HAL_RCC_OscConfig+0x38c>
 80010de:	4bc2      	ldr	r3, [pc, #776]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80010e0:	6a1a      	ldr	r2, [r3, #32]
 80010e2:	4bc1      	ldr	r3, [pc, #772]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80010e4:	2104      	movs	r1, #4
 80010e6:	430a      	orrs	r2, r1
 80010e8:	621a      	str	r2, [r3, #32]
 80010ea:	4bbf      	ldr	r3, [pc, #764]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80010ec:	6a1a      	ldr	r2, [r3, #32]
 80010ee:	4bbe      	ldr	r3, [pc, #760]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80010f0:	2101      	movs	r1, #1
 80010f2:	430a      	orrs	r2, r1
 80010f4:	621a      	str	r2, [r3, #32]
 80010f6:	e00b      	b.n	8001110 <HAL_RCC_OscConfig+0x3a4>
 80010f8:	4bbb      	ldr	r3, [pc, #748]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80010fa:	6a1a      	ldr	r2, [r3, #32]
 80010fc:	4bba      	ldr	r3, [pc, #744]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80010fe:	2101      	movs	r1, #1
 8001100:	438a      	bics	r2, r1
 8001102:	621a      	str	r2, [r3, #32]
 8001104:	4bb8      	ldr	r3, [pc, #736]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001106:	6a1a      	ldr	r2, [r3, #32]
 8001108:	4bb7      	ldr	r3, [pc, #732]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 800110a:	2104      	movs	r1, #4
 800110c:	438a      	bics	r2, r1
 800110e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d014      	beq.n	8001142 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001118:	f7ff fbb0 	bl	800087c <HAL_GetTick>
 800111c:	0003      	movs	r3, r0
 800111e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001120:	e009      	b.n	8001136 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001122:	f7ff fbab 	bl	800087c <HAL_GetTick>
 8001126:	0002      	movs	r2, r0
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	4aaf      	ldr	r2, [pc, #700]	@ (80013ec <HAL_RCC_OscConfig+0x680>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d901      	bls.n	8001136 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001132:	2303      	movs	r3, #3
 8001134:	e19a      	b.n	800146c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001136:	4bac      	ldr	r3, [pc, #688]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001138:	6a1b      	ldr	r3, [r3, #32]
 800113a:	2202      	movs	r2, #2
 800113c:	4013      	ands	r3, r2
 800113e:	d0f0      	beq.n	8001122 <HAL_RCC_OscConfig+0x3b6>
 8001140:	e013      	b.n	800116a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001142:	f7ff fb9b 	bl	800087c <HAL_GetTick>
 8001146:	0003      	movs	r3, r0
 8001148:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800114a:	e009      	b.n	8001160 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800114c:	f7ff fb96 	bl	800087c <HAL_GetTick>
 8001150:	0002      	movs	r2, r0
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	4aa5      	ldr	r2, [pc, #660]	@ (80013ec <HAL_RCC_OscConfig+0x680>)
 8001158:	4293      	cmp	r3, r2
 800115a:	d901      	bls.n	8001160 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800115c:	2303      	movs	r3, #3
 800115e:	e185      	b.n	800146c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001160:	4ba1      	ldr	r3, [pc, #644]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001162:	6a1b      	ldr	r3, [r3, #32]
 8001164:	2202      	movs	r2, #2
 8001166:	4013      	ands	r3, r2
 8001168:	d1f0      	bne.n	800114c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800116a:	231f      	movs	r3, #31
 800116c:	18fb      	adds	r3, r7, r3
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b01      	cmp	r3, #1
 8001172:	d105      	bne.n	8001180 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001174:	4b9c      	ldr	r3, [pc, #624]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001176:	69da      	ldr	r2, [r3, #28]
 8001178:	4b9b      	ldr	r3, [pc, #620]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 800117a:	499d      	ldr	r1, [pc, #628]	@ (80013f0 <HAL_RCC_OscConfig+0x684>)
 800117c:	400a      	ands	r2, r1
 800117e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2210      	movs	r2, #16
 8001186:	4013      	ands	r3, r2
 8001188:	d063      	beq.n	8001252 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	695b      	ldr	r3, [r3, #20]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d12a      	bne.n	80011e8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001192:	4b95      	ldr	r3, [pc, #596]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001194:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001196:	4b94      	ldr	r3, [pc, #592]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001198:	2104      	movs	r1, #4
 800119a:	430a      	orrs	r2, r1
 800119c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800119e:	4b92      	ldr	r3, [pc, #584]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80011a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011a2:	4b91      	ldr	r3, [pc, #580]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80011a4:	2101      	movs	r1, #1
 80011a6:	430a      	orrs	r2, r1
 80011a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011aa:	f7ff fb67 	bl	800087c <HAL_GetTick>
 80011ae:	0003      	movs	r3, r0
 80011b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80011b2:	e008      	b.n	80011c6 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80011b4:	f7ff fb62 	bl	800087c <HAL_GetTick>
 80011b8:	0002      	movs	r2, r0
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e152      	b.n	800146c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80011c6:	4b88      	ldr	r3, [pc, #544]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80011c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011ca:	2202      	movs	r2, #2
 80011cc:	4013      	ands	r3, r2
 80011ce:	d0f1      	beq.n	80011b4 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80011d0:	4b85      	ldr	r3, [pc, #532]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80011d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011d4:	22f8      	movs	r2, #248	@ 0xf8
 80011d6:	4393      	bics	r3, r2
 80011d8:	0019      	movs	r1, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	699b      	ldr	r3, [r3, #24]
 80011de:	00da      	lsls	r2, r3, #3
 80011e0:	4b81      	ldr	r3, [pc, #516]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80011e2:	430a      	orrs	r2, r1
 80011e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80011e6:	e034      	b.n	8001252 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	695b      	ldr	r3, [r3, #20]
 80011ec:	3305      	adds	r3, #5
 80011ee:	d111      	bne.n	8001214 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80011f0:	4b7d      	ldr	r3, [pc, #500]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80011f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011f4:	4b7c      	ldr	r3, [pc, #496]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80011f6:	2104      	movs	r1, #4
 80011f8:	438a      	bics	r2, r1
 80011fa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80011fc:	4b7a      	ldr	r3, [pc, #488]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80011fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001200:	22f8      	movs	r2, #248	@ 0xf8
 8001202:	4393      	bics	r3, r2
 8001204:	0019      	movs	r1, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	699b      	ldr	r3, [r3, #24]
 800120a:	00da      	lsls	r2, r3, #3
 800120c:	4b76      	ldr	r3, [pc, #472]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 800120e:	430a      	orrs	r2, r1
 8001210:	635a      	str	r2, [r3, #52]	@ 0x34
 8001212:	e01e      	b.n	8001252 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001214:	4b74      	ldr	r3, [pc, #464]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001216:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001218:	4b73      	ldr	r3, [pc, #460]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 800121a:	2104      	movs	r1, #4
 800121c:	430a      	orrs	r2, r1
 800121e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001220:	4b71      	ldr	r3, [pc, #452]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001222:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001224:	4b70      	ldr	r3, [pc, #448]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001226:	2101      	movs	r1, #1
 8001228:	438a      	bics	r2, r1
 800122a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800122c:	f7ff fb26 	bl	800087c <HAL_GetTick>
 8001230:	0003      	movs	r3, r0
 8001232:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001234:	e008      	b.n	8001248 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001236:	f7ff fb21 	bl	800087c <HAL_GetTick>
 800123a:	0002      	movs	r2, r0
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	2b02      	cmp	r3, #2
 8001242:	d901      	bls.n	8001248 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001244:	2303      	movs	r3, #3
 8001246:	e111      	b.n	800146c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001248:	4b67      	ldr	r3, [pc, #412]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 800124a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800124c:	2202      	movs	r2, #2
 800124e:	4013      	ands	r3, r2
 8001250:	d1f1      	bne.n	8001236 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	2220      	movs	r2, #32
 8001258:	4013      	ands	r3, r2
 800125a:	d05c      	beq.n	8001316 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800125c:	4b62      	ldr	r3, [pc, #392]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	220c      	movs	r2, #12
 8001262:	4013      	ands	r3, r2
 8001264:	2b0c      	cmp	r3, #12
 8001266:	d00e      	beq.n	8001286 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001268:	4b5f      	ldr	r3, [pc, #380]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	220c      	movs	r2, #12
 800126e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001270:	2b08      	cmp	r3, #8
 8001272:	d114      	bne.n	800129e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001274:	4b5c      	ldr	r3, [pc, #368]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001276:	685a      	ldr	r2, [r3, #4]
 8001278:	23c0      	movs	r3, #192	@ 0xc0
 800127a:	025b      	lsls	r3, r3, #9
 800127c:	401a      	ands	r2, r3
 800127e:	23c0      	movs	r3, #192	@ 0xc0
 8001280:	025b      	lsls	r3, r3, #9
 8001282:	429a      	cmp	r2, r3
 8001284:	d10b      	bne.n	800129e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001286:	4b58      	ldr	r3, [pc, #352]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001288:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800128a:	2380      	movs	r3, #128	@ 0x80
 800128c:	029b      	lsls	r3, r3, #10
 800128e:	4013      	ands	r3, r2
 8001290:	d040      	beq.n	8001314 <HAL_RCC_OscConfig+0x5a8>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6a1b      	ldr	r3, [r3, #32]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d03c      	beq.n	8001314 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e0e6      	b.n	800146c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6a1b      	ldr	r3, [r3, #32]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d01b      	beq.n	80012de <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80012a6:	4b50      	ldr	r3, [pc, #320]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80012a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012aa:	4b4f      	ldr	r3, [pc, #316]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80012ac:	2180      	movs	r1, #128	@ 0x80
 80012ae:	0249      	lsls	r1, r1, #9
 80012b0:	430a      	orrs	r2, r1
 80012b2:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012b4:	f7ff fae2 	bl	800087c <HAL_GetTick>
 80012b8:	0003      	movs	r3, r0
 80012ba:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80012bc:	e008      	b.n	80012d0 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80012be:	f7ff fadd 	bl	800087c <HAL_GetTick>
 80012c2:	0002      	movs	r2, r0
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d901      	bls.n	80012d0 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80012cc:	2303      	movs	r3, #3
 80012ce:	e0cd      	b.n	800146c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80012d0:	4b45      	ldr	r3, [pc, #276]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80012d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012d4:	2380      	movs	r3, #128	@ 0x80
 80012d6:	029b      	lsls	r3, r3, #10
 80012d8:	4013      	ands	r3, r2
 80012da:	d0f0      	beq.n	80012be <HAL_RCC_OscConfig+0x552>
 80012dc:	e01b      	b.n	8001316 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80012de:	4b42      	ldr	r3, [pc, #264]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80012e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012e2:	4b41      	ldr	r3, [pc, #260]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80012e4:	4943      	ldr	r1, [pc, #268]	@ (80013f4 <HAL_RCC_OscConfig+0x688>)
 80012e6:	400a      	ands	r2, r1
 80012e8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ea:	f7ff fac7 	bl	800087c <HAL_GetTick>
 80012ee:	0003      	movs	r3, r0
 80012f0:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80012f2:	e008      	b.n	8001306 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80012f4:	f7ff fac2 	bl	800087c <HAL_GetTick>
 80012f8:	0002      	movs	r2, r0
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d901      	bls.n	8001306 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001302:	2303      	movs	r3, #3
 8001304:	e0b2      	b.n	800146c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001306:	4b38      	ldr	r3, [pc, #224]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001308:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800130a:	2380      	movs	r3, #128	@ 0x80
 800130c:	029b      	lsls	r3, r3, #10
 800130e:	4013      	ands	r3, r2
 8001310:	d1f0      	bne.n	80012f4 <HAL_RCC_OscConfig+0x588>
 8001312:	e000      	b.n	8001316 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001314:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800131a:	2b00      	cmp	r3, #0
 800131c:	d100      	bne.n	8001320 <HAL_RCC_OscConfig+0x5b4>
 800131e:	e0a4      	b.n	800146a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001320:	4b31      	ldr	r3, [pc, #196]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	220c      	movs	r2, #12
 8001326:	4013      	ands	r3, r2
 8001328:	2b08      	cmp	r3, #8
 800132a:	d100      	bne.n	800132e <HAL_RCC_OscConfig+0x5c2>
 800132c:	e078      	b.n	8001420 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001332:	2b02      	cmp	r3, #2
 8001334:	d14c      	bne.n	80013d0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001336:	4b2c      	ldr	r3, [pc, #176]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	4b2b      	ldr	r3, [pc, #172]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 800133c:	492e      	ldr	r1, [pc, #184]	@ (80013f8 <HAL_RCC_OscConfig+0x68c>)
 800133e:	400a      	ands	r2, r1
 8001340:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001342:	f7ff fa9b 	bl	800087c <HAL_GetTick>
 8001346:	0003      	movs	r3, r0
 8001348:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800134c:	f7ff fa96 	bl	800087c <HAL_GetTick>
 8001350:	0002      	movs	r2, r0
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b02      	cmp	r3, #2
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e086      	b.n	800146c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800135e:	4b22      	ldr	r3, [pc, #136]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	2380      	movs	r3, #128	@ 0x80
 8001364:	049b      	lsls	r3, r3, #18
 8001366:	4013      	ands	r3, r2
 8001368:	d1f0      	bne.n	800134c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800136a:	4b1f      	ldr	r3, [pc, #124]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 800136c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800136e:	220f      	movs	r2, #15
 8001370:	4393      	bics	r3, r2
 8001372:	0019      	movs	r1, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001378:	4b1b      	ldr	r3, [pc, #108]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 800137a:	430a      	orrs	r2, r1
 800137c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800137e:	4b1a      	ldr	r3, [pc, #104]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	4a1e      	ldr	r2, [pc, #120]	@ (80013fc <HAL_RCC_OscConfig+0x690>)
 8001384:	4013      	ands	r3, r2
 8001386:	0019      	movs	r1, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001390:	431a      	orrs	r2, r3
 8001392:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 8001394:	430a      	orrs	r2, r1
 8001396:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001398:	4b13      	ldr	r3, [pc, #76]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	4b12      	ldr	r3, [pc, #72]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 800139e:	2180      	movs	r1, #128	@ 0x80
 80013a0:	0449      	lsls	r1, r1, #17
 80013a2:	430a      	orrs	r2, r1
 80013a4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a6:	f7ff fa69 	bl	800087c <HAL_GetTick>
 80013aa:	0003      	movs	r3, r0
 80013ac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013ae:	e008      	b.n	80013c2 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013b0:	f7ff fa64 	bl	800087c <HAL_GetTick>
 80013b4:	0002      	movs	r2, r0
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e054      	b.n	800146c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013c2:	4b09      	ldr	r3, [pc, #36]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	2380      	movs	r3, #128	@ 0x80
 80013c8:	049b      	lsls	r3, r3, #18
 80013ca:	4013      	ands	r3, r2
 80013cc:	d0f0      	beq.n	80013b0 <HAL_RCC_OscConfig+0x644>
 80013ce:	e04c      	b.n	800146a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013d0:	4b05      	ldr	r3, [pc, #20]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	4b04      	ldr	r3, [pc, #16]	@ (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80013d6:	4908      	ldr	r1, [pc, #32]	@ (80013f8 <HAL_RCC_OscConfig+0x68c>)
 80013d8:	400a      	ands	r2, r1
 80013da:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013dc:	f7ff fa4e 	bl	800087c <HAL_GetTick>
 80013e0:	0003      	movs	r3, r0
 80013e2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013e4:	e015      	b.n	8001412 <HAL_RCC_OscConfig+0x6a6>
 80013e6:	46c0      	nop			@ (mov r8, r8)
 80013e8:	40021000 	.word	0x40021000
 80013ec:	00001388 	.word	0x00001388
 80013f0:	efffffff 	.word	0xefffffff
 80013f4:	fffeffff 	.word	0xfffeffff
 80013f8:	feffffff 	.word	0xfeffffff
 80013fc:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001400:	f7ff fa3c 	bl	800087c <HAL_GetTick>
 8001404:	0002      	movs	r2, r0
 8001406:	69bb      	ldr	r3, [r7, #24]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b02      	cmp	r3, #2
 800140c:	d901      	bls.n	8001412 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e02c      	b.n	800146c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001412:	4b18      	ldr	r3, [pc, #96]	@ (8001474 <HAL_RCC_OscConfig+0x708>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	2380      	movs	r3, #128	@ 0x80
 8001418:	049b      	lsls	r3, r3, #18
 800141a:	4013      	ands	r3, r2
 800141c:	d1f0      	bne.n	8001400 <HAL_RCC_OscConfig+0x694>
 800141e:	e024      	b.n	800146a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001424:	2b01      	cmp	r3, #1
 8001426:	d101      	bne.n	800142c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e01f      	b.n	800146c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800142c:	4b11      	ldr	r3, [pc, #68]	@ (8001474 <HAL_RCC_OscConfig+0x708>)
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001432:	4b10      	ldr	r3, [pc, #64]	@ (8001474 <HAL_RCC_OscConfig+0x708>)
 8001434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001436:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001438:	697a      	ldr	r2, [r7, #20]
 800143a:	23c0      	movs	r3, #192	@ 0xc0
 800143c:	025b      	lsls	r3, r3, #9
 800143e:	401a      	ands	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001444:	429a      	cmp	r2, r3
 8001446:	d10e      	bne.n	8001466 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	220f      	movs	r2, #15
 800144c:	401a      	ands	r2, r3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001452:	429a      	cmp	r2, r3
 8001454:	d107      	bne.n	8001466 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	23f0      	movs	r3, #240	@ 0xf0
 800145a:	039b      	lsls	r3, r3, #14
 800145c:	401a      	ands	r2, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001462:	429a      	cmp	r2, r3
 8001464:	d001      	beq.n	800146a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e000      	b.n	800146c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	0018      	movs	r0, r3
 800146e:	46bd      	mov	sp, r7
 8001470:	b008      	add	sp, #32
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40021000 	.word	0x40021000

08001478 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d101      	bne.n	800148c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e0bf      	b.n	800160c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800148c:	4b61      	ldr	r3, [pc, #388]	@ (8001614 <HAL_RCC_ClockConfig+0x19c>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2201      	movs	r2, #1
 8001492:	4013      	ands	r3, r2
 8001494:	683a      	ldr	r2, [r7, #0]
 8001496:	429a      	cmp	r2, r3
 8001498:	d911      	bls.n	80014be <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800149a:	4b5e      	ldr	r3, [pc, #376]	@ (8001614 <HAL_RCC_ClockConfig+0x19c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2201      	movs	r2, #1
 80014a0:	4393      	bics	r3, r2
 80014a2:	0019      	movs	r1, r3
 80014a4:	4b5b      	ldr	r3, [pc, #364]	@ (8001614 <HAL_RCC_ClockConfig+0x19c>)
 80014a6:	683a      	ldr	r2, [r7, #0]
 80014a8:	430a      	orrs	r2, r1
 80014aa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014ac:	4b59      	ldr	r3, [pc, #356]	@ (8001614 <HAL_RCC_ClockConfig+0x19c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2201      	movs	r2, #1
 80014b2:	4013      	ands	r3, r2
 80014b4:	683a      	ldr	r2, [r7, #0]
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d001      	beq.n	80014be <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e0a6      	b.n	800160c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2202      	movs	r2, #2
 80014c4:	4013      	ands	r3, r2
 80014c6:	d015      	beq.n	80014f4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2204      	movs	r2, #4
 80014ce:	4013      	ands	r3, r2
 80014d0:	d006      	beq.n	80014e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80014d2:	4b51      	ldr	r3, [pc, #324]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 80014d4:	685a      	ldr	r2, [r3, #4]
 80014d6:	4b50      	ldr	r3, [pc, #320]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 80014d8:	21e0      	movs	r1, #224	@ 0xe0
 80014da:	00c9      	lsls	r1, r1, #3
 80014dc:	430a      	orrs	r2, r1
 80014de:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014e0:	4b4d      	ldr	r3, [pc, #308]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	22f0      	movs	r2, #240	@ 0xf0
 80014e6:	4393      	bics	r3, r2
 80014e8:	0019      	movs	r1, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	689a      	ldr	r2, [r3, #8]
 80014ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 80014f0:	430a      	orrs	r2, r1
 80014f2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2201      	movs	r2, #1
 80014fa:	4013      	ands	r3, r2
 80014fc:	d04c      	beq.n	8001598 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d107      	bne.n	8001516 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001506:	4b44      	ldr	r3, [pc, #272]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	2380      	movs	r3, #128	@ 0x80
 800150c:	029b      	lsls	r3, r3, #10
 800150e:	4013      	ands	r3, r2
 8001510:	d120      	bne.n	8001554 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e07a      	b.n	800160c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	2b02      	cmp	r3, #2
 800151c:	d107      	bne.n	800152e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800151e:	4b3e      	ldr	r3, [pc, #248]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	2380      	movs	r3, #128	@ 0x80
 8001524:	049b      	lsls	r3, r3, #18
 8001526:	4013      	ands	r3, r2
 8001528:	d114      	bne.n	8001554 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e06e      	b.n	800160c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	2b03      	cmp	r3, #3
 8001534:	d107      	bne.n	8001546 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001536:	4b38      	ldr	r3, [pc, #224]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 8001538:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800153a:	2380      	movs	r3, #128	@ 0x80
 800153c:	029b      	lsls	r3, r3, #10
 800153e:	4013      	ands	r3, r2
 8001540:	d108      	bne.n	8001554 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e062      	b.n	800160c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001546:	4b34      	ldr	r3, [pc, #208]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2202      	movs	r2, #2
 800154c:	4013      	ands	r3, r2
 800154e:	d101      	bne.n	8001554 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e05b      	b.n	800160c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001554:	4b30      	ldr	r3, [pc, #192]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	2203      	movs	r2, #3
 800155a:	4393      	bics	r3, r2
 800155c:	0019      	movs	r1, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685a      	ldr	r2, [r3, #4]
 8001562:	4b2d      	ldr	r3, [pc, #180]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 8001564:	430a      	orrs	r2, r1
 8001566:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001568:	f7ff f988 	bl	800087c <HAL_GetTick>
 800156c:	0003      	movs	r3, r0
 800156e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001570:	e009      	b.n	8001586 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001572:	f7ff f983 	bl	800087c <HAL_GetTick>
 8001576:	0002      	movs	r2, r0
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	4a27      	ldr	r2, [pc, #156]	@ (800161c <HAL_RCC_ClockConfig+0x1a4>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d901      	bls.n	8001586 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e042      	b.n	800160c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001586:	4b24      	ldr	r3, [pc, #144]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	220c      	movs	r2, #12
 800158c:	401a      	ands	r2, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	429a      	cmp	r2, r3
 8001596:	d1ec      	bne.n	8001572 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001598:	4b1e      	ldr	r3, [pc, #120]	@ (8001614 <HAL_RCC_ClockConfig+0x19c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2201      	movs	r2, #1
 800159e:	4013      	ands	r3, r2
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d211      	bcs.n	80015ca <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001614 <HAL_RCC_ClockConfig+0x19c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2201      	movs	r2, #1
 80015ac:	4393      	bics	r3, r2
 80015ae:	0019      	movs	r1, r3
 80015b0:	4b18      	ldr	r3, [pc, #96]	@ (8001614 <HAL_RCC_ClockConfig+0x19c>)
 80015b2:	683a      	ldr	r2, [r7, #0]
 80015b4:	430a      	orrs	r2, r1
 80015b6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015b8:	4b16      	ldr	r3, [pc, #88]	@ (8001614 <HAL_RCC_ClockConfig+0x19c>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2201      	movs	r2, #1
 80015be:	4013      	ands	r3, r2
 80015c0:	683a      	ldr	r2, [r7, #0]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d001      	beq.n	80015ca <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e020      	b.n	800160c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2204      	movs	r2, #4
 80015d0:	4013      	ands	r3, r2
 80015d2:	d009      	beq.n	80015e8 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80015d4:	4b10      	ldr	r3, [pc, #64]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	4a11      	ldr	r2, [pc, #68]	@ (8001620 <HAL_RCC_ClockConfig+0x1a8>)
 80015da:	4013      	ands	r3, r2
 80015dc:	0019      	movs	r1, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	68da      	ldr	r2, [r3, #12]
 80015e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 80015e4:	430a      	orrs	r2, r1
 80015e6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80015e8:	f000 f820 	bl	800162c <HAL_RCC_GetSysClockFreq>
 80015ec:	0001      	movs	r1, r0
 80015ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001618 <HAL_RCC_ClockConfig+0x1a0>)
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	091b      	lsrs	r3, r3, #4
 80015f4:	220f      	movs	r2, #15
 80015f6:	4013      	ands	r3, r2
 80015f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001624 <HAL_RCC_ClockConfig+0x1ac>)
 80015fa:	5cd3      	ldrb	r3, [r2, r3]
 80015fc:	000a      	movs	r2, r1
 80015fe:	40da      	lsrs	r2, r3
 8001600:	4b09      	ldr	r3, [pc, #36]	@ (8001628 <HAL_RCC_ClockConfig+0x1b0>)
 8001602:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001604:	2003      	movs	r0, #3
 8001606:	f7ff f8f3 	bl	80007f0 <HAL_InitTick>
  
  return HAL_OK;
 800160a:	2300      	movs	r3, #0
}
 800160c:	0018      	movs	r0, r3
 800160e:	46bd      	mov	sp, r7
 8001610:	b004      	add	sp, #16
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40022000 	.word	0x40022000
 8001618:	40021000 	.word	0x40021000
 800161c:	00001388 	.word	0x00001388
 8001620:	fffff8ff 	.word	0xfffff8ff
 8001624:	08001fa0 	.word	0x08001fa0
 8001628:	20000000 	.word	0x20000000

0800162c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	2300      	movs	r3, #0
 8001638:	60bb      	str	r3, [r7, #8]
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001642:	2300      	movs	r3, #0
 8001644:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001646:	4b2d      	ldr	r3, [pc, #180]	@ (80016fc <HAL_RCC_GetSysClockFreq+0xd0>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	220c      	movs	r2, #12
 8001650:	4013      	ands	r3, r2
 8001652:	2b0c      	cmp	r3, #12
 8001654:	d046      	beq.n	80016e4 <HAL_RCC_GetSysClockFreq+0xb8>
 8001656:	d848      	bhi.n	80016ea <HAL_RCC_GetSysClockFreq+0xbe>
 8001658:	2b04      	cmp	r3, #4
 800165a:	d002      	beq.n	8001662 <HAL_RCC_GetSysClockFreq+0x36>
 800165c:	2b08      	cmp	r3, #8
 800165e:	d003      	beq.n	8001668 <HAL_RCC_GetSysClockFreq+0x3c>
 8001660:	e043      	b.n	80016ea <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001662:	4b27      	ldr	r3, [pc, #156]	@ (8001700 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001664:	613b      	str	r3, [r7, #16]
      break;
 8001666:	e043      	b.n	80016f0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	0c9b      	lsrs	r3, r3, #18
 800166c:	220f      	movs	r2, #15
 800166e:	4013      	ands	r3, r2
 8001670:	4a24      	ldr	r2, [pc, #144]	@ (8001704 <HAL_RCC_GetSysClockFreq+0xd8>)
 8001672:	5cd3      	ldrb	r3, [r2, r3]
 8001674:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001676:	4b21      	ldr	r3, [pc, #132]	@ (80016fc <HAL_RCC_GetSysClockFreq+0xd0>)
 8001678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800167a:	220f      	movs	r2, #15
 800167c:	4013      	ands	r3, r2
 800167e:	4a22      	ldr	r2, [pc, #136]	@ (8001708 <HAL_RCC_GetSysClockFreq+0xdc>)
 8001680:	5cd3      	ldrb	r3, [r2, r3]
 8001682:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001684:	68fa      	ldr	r2, [r7, #12]
 8001686:	23c0      	movs	r3, #192	@ 0xc0
 8001688:	025b      	lsls	r3, r3, #9
 800168a:	401a      	ands	r2, r3
 800168c:	2380      	movs	r3, #128	@ 0x80
 800168e:	025b      	lsls	r3, r3, #9
 8001690:	429a      	cmp	r2, r3
 8001692:	d109      	bne.n	80016a8 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001694:	68b9      	ldr	r1, [r7, #8]
 8001696:	481a      	ldr	r0, [pc, #104]	@ (8001700 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001698:	f7fe fd34 	bl	8000104 <__udivsi3>
 800169c:	0003      	movs	r3, r0
 800169e:	001a      	movs	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4353      	muls	r3, r2
 80016a4:	617b      	str	r3, [r7, #20]
 80016a6:	e01a      	b.n	80016de <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80016a8:	68fa      	ldr	r2, [r7, #12]
 80016aa:	23c0      	movs	r3, #192	@ 0xc0
 80016ac:	025b      	lsls	r3, r3, #9
 80016ae:	401a      	ands	r2, r3
 80016b0:	23c0      	movs	r3, #192	@ 0xc0
 80016b2:	025b      	lsls	r3, r3, #9
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d109      	bne.n	80016cc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80016b8:	68b9      	ldr	r1, [r7, #8]
 80016ba:	4814      	ldr	r0, [pc, #80]	@ (800170c <HAL_RCC_GetSysClockFreq+0xe0>)
 80016bc:	f7fe fd22 	bl	8000104 <__udivsi3>
 80016c0:	0003      	movs	r3, r0
 80016c2:	001a      	movs	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4353      	muls	r3, r2
 80016c8:	617b      	str	r3, [r7, #20]
 80016ca:	e008      	b.n	80016de <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80016cc:	68b9      	ldr	r1, [r7, #8]
 80016ce:	480c      	ldr	r0, [pc, #48]	@ (8001700 <HAL_RCC_GetSysClockFreq+0xd4>)
 80016d0:	f7fe fd18 	bl	8000104 <__udivsi3>
 80016d4:	0003      	movs	r3, r0
 80016d6:	001a      	movs	r2, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4353      	muls	r3, r2
 80016dc:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	613b      	str	r3, [r7, #16]
      break;
 80016e2:	e005      	b.n	80016f0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80016e4:	4b09      	ldr	r3, [pc, #36]	@ (800170c <HAL_RCC_GetSysClockFreq+0xe0>)
 80016e6:	613b      	str	r3, [r7, #16]
      break;
 80016e8:	e002      	b.n	80016f0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016ea:	4b05      	ldr	r3, [pc, #20]	@ (8001700 <HAL_RCC_GetSysClockFreq+0xd4>)
 80016ec:	613b      	str	r3, [r7, #16]
      break;
 80016ee:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80016f0:	693b      	ldr	r3, [r7, #16]
}
 80016f2:	0018      	movs	r0, r3
 80016f4:	46bd      	mov	sp, r7
 80016f6:	b006      	add	sp, #24
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	46c0      	nop			@ (mov r8, r8)
 80016fc:	40021000 	.word	0x40021000
 8001700:	007a1200 	.word	0x007a1200
 8001704:	08001fb0 	.word	0x08001fb0
 8001708:	08001fc0 	.word	0x08001fc0
 800170c:	02dc6c00 	.word	0x02dc6c00

08001710 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d101      	bne.n	8001722 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e0a8      	b.n	8001874 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001726:	2b00      	cmp	r3, #0
 8001728:	d109      	bne.n	800173e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	685a      	ldr	r2, [r3, #4]
 800172e:	2382      	movs	r3, #130	@ 0x82
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	429a      	cmp	r2, r3
 8001734:	d009      	beq.n	800174a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2200      	movs	r2, #0
 800173a:	61da      	str	r2, [r3, #28]
 800173c:	e005      	b.n	800174a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2200      	movs	r2, #0
 800174e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	225d      	movs	r2, #93	@ 0x5d
 8001754:	5c9b      	ldrb	r3, [r3, r2]
 8001756:	b2db      	uxtb	r3, r3
 8001758:	2b00      	cmp	r3, #0
 800175a:	d107      	bne.n	800176c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	225c      	movs	r2, #92	@ 0x5c
 8001760:	2100      	movs	r1, #0
 8001762:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	0018      	movs	r0, r3
 8001768:	f7fe ff9a 	bl	80006a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	225d      	movs	r2, #93	@ 0x5d
 8001770:	2102      	movs	r1, #2
 8001772:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2140      	movs	r1, #64	@ 0x40
 8001780:	438a      	bics	r2, r1
 8001782:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	68da      	ldr	r2, [r3, #12]
 8001788:	23e0      	movs	r3, #224	@ 0xe0
 800178a:	00db      	lsls	r3, r3, #3
 800178c:	429a      	cmp	r2, r3
 800178e:	d902      	bls.n	8001796 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001790:	2300      	movs	r3, #0
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	e002      	b.n	800179c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001796:	2380      	movs	r3, #128	@ 0x80
 8001798:	015b      	lsls	r3, r3, #5
 800179a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	68da      	ldr	r2, [r3, #12]
 80017a0:	23f0      	movs	r3, #240	@ 0xf0
 80017a2:	011b      	lsls	r3, r3, #4
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d008      	beq.n	80017ba <HAL_SPI_Init+0xaa>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68da      	ldr	r2, [r3, #12]
 80017ac:	23e0      	movs	r3, #224	@ 0xe0
 80017ae:	00db      	lsls	r3, r3, #3
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d002      	beq.n	80017ba <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685a      	ldr	r2, [r3, #4]
 80017be:	2382      	movs	r3, #130	@ 0x82
 80017c0:	005b      	lsls	r3, r3, #1
 80017c2:	401a      	ands	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6899      	ldr	r1, [r3, #8]
 80017c8:	2384      	movs	r3, #132	@ 0x84
 80017ca:	021b      	lsls	r3, r3, #8
 80017cc:	400b      	ands	r3, r1
 80017ce:	431a      	orrs	r2, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	691b      	ldr	r3, [r3, #16]
 80017d4:	2102      	movs	r1, #2
 80017d6:	400b      	ands	r3, r1
 80017d8:	431a      	orrs	r2, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	695b      	ldr	r3, [r3, #20]
 80017de:	2101      	movs	r1, #1
 80017e0:	400b      	ands	r3, r1
 80017e2:	431a      	orrs	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6999      	ldr	r1, [r3, #24]
 80017e8:	2380      	movs	r3, #128	@ 0x80
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	400b      	ands	r3, r1
 80017ee:	431a      	orrs	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	69db      	ldr	r3, [r3, #28]
 80017f4:	2138      	movs	r1, #56	@ 0x38
 80017f6:	400b      	ands	r3, r1
 80017f8:	431a      	orrs	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a1b      	ldr	r3, [r3, #32]
 80017fe:	2180      	movs	r1, #128	@ 0x80
 8001800:	400b      	ands	r3, r1
 8001802:	431a      	orrs	r2, r3
 8001804:	0011      	movs	r1, r2
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800180a:	2380      	movs	r3, #128	@ 0x80
 800180c:	019b      	lsls	r3, r3, #6
 800180e:	401a      	ands	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	430a      	orrs	r2, r1
 8001816:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	0c1b      	lsrs	r3, r3, #16
 800181e:	2204      	movs	r2, #4
 8001820:	401a      	ands	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001826:	2110      	movs	r1, #16
 8001828:	400b      	ands	r3, r1
 800182a:	431a      	orrs	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001830:	2108      	movs	r1, #8
 8001832:	400b      	ands	r3, r1
 8001834:	431a      	orrs	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	68d9      	ldr	r1, [r3, #12]
 800183a:	23f0      	movs	r3, #240	@ 0xf0
 800183c:	011b      	lsls	r3, r3, #4
 800183e:	400b      	ands	r3, r1
 8001840:	431a      	orrs	r2, r3
 8001842:	0011      	movs	r1, r2
 8001844:	68fa      	ldr	r2, [r7, #12]
 8001846:	2380      	movs	r3, #128	@ 0x80
 8001848:	015b      	lsls	r3, r3, #5
 800184a:	401a      	ands	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	430a      	orrs	r2, r1
 8001852:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	69da      	ldr	r2, [r3, #28]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4907      	ldr	r1, [pc, #28]	@ (800187c <HAL_SPI_Init+0x16c>)
 8001860:	400a      	ands	r2, r1
 8001862:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2200      	movs	r2, #0
 8001868:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	225d      	movs	r2, #93	@ 0x5d
 800186e:	2101      	movs	r1, #1
 8001870:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001872:	2300      	movs	r3, #0
}
 8001874:	0018      	movs	r0, r3
 8001876:	46bd      	mov	sp, r7
 8001878:	b004      	add	sp, #16
 800187a:	bd80      	pop	{r7, pc}
 800187c:	fffff7ff 	.word	0xfffff7ff

08001880 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08a      	sub	sp, #40	@ 0x28
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
 800188c:	001a      	movs	r2, r3
 800188e:	1cbb      	adds	r3, r7, #2
 8001890:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001892:	2301      	movs	r3, #1
 8001894:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001896:	2323      	movs	r3, #35	@ 0x23
 8001898:	18fb      	adds	r3, r7, r3
 800189a:	2200      	movs	r2, #0
 800189c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	225c      	movs	r2, #92	@ 0x5c
 80018a2:	5c9b      	ldrb	r3, [r3, r2]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d101      	bne.n	80018ac <HAL_SPI_TransmitReceive+0x2c>
 80018a8:	2302      	movs	r3, #2
 80018aa:	e1c4      	b.n	8001c36 <HAL_SPI_TransmitReceive+0x3b6>
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	225c      	movs	r2, #92	@ 0x5c
 80018b0:	2101      	movs	r1, #1
 80018b2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80018b4:	f7fe ffe2 	bl	800087c <HAL_GetTick>
 80018b8:	0003      	movs	r3, r0
 80018ba:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80018bc:	201b      	movs	r0, #27
 80018be:	183b      	adds	r3, r7, r0
 80018c0:	68fa      	ldr	r2, [r7, #12]
 80018c2:	215d      	movs	r1, #93	@ 0x5d
 80018c4:	5c52      	ldrb	r2, [r2, r1]
 80018c6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80018ce:	2312      	movs	r3, #18
 80018d0:	18fb      	adds	r3, r7, r3
 80018d2:	1cba      	adds	r2, r7, #2
 80018d4:	8812      	ldrh	r2, [r2, #0]
 80018d6:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80018d8:	183b      	adds	r3, r7, r0
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d011      	beq.n	8001904 <HAL_SPI_TransmitReceive+0x84>
 80018e0:	697a      	ldr	r2, [r7, #20]
 80018e2:	2382      	movs	r3, #130	@ 0x82
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d107      	bne.n	80018fa <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d103      	bne.n	80018fa <HAL_SPI_TransmitReceive+0x7a>
 80018f2:	183b      	adds	r3, r7, r0
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	2b04      	cmp	r3, #4
 80018f8:	d004      	beq.n	8001904 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80018fa:	2323      	movs	r3, #35	@ 0x23
 80018fc:	18fb      	adds	r3, r7, r3
 80018fe:	2202      	movs	r2, #2
 8001900:	701a      	strb	r2, [r3, #0]
    goto error;
 8001902:	e191      	b.n	8001c28 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d006      	beq.n	8001918 <HAL_SPI_TransmitReceive+0x98>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d003      	beq.n	8001918 <HAL_SPI_TransmitReceive+0x98>
 8001910:	1cbb      	adds	r3, r7, #2
 8001912:	881b      	ldrh	r3, [r3, #0]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d104      	bne.n	8001922 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8001918:	2323      	movs	r3, #35	@ 0x23
 800191a:	18fb      	adds	r3, r7, r3
 800191c:	2201      	movs	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]
    goto error;
 8001920:	e182      	b.n	8001c28 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	225d      	movs	r2, #93	@ 0x5d
 8001926:	5c9b      	ldrb	r3, [r3, r2]
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b04      	cmp	r3, #4
 800192c:	d003      	beq.n	8001936 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	225d      	movs	r2, #93	@ 0x5d
 8001932:	2105      	movs	r1, #5
 8001934:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2200      	movs	r2, #0
 800193a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	1cba      	adds	r2, r7, #2
 8001946:	2146      	movs	r1, #70	@ 0x46
 8001948:	8812      	ldrh	r2, [r2, #0]
 800194a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	1cba      	adds	r2, r7, #2
 8001950:	2144      	movs	r1, #68	@ 0x44
 8001952:	8812      	ldrh	r2, [r2, #0]
 8001954:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	68ba      	ldr	r2, [r7, #8]
 800195a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	1cba      	adds	r2, r7, #2
 8001960:	8812      	ldrh	r2, [r2, #0]
 8001962:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	1cba      	adds	r2, r7, #2
 8001968:	8812      	ldrh	r2, [r2, #0]
 800196a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	2200      	movs	r2, #0
 8001970:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2200      	movs	r2, #0
 8001976:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	68da      	ldr	r2, [r3, #12]
 800197c:	23e0      	movs	r3, #224	@ 0xe0
 800197e:	00db      	lsls	r3, r3, #3
 8001980:	429a      	cmp	r2, r3
 8001982:	d908      	bls.n	8001996 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	685a      	ldr	r2, [r3, #4]
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	49ac      	ldr	r1, [pc, #688]	@ (8001c40 <HAL_SPI_TransmitReceive+0x3c0>)
 8001990:	400a      	ands	r2, r1
 8001992:	605a      	str	r2, [r3, #4]
 8001994:	e008      	b.n	80019a8 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	685a      	ldr	r2, [r3, #4]
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2180      	movs	r1, #128	@ 0x80
 80019a2:	0149      	lsls	r1, r1, #5
 80019a4:	430a      	orrs	r2, r1
 80019a6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2240      	movs	r2, #64	@ 0x40
 80019b0:	4013      	ands	r3, r2
 80019b2:	2b40      	cmp	r3, #64	@ 0x40
 80019b4:	d007      	beq.n	80019c6 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2140      	movs	r1, #64	@ 0x40
 80019c2:	430a      	orrs	r2, r1
 80019c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	68da      	ldr	r2, [r3, #12]
 80019ca:	23e0      	movs	r3, #224	@ 0xe0
 80019cc:	00db      	lsls	r3, r3, #3
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d800      	bhi.n	80019d4 <HAL_SPI_TransmitReceive+0x154>
 80019d2:	e083      	b.n	8001adc <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d005      	beq.n	80019e8 <HAL_SPI_TransmitReceive+0x168>
 80019dc:	2312      	movs	r3, #18
 80019de:	18fb      	adds	r3, r7, r3
 80019e0:	881b      	ldrh	r3, [r3, #0]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d000      	beq.n	80019e8 <HAL_SPI_TransmitReceive+0x168>
 80019e6:	e06d      	b.n	8001ac4 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019ec:	881a      	ldrh	r2, [r3, #0]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019f8:	1c9a      	adds	r2, r3, #2
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	3b01      	subs	r3, #1
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001a0c:	e05a      	b.n	8001ac4 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	2202      	movs	r2, #2
 8001a16:	4013      	ands	r3, r2
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d11b      	bne.n	8001a54 <HAL_SPI_TransmitReceive+0x1d4>
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d016      	beq.n	8001a54 <HAL_SPI_TransmitReceive+0x1d4>
 8001a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d113      	bne.n	8001a54 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a30:	881a      	ldrh	r2, [r3, #0]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a3c:	1c9a      	adds	r2, r3, #2
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	3b01      	subs	r3, #1
 8001a4a:	b29a      	uxth	r2, r3
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001a50:	2300      	movs	r3, #0
 8001a52:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d11c      	bne.n	8001a9c <HAL_SPI_TransmitReceive+0x21c>
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2246      	movs	r2, #70	@ 0x46
 8001a66:	5a9b      	ldrh	r3, [r3, r2]
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d016      	beq.n	8001a9c <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	68da      	ldr	r2, [r3, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a78:	b292      	uxth	r2, r2
 8001a7a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a80:	1c9a      	adds	r2, r3, #2
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2246      	movs	r2, #70	@ 0x46
 8001a8a:	5a9b      	ldrh	r3, [r3, r2]
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	b299      	uxth	r1, r3
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	2246      	movs	r2, #70	@ 0x46
 8001a96:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001a9c:	f7fe feee 	bl	800087c <HAL_GetTick>
 8001aa0:	0002      	movs	r2, r0
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d80b      	bhi.n	8001ac4 <HAL_SPI_TransmitReceive+0x244>
 8001aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001aae:	3301      	adds	r3, #1
 8001ab0:	d008      	beq.n	8001ac4 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8001ab2:	2323      	movs	r3, #35	@ 0x23
 8001ab4:	18fb      	adds	r3, r7, r3
 8001ab6:	2203      	movs	r2, #3
 8001ab8:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	225d      	movs	r2, #93	@ 0x5d
 8001abe:	2101      	movs	r1, #1
 8001ac0:	5499      	strb	r1, [r3, r2]
        goto error;
 8001ac2:	e0b1      	b.n	8001c28 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d19f      	bne.n	8001a0e <HAL_SPI_TransmitReceive+0x18e>
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2246      	movs	r2, #70	@ 0x46
 8001ad2:	5a9b      	ldrh	r3, [r3, r2]
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d199      	bne.n	8001a0e <HAL_SPI_TransmitReceive+0x18e>
 8001ada:	e089      	b.n	8001bf0 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d005      	beq.n	8001af0 <HAL_SPI_TransmitReceive+0x270>
 8001ae4:	2312      	movs	r3, #18
 8001ae6:	18fb      	adds	r3, r7, r3
 8001ae8:	881b      	ldrh	r3, [r3, #0]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d000      	beq.n	8001af0 <HAL_SPI_TransmitReceive+0x270>
 8001aee:	e074      	b.n	8001bda <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	330c      	adds	r3, #12
 8001afa:	7812      	ldrb	r2, [r2, #0]
 8001afc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b02:	1c5a      	adds	r2, r3, #1
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	b29a      	uxth	r2, r3
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001b16:	e060      	b.n	8001bda <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	2202      	movs	r2, #2
 8001b20:	4013      	ands	r3, r2
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d11c      	bne.n	8001b60 <HAL_SPI_TransmitReceive+0x2e0>
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d017      	beq.n	8001b60 <HAL_SPI_TransmitReceive+0x2e0>
 8001b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d114      	bne.n	8001b60 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	330c      	adds	r3, #12
 8001b40:	7812      	ldrb	r2, [r2, #0]
 8001b42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b48:	1c5a      	adds	r2, r3, #1
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	3b01      	subs	r3, #1
 8001b56:	b29a      	uxth	r2, r3
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	2201      	movs	r2, #1
 8001b68:	4013      	ands	r3, r2
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d11e      	bne.n	8001bac <HAL_SPI_TransmitReceive+0x32c>
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2246      	movs	r2, #70	@ 0x46
 8001b72:	5a9b      	ldrh	r3, [r3, r2]
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d018      	beq.n	8001bac <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	330c      	adds	r3, #12
 8001b80:	001a      	movs	r2, r3
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b86:	7812      	ldrb	r2, [r2, #0]
 8001b88:	b2d2      	uxtb	r2, r2
 8001b8a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b90:	1c5a      	adds	r2, r3, #1
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	2246      	movs	r2, #70	@ 0x46
 8001b9a:	5a9b      	ldrh	r3, [r3, r2]
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	b299      	uxth	r1, r3
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2246      	movs	r2, #70	@ 0x46
 8001ba6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001bac:	f7fe fe66 	bl	800087c <HAL_GetTick>
 8001bb0:	0002      	movs	r2, r0
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d802      	bhi.n	8001bc2 <HAL_SPI_TransmitReceive+0x342>
 8001bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	d102      	bne.n	8001bc8 <HAL_SPI_TransmitReceive+0x348>
 8001bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d108      	bne.n	8001bda <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8001bc8:	2323      	movs	r3, #35	@ 0x23
 8001bca:	18fb      	adds	r3, r7, r3
 8001bcc:	2203      	movs	r2, #3
 8001bce:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	225d      	movs	r2, #93	@ 0x5d
 8001bd4:	2101      	movs	r1, #1
 8001bd6:	5499      	strb	r1, [r3, r2]
        goto error;
 8001bd8:	e026      	b.n	8001c28 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d199      	bne.n	8001b18 <HAL_SPI_TransmitReceive+0x298>
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2246      	movs	r2, #70	@ 0x46
 8001be8:	5a9b      	ldrh	r3, [r3, r2]
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d193      	bne.n	8001b18 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001bf0:	69fa      	ldr	r2, [r7, #28]
 8001bf2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	f000 f954 	bl	8001ea4 <SPI_EndRxTxTransaction>
 8001bfc:	1e03      	subs	r3, r0, #0
 8001bfe:	d006      	beq.n	8001c0e <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8001c00:	2323      	movs	r3, #35	@ 0x23
 8001c02:	18fb      	adds	r3, r7, r3
 8001c04:	2201      	movs	r2, #1
 8001c06:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2220      	movs	r2, #32
 8001c0c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d004      	beq.n	8001c20 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8001c16:	2323      	movs	r3, #35	@ 0x23
 8001c18:	18fb      	adds	r3, r7, r3
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	701a      	strb	r2, [r3, #0]
 8001c1e:	e003      	b.n	8001c28 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	225d      	movs	r2, #93	@ 0x5d
 8001c24:	2101      	movs	r1, #1
 8001c26:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	225c      	movs	r2, #92	@ 0x5c
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001c30:	2323      	movs	r3, #35	@ 0x23
 8001c32:	18fb      	adds	r3, r7, r3
 8001c34:	781b      	ldrb	r3, [r3, #0]
}
 8001c36:	0018      	movs	r0, r3
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	b00a      	add	sp, #40	@ 0x28
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	46c0      	nop			@ (mov r8, r8)
 8001c40:	ffffefff 	.word	0xffffefff

08001c44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b088      	sub	sp, #32
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	60b9      	str	r1, [r7, #8]
 8001c4e:	603b      	str	r3, [r7, #0]
 8001c50:	1dfb      	adds	r3, r7, #7
 8001c52:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001c54:	f7fe fe12 	bl	800087c <HAL_GetTick>
 8001c58:	0002      	movs	r2, r0
 8001c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c5c:	1a9b      	subs	r3, r3, r2
 8001c5e:	683a      	ldr	r2, [r7, #0]
 8001c60:	18d3      	adds	r3, r2, r3
 8001c62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001c64:	f7fe fe0a 	bl	800087c <HAL_GetTick>
 8001c68:	0003      	movs	r3, r0
 8001c6a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001c6c:	4b3a      	ldr	r3, [pc, #232]	@ (8001d58 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	015b      	lsls	r3, r3, #5
 8001c72:	0d1b      	lsrs	r3, r3, #20
 8001c74:	69fa      	ldr	r2, [r7, #28]
 8001c76:	4353      	muls	r3, r2
 8001c78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001c7a:	e058      	b.n	8001d2e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	d055      	beq.n	8001d2e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001c82:	f7fe fdfb 	bl	800087c <HAL_GetTick>
 8001c86:	0002      	movs	r2, r0
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	69fa      	ldr	r2, [r7, #28]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d902      	bls.n	8001c98 <SPI_WaitFlagStateUntilTimeout+0x54>
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d142      	bne.n	8001d1e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	685a      	ldr	r2, [r3, #4]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	21e0      	movs	r1, #224	@ 0xe0
 8001ca4:	438a      	bics	r2, r1
 8001ca6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	685a      	ldr	r2, [r3, #4]
 8001cac:	2382      	movs	r3, #130	@ 0x82
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d113      	bne.n	8001cdc <SPI_WaitFlagStateUntilTimeout+0x98>
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	2380      	movs	r3, #128	@ 0x80
 8001cba:	021b      	lsls	r3, r3, #8
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d005      	beq.n	8001ccc <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	689a      	ldr	r2, [r3, #8]
 8001cc4:	2380      	movs	r3, #128	@ 0x80
 8001cc6:	00db      	lsls	r3, r3, #3
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d107      	bne.n	8001cdc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2140      	movs	r1, #64	@ 0x40
 8001cd8:	438a      	bics	r2, r1
 8001cda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ce0:	2380      	movs	r3, #128	@ 0x80
 8001ce2:	019b      	lsls	r3, r3, #6
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d110      	bne.n	8001d0a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	491a      	ldr	r1, [pc, #104]	@ (8001d5c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8001cf4:	400a      	ands	r2, r1
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2180      	movs	r1, #128	@ 0x80
 8001d04:	0189      	lsls	r1, r1, #6
 8001d06:	430a      	orrs	r2, r1
 8001d08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	225d      	movs	r2, #93	@ 0x5d
 8001d0e:	2101      	movs	r1, #1
 8001d10:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	225c      	movs	r2, #92	@ 0x5c
 8001d16:	2100      	movs	r1, #0
 8001d18:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e017      	b.n	8001d4e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d101      	bne.n	8001d28 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8001d24:	2300      	movs	r3, #0
 8001d26:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	68ba      	ldr	r2, [r7, #8]
 8001d36:	4013      	ands	r3, r2
 8001d38:	68ba      	ldr	r2, [r7, #8]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	425a      	negs	r2, r3
 8001d3e:	4153      	adcs	r3, r2
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	001a      	movs	r2, r3
 8001d44:	1dfb      	adds	r3, r7, #7
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d197      	bne.n	8001c7c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	0018      	movs	r0, r3
 8001d50:	46bd      	mov	sp, r7
 8001d52:	b008      	add	sp, #32
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	46c0      	nop			@ (mov r8, r8)
 8001d58:	20000000 	.word	0x20000000
 8001d5c:	ffffdfff 	.word	0xffffdfff

08001d60 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08a      	sub	sp, #40	@ 0x28
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
 8001d6c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001d6e:	2317      	movs	r3, #23
 8001d70:	18fb      	adds	r3, r7, r3
 8001d72:	2200      	movs	r2, #0
 8001d74:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001d76:	f7fe fd81 	bl	800087c <HAL_GetTick>
 8001d7a:	0002      	movs	r2, r0
 8001d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d7e:	1a9b      	subs	r3, r3, r2
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	18d3      	adds	r3, r2, r3
 8001d84:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8001d86:	f7fe fd79 	bl	800087c <HAL_GetTick>
 8001d8a:	0003      	movs	r3, r0
 8001d8c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	330c      	adds	r3, #12
 8001d94:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001d96:	4b41      	ldr	r3, [pc, #260]	@ (8001e9c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	0013      	movs	r3, r2
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	189b      	adds	r3, r3, r2
 8001da0:	00da      	lsls	r2, r3, #3
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	0d1b      	lsrs	r3, r3, #20
 8001da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001da8:	4353      	muls	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001dac:	e068      	b.n	8001e80 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001dae:	68ba      	ldr	r2, [r7, #8]
 8001db0:	23c0      	movs	r3, #192	@ 0xc0
 8001db2:	00db      	lsls	r3, r3, #3
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d10a      	bne.n	8001dce <SPI_WaitFifoStateUntilTimeout+0x6e>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d107      	bne.n	8001dce <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	b2da      	uxtb	r2, r3
 8001dc4:	2117      	movs	r1, #23
 8001dc6:	187b      	adds	r3, r7, r1
 8001dc8:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001dca:	187b      	adds	r3, r7, r1
 8001dcc:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	d055      	beq.n	8001e80 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001dd4:	f7fe fd52 	bl	800087c <HAL_GetTick>
 8001dd8:	0002      	movs	r2, r0
 8001dda:	6a3b      	ldr	r3, [r7, #32]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d902      	bls.n	8001dea <SPI_WaitFifoStateUntilTimeout+0x8a>
 8001de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d142      	bne.n	8001e70 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	685a      	ldr	r2, [r3, #4]
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	21e0      	movs	r1, #224	@ 0xe0
 8001df6:	438a      	bics	r2, r1
 8001df8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	2382      	movs	r3, #130	@ 0x82
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d113      	bne.n	8001e2e <SPI_WaitFifoStateUntilTimeout+0xce>
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	689a      	ldr	r2, [r3, #8]
 8001e0a:	2380      	movs	r3, #128	@ 0x80
 8001e0c:	021b      	lsls	r3, r3, #8
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d005      	beq.n	8001e1e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	689a      	ldr	r2, [r3, #8]
 8001e16:	2380      	movs	r3, #128	@ 0x80
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d107      	bne.n	8001e2e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2140      	movs	r1, #64	@ 0x40
 8001e2a:	438a      	bics	r2, r1
 8001e2c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e32:	2380      	movs	r3, #128	@ 0x80
 8001e34:	019b      	lsls	r3, r3, #6
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d110      	bne.n	8001e5c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4916      	ldr	r1, [pc, #88]	@ (8001ea0 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8001e46:	400a      	ands	r2, r1
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2180      	movs	r1, #128	@ 0x80
 8001e56:	0189      	lsls	r1, r1, #6
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	225d      	movs	r2, #93	@ 0x5d
 8001e60:	2101      	movs	r1, #1
 8001e62:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	225c      	movs	r2, #92	@ 0x5c
 8001e68:	2100      	movs	r1, #0
 8001e6a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e010      	b.n	8001e92 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d101      	bne.n	8001e7a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8001e76:	2300      	movs	r3, #0
 8001e78:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d18e      	bne.n	8001dae <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	0018      	movs	r0, r3
 8001e94:	46bd      	mov	sp, r7
 8001e96:	b00a      	add	sp, #40	@ 0x28
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	46c0      	nop			@ (mov r8, r8)
 8001e9c:	20000000 	.word	0x20000000
 8001ea0:	ffffdfff 	.word	0xffffdfff

08001ea4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af02      	add	r7, sp, #8
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001eb0:	68ba      	ldr	r2, [r7, #8]
 8001eb2:	23c0      	movs	r3, #192	@ 0xc0
 8001eb4:	0159      	lsls	r1, r3, #5
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	0013      	movs	r3, r2
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f7ff ff4e 	bl	8001d60 <SPI_WaitFifoStateUntilTimeout>
 8001ec4:	1e03      	subs	r3, r0, #0
 8001ec6:	d007      	beq.n	8001ed8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ecc:	2220      	movs	r2, #32
 8001ece:	431a      	orrs	r2, r3
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e027      	b.n	8001f28 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001ed8:	68ba      	ldr	r2, [r7, #8]
 8001eda:	68f8      	ldr	r0, [r7, #12]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	9300      	str	r3, [sp, #0]
 8001ee0:	0013      	movs	r3, r2
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2180      	movs	r1, #128	@ 0x80
 8001ee6:	f7ff fead 	bl	8001c44 <SPI_WaitFlagStateUntilTimeout>
 8001eea:	1e03      	subs	r3, r0, #0
 8001eec:	d007      	beq.n	8001efe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ef2:	2220      	movs	r2, #32
 8001ef4:	431a      	orrs	r2, r3
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e014      	b.n	8001f28 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001efe:	68ba      	ldr	r2, [r7, #8]
 8001f00:	23c0      	movs	r3, #192	@ 0xc0
 8001f02:	00d9      	lsls	r1, r3, #3
 8001f04:	68f8      	ldr	r0, [r7, #12]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	9300      	str	r3, [sp, #0]
 8001f0a:	0013      	movs	r3, r2
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	f7ff ff27 	bl	8001d60 <SPI_WaitFifoStateUntilTimeout>
 8001f12:	1e03      	subs	r3, r0, #0
 8001f14:	d007      	beq.n	8001f26 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f1a:	2220      	movs	r2, #32
 8001f1c:	431a      	orrs	r2, r3
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e000      	b.n	8001f28 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	0018      	movs	r0, r3
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	b004      	add	sp, #16
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <memset>:
 8001f30:	0003      	movs	r3, r0
 8001f32:	1882      	adds	r2, r0, r2
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d100      	bne.n	8001f3a <memset+0xa>
 8001f38:	4770      	bx	lr
 8001f3a:	7019      	strb	r1, [r3, #0]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	e7f9      	b.n	8001f34 <memset+0x4>

08001f40 <__libc_init_array>:
 8001f40:	b570      	push	{r4, r5, r6, lr}
 8001f42:	2600      	movs	r6, #0
 8001f44:	4c0c      	ldr	r4, [pc, #48]	@ (8001f78 <__libc_init_array+0x38>)
 8001f46:	4d0d      	ldr	r5, [pc, #52]	@ (8001f7c <__libc_init_array+0x3c>)
 8001f48:	1b64      	subs	r4, r4, r5
 8001f4a:	10a4      	asrs	r4, r4, #2
 8001f4c:	42a6      	cmp	r6, r4
 8001f4e:	d109      	bne.n	8001f64 <__libc_init_array+0x24>
 8001f50:	2600      	movs	r6, #0
 8001f52:	f000 f819 	bl	8001f88 <_init>
 8001f56:	4c0a      	ldr	r4, [pc, #40]	@ (8001f80 <__libc_init_array+0x40>)
 8001f58:	4d0a      	ldr	r5, [pc, #40]	@ (8001f84 <__libc_init_array+0x44>)
 8001f5a:	1b64      	subs	r4, r4, r5
 8001f5c:	10a4      	asrs	r4, r4, #2
 8001f5e:	42a6      	cmp	r6, r4
 8001f60:	d105      	bne.n	8001f6e <__libc_init_array+0x2e>
 8001f62:	bd70      	pop	{r4, r5, r6, pc}
 8001f64:	00b3      	lsls	r3, r6, #2
 8001f66:	58eb      	ldr	r3, [r5, r3]
 8001f68:	4798      	blx	r3
 8001f6a:	3601      	adds	r6, #1
 8001f6c:	e7ee      	b.n	8001f4c <__libc_init_array+0xc>
 8001f6e:	00b3      	lsls	r3, r6, #2
 8001f70:	58eb      	ldr	r3, [r5, r3]
 8001f72:	4798      	blx	r3
 8001f74:	3601      	adds	r6, #1
 8001f76:	e7f2      	b.n	8001f5e <__libc_init_array+0x1e>
 8001f78:	08001fd0 	.word	0x08001fd0
 8001f7c:	08001fd0 	.word	0x08001fd0
 8001f80:	08001fd4 	.word	0x08001fd4
 8001f84:	08001fd0 	.word	0x08001fd0

08001f88 <_init>:
 8001f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f8a:	46c0      	nop			@ (mov r8, r8)
 8001f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f8e:	bc08      	pop	{r3}
 8001f90:	469e      	mov	lr, r3
 8001f92:	4770      	bx	lr

08001f94 <_fini>:
 8001f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f96:	46c0      	nop			@ (mov r8, r8)
 8001f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f9a:	bc08      	pop	{r3}
 8001f9c:	469e      	mov	lr, r3
 8001f9e:	4770      	bx	lr
