 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 4
Design : rop3_smart
Version: R-2020.09-SP5
Date   : Tue Nov  2 12:25:12 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: P_in_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Result_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_in_reg_3_/CLK (DFFX1_HVT)              0.00       0.00 r
  P_in_reg_3_/QN (DFFX1_HVT)               0.14       0.14 f
  U487/Y (AO22X1_HVT)                      0.07       0.21 f
  Result_reg_3_/D (DFFX1_HVT)              0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Result_reg_3_/CLK (DFFX1_HVT)            0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: P_in_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Result_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_in_reg_2_/CLK (DFFX1_HVT)              0.00       0.00 r
  P_in_reg_2_/QN (DFFX1_HVT)               0.14       0.14 f
  U484/Y (AO22X1_HVT)                      0.07       0.21 f
  Result_reg_2_/D (DFFX1_HVT)              0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Result_reg_2_/CLK (DFFX1_HVT)            0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: P_in_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Result_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_in_reg_1_/CLK (DFFX1_HVT)              0.00       0.00 r
  P_in_reg_1_/QN (DFFX1_HVT)               0.14       0.14 f
  U481/Y (AO22X1_HVT)                      0.07       0.21 f
  Result_reg_1_/D (DFFX1_HVT)              0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Result_reg_1_/CLK (DFFX1_HVT)            0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: P_in_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Result_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_smart         8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_in_reg_0_/CLK (DFFX1_HVT)              0.00       0.00 r
  P_in_reg_0_/QN (DFFX1_HVT)               0.14       0.14 f
  U478/Y (AO22X1_HVT)                      0.07       0.21 f
  Result_reg_0_/D (DFFX1_HVT)              0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Result_reg_0_/CLK (DFFX1_HVT)            0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.22


1
