[
 {
  "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/top.v",
  "InstLine" : 3,
  "InstName" : "top",
  "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/top.v",
  "ModuleLine" : 3,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/top.v",
    "InstLine" : 71,
    "InstName" : "CPU",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
    "ModuleLine" : 3,
    "ModuleName" : "CPU",
    "SubInsts" : [
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 84,
      "InstName" : "ctrl",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/Crtl.v",
      "ModuleLine" : 5,
      "ModuleName" : "ctrl"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 95,
      "InstName" : "CLINT",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CLINT.v",
      "ModuleLine" : 4,
      "ModuleName" : "CLINT"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 119,
      "InstName" : "CSR",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CSR.v",
      "ModuleLine" : 4,
      "ModuleName" : "CSR"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 143,
      "InstName" : "IF",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF.v",
      "ModuleLine" : 3,
      "ModuleName" : "IF"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 155,
      "InstName" : "IF_ID",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/IF_ID.v",
      "ModuleLine" : 3,
      "ModuleName" : "IF_ID"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 166,
      "InstName" : "ID",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID.v",
      "ModuleLine" : 3,
      "ModuleName" : "ID"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 186,
      "InstName" : "Reg",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/REG.v",
      "ModuleLine" : 3,
      "ModuleName" : "REG"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 202,
      "InstName" : "ID_EX",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ID_EX.v",
      "ModuleLine" : 3,
      "ModuleName" : "ID_EX"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 240,
      "InstName" : "EX",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/EX.v",
      "ModuleLine" : 3,
      "ModuleName" : "EX",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/EX.v",
        "InstLine" : 47,
        "InstName" : "ALU",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/ALU.v",
        "ModuleLine" : 3,
        "ModuleName" : "ALU"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/EX.v",
        "InstLine" : 55,
        "InstName" : "CMP",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CMP.v",
        "ModuleLine" : 3,
        "ModuleName" : "CMP"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/CPU.v",
      "InstLine" : 261,
      "InstName" : "WB",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/cpu/WB.v",
      "ModuleLine" : 3,
      "ModuleName" : "WB"
     }
    ]
   },
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/top.v",
    "InstLine" : 88,
    "InstName" : "BUS",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
    "ModuleLine" : 3,
    "ModuleName" : "BUS",
    "SubInsts" : [
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 44,
      "InstName" : "inst_mem",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_rom16/inst_mem.v",
      "ModuleLine" : 10,
      "ModuleName" : "inst_mem"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 55,
      "InstName" : "Deviceclk",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Deviceclk.v",
      "ModuleLine" : 2,
      "ModuleName" : "Deviceclk"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 79,
      "InstName" : "RAM",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/RAM.v",
      "ModuleLine" : 3,
      "ModuleName" : "RAM",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/RAM.v",
        "InstLine" : 45,
        "InstName" : "data_mem",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/gowin_sp/data_mem.v",
        "ModuleLine" : 10,
        "ModuleName" : "data_mem"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 89,
      "InstName" : "LED",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED.v",
      "ModuleLine" : 3,
      "ModuleName" : "LED",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED.v",
        "InstLine" : 53,
        "InstName" : "input_buf",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buffer.v",
        "ModuleLine" : 1,
        "ModuleName" : "Buffer"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED.v",
        "InstLine" : 61,
        "InstName" : "LED_InCtrl",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/LED_InCtrl.v",
        "ModuleLine" : 3,
        "ModuleName" : "LED_InCtrl"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 100,
      "InstName" : "Buttom",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom.v",
      "ModuleLine" : 3,
      "ModuleName" : "Buttom",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom.v",
        "InstLine" : 68,
        "InstName" : "output_buf",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buffer.v",
        "ModuleLine" : 1,
        "ModuleName" : "Buffer"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom.v",
        "InstLine" : 77,
        "InstName" : "Buttom_OutCtrl",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buttom_OutCtrl.v",
        "ModuleLine" : 3,
        "ModuleName" : "Buttom_OutCtrl"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 111,
      "InstName" : "Switch",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch.v",
      "ModuleLine" : 3,
      "ModuleName" : "Switch",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch.v",
        "InstLine" : 68,
        "InstName" : "output_buf",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buffer.v",
        "ModuleLine" : 1,
        "ModuleName" : "Buffer"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch.v",
        "InstLine" : 77,
        "InstName" : "Switch_OutCtrl",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Switch_OutCtrl.v",
        "ModuleLine" : 3,
        "ModuleName" : "Switch_OutCtrl"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 122,
      "InstName" : "Tube",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube.v",
      "ModuleLine" : 3,
      "ModuleName" : "Tube",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube.v",
        "InstLine" : 41,
        "InstName" : "Tube_InCtrl",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Tube_InCtrl.v",
        "ModuleLine" : 3,
        "ModuleName" : "Tube_InCtrl"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 137,
      "InstName" : "UART",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v",
      "ModuleLine" : 3,
      "ModuleName" : "UART",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v",
        "InstLine" : 62,
        "InstName" : "input_buf",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buffer.v",
        "ModuleLine" : 1,
        "ModuleName" : "Buffer"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v",
        "InstLine" : 75,
        "InstName" : "u_uart_send",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_send.v",
        "ModuleLine" : 1,
        "ModuleName" : "uart_send"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v",
        "InstLine" : 94,
        "InstName" : "output_buf",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buffer.v",
        "ModuleLine" : 1,
        "ModuleName" : "Buffer"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/UART.v",
        "InstLine" : 107,
        "InstName" : "u_uart_recv",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/uart_recv.v",
        "ModuleLine" : 1,
        "ModuleName" : "uart_recv"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/BUS.v",
      "InstLine" : 150,
      "InstName" : "Timer",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Timer.v",
      "ModuleLine" : 3,
      "ModuleName" : "Timer",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Timer.v",
        "InstLine" : 54,
        "InstName" : "input_buf",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Buffer.v",
        "ModuleLine" : 1,
        "ModuleName" : "Buffer"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Timer.v",
        "InstLine" : 62,
        "InstName" : "Counter",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Primer/CPU/CPU_PPL_INT/src/bus/Counter.v",
        "ModuleLine" : 3,
        "ModuleName" : "Counter"
       }
      ]
     }
    ]
   }
  ]
 }
]