INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dunge/Desktop/Systemy Rekonfigurowalne/AND_gate/AND_gate.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dunge/Desktop/Systemy Rekonfigurowalne/AND_gate/AND_gate.srcs/sources_1/new/multi_and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dunge/Desktop/Systemy Rekonfigurowalne/AND_gate/AND_gate.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
