/***************************************************************
*
* This file is auto-generated by generate_chp_pwr.pl, based on
* bchp_pwr_resources.txt.
*
* This file contains a coded representation of power resource
* nodes and their dependencies.
*
***************************************************************/

#include "bchp_pwr.h"
#include "bchp_pwr_resources.h"
#include "bchp_pwr_resources_priv.h"

/* Resource definitions */
const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD,
    "AVD"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD0,
    "AVD0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD1,
    "AVD1"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD0_CLK,
    "AVD0_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD0_PWR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD0_PWR,
    "AVD0_PWR"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD1_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD1_CLK,
    "AVD1_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD1_PWR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD1_PWR,
    "AVD1_PWR"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE,
    "VICE"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE0,
    "VICE0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE1,
    "VICE1"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE0_CLK,
    "VICE0_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE0_PWR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE0_PWR,
    "VICE0_PWR"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE1_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE1_CLK,
    "VICE1_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE1_PWR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE1_PWR,
    "VICE1_PWR"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_AIO[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_AIO,
    "AUD_AIO"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA,
    "RAAGA"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA0,
    "RAAGA0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA1,
    "RAAGA1"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA_SRAM,
    "RAAGA_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC,
    "VDC"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_BVN[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_BVN,
    "BVN"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_DAC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_DAC,
    "VDC_DAC"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_VEC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_VEC,
    "VDC_VEC"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_656_OUT[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_656_OUT,
    "VDC_656_OUT"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_STG[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_STG,
    "VDC_STG"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT,
    "XPT"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_PARSER[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_PARSER,
    "XPT_PARSER"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_PLAYBACK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_PLAYBACK,
    "XPT_PLAYBACK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_RAVE[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_RAVE,
    "XPT_RAVE"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_PACKETSUB[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_PACKETSUB,
    "XPT_PACKETSUB"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_REMUX[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_REMUX,
    "XPT_REMUX"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_108M[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_108M,
    "XPT_108M"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_XMEMIF[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_XMEMIF,
    "XPT_XMEMIF"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_SRAM,
    "XPT_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_WAKEUP[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_WAKEUP,
    "XPT_WAKEUP"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_TX[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_TX,
    "HDMI_TX"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_TX_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_TX_CLK,
    "HDMI_TX_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_TX_CEC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_TX_CEC,
    "HDMI_TX_CEC"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX,
    "HDMI_RX"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX0,
    "HDMI_RX0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX0_FE[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX0_FE,
    "HDMI_RX0_FE"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX0_216M[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX0_216M,
    "HDMI_RX0_216M"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX0_CEC_HOTPLUG[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX0_CEC_HOTPLUG,
    "HDMI_RX0_CEC_HOTPLUG"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC,
    "M2MC"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC0,
    "M2MC0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC1,
    "M2MC1"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC_SRAM,
    "M2MC_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC0_SRAM,
    "M2MC0_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC1_SRAM,
    "M2MC1_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_GRAPHICS3D[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_GRAPHICS3D,
    "GRAPHICS3D"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_GRAPHICS3D_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_GRAPHICS3D_SRAM,
    "GRAPHICS3D_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HSM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HSM,
    "HSM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DMA[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_DMA,
    "DMA"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SMARTCARD[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SMARTCARD,
    "SMARTCARD"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SMARTCARD0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SMARTCARD0,
    "SMARTCARD0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SMARTCARD1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SMARTCARD1,
    "SMARTCARD1"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SOFTMODEM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SOFTMODEM,
    "SOFTMODEM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_UHF_INPUT[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_UHF_INPUT,
    "UHF_INPUT"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SID[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SID,
    "SID"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SID_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SID_SRAM,
    "SID_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_BINT_OPEN[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_BINT_OPEN,
    "BINT_OPEN"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_MAGNUM_CONTROLLED[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_MAGNUM_CONTROLLED,
    "MAGNUM_CONTROLLED"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SVD0_SCB_108_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_SVD0_SCB_108_CLK,
    "HW_SVD0_SCB_108_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SVD0_PWR[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_SVD0_PWR,
    "HW_SVD0_PWR"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AVD1_SCB_108_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_AVD1_SCB_108_CLK,
    "HW_AVD1_SCB_108_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AVD1_PWR[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_AVD1_PWR,
    "HW_AVD1_PWR"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VICE0_CLK,
    "HW_VICE0_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE0_PWR[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VICE0_PWR,
    "HW_VICE0_PWR"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE1_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VICE1_CLK,
    "HW_VICE1_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE1_PWR[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VICE1_PWR,
    "HW_VICE1_PWR"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AIO_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_AIO_SRAM,
    "HW_AIO_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA0_SRAM,
    "HW_RAAGA0_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA1_SRAM,
    "HW_RAAGA1_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_ALT_216M[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_RX0_ALT_216M,
    "HW_HDMI_RX0_ALT_216M"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_BVN[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_BVN,
    "HW_BVN"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_BVN_108M[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_BVN_108M,
    "HW_BVN_108M"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_BVN_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_BVN_SRAM,
    "HW_BVN_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VDC_DAC[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VDC_DAC,
    "HW_VDC_DAC"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VEC_SRAM,
    "HW_VEC_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_108M[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_108M,
    "HW_XPT_108M"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_XMEMIF[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_XMEMIF,
    "HW_XPT_XMEMIF"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_RMX[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_RMX,
    "HW_XPT_RMX"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_SRAM,
    "HW_XPT_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_WAKEUP[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_WAKEUP,
    "HW_XPT_WAKEUP"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_TX_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_TX_SRAM,
    "HW_HDMI_TX_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_TX_108M[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_TX_108M,
    "HW_HDMI_TX_108M"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_TX_CEC[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_TX_CEC,
    "HW_HDMI_TX_CEC"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_RX0_SRAM,
    "HW_HDMI_RX0_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_CEC_HOTPLUG[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_RX0_CEC_HOTPLUG,
    "HW_HDMI_RX0_CEC_HOTPLUG"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_M2MC0_SRAM,
    "HW_M2MC0_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_M2MC1_SRAM,
    "HW_M2MC1_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_V3D_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_V3D_SRAM,
    "HW_V3D_SRAM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_GFX_108M[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_GFX_108M,
    "HW_GFX_108M"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_DMA[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_DMA,
    "HW_DMA"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_MDM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_MDM,
    "HW_MDM"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_UHF_INPUT[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_UHF_INPUT,
    "HW_UHF_INPUT"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_AVD[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_AVD,
    "HW_PLL_AVD"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_VCXO_PLL0,
    "HW_PLL_VCXO_PLL0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_VCXO_PLL1,
    "HW_PLL_VCXO_PLL1"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_VCXO_PLL2,
    "HW_PLL_VCXO_PLL2"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SCD0[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_SCD0,
    "HW_PLL_SCD0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SCD1[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_SCD1,
    "HW_PLL_SCD1"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_RAAGA[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_RAAGA,
    "HW_PLL_RAAGA"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SVD0_CORE_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_SVD0_CORE_CLK,
    "HW_SVD0_CORE_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SVD0_CPU_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_SVD0_CPU_CLK,
    "HW_SVD0_CPU_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AVD1_CORE_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AVD1_CORE_CLK,
    "HW_AVD1_CORE_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AVD1_CPU_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AVD1_CPU_CLK,
    "HW_AVD1_CPU_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AIO[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AIO,
    "HW_AIO"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_RAAGA0,
    "HW_RAAGA0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_RAAGA1,
    "HW_RAAGA1"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_TX_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HDMI_TX_CLK,
    "HW_HDMI_TX_CLK"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_VEC,
    "HW_VEC"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VDC_656_OUT[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_VDC_656_OUT,
    "HW_VDC_656_OUT"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_216M[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HDMI_RX0_216M,
    "HW_HDMI_RX0_216M"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_FE[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HDMI_RX0_FE,
    "HW_HDMI_RX0_FE"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_M2MC0,
    "HW_M2MC0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_M2MC1,
    "HW_M2MC1"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_V3D[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_V3D,
    "HW_V3D"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SCD0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_SCD0,
    "HW_SCD0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SCD1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_SCD1,
    "HW_SCD1"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SID[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_SID,
    "HW_SID"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_AVD1_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_AVD1_CH0,
    "HW_PLL_AVD1_CH0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_AVD1_CH1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_AVD1_CH1,
    "HW_PLL_AVD1_CH1"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_AVD1_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_AVD1_CH2,
    "HW_PLL_AVD1_CH2"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_AVD1_CH3[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_AVD1_CH3,
    "HW_PLL_AVD1_CH3"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AUD_PLL0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AUD_PLL0,
    "HW_AUD_PLL0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AUD_PLL1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AUD_PLL1,
    "HW_AUD_PLL1"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AUD_PLL2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AUD_PLL2,
    "HW_AUD_PLL2"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL0_CH0,
    "HW_PLL_VCXO_PLL0_CH0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL0_CH2,
    "HW_PLL_VCXO_PLL0_CH2"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL1_CH0,
    "HW_PLL_VCXO_PLL1_CH0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL1_CH2,
    "HW_PLL_VCXO_PLL1_CH2"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL2_CH0,
    "HW_PLL_VCXO_PLL2_CH0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL2_CH2,
    "HW_PLL_VCXO_PLL2_CH2"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SCD0_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_SCD0_CH0,
    "HW_PLL_SCD0_CH0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SCD1_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_SCD1_CH0,
    "HW_PLL_SCD1_CH0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_RAAGA_PLL_CH0,
    "HW_PLL_RAAGA_PLL_CH0"
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_RAAGA_PLL_CH1,
    "HW_PLL_RAAGA_PLL_CH1"
}};

/* List of resources */
const BCHP_PWR_P_Resource* BCHP_PWR_P_ResourceList[BCHP_PWR_P_NUM_ALLNODES] = {
    BCHP_PWR_P_Resource_AVD,
    BCHP_PWR_P_Resource_AVD0,
    BCHP_PWR_P_Resource_AVD1,
    BCHP_PWR_P_Resource_AVD0_CLK,
    BCHP_PWR_P_Resource_AVD0_PWR,
    BCHP_PWR_P_Resource_AVD1_CLK,
    BCHP_PWR_P_Resource_AVD1_PWR,
    BCHP_PWR_P_Resource_VICE,
    BCHP_PWR_P_Resource_VICE0,
    BCHP_PWR_P_Resource_VICE1,
    BCHP_PWR_P_Resource_VICE0_CLK,
    BCHP_PWR_P_Resource_VICE0_PWR,
    BCHP_PWR_P_Resource_VICE1_CLK,
    BCHP_PWR_P_Resource_VICE1_PWR,
    BCHP_PWR_P_Resource_AUD_AIO,
    BCHP_PWR_P_Resource_RAAGA,
    BCHP_PWR_P_Resource_RAAGA0,
    BCHP_PWR_P_Resource_RAAGA1,
    BCHP_PWR_P_Resource_RAAGA_SRAM,
    BCHP_PWR_P_Resource_VDC,
    BCHP_PWR_P_Resource_BVN,
    BCHP_PWR_P_Resource_VDC_DAC,
    BCHP_PWR_P_Resource_VDC_VEC,
    BCHP_PWR_P_Resource_VDC_656_OUT,
    BCHP_PWR_P_Resource_VDC_STG,
    BCHP_PWR_P_Resource_XPT,
    BCHP_PWR_P_Resource_XPT_PARSER,
    BCHP_PWR_P_Resource_XPT_PLAYBACK,
    BCHP_PWR_P_Resource_XPT_RAVE,
    BCHP_PWR_P_Resource_XPT_PACKETSUB,
    BCHP_PWR_P_Resource_XPT_REMUX,
    BCHP_PWR_P_Resource_XPT_108M,
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    BCHP_PWR_P_Resource_XPT_SRAM,
    BCHP_PWR_P_Resource_XPT_WAKEUP,
    BCHP_PWR_P_Resource_HDMI_TX,
    BCHP_PWR_P_Resource_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HDMI_TX_CEC,
    BCHP_PWR_P_Resource_HDMI_RX,
    BCHP_PWR_P_Resource_HDMI_RX0,
    BCHP_PWR_P_Resource_HDMI_RX0_FE,
    BCHP_PWR_P_Resource_HDMI_RX0_216M,
    BCHP_PWR_P_Resource_HDMI_RX0_CEC_HOTPLUG,
    BCHP_PWR_P_Resource_M2MC,
    BCHP_PWR_P_Resource_M2MC0,
    BCHP_PWR_P_Resource_M2MC1,
    BCHP_PWR_P_Resource_M2MC_SRAM,
    BCHP_PWR_P_Resource_M2MC0_SRAM,
    BCHP_PWR_P_Resource_M2MC1_SRAM,
    BCHP_PWR_P_Resource_GRAPHICS3D,
    BCHP_PWR_P_Resource_GRAPHICS3D_SRAM,
    BCHP_PWR_P_Resource_HSM,
    BCHP_PWR_P_Resource_DMA,
    BCHP_PWR_P_Resource_SMARTCARD,
    BCHP_PWR_P_Resource_SMARTCARD0,
    BCHP_PWR_P_Resource_SMARTCARD1,
    BCHP_PWR_P_Resource_SOFTMODEM,
    BCHP_PWR_P_Resource_UHF_INPUT,
    BCHP_PWR_P_Resource_SID,
    BCHP_PWR_P_Resource_SID_SRAM,
    BCHP_PWR_P_Resource_BINT_OPEN,
    BCHP_PWR_P_Resource_MAGNUM_CONTROLLED,
    BCHP_PWR_P_Resource_HW_SVD0_CORE_CLK,
    BCHP_PWR_P_Resource_HW_SVD0_CPU_CLK,
    BCHP_PWR_P_Resource_HW_SVD0_SCB_108_CLK,
    BCHP_PWR_P_Resource_HW_SVD0_PWR,
    BCHP_PWR_P_Resource_HW_AVD1_CORE_CLK,
    BCHP_PWR_P_Resource_HW_AVD1_CPU_CLK,
    BCHP_PWR_P_Resource_HW_AVD1_SCB_108_CLK,
    BCHP_PWR_P_Resource_HW_AVD1_PWR,
    BCHP_PWR_P_Resource_HW_VICE0_CLK,
    BCHP_PWR_P_Resource_HW_VICE0_PWR,
    BCHP_PWR_P_Resource_HW_VICE1_CLK,
    BCHP_PWR_P_Resource_HW_VICE1_PWR,
    BCHP_PWR_P_Resource_HW_AIO,
    BCHP_PWR_P_Resource_HW_AIO_SRAM,
    BCHP_PWR_P_Resource_HW_RAAGA0,
    BCHP_PWR_P_Resource_HW_RAAGA0_SRAM,
    BCHP_PWR_P_Resource_HW_RAAGA1,
    BCHP_PWR_P_Resource_HW_RAAGA1_SRAM,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_ALT_216M,
    BCHP_PWR_P_Resource_HW_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HW_BVN,
    BCHP_PWR_P_Resource_HW_BVN_108M,
    BCHP_PWR_P_Resource_HW_BVN_SRAM,
    BCHP_PWR_P_Resource_HW_VDC_DAC,
    BCHP_PWR_P_Resource_HW_VEC,
    BCHP_PWR_P_Resource_HW_VEC_SRAM,
    BCHP_PWR_P_Resource_HW_VDC_656_OUT,
    BCHP_PWR_P_Resource_HW_XPT_108M,
    BCHP_PWR_P_Resource_HW_XPT_XMEMIF,
    BCHP_PWR_P_Resource_HW_XPT_RMX,
    BCHP_PWR_P_Resource_HW_XPT_SRAM,
    BCHP_PWR_P_Resource_HW_XPT_WAKEUP,
    BCHP_PWR_P_Resource_HW_HDMI_TX_SRAM,
    BCHP_PWR_P_Resource_HW_HDMI_TX_108M,
    BCHP_PWR_P_Resource_HW_HDMI_TX_CEC,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_216M,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_FE,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_SRAM,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_CEC_HOTPLUG,
    BCHP_PWR_P_Resource_HW_M2MC0,
    BCHP_PWR_P_Resource_HW_M2MC1,
    BCHP_PWR_P_Resource_HW_M2MC0_SRAM,
    BCHP_PWR_P_Resource_HW_M2MC1_SRAM,
    BCHP_PWR_P_Resource_HW_V3D,
    BCHP_PWR_P_Resource_HW_V3D_SRAM,
    BCHP_PWR_P_Resource_HW_GFX_108M,
    BCHP_PWR_P_Resource_HW_DMA,
    BCHP_PWR_P_Resource_HW_SCD0,
    BCHP_PWR_P_Resource_HW_SCD1,
    BCHP_PWR_P_Resource_HW_MDM,
    BCHP_PWR_P_Resource_HW_UHF_INPUT,
    BCHP_PWR_P_Resource_HW_SID,
    BCHP_PWR_P_Resource_HW_PLL_AVD1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_AVD1_CH1,
    BCHP_PWR_P_Resource_HW_PLL_AVD1_CH2,
    BCHP_PWR_P_Resource_HW_PLL_AVD1_CH3,
    BCHP_PWR_P_Resource_HW_PLL_AVD,
    BCHP_PWR_P_Resource_HW_AUD_PLL0,
    BCHP_PWR_P_Resource_HW_AUD_PLL1,
    BCHP_PWR_P_Resource_HW_AUD_PLL2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2,
    BCHP_PWR_P_Resource_HW_PLL_SCD0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_SCD0,
    BCHP_PWR_P_Resource_HW_PLL_SCD1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_SCD1,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH0,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH1,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA,
};

/* Coded dependencies */
static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_AVD[] = {
    BCHP_PWR_P_Resource_AVD0,
    BCHP_PWR_P_Resource_AVD1,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_AVD0[] = {
    BCHP_PWR_P_Resource_AVD0_CLK,
    BCHP_PWR_P_Resource_AVD0_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_AVD1[] = {
    BCHP_PWR_P_Resource_AVD1_CLK,
    BCHP_PWR_P_Resource_AVD1_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_AVD0_CLK[] = {
    BCHP_PWR_P_Resource_HW_SVD0_CORE_CLK,
    BCHP_PWR_P_Resource_HW_SVD0_CPU_CLK,
    BCHP_PWR_P_Resource_HW_SVD0_SCB_108_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_AVD0_PWR[] = {
    BCHP_PWR_P_Resource_HW_SVD0_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_AVD1_CLK[] = {
    BCHP_PWR_P_Resource_HW_AVD1_CORE_CLK,
    BCHP_PWR_P_Resource_HW_AVD1_CPU_CLK,
    BCHP_PWR_P_Resource_HW_AVD1_SCB_108_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_AVD1_PWR[] = {
    BCHP_PWR_P_Resource_HW_AVD1_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_VICE[] = {
    BCHP_PWR_P_Resource_VICE0,
    BCHP_PWR_P_Resource_VICE1,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_VICE0[] = {
    BCHP_PWR_P_Resource_VICE0_CLK,
    BCHP_PWR_P_Resource_VICE0_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_VICE1[] = {
    BCHP_PWR_P_Resource_VICE1_CLK,
    BCHP_PWR_P_Resource_VICE1_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_VICE0_CLK[] = {
    BCHP_PWR_P_Resource_HW_VICE0_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_VICE0_PWR[] = {
    BCHP_PWR_P_Resource_HW_VICE0_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_VICE1_CLK[] = {
    BCHP_PWR_P_Resource_HW_VICE1_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_VICE1_PWR[] = {
    BCHP_PWR_P_Resource_HW_VICE1_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_AUD_AIO[] = {
    BCHP_PWR_P_Resource_RAAGA,
    BCHP_PWR_P_Resource_HW_AIO,
    BCHP_PWR_P_Resource_HW_AIO_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_RAAGA[] = {
    BCHP_PWR_P_Resource_RAAGA0,
    BCHP_PWR_P_Resource_RAAGA1,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_RAAGA0[] = {
    BCHP_PWR_P_Resource_HW_RAAGA0,
    BCHP_PWR_P_Resource_HW_RAAGA0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_RAAGA1[] = {
    BCHP_PWR_P_Resource_HW_RAAGA1,
    BCHP_PWR_P_Resource_HW_RAAGA1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_RAAGA_SRAM[] = {
    BCHP_PWR_P_Resource_HW_RAAGA0_SRAM,
    BCHP_PWR_P_Resource_HW_RAAGA1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_VDC[] = {
    BCHP_PWR_P_Resource_BVN,
    BCHP_PWR_P_Resource_VDC_DAC,
    BCHP_PWR_P_Resource_VDC_VEC,
    BCHP_PWR_P_Resource_VDC_656_OUT,
    BCHP_PWR_P_Resource_VDC_STG,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_ALT_216M,
    BCHP_PWR_P_Resource_HW_HDMI_TX_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_BVN[] = {
    BCHP_PWR_P_Resource_HW_BVN,
    BCHP_PWR_P_Resource_HW_BVN_108M,
    BCHP_PWR_P_Resource_HW_BVN_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_VDC_DAC[] = {
    BCHP_PWR_P_Resource_HW_VDC_DAC,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_VDC_VEC[] = {
    BCHP_PWR_P_Resource_HW_VEC,
    BCHP_PWR_P_Resource_HW_VEC_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_VDC_656_OUT[] = {
    BCHP_PWR_P_Resource_HW_VDC_656_OUT,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_VDC_STG[] = {
    BCHP_PWR_P_Resource_HW_VICE0_CLK,
    BCHP_PWR_P_Resource_HW_VICE1_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_XPT[] = {
    BCHP_PWR_P_Resource_HW_XPT_108M,
    BCHP_PWR_P_Resource_HW_XPT_XMEMIF,
    BCHP_PWR_P_Resource_HW_XPT_RMX,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_XPT_PARSER[] = {
    BCHP_PWR_P_Resource_HW_XPT_108M,
    BCHP_PWR_P_Resource_HW_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_XPT_PLAYBACK[] = {
    BCHP_PWR_P_Resource_HW_XPT_108M,
    BCHP_PWR_P_Resource_HW_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_XPT_RAVE[] = {
    BCHP_PWR_P_Resource_HW_XPT_108M,
    BCHP_PWR_P_Resource_HW_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_XPT_PACKETSUB[] = {
    BCHP_PWR_P_Resource_HW_XPT_108M,
    BCHP_PWR_P_Resource_HW_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_XPT_REMUX[] = {
    BCHP_PWR_P_Resource_HW_XPT_108M,
    BCHP_PWR_P_Resource_HW_XPT_XMEMIF,
    BCHP_PWR_P_Resource_HW_XPT_RMX,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_XPT_108M[] = {
    BCHP_PWR_P_Resource_HW_XPT_108M,
    BCHP_PWR_P_Resource_HW_XPT_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_XPT_XMEMIF[] = {
    BCHP_PWR_P_Resource_HW_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_XPT_SRAM[] = {
    BCHP_PWR_P_Resource_HW_XPT_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_XPT_WAKEUP[] = {
    BCHP_PWR_P_Resource_HW_XPT_WAKEUP,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HDMI_TX[] = {
    BCHP_PWR_P_Resource_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HDMI_TX_CEC,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HDMI_TX_CLK[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HW_HDMI_TX_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HDMI_TX_CEC[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX_CEC,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HDMI_RX[] = {
    BCHP_PWR_P_Resource_HDMI_RX0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HDMI_RX0[] = {
    BCHP_PWR_P_Resource_HDMI_RX0_FE,
    BCHP_PWR_P_Resource_HDMI_RX0_216M,
    BCHP_PWR_P_Resource_HDMI_RX0_CEC_HOTPLUG,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HDMI_RX0_FE[] = {
    BCHP_PWR_P_Resource_HW_HDMI_RX0_FE,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HDMI_RX0_216M[] = {
    BCHP_PWR_P_Resource_HW_HDMI_RX0_216M,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_ALT_216M,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HDMI_RX0_CEC_HOTPLUG[] = {
    BCHP_PWR_P_Resource_HDMI_RX0_216M,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_CEC_HOTPLUG,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_M2MC[] = {
    BCHP_PWR_P_Resource_M2MC0,
    BCHP_PWR_P_Resource_M2MC1,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_M2MC0[] = {
    BCHP_PWR_P_Resource_HW_M2MC0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_M2MC1[] = {
    BCHP_PWR_P_Resource_HW_M2MC1,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_M2MC_SRAM[] = {
    BCHP_PWR_P_Resource_M2MC0_SRAM,
    BCHP_PWR_P_Resource_M2MC1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_M2MC0_SRAM[] = {
    BCHP_PWR_P_Resource_HW_M2MC0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_M2MC1_SRAM[] = {
    BCHP_PWR_P_Resource_HW_M2MC1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_GRAPHICS3D[] = {
    BCHP_PWR_P_Resource_HW_V3D,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_GRAPHICS3D_SRAM[] = {
    BCHP_PWR_P_Resource_HW_V3D_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HSM[] = {
    BCHP_PWR_P_Resource_DMA,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_DMA[] = {
    BCHP_PWR_P_Resource_HW_DMA,
    BCHP_PWR_P_Resource_HW_XPT_108M,
    BCHP_PWR_P_Resource_HW_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_SMARTCARD[] = {
    BCHP_PWR_P_Resource_SMARTCARD0,
    BCHP_PWR_P_Resource_SMARTCARD1,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_SMARTCARD0[] = {
    BCHP_PWR_P_Resource_HW_SCD0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_SMARTCARD1[] = {
    BCHP_PWR_P_Resource_HW_SCD1,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_SOFTMODEM[] = {
    BCHP_PWR_P_Resource_HW_MDM,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_UHF_INPUT[] = {
    BCHP_PWR_P_Resource_HW_UHF_INPUT,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_SID[] = {
    BCHP_PWR_P_Resource_HW_SID,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_SID_SRAM[] = {
    BCHP_PWR_P_Resource_HW_AVD1_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_BINT_OPEN[] = {
    BCHP_PWR_P_Resource_AVD,
    BCHP_PWR_P_Resource_RAAGA,
    BCHP_PWR_P_Resource_AUD_AIO,
    BCHP_PWR_P_Resource_VDC,
    BCHP_PWR_P_Resource_XPT,
    BCHP_PWR_P_Resource_HDMI_TX,
    BCHP_PWR_P_Resource_HDMI_RX,
    BCHP_PWR_P_Resource_M2MC,
    BCHP_PWR_P_Resource_VICE,
    BCHP_PWR_P_Resource_UHF_INPUT,
    BCHP_PWR_P_Resource_GRAPHICS3D,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_MAGNUM_CONTROLLED[] = {
    BCHP_PWR_P_Resource_AVD,
    BCHP_PWR_P_Resource_VICE,
    BCHP_PWR_P_Resource_AUD_AIO,
    BCHP_PWR_P_Resource_RAAGA,
    BCHP_PWR_P_Resource_VDC,
    BCHP_PWR_P_Resource_XPT,
    BCHP_PWR_P_Resource_HDMI_TX,
    BCHP_PWR_P_Resource_HDMI_RX,
    BCHP_PWR_P_Resource_SMARTCARD,
    BCHP_PWR_P_Resource_UHF_INPUT,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_SVD0_CORE_CLK[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVD1_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_SVD0_CPU_CLK[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVD1_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_AVD1_CORE_CLK[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVD1_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_AVD1_CPU_CLK[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVD1_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_AIO[] = {
    BCHP_PWR_P_Resource_HW_AUD_PLL0,
    BCHP_PWR_P_Resource_HW_AUD_PLL1,
    BCHP_PWR_P_Resource_HW_AUD_PLL2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_RAAGA0[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_RAAGA1[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_HDMI_TX_CLK[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX_108M,
    BCHP_PWR_P_Resource_HW_BVN_108M,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_VEC[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_VDC_656_OUT[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_HDMI_RX0_216M[] = {
    BCHP_PWR_P_Resource_HW_BVN_108M,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_HDMI_RX0_FE[] = {
    BCHP_PWR_P_Resource_HW_HDMI_RX0_216M,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_ALT_216M,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_M2MC0[] = {
    BCHP_PWR_P_Resource_HW_GFX_108M,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_M2MC1[] = {
    BCHP_PWR_P_Resource_HW_GFX_108M,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_V3D[] = {
    BCHP_PWR_P_Resource_HW_GFX_108M,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_SCD0[] = {
    BCHP_PWR_P_Resource_HW_PLL_SCD0_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_SCD1[] = {
    BCHP_PWR_P_Resource_HW_PLL_SCD1_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_SID[] = {
    BCHP_PWR_P_Resource_HW_AVD1_SCB_108_CLK,
    BCHP_PWR_P_Resource_HW_PLL_AVD1_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_AVD1_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVD,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_AVD1_CH1[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVD,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_AVD1_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVD,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_AVD1_CH3[] = {
    BCHP_PWR_P_Resource_HW_PLL_AVD,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_AUD_PLL0[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_AUD_PLL1[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_AUD_PLL2[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL2_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL2_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_SCD0_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_SCD0,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_SCD1_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_SCD1,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA,
    NULL
};

static const BCHP_PWR_P_Resource* BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH1[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA,
    NULL
};

/* List of coded dependencies */
const BCHP_PWR_P_Resource** BCHP_PWR_P_DependList[BCHP_PWR_P_NUM_ALLNODES] = {
    BCHP_PWR_P_Depend_AVD,
    BCHP_PWR_P_Depend_AVD0,
    BCHP_PWR_P_Depend_AVD1,
    BCHP_PWR_P_Depend_AVD0_CLK,
    BCHP_PWR_P_Depend_AVD0_PWR,
    BCHP_PWR_P_Depend_AVD1_CLK,
    BCHP_PWR_P_Depend_AVD1_PWR,
    BCHP_PWR_P_Depend_VICE,
    BCHP_PWR_P_Depend_VICE0,
    BCHP_PWR_P_Depend_VICE1,
    BCHP_PWR_P_Depend_VICE0_CLK,
    BCHP_PWR_P_Depend_VICE0_PWR,
    BCHP_PWR_P_Depend_VICE1_CLK,
    BCHP_PWR_P_Depend_VICE1_PWR,
    BCHP_PWR_P_Depend_AUD_AIO,
    BCHP_PWR_P_Depend_RAAGA,
    BCHP_PWR_P_Depend_RAAGA0,
    BCHP_PWR_P_Depend_RAAGA1,
    BCHP_PWR_P_Depend_RAAGA_SRAM,
    BCHP_PWR_P_Depend_VDC,
    BCHP_PWR_P_Depend_BVN,
    BCHP_PWR_P_Depend_VDC_DAC,
    BCHP_PWR_P_Depend_VDC_VEC,
    BCHP_PWR_P_Depend_VDC_656_OUT,
    BCHP_PWR_P_Depend_VDC_STG,
    BCHP_PWR_P_Depend_XPT,
    BCHP_PWR_P_Depend_XPT_PARSER,
    BCHP_PWR_P_Depend_XPT_PLAYBACK,
    BCHP_PWR_P_Depend_XPT_RAVE,
    BCHP_PWR_P_Depend_XPT_PACKETSUB,
    BCHP_PWR_P_Depend_XPT_REMUX,
    BCHP_PWR_P_Depend_XPT_108M,
    BCHP_PWR_P_Depend_XPT_XMEMIF,
    BCHP_PWR_P_Depend_XPT_SRAM,
    BCHP_PWR_P_Depend_XPT_WAKEUP,
    BCHP_PWR_P_Depend_HDMI_TX,
    BCHP_PWR_P_Depend_HDMI_TX_CLK,
    BCHP_PWR_P_Depend_HDMI_TX_CEC,
    BCHP_PWR_P_Depend_HDMI_RX,
    BCHP_PWR_P_Depend_HDMI_RX0,
    BCHP_PWR_P_Depend_HDMI_RX0_FE,
    BCHP_PWR_P_Depend_HDMI_RX0_216M,
    BCHP_PWR_P_Depend_HDMI_RX0_CEC_HOTPLUG,
    BCHP_PWR_P_Depend_M2MC,
    BCHP_PWR_P_Depend_M2MC0,
    BCHP_PWR_P_Depend_M2MC1,
    BCHP_PWR_P_Depend_M2MC_SRAM,
    BCHP_PWR_P_Depend_M2MC0_SRAM,
    BCHP_PWR_P_Depend_M2MC1_SRAM,
    BCHP_PWR_P_Depend_GRAPHICS3D,
    BCHP_PWR_P_Depend_GRAPHICS3D_SRAM,
    BCHP_PWR_P_Depend_HSM,
    BCHP_PWR_P_Depend_DMA,
    BCHP_PWR_P_Depend_SMARTCARD,
    BCHP_PWR_P_Depend_SMARTCARD0,
    BCHP_PWR_P_Depend_SMARTCARD1,
    BCHP_PWR_P_Depend_SOFTMODEM,
    BCHP_PWR_P_Depend_UHF_INPUT,
    BCHP_PWR_P_Depend_SID,
    BCHP_PWR_P_Depend_SID_SRAM,
    BCHP_PWR_P_Depend_BINT_OPEN,
    BCHP_PWR_P_Depend_MAGNUM_CONTROLLED,
    BCHP_PWR_P_Depend_HW_SVD0_CORE_CLK,
    BCHP_PWR_P_Depend_HW_SVD0_CPU_CLK,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_AVD1_CORE_CLK,
    BCHP_PWR_P_Depend_HW_AVD1_CPU_CLK,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_AIO,
    NULL,
    BCHP_PWR_P_Depend_HW_RAAGA0,
    NULL,
    BCHP_PWR_P_Depend_HW_RAAGA1,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_HDMI_TX_CLK,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_VEC,
    NULL,
    BCHP_PWR_P_Depend_HW_VDC_656_OUT,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_HDMI_RX0_216M,
    BCHP_PWR_P_Depend_HW_HDMI_RX0_FE,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_M2MC0,
    BCHP_PWR_P_Depend_HW_M2MC1,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_V3D,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_SCD0,
    BCHP_PWR_P_Depend_HW_SCD1,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_SID,
    BCHP_PWR_P_Depend_HW_PLL_AVD1_CH0,
    BCHP_PWR_P_Depend_HW_PLL_AVD1_CH1,
    BCHP_PWR_P_Depend_HW_PLL_AVD1_CH2,
    BCHP_PWR_P_Depend_HW_PLL_AVD1_CH3,
    NULL,
    BCHP_PWR_P_Depend_HW_AUD_PLL0,
    BCHP_PWR_P_Depend_HW_AUD_PLL1,
    BCHP_PWR_P_Depend_HW_AUD_PLL2,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH2,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH2,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL2_CH0,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL2_CH2,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_SCD0_CH0,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_SCD1_CH0,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH0,
    BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH1,
    NULL,
};

void BCHP_PWR_P_HW_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, bool activate)
{
    switch(resource->id) {
        case BCHP_PWR_HW_SVD0_CORE_CLK:
            BCHP_PWR_P_HW_SVD0_CORE_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SVD0_CPU_CLK:
            BCHP_PWR_P_HW_SVD0_CPU_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SVD0_SCB_108_CLK:
            BCHP_PWR_P_HW_SVD0_SCB_108_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SVD0_PWR:
            BCHP_PWR_P_HW_SVD0_PWR_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AVD1_CORE_CLK:
            BCHP_PWR_P_HW_AVD1_CORE_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AVD1_CPU_CLK:
            BCHP_PWR_P_HW_AVD1_CPU_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AVD1_SCB_108_CLK:
            BCHP_PWR_P_HW_AVD1_SCB_108_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AVD1_PWR:
            BCHP_PWR_P_HW_AVD1_PWR_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE0_CLK:
            BCHP_PWR_P_HW_VICE0_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE0_PWR:
            BCHP_PWR_P_HW_VICE0_PWR_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE1_CLK:
            BCHP_PWR_P_HW_VICE1_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE1_PWR:
            BCHP_PWR_P_HW_VICE1_PWR_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AIO:
            BCHP_PWR_P_HW_AIO_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AIO_SRAM:
            BCHP_PWR_P_HW_AIO_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0:
            BCHP_PWR_P_HW_RAAGA0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_SRAM:
            BCHP_PWR_P_HW_RAAGA0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA1:
            BCHP_PWR_P_HW_RAAGA1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA1_SRAM:
            BCHP_PWR_P_HW_RAAGA1_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_ALT_216M:
            BCHP_PWR_P_HW_HDMI_RX0_ALT_216M_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_TX_CLK:
            BCHP_PWR_P_HW_HDMI_TX_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_BVN:
            BCHP_PWR_P_HW_BVN_Control(handle, activate);
            break;
        case BCHP_PWR_HW_BVN_108M:
            BCHP_PWR_P_HW_BVN_108M_Control(handle, activate);
            break;
        case BCHP_PWR_HW_BVN_SRAM:
            BCHP_PWR_P_HW_BVN_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VDC_DAC:
            BCHP_PWR_P_HW_VDC_DAC_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC:
            BCHP_PWR_P_HW_VEC_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC_SRAM:
            BCHP_PWR_P_HW_VEC_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VDC_656_OUT:
            BCHP_PWR_P_HW_VDC_656_OUT_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_108M:
            BCHP_PWR_P_HW_XPT_108M_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_XMEMIF:
            BCHP_PWR_P_HW_XPT_XMEMIF_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_RMX:
            BCHP_PWR_P_HW_XPT_RMX_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_SRAM:
            BCHP_PWR_P_HW_XPT_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_WAKEUP:
            BCHP_PWR_P_HW_XPT_WAKEUP_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_TX_SRAM:
            BCHP_PWR_P_HW_HDMI_TX_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_TX_108M:
            BCHP_PWR_P_HW_HDMI_TX_108M_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_TX_CEC:
            BCHP_PWR_P_HW_HDMI_TX_CEC_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_216M:
            BCHP_PWR_P_HW_HDMI_RX0_216M_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_FE:
            BCHP_PWR_P_HW_HDMI_RX0_FE_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_SRAM:
            BCHP_PWR_P_HW_HDMI_RX0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_CEC_HOTPLUG:
            BCHP_PWR_P_HW_HDMI_RX0_CEC_HOTPLUG_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC0:
            BCHP_PWR_P_HW_M2MC0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC1:
            BCHP_PWR_P_HW_M2MC1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC0_SRAM:
            BCHP_PWR_P_HW_M2MC0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC1_SRAM:
            BCHP_PWR_P_HW_M2MC1_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_V3D:
            BCHP_PWR_P_HW_V3D_Control(handle, activate);
            break;
        case BCHP_PWR_HW_V3D_SRAM:
            BCHP_PWR_P_HW_V3D_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_GFX_108M:
            BCHP_PWR_P_HW_GFX_108M_Control(handle, activate);
            break;
        case BCHP_PWR_HW_DMA:
            BCHP_PWR_P_HW_DMA_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SCD0:
            BCHP_PWR_P_HW_SCD0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SCD1:
            BCHP_PWR_P_HW_SCD1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_MDM:
            BCHP_PWR_P_HW_MDM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_UHF_INPUT:
            BCHP_PWR_P_HW_UHF_INPUT_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SID:
            BCHP_PWR_P_HW_SID_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_AVD1_CH0:
            BCHP_PWR_P_HW_PLL_AVD1_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_AVD1_CH1:
            BCHP_PWR_P_HW_PLL_AVD1_CH1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_AVD1_CH2:
            BCHP_PWR_P_HW_PLL_AVD1_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_AVD1_CH3:
            BCHP_PWR_P_HW_PLL_AVD1_CH3_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_AVD:
            BCHP_PWR_P_HW_PLL_AVD_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AUD_PLL0:
            BCHP_PWR_P_HW_AUD_PLL0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AUD_PLL1:
            BCHP_PWR_P_HW_AUD_PLL1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AUD_PLL2:
            BCHP_PWR_P_HW_AUD_PLL2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0_CH0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0_CH2:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1_CH0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1_CH2:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL2_CH0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL2_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL2_CH2:
            BCHP_PWR_P_HW_PLL_VCXO_PLL2_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL2:
            BCHP_PWR_P_HW_PLL_VCXO_PLL2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SCD0_CH0:
            BCHP_PWR_P_HW_PLL_SCD0_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SCD0:
            BCHP_PWR_P_HW_PLL_SCD0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SCD1_CH0:
            BCHP_PWR_P_HW_PLL_SCD1_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SCD1:
            BCHP_PWR_P_HW_PLL_SCD1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_RAAGA_PLL_CH0:
            BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_RAAGA_PLL_CH1:
            BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_RAAGA:
            BCHP_PWR_P_HW_PLL_RAAGA_Control(handle, activate);
            break;
        default:
            BDBG_ASSERT(0);
            break;
    }
}

