<<<<<<< HEAD
Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/d/Desktop/project/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to C:/Users/d/Desktop/project/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "regfile.v" in library work
Compiling verilog include file "defines.v"
Compiling verilog file "pc_reg.v" in library work
Compiling verilog include file "defines.v"
Module <regfile> compiled
Compiling verilog file "mem_wb.v" in library work
Compiling verilog include file "defines.v"
Module <pc_reg> compiled
Compiling verilog file "mem.v" in library work
Compiling verilog include file "defines.v"
Module <mem_wb> compiled
Compiling verilog file "if_id.v" in library work
Compiling verilog include file "defines.v"
Module <mem> compiled
Compiling verilog file "id_ex.v" in library work
Compiling verilog include file "defines.v"
Module <if_id> compiled
Compiling verilog file "id.v" in library work
Compiling verilog include file "defines.v"
Module <id_ex> compiled
Compiling verilog file "ex_mem.v" in library work
Compiling verilog include file "defines.v"
Module <id> compiled
Compiling verilog file "ex.v" in library work
Compiling verilog include file "defines.v"
Module <ex_mem> compiled
Compiling verilog file "openmips.v" in library work
Compiling verilog include file "defines.v"
Module <ex> compiled
Compiling verilog file "inst_rom.v" in library work
Compiling verilog include file "defines.v"
Module <openmips> compiled
Compiling verilog file "openmips_min_sopc.v" in library work
Compiling verilog include file "defines.v"
Module <inst_rom> compiled
Module <openmips_min_sopc> compiled
No errors in compilation
Analysis of file <"openmips_min_sopc.prj"> succeeded.
 


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> 

Total memory usage is 215020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

=======
>>>>>>> 25ef6a2601fcabf798263a80619ae508ac40dc96
