$date
   Wed Nov 20 16:02:31 2024
$end
$version
  2016.2
$end
$timescale
  1ps
$end
$scope module RegisterFile_tb $end
$var reg 6 ! Read1 [5:0] $end
$var reg 6 " Read2 [5:0] $end
$var reg 6 # WriteReg [5:0] $end
$var reg 32 $ WriteData [31:0] $end
$var reg 1 % RegWrite $end
$var reg 1 & clk $end
$var wire 32 ' Data1 [31:0] $end
$var wire 32 ( Data2 [31:0] $end
$scope module uut $end
$var wire 6 ) Read1 [5:0] $end
$var wire 6 * Read2 [5:0] $end
$var wire 6 + WriteReg [5:0] $end
$var wire 32 , WriteData [31:0] $end
$var wire 1 - RegWrite $end
$var wire 1 . clk $end
$var wire 32 ' Data1 [31:0] $end
$var wire 32 ( Data2 [31:0] $end
$var reg 2048 / RF [63:0] $end
$upscope $end
$scope task display_registers $end
$var integer 32 0 i $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b1 "
b0 #
b0 $
0%
0&
b0 '
bx (
b0 )
b1 *
b0 +
b0 ,
0-
0.
bx0000000000000000000000000000100100000000000000000000000000000110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000000 /
bx 0
$end
#5000
1&
1.
#10000
b10 #
b101010 $
1%
0&
b10 +
b101010 ,
1-
0.
b1000 0
#15000
1&
1.
bx0000000000000000000000000000100100000000000000000000000000101010xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000000 /
#20000
b11 #
b1100100 $
0%
0&
b11 +
b1100100 ,
0-
0.
b1000 0
#25000
1&
1.
#30000
b0 #
b10011010010 $
1%
0&
b0 +
b10011010010 ,
1-
0.
b1000 0
#35000
1&
1.
#40000
0%
b1000 0
