Analysis & Synthesis report for DE10_NANO_D8M_RTL
Wed Sep 25 14:52:07 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE10_NANO_D8M_RTL|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 19. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 20. Source assignments for ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_i4q1:auto_generated
 21. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 22. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 23. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 24. Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2
 25. Source assignments for edge_detect_top:vhdl_design|fifo:fifo_out|altsyncram:fifo_buf_rtl_0|altsyncram_t6o1:auto_generated
 26. Source assignments for edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|altsyncram:fifo_buf_rtl_0|altsyncram_n3s1:auto_generated
 27. Source assignments for edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0|altsyncram_88o1:auto_generated
 28. Parameter Settings for User Entity Instance: RESET_DELAY:dl
 29. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 30. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component
 31. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component
 32. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component
 33. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 34. Parameter Settings for User Entity Instance: AUDIO_PLL:pll1|AUDIO_PLL_0002:audio_pll_inst|altera_pll:altera_pll_i
 35. Parameter Settings for User Entity Instance: VIDEO_PLL:pll2|VIDEO_PLL_0002:video_pll_inst|altera_pll:altera_pll_i
 36. Parameter Settings for User Entity Instance: ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1
 41. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f
 42. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2
 43. Parameter Settings for User Entity Instance: VGA_Controller:u1
 44. Parameter Settings for User Entity Instance: HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config
 45. Parameter Settings for User Entity Instance: HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG
 46. Parameter Settings for User Entity Instance: edge_detect_top:vhdl_design|fifo:fifo_in
 47. Parameter Settings for User Entity Instance: edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob
 48. Parameter Settings for User Entity Instance: edge_detect_top:vhdl_design|fifo:fifo_out
 49. Parameter Settings for Inferred Entity Instance: edge_detect_top:vhdl_design|fifo:fifo_out|altsyncram:fifo_buf_rtl_0
 50. Parameter Settings for Inferred Entity Instance: edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|altsyncram:fifo_buf_rtl_0
 51. Parameter Settings for Inferred Entity Instance: edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0
 52. altsyncram Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd"
 54. Port Connectivity Checks: "HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"
 55. Port Connectivity Checks: "HDMI_TX_AD7513:hdmi"
 56. Port Connectivity Checks: "CLOCKMEM:ck3"
 57. Port Connectivity Checks: "VGA_Controller:u1"
 58. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"
 59. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"
 60. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"
 61. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1"
 62. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"
 63. Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"
 64. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"
 65. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"
 66. Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"
 67. Port Connectivity Checks: "FOCUS_ADJ:adl"
 68. Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"
 69. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"
 70. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"
 71. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"
 72. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"
 73. Port Connectivity Checks: "RAW2RGB_J:u4"
 74. Port Connectivity Checks: "ON_CHIP_FRAM:fra|FRAM_BUFF:GG"
 75. Port Connectivity Checks: "ON_CHIP_FRAM:fra"
 76. Port Connectivity Checks: "VIDEO_PLL:pll2"
 77. Port Connectivity Checks: "AUDIO_PLL:pll1"
 78. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"
 79. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"
 80. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"
 81. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1"
 82. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"
 83. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"
 84. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"
 85. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"
 86. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1"
 87. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2"
 88. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2"
 89. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2"
 90. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"
 91. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"
 92. Port Connectivity Checks: "D8M_LUT:g_lut"
 93. In-System Memory Content Editor Settings
 94. Post-Synthesis Netlist Statistics for Top Partition
 95. Elapsed Time Per Partition
 96. Analysis & Synthesis Messages
 97. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Sep 25 14:52:07 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE10_NANO_D8M_RTL                           ;
; Top-level Entity Name           ; DE10_NANO_D8M_RTL                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 14503                                       ;
; Total pins                      ; 74                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,133,984                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; DE10_NANO_D8M_RTL  ; DE10_NANO_D8M_RTL  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; to_grayscale.vhd                                                   ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/to_grayscale.vhd                                                   ;             ;
; sobel.vhd                                                          ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/sobel.vhd                                                          ;             ;
; fifo.vhd                                                           ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/fifo.vhd                                                           ;             ;
; edge_detect_top.vhd                                                ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/edge_detect_top.vhd                                                ;             ;
; edge_detect.vhd                                                    ; yes             ; User VHDL File                                        ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/edge_detect.vhd                                                    ;             ;
; V/D8M_LUT.v                                                        ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/D8M_LUT.v                                                        ;             ;
; V_D8M/R_GAIN.v                                                     ; yes             ; User Wizard-Generated File                            ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/R_GAIN.v                                                     ;             ;
; V_D8M/G_GAIN.v                                                     ; yes             ; User Wizard-Generated File                            ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/G_GAIN.v                                                     ;             ;
; V/I2C_READ_DATA.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_READ_DATA.v                                                  ;             ;
; V/I2C_RESET_DELAY.v                                                ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_RESET_DELAY.v                                                ;             ;
; V/I2C_WRITE_PTR.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_WRITE_PTR.v                                                  ;             ;
; V/I2C_WRITE_WDATA.v                                                ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_WRITE_WDATA.v                                                ;             ;
; V_HDMI/I2C_HDMI_Config.v                                           ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/I2C_HDMI_Config.v                                           ;             ;
; V_HDMI/I2C_Controller.v                                            ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/I2C_Controller.v                                            ;             ;
; V_HDMI/HDMI_TX_AD7513.v                                            ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/HDMI_TX_AD7513.v                                            ;             ;
; V_HDMI/HDMI_I2C_WRITE_WDATA.v                                      ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/HDMI_I2C_WRITE_WDATA.v                                      ;             ;
; V_HDMI/AUDIO_IF.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/AUDIO_IF.v                                                  ;             ;
; V_D8M/int_line.v                                                   ; yes             ; User Wizard-Generated File                            ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/int_line.v                                                   ;             ;
; V_D8M/RAW2RGB_J.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW2RGB_J.v                                                  ;             ;
; V_D8M/RAW_RGB_BIN.v                                                ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW_RGB_BIN.v                                                ;             ;
; V_D8M/ON_CHIP_FRAM.v                                               ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/ON_CHIP_FRAM.v                                               ;             ;
; V_D8M/MIPI_CAMERA_CONFIG.v                                         ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v                                         ;             ;
; V_D8M/MIPI_BRIDGE_CONFIG.v                                         ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CONFIG.v                                         ;             ;
; V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                  ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                  ;             ;
; V_D8M/Line_Buffer_J.v                                              ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/Line_Buffer_J.v                                              ;             ;
; V_D8M/FRM_COUNTER.v                                                ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/FRM_COUNTER.v                                                ;             ;
; V_D8M/B_GAIN.v                                                     ; yes             ; User Wizard-Generated File                            ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/B_GAIN.v                                                     ;             ;
; V_D8M/FRAM_BUFF.v                                                  ; yes             ; User Wizard-Generated File                            ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/FRAM_BUFF.v                                                  ;             ;
; V_Auto/VCM_I2C.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_I2C.v                                                   ;             ;
; V_Auto/VCM_CTRL_P.v                                                ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_CTRL_P.v                                                ;             ;
; V_Auto/RESET_DELAY.v                                               ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/RESET_DELAY.v                                               ;             ;
; V_Auto/MODIFY_SYNC.v                                               ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/MODIFY_SYNC.v                                               ;             ;
; V_Auto/LCD_COUNTER.v                                               ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/LCD_COUNTER.v                                               ;             ;
; V_Auto/I2C_DELAY.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/I2C_DELAY.v                                                 ;             ;
; V_Auto/FOCUS_ADJ.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/FOCUS_ADJ.v                                                 ;             ;
; V_Auto/F_VCM.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v                                                     ;             ;
; V_Auto/CLOCKMEM.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/CLOCKMEM.v                                                  ;             ;
; V_Auto/AUTO_SYNC_MODIFY.v                                          ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/AUTO_SYNC_MODIFY.v                                          ;             ;
; V_Auto/AUTO_FOCUS_ON.v                                             ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/AUTO_FOCUS_ON.v                                             ;             ;
; V/VIDEO_PLL.v                                                      ; yes             ; User Wizard-Generated File                            ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/VIDEO_PLL.v                                                      ; VIDEO_PLL   ;
; V/VIDEO_PLL/VIDEO_PLL_0002.v                                       ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/VIDEO_PLL/VIDEO_PLL_0002.v                                       ; VIDEO_PLL   ;
; V/AUDIO_PLL.v                                                      ; yes             ; User Wizard-Generated File                            ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/AUDIO_PLL.v                                                      ; AUDIO_PLL   ;
; V/AUDIO_PLL/AUDIO_PLL_0002.v                                       ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/AUDIO_PLL/AUDIO_PLL_0002.v                                       ; AUDIO_PLL   ;
; VGA_Controller/VGA_Controller.v                                    ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/VGA_Controller/VGA_Controller.v                                    ;             ;
; de10_nano_d8m_rtl.v                                                ; yes             ; Auto-Found Verilog HDL File                           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v                                                ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf                                           ;             ;
; db/lpm_constant_sc8.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_sc8.tdf                                            ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                          ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
; db/lpm_constant_0b8.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_0b8.tdf                                            ;             ;
; db/lpm_constant_oa8.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_oa8.tdf                                            ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; db/altsyncram_i4q1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_i4q1.tdf                                             ;             ;
; db/decode_3na.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/decode_3na.tdf                                                  ;             ;
; db/decode_s2a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/decode_s2a.tdf                                                  ;             ;
; db/mux_sib.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/mux_sib.tdf                                                     ;             ;
; db/altsyncram_6lq1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_6lq1.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                ; altera_sld  ;
; db/ip/sld2d1b536e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/ip/sld2d1b536e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
; db/altsyncram_t6o1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_t6o1.tdf                                             ;             ;
; db/DE10_NANO_D8M_RTL.ram0_fifo_9a182f96.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/DE10_NANO_D8M_RTL.ram0_fifo_9a182f96.hdl.mif                    ;             ;
; db/altsyncram_n3s1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_n3s1.tdf                                             ;             ;
; db/altsyncram_88o1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_88o1.tdf                                             ;             ;
; db/DE10_NANO_D8M_RTL.ram0_fifo_1199793b.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/DE10_NANO_D8M_RTL.ram0_fifo_1199793b.hdl.mif                    ;             ;
; db/altsyncram_25s1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_25s1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 7973               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 3295               ;
;     -- 7 input functions                    ; 37                 ;
;     -- 6 input functions                    ; 932                ;
;     -- 5 input functions                    ; 479                ;
;     -- 4 input functions                    ; 350                ;
;     -- <=3 input functions                  ; 1497               ;
;                                             ;                    ;
; Dedicated logic registers                   ; 14503              ;
;                                             ;                    ;
; I/O pins                                    ; 74                 ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 3133984            ;
;                                             ;                    ;
; Total DSP Blocks                            ; 2                  ;
;                                             ;                    ;
; Total PLLs                                  ; 3                  ;
;     -- PLLs                                 ; 3                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 13019              ;
; Total fan-out                               ; 82919              ;
; Average fan-out                             ; 4.50               ;
+---------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE10_NANO_D8M_RTL                                                                                                                      ; 3295 (34)           ; 14503 (0)                 ; 3133984           ; 2          ; 74   ; 0            ; |DE10_NANO_D8M_RTL                                                                                                                                                                                                                                                                                                                                            ; DE10_NANO_D8M_RTL                 ; work         ;
;    |AUDIO_PLL:pll1|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|AUDIO_PLL:pll1                                                                                                                                                                                                                                                                                                                             ; AUDIO_PLL                         ; AUDIO_PLL    ;
;       |AUDIO_PLL_0002:audio_pll_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|AUDIO_PLL:pll1|AUDIO_PLL_0002:audio_pll_inst                                                                                                                                                                                                                                                                                               ; AUDIO_PLL_0002                    ; AUDIO_PLL    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|AUDIO_PLL:pll1|AUDIO_PLL_0002:audio_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                       ; altera_pll                        ; work         ;
;    |AUTO_FOCUS_ON:u9|                                                                                                                   ; 40 (40)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|AUTO_FOCUS_ON:u9                                                                                                                                                                                                                                                                                                                           ; AUTO_FOCUS_ON                     ; work         ;
;    |CLOCKMEM:ck3|                                                                                                                       ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|CLOCKMEM:ck3                                                                                                                                                                                                                                                                                                                               ; CLOCKMEM                          ; work         ;
;    |D8M_LUT:g_lut|                                                                                                                      ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|D8M_LUT:g_lut                                                                                                                                                                                                                                                                                                                              ; D8M_LUT                           ; work         ;
;    |FOCUS_ADJ:adl|                                                                                                                      ; 850 (17)            ; 585 (24)                  ; 0                 ; 2          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl                                                                                                                                                                                                                                                                                                                              ; FOCUS_ADJ                         ; work         ;
;       |AUTO_SYNC_MODIFY:RE|                                                                                                             ; 59 (0)              ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE                                                                                                                                                                                                                                                                                                          ; AUTO_SYNC_MODIFY                  ; work         ;
;          |MODIFY_SYNC:hs|                                                                                                               ; 30 (30)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs                                                                                                                                                                                                                                                                                           ; MODIFY_SYNC                       ; work         ;
;          |MODIFY_SYNC:vs|                                                                                                               ; 29 (29)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs                                                                                                                                                                                                                                                                                           ; MODIFY_SYNC                       ; work         ;
;       |I2C_DELAY:i2c|                                                                                                                   ; 38 (38)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c                                                                                                                                                                                                                                                                                                                ; I2C_DELAY                         ; work         ;
;       |LCD_COUNTER:cv1|                                                                                                                 ; 166 (166)           ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1                                                                                                                                                                                                                                                                                                              ; LCD_COUNTER                       ; work         ;
;       |VCM_CTRL_P:pp|                                                                                                                   ; 188 (91)            ; 157 (132)                 ; 0                 ; 2          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp                                                                                                                                                                                                                                                                                                                ; VCM_CTRL_P                        ; work         ;
;          |F_VCM:f|                                                                                                                      ; 97 (97)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f                                                                                                                                                                                                                                                                                                        ; F_VCM                             ; work         ;
;       |VCM_I2C:i2c2|                                                                                                                    ; 382 (144)           ; 205 (68)                  ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2                                                                                                                                                                                                                                                                                                                 ; VCM_I2C                           ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1                                                                                                                                                                                                                                                                                                     ; CLOCKMEM                          ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 69 (69)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                                                ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 79 (79)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                                               ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 50 (50)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                             ; I2C_WRITE_WDATA                   ; work         ;
;    |HDMI_TX_AD7513:hdmi|                                                                                                                ; 139 (0)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|HDMI_TX_AD7513:hdmi                                                                                                                                                                                                                                                                                                                        ; HDMI_TX_AD7513                    ; work         ;
;       |AUDIO_IF:u_AVG|                                                                                                                  ; 36 (36)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG                                                                                                                                                                                                                                                                                                         ; AUDIO_IF                          ; work         ;
;       |I2C_HDMI_Config:u_I2C_HDMI_Config|                                                                                               ; 103 (50)            ; 70 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config                                                                                                                                                                                                                                                                                      ; I2C_HDMI_Config                   ; work         ;
;          |I2C_Controller:u0|                                                                                                            ; 53 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0                                                                                                                                                                                                                                                                    ; I2C_Controller                    ; work         ;
;             |HDMI_I2C_WRITE_WDATA:wrd|                                                                                                  ; 53 (53)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                           ; HDMI_I2C_WRITE_WDATA              ; work         ;
;    |MIPI_BRIDGE_CAMERA_Config:cfin|                                                                                                     ; 1328 (1)            ; 553 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin                                                                                                                                                                                                                                                                                                             ; MIPI_BRIDGE_CAMERA_Config         ; work         ;
;       |MIPI_BRIDGE_CONFIG:mpiv|                                                                                                         ; 401 (203)           ; 199 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv                                                                                                                                                                                                                                                                                     ; MIPI_BRIDGE_CONFIG                ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                         ; CLOCKMEM                          ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 70 (70)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                    ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 75 (75)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                   ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 52 (52)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                 ; I2C_WRITE_WDATA                   ; work         ;
;       |MIPI_CAMERA_CONFIG:camiv|                                                                                                        ; 926 (641)           ; 354 (124)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv                                                                                                                                                                                                                                                                                    ; MIPI_CAMERA_CONFIG                ; work         ;
;          |B_GAIN:b2|                                                                                                                    ; 28 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2                                                                                                                                                                                                                                                                          ; B_GAIN                            ; work         ;
;             |lpm_constant:LPM_CONSTANT_component|                                                                                       ; 28 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                      ; lpm_constant                      ; work         ;
;                |lpm_constant_oa8:ag|                                                                                                    ; 28 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag                                                                                                                                                                                                                  ; lpm_constant_oa8                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim1|                                                                                           ; 28 (12)             ; 39 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                              ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                    ; sld_rom_sr                        ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                        ; CLOCKMEM                          ; work         ;
;          |G_GAIN:g2|                                                                                                                    ; 29 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2                                                                                                                                                                                                                                                                          ; G_GAIN                            ; work         ;
;             |lpm_constant:LPM_CONSTANT_component|                                                                                       ; 29 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                      ; lpm_constant                      ; work         ;
;                |lpm_constant_0b8:ag|                                                                                                    ; 29 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag                                                                                                                                                                                                                  ; lpm_constant_0b8                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim1|                                                                                           ; 29 (16)             ; 39 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                              ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                    ; sld_rom_sr                        ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 66 (66)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                   ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 78 (78)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                  ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 52 (52)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                ; I2C_WRITE_WDATA                   ; work         ;
;          |R_GAIN:r2|                                                                                                                    ; 31 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2                                                                                                                                                                                                                                                                          ; R_GAIN                            ; work         ;
;             |lpm_constant:LPM_CONSTANT_component|                                                                                       ; 31 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                      ; lpm_constant                      ; work         ;
;                |lpm_constant_sc8:ag|                                                                                                    ; 31 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag                                                                                                                                                                                                                  ; lpm_constant_sc8                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim1|                                                                                           ; 31 (16)             ; 39 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                              ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |ON_CHIP_FRAM:fra|                                                                                                                   ; 270 (0)             ; 51 (0)                    ; 3072000           ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra                                                                                                                                                                                                                                                                                                                           ; ON_CHIP_FRAM                      ; work         ;
;       |FRAM_BUFF:GG|                                                                                                                    ; 228 (0)             ; 12 (0)                    ; 3072000           ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra|FRAM_BUFF:GG                                                                                                                                                                                                                                                                                                              ; FRAM_BUFF                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 228 (0)             ; 12 (0)                    ; 3072000           ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_i4q1:auto_generated|                                                                                            ; 228 (0)             ; 12 (12)                   ; 3072000           ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_i4q1:auto_generated                                                                                                                                                                                                                                               ; altsyncram_i4q1                   ; work         ;
;                |decode_3na:wren_decode_a|                                                                                               ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_i4q1:auto_generated|decode_3na:wren_decode_a                                                                                                                                                                                                                      ; decode_3na                        ; work         ;
;                |decode_s2a:rden_decode_b|                                                                                               ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_i4q1:auto_generated|decode_s2a:rden_decode_b                                                                                                                                                                                                                      ; decode_s2a                        ; work         ;
;                |mux_sib:mux3|                                                                                                           ; 140 (140)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_i4q1:auto_generated|mux_sib:mux3                                                                                                                                                                                                                                  ; mux_sib                           ; work         ;
;       |FRM_COUNTER:rrr|                                                                                                                 ; 21 (21)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra|FRM_COUNTER:rrr                                                                                                                                                                                                                                                                                                           ; FRM_COUNTER                       ; work         ;
;       |FRM_COUNTER:wrw|                                                                                                                 ; 21 (21)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra|FRM_COUNTER:wrw                                                                                                                                                                                                                                                                                                           ; FRM_COUNTER                       ; work         ;
;    |RAW2RGB_J:u4|                                                                                                                       ; 112 (50)            ; 69 (23)                   ; 61440             ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4                                                                                                                                                                                                                                                                                                                               ; RAW2RGB_J                         ; work         ;
;       |Line_Buffer_J:u0|                                                                                                                ; 25 (25)             ; 2 (2)                     ; 61440             ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0                                                                                                                                                                                                                                                                                                              ; Line_Buffer_J                     ; work         ;
;          |int_line:d1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_6lq1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_6lq1                   ; work         ;
;          |int_line:d2|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_6lq1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_6lq1                   ; work         ;
;          |int_line:d3|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_6lq1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_6lq1                   ; work         ;
;       |RAW_RGB_BIN:bin|                                                                                                                 ; 37 (37)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin                                                                                                                                                                                                                                                                                                               ; RAW_RGB_BIN                       ; work         ;
;    |RESET_DELAY:dl|                                                                                                                     ; 48 (48)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|RESET_DELAY:dl                                                                                                                                                                                                                                                                                                                             ; RESET_DELAY                       ; work         ;
;    |VGA_Controller:u1|                                                                                                                  ; 34 (34)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|VGA_Controller:u1                                                                                                                                                                                                                                                                                                                          ; VGA_Controller                    ; work         ;
;    |VIDEO_PLL:pll2|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|VIDEO_PLL:pll2                                                                                                                                                                                                                                                                                                                             ; VIDEO_PLL                         ; VIDEO_PLL    ;
;       |VIDEO_PLL_0002:video_pll_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|VIDEO_PLL:pll2|VIDEO_PLL_0002:video_pll_inst                                                                                                                                                                                                                                                                                               ; VIDEO_PLL_0002                    ; VIDEO_PLL    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|VIDEO_PLL:pll2|VIDEO_PLL_0002:video_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                       ; altera_pll                        ; work         ;
;    |edge_detect_top:vhdl_design|                                                                                                        ; 275 (0)             ; 12877 (0)                 ; 544               ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design                                                                                                                                                                                                                                                                                                                ; edge_detect_top                   ; work         ;
;       |edge_detect:edge_detect_inst|                                                                                                    ; 232 (0)             ; 12855 (0)                 ; 128               ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design|edge_detect:edge_detect_inst                                                                                                                                                                                                                                                                                   ; edge_detect                       ; work         ;
;          |fifo:fifo_gs2sob|                                                                                                             ; 20 (20)             ; 11 (11)                   ; 128               ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob                                                                                                                                                                                                                                                                  ; fifo                              ; work         ;
;             |altsyncram:fifo_buf_rtl_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|altsyncram:fifo_buf_rtl_0                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                |altsyncram_n3s1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|altsyncram:fifo_buf_rtl_0|altsyncram_n3s1:auto_generated                                                                                                                                                                                                         ; altsyncram_n3s1                   ; work         ;
;          |sobel:sobel_inst|                                                                                                             ; 188 (188)           ; 12825 (12825)             ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|sobel:sobel_inst                                                                                                                                                                                                                                                                  ; sobel                             ; work         ;
;          |to_grayscale:to_grayscale_inst|                                                                                               ; 24 (24)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|to_grayscale:to_grayscale_inst                                                                                                                                                                                                                                                    ; to_grayscale                      ; work         ;
;       |fifo:fifo_in|                                                                                                                    ; 22 (22)             ; 11 (11)                   ; 288               ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design|fifo:fifo_in                                                                                                                                                                                                                                                                                                   ; fifo                              ; work         ;
;          |altsyncram:fifo_buf_rtl_0|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;             |altsyncram_88o1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0|altsyncram_88o1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_88o1                   ; work         ;
;       |fifo:fifo_out|                                                                                                                   ; 21 (21)             ; 11 (11)                   ; 128               ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design|fifo:fifo_out                                                                                                                                                                                                                                                                                                  ; fifo                              ; work         ;
;          |altsyncram:fifo_buf_rtl_0|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design|fifo:fifo_out|altsyncram:fifo_buf_rtl_0                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_t6o1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design|fifo:fifo_out|altsyncram:fifo_buf_rtl_0|altsyncram_t6o1:auto_generated                                                                                                                                                                                                                                         ; altsyncram_t6o1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 132 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 125 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (84)            ; 125 (96)                  ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------+
; Name                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------+
; ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_i4q1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 307200       ; 10           ; 307200       ; 10           ; 3072000 ; None                                            ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None                                            ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None                                            ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None                                            ;
; edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|altsyncram:fifo_buf_rtl_0|altsyncram_n3s1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128     ; db/DE10_NANO_D8M_RTL.ram0_fifo_9a182f96.hdl.mif ;
; edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0|altsyncram_88o1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 16           ; 24           ; 16           ; 24           ; 384     ; db/DE10_NANO_D8M_RTL.ram0_fifo_1199793b.hdl.mif ;
; edge_detect_top:vhdl_design|fifo:fifo_out|altsyncram:fifo_buf_rtl_0|altsyncram_t6o1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128     ; db/DE10_NANO_D8M_RTL.ram0_fifo_9a182f96.hdl.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_NANO_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_NANO_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_NANO_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_NANO_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_NANO_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra|FRAM_BUFF:GG                                                                                                                                                                                                                                       ; V_D8M/FRAM_BUFF.v ;
; Altera ; altera_pll   ; 16.1    ; N/A          ; N/A          ; |DE10_NANO_D8M_RTL|AUDIO_PLL:pll1                                                                                                                                                                                                                                                      ; V/AUDIO_PLL.v     ;
; Altera ; altera_pll   ; 16.1    ; N/A          ; N/A          ; |DE10_NANO_D8M_RTL|VIDEO_PLL:pll2                                                                                                                                                                                                                                                      ; V/VIDEO_PLL.v     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |DE10_NANO_D8M_RTL|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST ;
+----------------+----------------+----------------+-------------------------------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001                                  ;
+----------------+----------------+----------------+-------------------------------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                                               ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                                               ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                                               ;
+----------------+----------------+----------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; FOCUS_ADJ:adl|VCM_CTRL_P:pp|S[0..7]                                                                         ; Lost fanout                                                                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                                                         ; Stuck at VCC due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY                             ; Stuck at VCC due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]                                ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY                            ; Stuck at VCC due to stuck port data_in                                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_VCM_DATA[4..13]                                                                ; Lost fanout                                                                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|DELAY[0..31]                                                  ; Lost fanout                                                                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DATA16[0..13]                                                   ; Lost fanout                                                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|DELAY[0..31]                      ; Lost fanout                                                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|DELAY[0..31]                     ; Lost fanout                                                                                                          ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[23]                                         ; Stuck at GND due to stuck port data_in                                                                               ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[20..22]                                     ; Stuck at VCC due to stuck port data_in                                                                               ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[18,19]                                      ; Stuck at GND due to stuck port data_in                                                                               ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[17]                                         ; Stuck at VCC due to stuck port data_in                                                                               ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[16]                                         ; Stuck at GND due to stuck port data_in                                                                               ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|rVS                                                                           ; Merged with FOCUS_ADJ:adl|VCM_CTRL_P:pp|rVS                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[7]                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                                            ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|ST[6,7]    ; Merged with HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|ST[5]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[31]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[31]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[30]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[30]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[29]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[29]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[28]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[28]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[27]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[27]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[26]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[26]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[25]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[25]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[24]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[24]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[23]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[23]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[22]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[22]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[21]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[21]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[20]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[20]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[19]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[19]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[18]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[18]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[17]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[17]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[16]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[16]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[15]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[15]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[14]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[14]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[13]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[13]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[12]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[12]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[11]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[11]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[10]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[10]                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[9]                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[9]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[8]                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[8]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[7]                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[7]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[6]                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[6]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[5]                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[5]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[4]                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[4]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[3]                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[3]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[2]                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[2]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[1]                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[1]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[0]                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[0]                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[23..31]                                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[16]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[7,13,14]                                ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[9]                                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[10]                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[31]                                ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[25]                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[29]                                ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[28]                                ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[7]                           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[6,7]                           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[7]                              ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]                           ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[7]                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[6,7]                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                                       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[7]                                                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[7]                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[6,7]                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[7]                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]                            ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|BYTE[3..7] ; Merged with HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|BYTE[2] ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]                        ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                   ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                   ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                     ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                         ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[7]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[7]                                       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[1]                                    ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[7]                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                    ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[0..2,5..7]                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[7..15]                                       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[0]                                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[1,5..7]                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[7,13,14]                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                                     ;
; ON_CHIP_FRAM:fra|FRM_COUNTER:rrr|rCLR                                                                       ; Merged with FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|rS                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[6]                                       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[2]                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[5]                                       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[4]                                       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                    ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[4]                                                                    ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                 ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|WORD_DATA[0..3]                                                                  ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[3,4]                                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[30]                                ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[26]                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[9]                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[10]                                     ;
; ON_CHIP_FRAM:fra|FRM_COUNTER:rrr|ADDR[19]                                                                   ; Lost fanout                                                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                            ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5]                               ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]                               ; Stuck at GND due to stuck port clock_enable                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                              ; Stuck at GND due to stuck port clock_enable                                                                          ;
; ON_CHIP_FRAM:fra|FRM_COUNTER:wrw|ADDR[19]                                                                   ; Lost fanout                                                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]                                ; Stuck at VCC due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                                ; Stuck at GND due to stuck port data_in                                                                               ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|BYTE[2]    ; Stuck at GND due to stuck port data_in                                                                               ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|ST[5]      ; Stuck at GND due to stuck port clock_enable                                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                        ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]                           ; Stuck at GND due to stuck port data_in                                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5]                                                           ; Stuck at GND due to stuck port data_in                                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                           ; Stuck at GND due to stuck port clock_enable                                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                                          ; Stuck at GND due to stuck port clock_enable                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5]                              ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]                              ; Stuck at GND due to stuck port clock_enable                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]                             ; Stuck at GND due to stuck port clock_enable                                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                    ; Stuck at VCC due to stuck port data_in                                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                       ; Stuck at GND due to stuck port data_in                                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                      ; Stuck at GND due to stuck port data_in                                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                            ; Stuck at GND due to stuck port clock_enable                                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5]                                                        ; Stuck at GND due to stuck port data_in                                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                   ; Stuck at GND due to stuck port clock                                                                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]                         ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5]                           ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]                           ; Stuck at GND due to stuck port clock_enable                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                      ; Stuck at GND due to stuck port clock                                                                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                                               ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                     ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                                        ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                        ; Stuck at VCC due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                        ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]                          ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6,7]                                              ; Stuck at GND due to stuck port clock_enable                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5]                            ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]                            ; Stuck at GND due to stuck port clock_enable                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                       ; Stuck at GND due to stuck port clock                                                                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                                       ; Stuck at VCC due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                       ; Stuck at GND due to stuck port data_in                                                                               ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST~9                                           ; Lost fanout                                                                                                          ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST~10                                          ; Lost fanout                                                                                                          ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[5]                                          ; Stuck at GND due to stuck port data_in                                                                               ;
; HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|sclk_Count[4,5]                                                          ; Stuck at GND due to stuck port data_in                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                         ; Stuck at GND due to stuck port data_in                                                                               ;
; Total Number of Removed Registers = 375                                                                     ;                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                         ;
+----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                              ; Stuck at VCC              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2],                                ;
;                                                                                  ; due to stuck port data_in ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5],                                   ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6],                                   ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5],                                  ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5],                                ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6],                                ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[1],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[2],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[3],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[4],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[5],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[6],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[7]                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY  ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2],    ;
;                                                                                  ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5],       ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6],       ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5],      ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5],    ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6],    ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[1],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[2],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[3],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[4],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[5],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[6],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[7]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2],   ;
;                                                                                  ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5],      ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6],      ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5],     ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5],   ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6],   ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[1], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[2], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[3], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[4], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[5], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[6], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[7]  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]          ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11],                ;
;                                                                                  ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7],                        ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6]                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                    ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3],               ;
;                                                                                  ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]     ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                  ;
;                                                                                  ; due to stuck port data_in ;                                                                                      ;
+----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 14503 ;
; Number of registers using Synchronous Clear  ; 644   ;
; Number of registers using Synchronous Load   ; 145   ;
; Number of registers using Asynchronous Clear ; 13394 ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 13934 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; edge_detect_top:vhdl_design|fifo:fifo_out|empty                                                                                                                                                                                                                                                                                 ; 6       ;
; edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|empty                                                                                                                                                                                                                                                 ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                                               ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                                                ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                                             ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                   ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                  ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                   ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                    ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                   ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                    ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                 ; 8       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                              ; 9       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                   ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                  ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                                                ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                                               ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                                             ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                               ; 8       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                  ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                 ; 5       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_POINTER_GO                                                                                                                                                                                                                                                                                         ; 5       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_GO                                                                                                                                                                                                                                                                                                 ; 7       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_WORD_GO                                                                                                                                                                                                                                                                                            ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GO                                                                                                                                                                                                                                                                    ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_POINTER_GO                                                                                                                                                                                                                                                            ; 5       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_WORD_GO                                                                                                                                                                                                                                                               ; 8       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_POINTER_GO                                                                                                                                                                                                                                                             ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|R_GO                                                                                                                                                                                                                                                                     ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_WORD_GO                                                                                                                                                                                                                                                                ; 8       ;
; edge_detect_top:vhdl_design|fifo:fifo_in|empty                                                                                                                                                                                                                                                                                  ; 4       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                                             ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                                              ; 8       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 41                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                           ;
+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
; Register Name                                                                        ; Megafunction                                                                             ; Type ;
+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
; edge_detect_top:vhdl_design|fifo:fifo_out|dout[0..7]                                 ; edge_detect_top:vhdl_design|fifo:fifo_out|fifo_buf_rtl_0                                 ; RAM  ;
; edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|dout[0..7] ; edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|fifo_buf_rtl_0 ; RAM  ;
; edge_detect_top:vhdl_design|fifo:fifo_in|dout[3..7,9..15,18..23]                     ; edge_detect_top:vhdl_design|fifo:fifo_in|fifo_buf_rtl_0                                  ; RAM  ;
+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1|H_CNT[12]                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra|FRM_COUNTER:rrr|ADDR[10]                                                                                                                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[4]                                                                                                                                                                                       ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE10_NANO_D8M_RTL|HDMI_TX_D                                                                                                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin|Add0                                                                                                                                                                                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE10_NANO_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[5]                                                                                                                                                                                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_i4q1:auto_generated|mux_sib:mux3|l3_w7_n4_mux_dataout                                                                                          ;
; 33:1               ; 10 bits   ; 220 LEs       ; 220 LEs              ; 0 LEs                  ; No         ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_i4q1:auto_generated|mux_sib:mux3|l6_w8_n0_mux_dataout                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|rSUM[29]                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[1]                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[31]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_NANO_D8M_RTL|edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|sobel:sobel_inst|fifo_out_din[7]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|ON_CHIP_FRAM:fra|FRM_COUNTER:wrw|ADDR[18]                                                                                                                                                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[12]                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|CNT[3]                                                                                                                                          ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|DELY[5]                                                                                                                                        ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|CNT[3]                                                                                                                                         ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|A[8]                                                                                                                                            ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|DELY[7]                                                                                                                                         ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|BYTE[1]                                                                                                                                         ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[1]                                                                                                                                        ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                          ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[8]                                                                                                                                           ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[0]                                                                                                                                           ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[7]                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_NANO_D8M_RTL|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[0]                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|CNT[12]                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs|CNT[0]                                                                                                                                                                 ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|CNT[1]                                                                                                                 ;
; 66:1               ; 5 bits    ; 220 LEs       ; 125 LEs              ; 95 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|ST[3]                                                                                                                  ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                                ;
; 37:1               ; 8 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|A[8]                                                                                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[1]                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|CNT[0]                                                                                                                                                                      ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|DELY[4]                                                                                                                                                                    ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|CNT[3]                                                                                                                                         ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|DELY[7]                                                                                                                                       ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|CNT[1]                                                                                                                                                                     ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|CNT[5]                                                                                                                                        ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|A[2]                                                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DELY[1]                                                                                                                                                                     ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|A[4]                                                                                                                                           ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DELY[2]                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|BYTE[0]                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|BYTE[1]                                                                                                                                                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DATA16[2]                                                                                                                                      ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[1]                                                                                                                                                                    ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[0]                                                                                                                                       ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                                                      ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[1]                                                                                                                                         ;
; 36:1               ; 8 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|A[4]                                                                                                                                          ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                       ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[0]                                                                                                                                          ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[8]                                                                                                                                                                       ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[2]                                                                                                                                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[4]                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0]                                                                                                                                                                  ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|WCNT[6]                                                                                                                                                                                      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CNT[0]                                                                                                                                                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|CNT[5]                                                                                                                                                                   ;
; 130:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                                                                                                                   ;
; 130:1              ; 10 bits   ; 860 LEs       ; 0 LEs                ; 860 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|WORD_DATA[7]                                                                                                                                                                                 ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[3]                                                                                                                                                                    ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[0]                                                                                                                                                                  ;
; 135:1              ; 32 bits   ; 2880 LEs      ; 0 LEs                ; 2880 LEs               ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|DELY[12]                                                                                                                                                                                     ;
; 70:1               ; 2 bits    ; 92 LEs        ; 6 LEs                ; 86 LEs                 ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[8]                                                                                                                                                                     ;
; 70:1               ; 5 bits    ; 230 LEs       ; 20 LEs               ; 210 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[5]                                                                                                                                                                     ;
; 132:1              ; 2 bits    ; 176 LEs       ; 24 LEs               ; 152 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                                                                                                                                        ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CNT[7]                                                                                                                                                          ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[6]                                                                                                                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|CNT[6]                                                                                                                                      ;
; 130:1              ; 19 bits   ; 1634 LEs      ; 19 LEs               ; 1615 LEs               ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[5]                                                                                                                                                      ;
; 130:1              ; 16 bits   ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|WCNT[1]                                                                                                                                                         ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[1]                                                                                                                                       ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                     ;
; 134:1              ; 32 bits   ; 2848 LEs      ; 0 LEs                ; 2848 LEs               ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|DELY[2]                                                                                                                                                         ;
; 70:1               ; 8 bits    ; 368 LEs       ; 24 LEs               ; 344 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|A[7]                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[1]                                                                                                                                      ;
; 256:1              ; 18 bits   ; 3060 LEs      ; 144 LEs              ; 2916 LEs               ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[3]                                                                                                                                                  ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|CNT[4]                                                                                                                                       ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 0 LEs                ; 1368 LEs               ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[6]                                                                                                                                                           ;
; 258:1              ; 2 bits    ; 344 LEs       ; 2 LEs                ; 342 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                                                                                                                    ;
; 258:1              ; 7 bits    ; 1204 LEs      ; 7 LEs                ; 1197 LEs               ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[6]                                                                                                                                                       ;
; 258:1              ; 8 bits    ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WCNT[0]                                                                                                                                                          ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[1]                                                                                                                                        ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[0]                                                                                                                                      ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[7]                                                                                                                                         ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[5]                                                                                                                                         ;
; 263:1              ; 32 bits   ; 5600 LEs      ; 0 LEs                ; 5600 LEs               ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|DELY[11]                                                                                                                                                         ;
; 261:1              ; 2 bits    ; 348 LEs       ; 28 LEs               ; 320 LEs                ; Yes        ; |DE10_NANO_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6]                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+------------------------------+-------+------+----------------------------------+
; Assignment                   ; Value ; From ; To                               ;
+------------------------------+-------+------+----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                   ;
+------------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                  ;
+------------------------------+-------+------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_i4q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2            ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig ;
+------------------------------+-------+------+----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detect_top:vhdl_design|fifo:fifo_out|altsyncram:fifo_buf_rtl_0|altsyncram_t6o1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|altsyncram:fifo_buf_rtl_0|altsyncram_n3s1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0|altsyncram_88o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RESET_DELAY:dl ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; TIME           ; 50000000 ; Signed Integer                  ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+----------------+------------------+------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                             ;
+----------------+------------------+------------------------------------------------------------------+
; WORD_NUM_MAX   ; 294              ; Signed Integer                                                   ;
; MIPI_I2C_ADDR  ; 01101100         ; Unsigned Binary                                                  ;
; P_ID1          ; 0011000000001011 ; Unsigned Binary                                                  ;
; P_ID2          ; 0011000000001100 ; Unsigned Binary                                                  ;
; TIME_LONG      ; 100              ; Signed Integer                                                   ;
; DELAY_TYPE     ; 10101010         ; Unsigned Binary                                                  ;
+----------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                       ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 14               ; Signed Integer                                                                                             ;
; LPM_CVALUE         ; 1098             ; Signed Integer                                                                                             ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                                    ;
; CBXI_PARAMETER     ; lpm_constant_sc8 ; Untyped                                                                                                    ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                       ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 14               ; Signed Integer                                                                                             ;
; LPM_CVALUE         ; 848              ; Signed Integer                                                                                             ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                                    ;
; CBXI_PARAMETER     ; lpm_constant_0b8 ; Untyped                                                                                                    ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                       ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 14               ; Signed Integer                                                                                             ;
; LPM_CVALUE         ; 1040             ; Signed Integer                                                                                             ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                                    ;
; CBXI_PARAMETER     ; lpm_constant_oa8 ; Untyped                                                                                                    ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+----------------------+------------------+-----------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                      ;
+----------------------+------------------+-----------------------------------------------------------+
; WORD_NUM_MAX         ; 13               ; Signed Integer                                            ;
; MIPI_BRIDGE_I2C_ADDR ; 00011100         ; Unsigned Binary                                           ;
; P_ID                 ; 0000000000000000 ; Unsigned Binary                                           ;
; TIME_LONG            ; 100              ; Signed Integer                                            ;
; FIFO_LEVEL           ; 0000000000001000 ; Unsigned Binary                                           ;
; DATA_FORMAT          ; 0000000000010000 ; Unsigned Binary                                           ;
; PLL_PRD              ; 1                ; Signed Integer                                            ;
; PLL_FBD              ; 39               ; Signed Integer                                            ;
; PLL_FRS              ; 1                ; Signed Integer                                            ;
; MCLK_HL              ; 1                ; Signed Integer                                            ;
; PPICLKDIV            ; 2                ; Signed Integer                                            ;
; MCLKREFDIV           ; 2                ; Signed Integer                                            ;
; SCLKDIV              ; 0                ; Signed Integer                                            ;
; WORDCOUNT            ; 800              ; Signed Integer                                            ;
+----------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_PLL:pll1|AUDIO_PLL_0002:audio_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                              ;
+--------------------------------------+------------------------+---------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                            ;
; fractional_vco_multiplier            ; false                  ; String                                            ;
; pll_type                             ; General                ; String                                            ;
; pll_subtype                          ; General                ; String                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                    ;
; operation_mode                       ; direct                 ; String                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                    ;
; data_rate                            ; 0                      ; Signed Integer                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                    ;
; output_clock_frequency0              ; 1.531995 MHz           ; String                                            ;
; phase_shift0                         ; 0 ps                   ; String                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                            ;
; phase_shift1                         ; 0 ps                   ; String                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                            ;
; phase_shift2                         ; 0 ps                   ; String                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                            ;
; phase_shift3                         ; 0 ps                   ; String                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                            ;
; phase_shift4                         ; 0 ps                   ; String                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                            ;
; phase_shift5                         ; 0 ps                   ; String                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                            ;
; phase_shift6                         ; 0 ps                   ; String                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                            ;
; phase_shift7                         ; 0 ps                   ; String                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                            ;
; phase_shift8                         ; 0 ps                   ; String                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                            ;
; phase_shift9                         ; 0 ps                   ; String                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                            ;
; phase_shift10                        ; 0 ps                   ; String                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                            ;
; phase_shift11                        ; 0 ps                   ; String                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                            ;
; phase_shift12                        ; 0 ps                   ; String                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                            ;
; phase_shift13                        ; 0 ps                   ; String                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                            ;
; phase_shift14                        ; 0 ps                   ; String                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                            ;
; phase_shift15                        ; 0 ps                   ; String                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                            ;
; phase_shift16                        ; 0 ps                   ; String                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                            ;
; phase_shift17                        ; 0 ps                   ; String                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                    ;
; clock_name_0                         ;                        ; String                                            ;
; clock_name_1                         ;                        ; String                                            ;
; clock_name_2                         ;                        ; String                                            ;
; clock_name_3                         ;                        ; String                                            ;
; clock_name_4                         ;                        ; String                                            ;
; clock_name_5                         ;                        ; String                                            ;
; clock_name_6                         ;                        ; String                                            ;
; clock_name_7                         ;                        ; String                                            ;
; clock_name_8                         ;                        ; String                                            ;
; clock_name_global_0                  ; false                  ; String                                            ;
; clock_name_global_1                  ; false                  ; String                                            ;
; clock_name_global_2                  ; false                  ; String                                            ;
; clock_name_global_3                  ; false                  ; String                                            ;
; clock_name_global_4                  ; false                  ; String                                            ;
; clock_name_global_5                  ; false                  ; String                                            ;
; clock_name_global_6                  ; false                  ; String                                            ;
; clock_name_global_7                  ; false                  ; String                                            ;
; clock_name_global_8                  ; false                  ; String                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                    ;
; pll_slf_rst                          ; false                  ; String                                            ;
; pll_bw_sel                           ; low                    ; String                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
+--------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VIDEO_PLL:pll2|VIDEO_PLL_0002:video_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                              ;
+--------------------------------------+------------------------+---------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                            ;
; fractional_vco_multiplier            ; false                  ; String                                            ;
; pll_type                             ; General                ; String                                            ;
; pll_subtype                          ; General                ; String                                            ;
; number_of_clocks                     ; 2                      ; Signed Integer                                    ;
; operation_mode                       ; direct                 ; String                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                    ;
; data_rate                            ; 0                      ; Signed Integer                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                    ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                                            ;
; phase_shift0                         ; 0 ps                   ; String                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                            ;
; phase_shift1                         ; 0 ps                   ; String                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                            ;
; phase_shift2                         ; 0 ps                   ; String                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                            ;
; phase_shift3                         ; 0 ps                   ; String                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                            ;
; phase_shift4                         ; 0 ps                   ; String                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                            ;
; phase_shift5                         ; 0 ps                   ; String                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                            ;
; phase_shift6                         ; 0 ps                   ; String                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                            ;
; phase_shift7                         ; 0 ps                   ; String                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                            ;
; phase_shift8                         ; 0 ps                   ; String                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                            ;
; phase_shift9                         ; 0 ps                   ; String                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                            ;
; phase_shift10                        ; 0 ps                   ; String                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                            ;
; phase_shift11                        ; 0 ps                   ; String                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                            ;
; phase_shift12                        ; 0 ps                   ; String                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                            ;
; phase_shift13                        ; 0 ps                   ; String                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                            ;
; phase_shift14                        ; 0 ps                   ; String                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                            ;
; phase_shift15                        ; 0 ps                   ; String                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                            ;
; phase_shift16                        ; 0 ps                   ; String                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                            ;
; phase_shift17                        ; 0 ps                   ; String                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                    ;
; clock_name_0                         ;                        ; String                                            ;
; clock_name_1                         ;                        ; String                                            ;
; clock_name_2                         ;                        ; String                                            ;
; clock_name_3                         ;                        ; String                                            ;
; clock_name_4                         ;                        ; String                                            ;
; clock_name_5                         ;                        ; String                                            ;
; clock_name_6                         ;                        ; String                                            ;
; clock_name_7                         ;                        ; String                                            ;
; clock_name_8                         ;                        ; String                                            ;
; clock_name_global_0                  ; false                  ; String                                            ;
; clock_name_global_1                  ; false                  ; String                                            ;
; clock_name_global_2                  ; false                  ; String                                            ;
; clock_name_global_3                  ; false                  ; String                                            ;
; clock_name_global_4                  ; false                  ; String                                            ;
; clock_name_global_5                  ; false                  ; String                                            ;
; clock_name_global_6                  ; false                  ; String                                            ;
; clock_name_global_7                  ; false                  ; String                                            ;
; clock_name_global_8                  ; false                  ; String                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                    ;
; pll_slf_rst                          ; false                  ; String                                            ;
; pll_bw_sel                           ; low                    ; String                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
+--------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                        ;
; WIDTH_A                            ; 10                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 10                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 19                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 307200               ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_i4q1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1 ;
+----------------+--------------+--------------------------------------------+
; Parameter Name ; Value        ; Type                                       ;
+----------------+--------------+--------------------------------------------+
; H_OFF          ; 000011001000 ; Unsigned Binary                            ;
; V_OFF          ; 000011001000 ; Unsigned Binary                            ;
+----------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SCAL           ; 3     ; Signed Integer                                          ;
; SCAL_f         ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2 ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; SLAVE_ADDR1    ; 00011000                         ; Unsigned Binary     ;
; P_STATUS       ; 00000000                         ; Unsigned Binary     ;
; TIME           ; 00000000000000000000001111101000 ; Unsigned Binary     ;
; TIME_LONG      ; 250000000                        ; Signed Integer      ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_FRONT        ; 16    ; Signed Integer                        ;
; H_SYNC         ; 96    ; Signed Integer                        ;
; H_BACK         ; 48    ; Signed Integer                        ;
; H_ACT          ; 640   ; Signed Integer                        ;
; H_BLANK        ; 160   ; Signed Integer                        ;
; H_TOTAL        ; 800   ; Signed Integer                        ;
; V_FRONT        ; 11    ; Signed Integer                        ;
; V_SYNC         ; 2     ; Signed Integer                        ;
; V_BACK         ; 31    ; Signed Integer                        ;
; V_ACT          ; 480   ; Signed Integer                        ;
; V_BLANK        ; 44    ; Signed Integer                        ;
; V_TOTAL        ; 524   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config ;
+----------------+----------+------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                   ;
+----------------+----------+------------------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                         ;
; I2C_Freq       ; 20000    ; Signed Integer                                                         ;
; LUT_SIZE       ; 31       ; Signed Integer                                                         ;
+----------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG ;
+-----------------+-------+-------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                  ;
+-----------------+-------+-------------------------------------------------------+
; DATA_WIDTH      ; 16    ; Signed Integer                                        ;
; SIN_SAMPLE_DATA ; 48    ; Signed Integer                                        ;
+-----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detect_top:vhdl_design|fifo:fifo_in ;
+------------------+-------+------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                       ;
+------------------+-------+------------------------------------------------------------+
; fifo_data_width  ; 24    ; Signed Integer                                             ;
; fifo_buffer_size ; 16    ; Signed Integer                                             ;
+------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; fifo_data_width  ; 8     ; Signed Integer                                                                              ;
; fifo_buffer_size ; 16    ; Signed Integer                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detect_top:vhdl_design|fifo:fifo_out ;
+------------------+-------+-------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                        ;
+------------------+-------+-------------------------------------------------------------+
; fifo_data_width  ; 8     ; Signed Integer                                              ;
; fifo_buffer_size ; 16    ; Signed Integer                                              ;
+------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: edge_detect_top:vhdl_design|fifo:fifo_out|altsyncram:fifo_buf_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                           ; Type                          ;
+------------------------------------+-------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                       ;
; WIDTH_A                            ; 8                                               ; Untyped                       ;
; WIDTHAD_A                          ; 4                                               ; Untyped                       ;
; NUMWORDS_A                         ; 16                                              ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                       ;
; WIDTH_B                            ; 8                                               ; Untyped                       ;
; WIDTHAD_B                          ; 4                                               ; Untyped                       ;
; NUMWORDS_B                         ; 16                                              ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                       ;
; BYTE_SIZE                          ; 8                                               ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                       ;
; INIT_FILE                          ; db/DE10_NANO_D8M_RTL.ram0_fifo_9a182f96.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_t6o1                                 ; Untyped                       ;
+------------------------------------+-------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|altsyncram:fifo_buf_rtl_0 ;
+------------------------------------+-------------------------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                                          ;
+------------------------------------+-------------------------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                                                       ;
; WIDTH_A                            ; 8                                               ; Untyped                                                       ;
; WIDTHAD_A                          ; 4                                               ; Untyped                                                       ;
; NUMWORDS_A                         ; 16                                              ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                                       ;
; WIDTH_B                            ; 8                                               ; Untyped                                                       ;
; WIDTHAD_B                          ; 4                                               ; Untyped                                                       ;
; NUMWORDS_B                         ; 16                                              ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                       ;
; INIT_FILE                          ; db/DE10_NANO_D8M_RTL.ram0_fifo_9a182f96.hdl.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_n3s1                                 ; Untyped                                                       ;
+------------------------------------+-------------------------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0 ;
+------------------------------------+-------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                           ; Type                         ;
+------------------------------------+-------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                      ;
; WIDTH_A                            ; 24                                              ; Untyped                      ;
; WIDTHAD_A                          ; 4                                               ; Untyped                      ;
; NUMWORDS_A                         ; 16                                              ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WIDTH_B                            ; 24                                              ; Untyped                      ;
; WIDTHAD_B                          ; 4                                               ; Untyped                      ;
; NUMWORDS_B                         ; 16                                              ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                      ;
; BYTE_SIZE                          ; 8                                               ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; INIT_FILE                          ; db/DE10_NANO_D8M_RTL.ram0_fifo_1199793b.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_88o1                                 ; Untyped                      ;
+------------------------------------+-------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                   ;
; Entity Instance                           ; ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 10                                                                                                  ;
;     -- NUMWORDS_A                         ; 307200                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 10                                                                                                  ;
;     -- NUMWORDS_B                         ; 307200                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 10                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 10                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 10                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 10                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 10                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 10                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; edge_detect_top:vhdl_design|fifo:fifo_out|altsyncram:fifo_buf_rtl_0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|altsyncram:fifo_buf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                            ;
; Entity Instance                           ; edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 24                                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd"                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_TX_AD7513:hdmi"                                                                                                            ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; HDMI_I2S ; Bidir  ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "HDMI_I2S[3..1]" have no fanouts ;
; READY    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck3"           ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; CLK_FREQ[22..18] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[14..11] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[31..25] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[10..7]  ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[5..0]   ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[24]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[23]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[17]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[16]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[15]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[6]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                                                       ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iRST_N     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iRST_N[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; iRed       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; iGreen     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; iBlue      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; oCurrent_X ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; oCurrent_Y ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; oAddress   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; oVGA_R     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; oVGA_G     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; oVGA_B     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; oVGA_SYNC  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; oVGA_BLANK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; oVGA_CLOCK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"                                                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"                                                                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; LIGHT_INT      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1" ;
+-----------------+-------+----------+-------------------------------+
; Port            ; Type  ; Severity ; Details                       ;
+-----------------+-------+----------+-------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                  ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                  ;
+-----------------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"                                                                                                                                                                 ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TEST_MODE     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TEST_MODE[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; INT_n         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; R_VCM_DATA    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CLK_400K      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_LO0P      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ST            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WCNT          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SLAVE_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; POINTER       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_END    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_GO     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_ST       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_CNT      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_BYTE     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; R_DATA        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SDAI_W        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; TR            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_SCL_O     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; STEP ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "STEP[10..10]" have no fanouts ;
; V_C  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Y[17..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Y[7..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP[9..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SS         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; V_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "V_CNT[15..1]" have no fanouts ;
; V_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; H_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "H_CNT[15..1]" have no fanouts ;
; H_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl"                                                                                                                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW_Y          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_Y[-1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; SW_H_FREQ     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_H_FREQ[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; READY         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; STATUS        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rDVAL   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; DVAL    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"                                                                                                                            ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_Cont    ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "X_Cont[15..11]" will be connected to GND.    ;
; READ_Cont ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "READ_Cont[12..11]" will be connected to GND. ;
; V_Cont    ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "V_Cont[12..11]" will be connected to GND.    ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4"                                                    ;
+-------+---------+------------------+--------------------------------------------------------+
; Port  ; Type    ; Severity         ; Details                                                ;
+-------+---------+------------------+--------------------------------------------------------+
; oDVAL ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+-------+---------+------------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ON_CHIP_FRAM:fra|FRAM_BUFF:GG"                                                                                                                                                         ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ON_CHIP_FRAM:fra"                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; WR_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; RD_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VIDEO_PLL:pll2"                                                                                                                                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_PLL:pll1"                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+-----------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                              ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                              ;
+-----------------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"                                                                                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INT_n               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; TR_IN               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ID                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_LO0P            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ST                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CNT                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WCNT                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SLAVE_ADDR          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_DATA           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; POINTER             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_END          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_GO           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_END       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_GO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_END               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_GO                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_DATA              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDAI_W              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TR                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_SCL_O           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; MCLKControlRegister ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"                                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                               ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; TR_IN      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; CLK_400K   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; INT_n      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; ID1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ID2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_LO0P   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ST         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WCNT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLAVE_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_DATA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; POINTER    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_END ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_GO  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_ST    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_BYTE  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; R_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDAI_W     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCL_O  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"                                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; VCM_RELAESE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_LUT:g_lut"                                                                                                                                                                          ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 0              ; R           ; 14    ; 1     ; Read/Write ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag ;
; 1              ; G           ; 14    ; 1     ; Read/Write ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag ;
; 2              ; B           ; 14    ; 1     ; Read/Write ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 14371                       ;
;     CLR               ; 145                         ;
;     CLR SCLR          ; 34                          ;
;     CLR SLD           ; 33                          ;
;     ENA               ; 349                         ;
;     ENA CLR           ; 12950                       ;
;     ENA CLR SCLR      ; 154                         ;
;     ENA SCLR          ; 320                         ;
;     ENA SCLR SLD      ; 3                           ;
;     ENA SLD           ; 53                          ;
;     SCLR              ; 126                         ;
;     SLD               ; 8                           ;
;     plain             ; 196                         ;
; arriav_io_obuf        ; 10                          ;
; arriav_lcell_comb     ; 3173                        ;
;     arith             ; 916                         ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 794                         ;
;         2 data inputs ; 95                          ;
;         5 data inputs ; 10                          ;
;     extend            ; 34                          ;
;         7 data inputs ; 34                          ;
;     normal            ; 2146                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 208                         ;
;         3 data inputs ; 227                         ;
;         4 data inputs ; 331                         ;
;         5 data inputs ; 441                         ;
;         6 data inputs ; 904                         ;
;     shared            ; 77                          ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 41                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 155                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 444                         ;
;                       ;                             ;
; Max LUT depth         ; 9.80                        ;
; Average LUT depth     ; 1.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Sep 25 14:50:46 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_D8M_RTL -c DE10_NANO_D8M_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file to_grayscale.vhd
    Info (12022): Found design unit 1: to_grayscale-behavioral File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/to_grayscale.vhd Line: 18
    Info (12023): Found entity 1: to_grayscale File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/to_grayscale.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sobel.vhd
    Info (12022): Found design unit 1: sobel-behavioral File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/sobel.vhd Line: 18
    Info (12023): Found entity 1: sobel File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/sobel.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-behavior File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/fifo.vhd Line: 28
    Info (12023): Found entity 1: fifo File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/fifo.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file edge_detect_top.vhd
    Info (12022): Found design unit 1: edge_detect_top-structural File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/edge_detect_top.vhd Line: 19
    Info (12023): Found entity 1: edge_detect_top File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/edge_detect_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file edge_detect.vhd
    Info (12022): Found design unit 1: edge_detect-structural File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/edge_detect.vhd Line: 18
    Info (12023): Found entity 1: edge_detect File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/edge_detect.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file v/d8m_lut.v
    Info (12023): Found entity 1: D8M_LUT File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/D8M_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/r_gain.v
    Info (12023): Found entity 1: R_GAIN File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/R_GAIN.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/g_gain.v
    Info (12023): Found entity 1: G_GAIN File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/G_GAIN.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_read_data.v
    Info (12023): Found entity 1: I2C_READ_DATA File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_READ_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v
    Info (12023): Found entity 1: I2C_RESET_DELAY File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v
    Info (12023): Found entity 1: I2C_WRITE_PTR File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_WRITE_PTR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_hdmi/i2c_hdmi_config.v
    Info (12023): Found entity 1: I2C_HDMI_Config File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/I2C_HDMI_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_hdmi/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_hdmi/hdmi_tx_ad7513.v
    Info (12023): Found entity 1: HDMI_TX_AD7513 File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/HDMI_TX_AD7513.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file v_hdmi/hdmi_i2c_write_wdata.v
    Info (12023): Found entity 1: HDMI_I2C_WRITE_WDATA File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/HDMI_I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_hdmi/audio_if.v
    Info (12023): Found entity 1: AUDIO_IF File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/AUDIO_IF.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/int_line.v
    Info (12023): Found entity 1: int_line File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/int_line.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v
    Info (12023): Found entity 1: RAW2RGB_J File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW2RGB_J.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v
    Info (12023): Found entity 1: RAW_RGB_BIN File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW_RGB_BIN.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v
    Info (12023): Found entity 1: RAM_READ_COUNTER File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAM_READ_COUNTER.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/on_chip_fram.v
    Info (12023): Found entity 1: ON_CHIP_FRAM File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/ON_CHIP_FRAM.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v
    Info (12023): Found entity 1: MIPI_CAMERA_CONFIG File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 358
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CONFIG File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CAMERA_Config File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v
    Info (12023): Found entity 1: Line_Buffer_J File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/Line_Buffer_J.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/frm_counter.v
    Info (12023): Found entity 1: FRM_COUNTER File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/FRM_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/b_gain.v
    Info (12023): Found entity 1: B_GAIN File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/B_GAIN.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/fram_buff.v
    Info (12023): Found entity 1: FRAM_BUFF File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/FRAM_BUFF.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_step.v
    Info (12023): Found entity 1: VCM_STEP File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_STEP.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at VCM_I2C.v(288): ignored dangling comma in List of Port Connections File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_I2C.v Line: 288
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v
    Info (12023): Found entity 1: VCM_I2C File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_I2C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_CTRL_P.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/reset_delay.v
    Info (12023): Found entity 1: RESET_DELAY File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v
    Info (12023): Found entity 1: MODIFY_SYNC File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/MODIFY_SYNC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v
    Info (12023): Found entity 1: LCD_COUNTER File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/LCD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v
    Info (12023): Found entity 1: I2C_DELAY File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/I2C_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v
    Info (12023): Found entity 1: FOCUS_ADJ File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/FOCUS_ADJ.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/clockmem.v
    Info (12023): Found entity 1: CLOCKMEM File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/CLOCKMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v
    Info (12023): Found entity 1: AUTO_SYNC_MODIFY File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/AUTO_SYNC_MODIFY.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v
    Info (12023): Found entity 1: AUTO_FOCUS_ON File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/AUTO_FOCUS_ON.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/video_pll.v
    Info (12023): Found entity 1: VIDEO_PLL File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/VIDEO_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/video_pll/video_pll_0002.v
    Info (12023): Found entity 1: VIDEO_PLL_0002 File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/VIDEO_PLL/VIDEO_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_pll.v
    Info (12023): Found entity 1: AUDIO_PLL File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/AUDIO_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_pll/audio_pll_0002.v
    Info (12023): Found entity 1: AUDIO_PLL_0002 File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/AUDIO_PLL/AUDIO_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/VGA_Controller/VGA_Controller.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for "V_CNT" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/FOCUS_ADJ.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for "H_CNT" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/FOCUS_ADJ.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for "LINE" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/FOCUS_ADJ.v Line: 60
Warning (12125): Using design file de10_nano_d8m_rtl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE10_NANO_D8M_RTL File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at de10_nano_d8m_rtl.v(148): created implicit net for "AUD_CTRL_CLK" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 148
Warning (10236): Verilog HDL Implicit Net warning at de10_nano_d8m_rtl.v(212): created implicit net for "READY" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 212
Info (12127): Elaborating entity "DE10_NANO_D8M_RTL" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at de10_nano_d8m_rtl.v(278): truncated value with size 32 to match size of target (24) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 278
Warning (10230): Verilog HDL assignment warning at de10_nano_d8m_rtl.v(285): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 285
Warning (10034): Output port "MIPI_MCLK" at de10_nano_d8m_rtl.v(43) has no driver File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 43
Info (12128): Elaborating entity "D8M_LUT" for hierarchy "D8M_LUT:g_lut" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 108
Info (12128): Elaborating entity "RESET_DELAY" for hierarchy "RESET_DELAY:dl" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 127
Info (12128): Elaborating entity "MIPI_BRIDGE_CAMERA_Config" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 140
Warning (10858): Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10030): Net "VCM_I2C_SCL" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10034): Output port "STEP" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 12
Info (12128): Elaborating entity "MIPI_CAMERA_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 46
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 128
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 174
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 201
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 226
Warning (10034): Output port "ID2" at MIPI_CAMERA_CONFIG.v(12) has no driver File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 12
Warning (10034): Output port "WORD_DATA[15..8]" at MIPI_CAMERA_CONFIG.v(20) has no driver File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 20
Warning (10034): Output port "TR" at MIPI_CAMERA_CONFIG.v(31) has no driver File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 31
Info (12128): Elaborating entity "R_GAIN" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 47
Info (12128): Elaborating entity "lpm_constant" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/R_GAIN.v Line: 49
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/R_GAIN.v Line: 49
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/R_GAIN.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "1098"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=R"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_sc8.tdf
    Info (12023): Found entity 1: lpm_constant_sc8 File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_sc8.tdf Line: 25
Info (12128): Elaborating entity "lpm_constant_sc8" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_sc8.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_sc8.tdf Line: 30
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_sc8.tdf Line: 30
    Info (12134): Parameter "CVALUE" = "00010001001010"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1375731712"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "14"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "G_GAIN" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 48
Info (12128): Elaborating entity "lpm_constant" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/G_GAIN.v Line: 49
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/G_GAIN.v Line: 49
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/G_GAIN.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "848"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=G"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_0b8.tdf
    Info (12023): Found entity 1: lpm_constant_0b8 File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_0b8.tdf Line: 25
Info (12128): Elaborating entity "lpm_constant_0b8" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_0b8.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_0b8.tdf Line: 30
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_0b8.tdf Line: 30
    Info (12134): Parameter "CVALUE" = "00001101010000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1191182336"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "14"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "B_GAIN" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 49
Info (12128): Elaborating entity "lpm_constant" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/B_GAIN.v Line: 49
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/B_GAIN.v Line: 49
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/B_GAIN.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "1040"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=B"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_oa8.tdf
    Info (12023): Found entity 1: lpm_constant_oa8 File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_oa8.tdf Line: 25
Info (12128): Elaborating entity "lpm_constant_oa8" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_oa8.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_oa8.tdf Line: 30
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/lpm_constant_oa8.tdf Line: 30
    Info (12134): Parameter "CVALUE" = "00010000010000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1107296256"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "14"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "CLOCKMEM" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 55
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 250
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_WRITE_WDATA.v Line: 72
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_WRITE_WDATA.v Line: 143
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_WRITE_WDATA.v Line: 153
Info (12128): Elaborating entity "I2C_WRITE_PTR" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 274
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_WRITE_PTR.v Line: 61
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_WRITE_PTR.v Line: 125
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_WRITE_PTR.v Line: 135
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_WRITE_PTR.v Line: 160
Info (12128): Elaborating entity "I2C_READ_DATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_READ_DATA.v Line: 53
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_READ_DATA.v Line: 67
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_READ_DATA.v Line: 90
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_READ_DATA.v Line: 93
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_READ_DATA.v Line: 104
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_READ_DATA.v Line: 168
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_READ_DATA.v Line: 178
Warning (10272): Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/I2C_READ_DATA.v Line: 141
Info (12128): Elaborating entity "I2C_RESET_DELAY" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 311
Info (12128): Elaborating entity "MIPI_BRIDGE_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 58
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 131
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 178
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 203
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 241
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 242
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 243
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 244
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 245
Warning (10034): Output port "TR" at MIPI_BRIDGE_CONFIG.v(36) has no driver File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 36
Info (12128): Elaborating entity "AUDIO_PLL" for hierarchy "AUDIO_PLL:pll1" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 150
Info (12128): Elaborating entity "AUDIO_PLL_0002" for hierarchy "AUDIO_PLL:pll1|AUDIO_PLL_0002:audio_pll_inst" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/AUDIO_PLL.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "AUDIO_PLL:pll1|AUDIO_PLL_0002:audio_pll_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/AUDIO_PLL/AUDIO_PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "AUDIO_PLL:pll1|AUDIO_PLL_0002:audio_pll_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/AUDIO_PLL/AUDIO_PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "AUDIO_PLL:pll1|AUDIO_PLL_0002:audio_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/AUDIO_PLL/AUDIO_PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "1.531995 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "VIDEO_PLL" for hierarchy "VIDEO_PLL:pll2" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 157
Info (12128): Elaborating entity "VIDEO_PLL_0002" for hierarchy "VIDEO_PLL:pll2|VIDEO_PLL_0002:video_pll_inst" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/VIDEO_PLL.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "VIDEO_PLL:pll2|VIDEO_PLL_0002:video_pll_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/VIDEO_PLL/VIDEO_PLL_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VIDEO_PLL:pll2|VIDEO_PLL_0002:video_pll_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/VIDEO_PLL/VIDEO_PLL_0002.v Line: 88
Info (12133): Instantiated megafunction "VIDEO_PLL:pll2|VIDEO_PLL_0002:video_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V/VIDEO_PLL/VIDEO_PLL_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "20.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "ON_CHIP_FRAM" for hierarchy "ON_CHIP_FRAM:fra" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 171
Info (12128): Elaborating entity "FRM_COUNTER" for hierarchy "ON_CHIP_FRAM:fra|FRM_COUNTER:wrw" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/ON_CHIP_FRAM.v Line: 19
Warning (10230): Verilog HDL assignment warning at FRM_COUNTER.v(13): truncated value with size 32 to match size of target (20) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/FRM_COUNTER.v Line: 13
Info (12128): Elaborating entity "FRAM_BUFF" for hierarchy "ON_CHIP_FRAM:fra|FRAM_BUFF:GG" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/ON_CHIP_FRAM.v Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/FRAM_BUFF.v Line: 91
Info (12130): Elaborated megafunction instantiation "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/FRAM_BUFF.v Line: 91
Info (12133): Instantiated megafunction "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/FRAM_BUFF.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "numwords_b" = "307200"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i4q1.tdf
    Info (12023): Found entity 1: altsyncram_i4q1 File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_i4q1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_i4q1" for hierarchy "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_i4q1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/decode_3na.tdf Line: 22
Info (12128): Elaborating entity "decode_3na" for hierarchy "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_i4q1:auto_generated|decode_3na:decode2" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_i4q1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/decode_s2a.tdf Line: 22
Info (12128): Elaborating entity "decode_s2a" for hierarchy "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_i4q1:auto_generated|decode_s2a:rden_decode_b" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_i4q1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_sib.tdf
    Info (12023): Found entity 1: mux_sib File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/mux_sib.tdf Line: 22
Info (12128): Elaborating entity "mux_sib" for hierarchy "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_i4q1:auto_generated|mux_sib:mux3" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_i4q1.tdf Line: 49
Info (12128): Elaborating entity "RAW2RGB_J" for hierarchy "RAW2RGB_J:u4" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 185
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(34): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW2RGB_J.v Line: 34
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(35): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW2RGB_J.v Line: 35
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(36): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW2RGB_J.v Line: 36
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(48): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW2RGB_J.v Line: 48
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(49): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW2RGB_J.v Line: 49
Info (12128): Elaborating entity "Line_Buffer_J" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW2RGB_J.v Line: 69
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(32): truncated value with size 32 to match size of target (2) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/Line_Buffer_J.v Line: 32
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(35): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/Line_Buffer_J.v Line: 35
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(36): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/Line_Buffer_J.v Line: 36
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(37): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/Line_Buffer_J.v Line: 37
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(40): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/Line_Buffer_J.v Line: 40
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/Line_Buffer_J.v Line: 47
Info (12128): Elaborating entity "int_line" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/Line_Buffer_J.v Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/int_line.v Line: 91
Info (12130): Elaborated megafunction instantiation "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/int_line.v Line: 91
Info (12133): Instantiated megafunction "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/int_line.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6lq1.tdf
    Info (12023): Found entity 1: altsyncram_6lq1 File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_6lq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6lq1" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RAW_RGB_BIN" for hierarchy "RAW2RGB_J:u4|RAW_RGB_BIN:bin" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW2RGB_J.v Line: 83
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(41): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW_RGB_BIN.v Line: 41
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(47): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW_RGB_BIN.v Line: 47
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(53): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW_RGB_BIN.v Line: 53
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(59): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/RAW_RGB_BIN.v Line: 59
Info (12128): Elaborating entity "AUTO_FOCUS_ON" for hierarchy "AUTO_FOCUS_ON:u9" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 191
Warning (10230): Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/AUTO_FOCUS_ON.v Line: 19
Info (12128): Elaborating entity "FOCUS_ADJ" for hierarchy "FOCUS_ADJ:adl" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 216
Info (12128): Elaborating entity "AUTO_SYNC_MODIFY" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/FOCUS_ADJ.v Line: 51
Info (12128): Elaborating entity "MODIFY_SYNC" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/AUTO_SYNC_MODIFY.v Line: 17
Warning (10230): Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/MODIFY_SYNC.v Line: 19
Info (12128): Elaborating entity "LCD_COUNTER" for hierarchy "FOCUS_ADJ:adl|LCD_COUNTER:cv1" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/FOCUS_ADJ.v Line: 63
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/LCD_COUNTER.v Line: 31
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/LCD_COUNTER.v Line: 36
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/LCD_COUNTER.v Line: 39
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/LCD_COUNTER.v Line: 47
Info (12128): Elaborating entity "VCM_CTRL_P" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/FOCUS_ADJ.v Line: 84
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_CTRL_P.v Line: 24
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_CTRL_P.v Line: 53
Info (12128): Elaborating entity "F_VCM" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_CTRL_P.v Line: 94
Warning (10230): Verilog HDL assignment warning at F_VCM.v(32): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 32
Warning (10230): Verilog HDL assignment warning at F_VCM.v(41): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 41
Warning (10230): Verilog HDL assignment warning at F_VCM.v(49): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 49
Info (12128): Elaborating entity "I2C_DELAY" for hierarchy "FOCUS_ADJ:adl|I2C_DELAY:i2c" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/FOCUS_ADJ.v Line: 95
Warning (10034): Output port "READY1" at I2C_DELAY.v(6) has no driver File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/I2C_DELAY.v Line: 6
Info (12128): Elaborating entity "VCM_I2C" for hierarchy "FOCUS_ADJ:adl|VCM_I2C:i2c2" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/FOCUS_ADJ.v Line: 108
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_I2C.v Line: 116
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_I2C.v Line: 169
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(208): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_I2C.v Line: 208
Warning (10034): Output port "TR" at VCM_I2C.v(32) has no driver File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_I2C.v Line: 32
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 226
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (22) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/VGA_Controller/VGA_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(74): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/VGA_Controller/VGA_Controller.v Line: 74
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(75): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/VGA_Controller/VGA_Controller.v Line: 75
Info (12128): Elaborating entity "HDMI_TX_AD7513" for hierarchy "HDMI_TX_AD7513:hdmi" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 251
Info (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/HDMI_TX_AD7513.v Line: 43
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(48): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/I2C_HDMI_Config.v Line: 48
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(98): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/I2C_HDMI_Config.v Line: 98
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/I2C_HDMI_Config.v Line: 64
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(57): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/I2C_Controller.v Line: 57
Info (12128): Elaborating entity "HDMI_I2C_WRITE_WDATA" for hierarchy "HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/I2C_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at HDMI_I2C_WRITE_WDATA.v(54): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/HDMI_I2C_WRITE_WDATA.v Line: 54
Info (12128): Elaborating entity "AUDIO_IF" for hierarchy "HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/HDMI_TX_AD7513.v Line: 52
Warning (10230): Verilog HDL assignment warning at AUDIO_IF.v(113): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/AUDIO_IF.v Line: 113
Warning (10230): Verilog HDL assignment warning at AUDIO_IF.v(129): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/AUDIO_IF.v Line: 129
Warning (10230): Verilog HDL assignment warning at AUDIO_IF.v(155): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/AUDIO_IF.v Line: 155
Info (12128): Elaborating entity "edge_detect_top" for hierarchy "edge_detect_top:vhdl_design" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 270
Info (12128): Elaborating entity "fifo" for hierarchy "edge_detect_top:vhdl_design|fifo:fifo_in" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/edge_detect_top.vhd Line: 61
Info (12128): Elaborating entity "edge_detect" for hierarchy "edge_detect_top:vhdl_design|edge_detect:edge_detect_inst" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/edge_detect_top.vhd Line: 79
Info (12128): Elaborating entity "to_grayscale" for hierarchy "edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|to_grayscale:to_grayscale_inst" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/edge_detect.vhd Line: 75
Info (12128): Elaborating entity "fifo" for hierarchy "edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/edge_detect.vhd Line: 87
Info (12128): Elaborating entity "sobel" for hierarchy "edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|sobel:sobel_inst" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/edge_detect.vhd Line: 105
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "comb_proc:window" into its bus
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.09.25.14:51:17 Progress: Loading sld2d1b536e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/ip/sld2d1b536e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276027): Inferred dual-clock RAM node "edge_detect_top:vhdl_design|fifo:fifo_out|fifo_buf_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "edge_detect_top:vhdl_design|fifo:fifo_in|fifo_buf_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|Ram0" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_HDMI/AUDIO_IF.v Line: 166
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "edge_detect_top:vhdl_design|fifo:fifo_out|fifo_buf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE10_NANO_D8M_RTL.ram0_fifo_9a182f96.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|fifo_buf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE10_NANO_D8M_RTL.ram0_fifo_9a182f96.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "edge_detect_top:vhdl_design|fifo:fifo_in|fifo_buf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE10_NANO_D8M_RTL.ram0_fifo_1199793b.hdl.mif
Info (12130): Elaborated megafunction instantiation "edge_detect_top:vhdl_design|fifo:fifo_out|altsyncram:fifo_buf_rtl_0"
Info (12133): Instantiated megafunction "edge_detect_top:vhdl_design|fifo:fifo_out|altsyncram:fifo_buf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE10_NANO_D8M_RTL.ram0_fifo_9a182f96.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t6o1.tdf
    Info (12023): Found entity 1: altsyncram_t6o1 File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_t6o1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|altsyncram:fifo_buf_rtl_0"
Info (12133): Instantiated megafunction "edge_detect_top:vhdl_design|edge_detect:edge_detect_inst|fifo:fifo_gs2sob|altsyncram:fifo_buf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE10_NANO_D8M_RTL.ram0_fifo_9a182f96.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3s1.tdf
    Info (12023): Found entity 1: altsyncram_n3s1 File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_n3s1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0"
Info (12133): Instantiated megafunction "edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE10_NANO_D8M_RTL.ram0_fifo_1199793b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_88o1.tdf
    Info (12023): Found entity 1: altsyncram_88o1 File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_88o1.tdf Line: 27
Warning (12241): 33 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0|altsyncram_88o1:auto_generated|ram_block1a0" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_88o1.tdf Line: 38
        Warning (14320): Synthesized away node "edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0|altsyncram_88o1:auto_generated|ram_block1a1" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_88o1.tdf Line: 70
        Warning (14320): Synthesized away node "edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0|altsyncram_88o1:auto_generated|ram_block1a2" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_88o1.tdf Line: 102
        Warning (14320): Synthesized away node "edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0|altsyncram_88o1:auto_generated|ram_block1a8" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_88o1.tdf Line: 294
        Warning (14320): Synthesized away node "edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0|altsyncram_88o1:auto_generated|ram_block1a16" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_88o1.tdf Line: 550
        Warning (14320): Synthesized away node "edge_detect_top:vhdl_design|fifo:fifo_in|altsyncram:fifo_buf_rtl_0|altsyncram_88o1:auto_generated|ram_block1a17" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_88o1.tdf Line: 582
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_SCLK" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 19
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_I2C_SCL" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 14
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~synth" and latch "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_I2C.v Line: 38
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "MIPI_I2C_SCL" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 41
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_I2S" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 16
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_LRCLK" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 17
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~synth" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~synth" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~synth" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~synth" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~synth" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~synth" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~synth" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~synth" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~synth" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~synth" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~synth" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/F_VCM.v Line: 46
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "CAMERA_I2C_SCL" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 37
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "HDMI_MCLK" has no driver File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 18
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HDMI_SCLK~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 19
    Warning (13010): Node "HDMI_I2C_SCL~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 14
    Warning (13010): Node "MIPI_I2C_SCL~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 41
    Warning (13010): Node "HDMI_I2S~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 16
    Warning (13010): Node "HDMI_LRCLK~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 17
    Warning (13010): Node "CAMERA_I2C_SCL~synth" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 37
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 31
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 31
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 31
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 31
    Warning (13410): Pin "CAMERA_PWDN_n" is stuck at VCC File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 39
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 40
    Warning (13410): Pin "MIPI_MCLK" is stuck at GND File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 43
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 132 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_6lq1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_6lq1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|ALTSYNCRAM" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/db/altsyncram_6lq1.tdf Line: 34
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "FOCUS_ADJ:adl|VCM_I2C:i2c2|const_zero_sig" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_Auto/VCM_I2C.v Line: 199
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|const_zero_sig" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_CAMERA_CONFIG.v Line: 217
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|const_zero_sig" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 274
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/output_files/DE10_NANO_D8M_RTL.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance VIDEO_PLL:pll2|VIDEO_PLL_0002:video_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance VIDEO_PLL:pll2|VIDEO_PLL_0002:video_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance AUDIO_PLL:pll1|AUDIO_PLL_0002:audio_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 34
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/de10_nano_d8m_rtl.v Line: 11
Info (21057): Implemented 17122 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 16594 logic cells
    Info (21064): Implemented 444 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings
    Info: Peak virtual memory: 5095 megabytes
    Info: Processing ended: Wed Sep 25 14:52:07 2019
    Info: Elapsed time: 00:01:21
    Info: Total CPU time (on all processors): 00:02:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/Projects/Sobel_DE10Nano/output_files/DE10_NANO_D8M_RTL.map.smsg.


