{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728090005820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728090005820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 18:00:05 2024 " "Processing started: Fri Oct 04 18:00:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728090005820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728090005820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off logic_gates -c logic_gates " "Command: quartus_map --read_settings_files=on --write_settings_files=off logic_gates -c logic_gates" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728090005820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728090006242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728090006242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_gates.v 8 8 " "Found 8 design units, including 8 entities, in source file logic_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_gates " "Found entity 1: logic_gates" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728090018209 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate " "Found entity 2: and_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728090018209 ""} { "Info" "ISGN_ENTITY_NAME" "3 nand_gate " "Found entity 3: nand_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728090018209 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_gate " "Found entity 4: or_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728090018209 ""} { "Info" "ISGN_ENTITY_NAME" "5 nor_gate " "Found entity 5: nor_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728090018209 ""} { "Info" "ISGN_ENTITY_NAME" "6 xor_gate " "Found entity 6: xor_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728090018209 ""} { "Info" "ISGN_ENTITY_NAME" "7 xnor_gate " "Found entity 7: xnor_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728090018209 ""} { "Info" "ISGN_ENTITY_NAME" "8 not_gate " "Found entity 8: not_gate" {  } { { "logic_gates.v" "" { Text "D:/quartus projects/gates/logic_gates.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728090018209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728090018209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_gates_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_gates_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_gates_tb " "Found entity 1: logic_gates_tb" {  } { { "logic_gates_tb.v" "" { Text "D:/quartus projects/gates/logic_gates_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728090018209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728090018209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "logic_gates " "Elaborating entity \"logic_gates\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728090018256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:a1 " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:a1\"" {  } { { "logic_gates.v" "a1" { Text "D:/quartus projects/gates/logic_gates.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728090018256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_gate nand_gate:a2 " "Elaborating entity \"nand_gate\" for hierarchy \"nand_gate:a2\"" {  } { { "logic_gates.v" "a2" { Text "D:/quartus projects/gates/logic_gates.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728090018256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate or_gate:a3 " "Elaborating entity \"or_gate\" for hierarchy \"or_gate:a3\"" {  } { { "logic_gates.v" "a3" { Text "D:/quartus projects/gates/logic_gates.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728090018272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_gate nor_gate:a4 " "Elaborating entity \"nor_gate\" for hierarchy \"nor_gate:a4\"" {  } { { "logic_gates.v" "a4" { Text "D:/quartus projects/gates/logic_gates.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728090018272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate xor_gate:a5 " "Elaborating entity \"xor_gate\" for hierarchy \"xor_gate:a5\"" {  } { { "logic_gates.v" "a5" { Text "D:/quartus projects/gates/logic_gates.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728090018287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xnor_gate xnor_gate:a6 " "Elaborating entity \"xnor_gate\" for hierarchy \"xnor_gate:a6\"" {  } { { "logic_gates.v" "a6" { Text "D:/quartus projects/gates/logic_gates.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728090018287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate not_gate:a7 " "Elaborating entity \"not_gate\" for hierarchy \"not_gate:a7\"" {  } { { "logic_gates.v" "a7" { Text "D:/quartus projects/gates/logic_gates.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728090018303 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728090018803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728090019194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728090019194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728090019225 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728090019225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728090019225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728090019225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728090019272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 18:00:19 2024 " "Processing ended: Fri Oct 04 18:00:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728090019272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728090019272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728090019272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728090019272 ""}
