Analysis & Synthesis report for simple-architecture
Fri Apr 18 10:02:27 2014
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1
 15. Parameter Settings for User Entity Instance: Memory:comb_5|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: ALU:comb_8
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "ALU:comb_8"
 19. Port Connectivity Checks: "InstructionRegister:comb_7"
 20. Port Connectivity Checks: "InstructionRegister:comb_6"
 21. Port Connectivity Checks: "Memory:comb_5"
 22. Port Connectivity Checks: "ProgramCounter:comb_4"
 23. In-System Memory Content Editor Settings
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Apr 18 10:02:27 2014            ;
; Quartus II 32-bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; simple-architecture                              ;
; Top-level Entity Name       ; Controller                                       ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; 231                                              ;
; Total pins                  ; 18                                               ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 65,536                                           ;
; Total PLLs                  ; 0                                                ;
+-----------------------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                         ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                     ; Setting            ; Default Value       ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                     ; EP1C6Q240C8        ;                     ;
; Top-level entity name                                                      ; Controller         ; simple-architecture ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off                ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                                ; Off                ; Off                 ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                 ;
; Preserve fewer node names                                                  ; On                 ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                 ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto               ; Auto                ;
; Safe State Machine                                                         ; Off                ; Off                 ;
; Extract Verilog State Machines                                             ; On                 ; On                  ;
; Extract VHDL State Machines                                                ; On                 ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                  ;
; Parallel Synthesis                                                         ; On                 ; On                  ;
; NOT Gate Push-Back                                                         ; On                 ; On                  ;
; Power-Up Don't Care                                                        ; On                 ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                 ;
; Optimization Technique                                                     ; Balanced           ; Balanced            ;
; Carry Chain Length                                                         ; 70                 ; 70                  ;
; Auto Carry Chains                                                          ; On                 ; On                  ;
; Auto Open-Drain Pins                                                       ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                 ;
; Auto ROM Replacement                                                       ; On                 ; On                  ;
; Auto RAM Replacement                                                       ; On                 ; On                  ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                 ; On                  ;
; Strict RAM Replacement                                                     ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                      ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                 ;
; Report Parameter Settings                                                  ; On                 ; On                  ;
; Report Source Assignments                                                  ; On                 ; On                  ;
; Report Connectivity Checks                                                 ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation  ;
; HDL message level                                                          ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                 ;
; Clock MUX Protection                                                       ; On                 ; On                  ;
; Block Design Naming                                                        ; Auto               ; Auto                ;
; Synthesis Effort                                                           ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                  ;
; Synthesis Seed                                                             ; 1                  ; 1                   ;
+----------------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; Memory.v                         ; yes             ; User Wizard-Generated File   ; /home/012/a0121573/dev/ex-3a/quartus/Memory.v                             ;         ;
; ../src/ProgramCounter.v          ; yes             ; User Verilog HDL File        ; /home/012/a0121573/dev/ex-3a/src/ProgramCounter.v                         ;         ;
; ../src/ALU.v                     ; yes             ; User Verilog HDL File        ; /home/012/a0121573/dev/ex-3a/src/ALU.v                                    ;         ;
; ../InstructionRegister.v         ; yes             ; User Verilog HDL File        ; /home/012/a0121573/dev/ex-3a/InstructionRegister.v                        ;         ;
; ../Controller.v                  ; yes             ; User Verilog HDL File        ; /home/012/a0121573/dev/ex-3a/Controller.v                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_m3d1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/012/a0121573/dev/ex-3a/quartus/db/altsyncram_m3d1.tdf               ;         ;
; db/altsyncram_pi82.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/012/a0121573/dev/ex-3a/quartus/db/altsyncram_pi82.tdf               ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd           ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd      ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 231                      ;
;     -- Combinational with no register       ; 92                       ;
;     -- Register only                        ; 28                       ;
;     -- Combinational with a register        ; 111                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 69                       ;
;     -- 3 input functions                    ; 48                       ;
;     -- 2 input functions                    ; 74                       ;
;     -- 1 input functions                    ; 10                       ;
;     -- 0 input functions                    ; 2                        ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 198                      ;
;     -- arithmetic mode                      ; 33                       ;
;     -- qfbk mode                            ; 0                        ;
;     -- register cascade mode                ; 0                        ;
;     -- synchronous clear/load mode          ; 37                       ;
;     -- asynchronous clear/load mode         ; 51                       ;
;                                             ;                          ;
; Total registers                             ; 139                      ;
; Total logic cells in carry chains           ; 38                       ;
; I/O pins                                    ; 18                       ;
; Total memory bits                           ; 65536                    ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 150                      ;
; Total fan-out                               ; 1369                     ;
; Average fan-out                             ; 5.07                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Controller                                                            ; 231 (1)     ; 139          ; 65536       ; 18   ; 0            ; 92 (1)       ; 28 (0)            ; 111 (0)          ; 38 (0)          ; 0 (0)      ; |Controller                                                                                                                                                              ; work         ;
;    |Memory:comb_5|                                                     ; 76 (0)      ; 47           ; 65536       ; 0    ; 0            ; 29 (0)       ; 4 (0)             ; 43 (0)           ; 17 (0)          ; 0 (0)      ; |Controller|Memory:comb_5                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                                ; 76 (0)      ; 47           ; 65536       ; 0    ; 0            ; 29 (0)       ; 4 (0)             ; 43 (0)           ; 17 (0)          ; 0 (0)      ; |Controller|Memory:comb_5|altsyncram:altsyncram_component                                                                                                                ; work         ;
;          |altsyncram_m3d1:auto_generated|                              ; 76 (0)      ; 47           ; 65536       ; 0    ; 0            ; 29 (0)       ; 4 (0)             ; 43 (0)           ; 17 (0)          ; 0 (0)      ; |Controller|Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated                                                                                 ; work         ;
;             |altsyncram_pi82:altsyncram1|                              ; 0 (0)       ; 0            ; 65536       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Controller|Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1                                                     ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                ; 76 (59)     ; 47           ; 0           ; 0    ; 0            ; 29 (20)      ; 4 (4)             ; 43 (35)          ; 17 (17)         ; 0 (0)      ; |Controller|Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr| ; 17 (17)     ; 8            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |Controller|Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ; work         ;
;    |ProgramCounter:comb_4|                                             ; 12 (12)     ; 12           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; 11 (11)         ; 0 (0)      ; |Controller|ProgramCounter:comb_4                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                  ; 142 (1)     ; 80           ; 0           ; 0    ; 0            ; 62 (1)       ; 24 (0)            ; 56 (0)           ; 10 (0)          ; 0 (0)      ; |Controller|sld_hub:auto_hub                                                                                                                                             ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 141 (100)   ; 80           ; 0           ; 0    ; 0            ; 61 (48)      ; 24 (22)           ; 56 (30)          ; 10 (5)          ; 0 (0)      ; |Controller|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 21 (21)     ; 9            ; 0           ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |Controller|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                        ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 20 (20)     ; 19           ; 0           ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |Controller|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                      ; work         ;
+------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                               ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Controller|Memory:comb_5 ; /home/012/a0121573/dev/ex-3a/quartus/Memory.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------------------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; ProgramCounter:comb_4|count[12..15]   ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 139   ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 51    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 94    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                       ;         ;
+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Controller|Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Controller|Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Controller|Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Controller|Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |Controller|Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Controller|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Controller|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Controller|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Controller|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Controller|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Controller|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:comb_5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_m3d1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:comb_8 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; IADD           ; 0000  ; Unsigned Binary                ;
; ISUB           ; 0001  ; Unsigned Binary                ;
; IAND           ; 0010  ; Unsigned Binary                ;
; IOR            ; 0011  ; Unsigned Binary                ;
; IXOR           ; 0100  ; Unsigned Binary                ;
; ISLL           ; 1000  ; Unsigned Binary                ;
; ISLR           ; 1001  ; Unsigned Binary                ;
; ISRL           ; 1010  ; Unsigned Binary                ;
; ISRA           ; 1011  ; Unsigned Binary                ;
; INON           ; 1111  ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; Memory:comb_5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                   ;
;     -- WIDTH_A                            ; 16                                            ;
;     -- NUMWORDS_A                         ; 4096                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:comb_8"                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; FLAG_OUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionRegister:comb_7"                                                                                                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; loadData[12..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; writeData        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionRegister:comb_6"                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clock    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; loadData ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:comb_5"                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clock   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; wren    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; q       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProgramCounter:comb_4"                                                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; counter[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; load            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reset           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; address         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                 ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+
; 0              ; NONE        ; 16    ; 4096  ; Read/Write ; Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
; Top              ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Apr 18 10:02:23 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple-architecture -c simple-architecture
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Memory.v
    Info (12023): Found entity 1: Memory
Info (12021): Found 8 design units, including 8 entities, in source file /home/012/a0121573/dev/ex-3a/src/SpeicalPurposeRegister.v
    Info (12023): Found entity 1: ZeroRegister
    Info (12023): Found entity 2: AddressRegister
    Info (12023): Found entity 3: BaseRegister
    Info (12023): Found entity 4: IndexRegister
    Info (12023): Found entity 5: StackPointerRegister
    Info (12023): Found entity 6: BasePointerRegister
    Info (12023): Found entity 7: InputRegister
    Info (12023): Found entity 8: OutputRegister
Info (12021): Found 2 design units, including 2 entities, in source file /home/012/a0121573/dev/ex-3a/src/SignExtension.v
    Info (12023): Found entity 1: SignExtension
    Info (12023): Found entity 2: NotSignExtension
Info (12021): Found 1 design units, including 1 entities, in source file /home/012/a0121573/dev/ex-3a/src/Register.v
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file /home/012/a0121573/dev/ex-3a/src/ProgramCounter.v
    Info (12023): Found entity 1: ProgramCounter
Info (12021): Found 1 design units, including 1 entities, in source file /home/012/a0121573/dev/ex-3a/src/PhaseCounter.v
    Info (12023): Found entity 1: PhaseCounter
Warning (12090): Entity "MUX" obtained from "../src/MUX.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file /home/012/a0121573/dev/ex-3a/src/MUX.v
    Info (12023): Found entity 1: MUX
Info (12021): Found 1 design units, including 1 entities, in source file /home/012/a0121573/dev/ex-3a/src/ControlUnit.v
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file /home/012/a0121573/dev/ex-3a/src/ALU.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file /home/012/a0121573/dev/ex-3a/InstructionRegister.v
    Info (12023): Found entity 1: InstructionRegister
Info (12021): Found 1 design units, including 1 entities, in source file /home/012/a0121573/dev/ex-3a/P1.v
    Info (12023): Found entity 1: P1
Info (12021): Found 0 design units, including 0 entities, in source file /home/012/a0121573/dev/ex-3a/P2.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/012/a0121573/dev/ex-3a/Controller.v
    Info (12023): Found entity 1: Controller
Critical Warning (10846): Verilog HDL Instantiation warning at P1.v(6): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at P1.v(7): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at P1.v(8): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Controller.v(9): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Controller.v(10): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Controller.v(11): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Controller.v(27): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Controller.v(43): instance has no name
Info (12127): Elaborating entity "Controller" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Controller.v(14): object "S" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.v(15): object "Z" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.v(16): object "C" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.v(17): object "V" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Controller.v(25): object "DR" assigned a value but never read
Warning (10034): Output port "out" at Controller.v(4) has no driver
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:comb_4"
Warning (10230): Verilog HDL assignment warning at ProgramCounter.v(14): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:comb_5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory:comb_5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Memory:comb_5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Memory:comb_5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m3d1.tdf
    Info (12023): Found entity 1: altsyncram_m3d1
Info (12128): Elaborating entity "altsyncram_m3d1" for hierarchy "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pi82.tdf
    Info (12023): Found entity 1: altsyncram_pi82
Info (12128): Elaborating entity "altsyncram_pi82" for hierarchy "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr"
Info (12128): Elaborating entity "InstructionRegister" for hierarchy "InstructionRegister:comb_6"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:comb_8"
Warning (10240): Verilog HDL Always Construct warning at ALU.v(57): inferring latch(es) for variable "Z", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(57): inferring latch(es) for variable "C", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(57): inferring latch(es) for variable "S", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(57): inferring latch(es) for variable "V", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "V" at ALU.v(71)
Info (10041): Inferred latch for "S" at ALU.v(71)
Info (10041): Inferred latch for "C" at ALU.v(71)
Info (10041): Inferred latch for "Z" at ALU.v(71)
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data[15]" is missing source, defaulting to GND
    Warning (12110): Net "data[14]" is missing source, defaulting to GND
    Warning (12110): Net "data[13]" is missing source, defaulting to GND
    Warning (12110): Net "data[12]" is missing source, defaulting to GND
    Warning (12110): Net "data[11]" is missing source, defaulting to GND
    Warning (12110): Net "data[10]" is missing source, defaulting to GND
    Warning (12110): Net "data[9]" is missing source, defaulting to GND
    Warning (12110): Net "data[8]" is missing source, defaulting to GND
    Warning (12110): Net "data[7]" is missing source, defaulting to GND
    Warning (12110): Net "data[6]" is missing source, defaulting to GND
    Warning (12110): Net "data[5]" is missing source, defaulting to GND
    Warning (12110): Net "data[4]" is missing source, defaulting to GND
    Warning (12110): Net "data[3]" is missing source, defaulting to GND
    Warning (12110): Net "data[2]" is missing source, defaulting to GND
    Warning (12110): Net "data[1]" is missing source, defaulting to GND
    Warning (12110): Net "data[0]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data[15]" is missing source, defaulting to GND
    Warning (12110): Net "data[14]" is missing source, defaulting to GND
    Warning (12110): Net "data[13]" is missing source, defaulting to GND
    Warning (12110): Net "data[12]" is missing source, defaulting to GND
    Warning (12110): Net "data[11]" is missing source, defaulting to GND
    Warning (12110): Net "data[10]" is missing source, defaulting to GND
    Warning (12110): Net "data[9]" is missing source, defaulting to GND
    Warning (12110): Net "data[8]" is missing source, defaulting to GND
    Warning (12110): Net "data[7]" is missing source, defaulting to GND
    Warning (12110): Net "data[6]" is missing source, defaulting to GND
    Warning (12110): Net "data[5]" is missing source, defaulting to GND
    Warning (12110): Net "data[4]" is missing source, defaulting to GND
    Warning (12110): Net "data[3]" is missing source, defaulting to GND
    Warning (12110): Net "data[2]" is missing source, defaulting to GND
    Warning (12110): Net "data[1]" is missing source, defaulting to GND
    Warning (12110): Net "data[0]" is missing source, defaulting to GND
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out[0]" is stuck at GND
    Warning (13410): Pin "out[1]" is stuck at GND
    Warning (13410): Pin "out[2]" is stuck at GND
    Warning (13410): Pin "out[3]" is stuck at GND
    Warning (13410): Pin "out[4]" is stuck at GND
    Warning (13410): Pin "out[5]" is stuck at GND
    Warning (13410): Pin "out[6]" is stuck at GND
    Warning (13410): Pin "out[7]" is stuck at GND
    Warning (13410): Pin "out[8]" is stuck at GND
    Warning (13410): Pin "out[9]" is stuck at GND
    Warning (13410): Pin "out[10]" is stuck at GND
    Warning (13410): Pin "out[11]" is stuck at GND
    Warning (13410): Pin "out[12]" is stuck at GND
    Warning (13410): Pin "out[13]" is stuck at GND
    Warning (13410): Pin "out[14]" is stuck at GND
    Warning (13410): Pin "out[15]" is stuck at GND
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (18000): Registers with preset signals will power-up high
Info (144001): Generated suppressed messages file /home/012/a0121573/dev/ex-3a/quartus/output_files/simple-architecture.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a0" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a1" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a2" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a3" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a4" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a5" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a6" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a7" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a8" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a9" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a10" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a11" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a12" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a13" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a14" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "Memory:comb_5|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ram_block3a15" has a port clk0 that is stuck at VCC
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "in"
Info (21057): Implemented 270 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 231 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 363 megabytes
    Info: Processing ended: Fri Apr 18 10:02:27 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/012/a0121573/dev/ex-3a/quartus/output_files/simple-architecture.map.smsg.


