# verilog-alu-ml #100DaysofVLSIAI

# 8-bit ALU with Python Integration for Delay Prediction

This project implements an **8-bit Arithmetic Logic Unit (ALU)** in Verilog. It supports arithmetic, logical, and shift operations based on a **3-bit opcode** input. The Verilog testbench exports the output to a text file (`alu_output.txt`), which can then be processed using Python (pandas, NumPy, scikit-learn) for analysis and machine learning (e.g., delay prediction).

## ğŸ”§ ALU Features

- **8-bit inputs**: `a`, `b`
- **1-bit carry-in input**: `cin`
- **3-bit opcode**:
  - **opcode[2:1]**: selects the operation group
    - `00`: Arithmetic (Addition/Subtraction)
    - `01`: Logical (AND/OR/XOR/XNOR)
    - `10`: Shift (Left/Right)
    - `11`: Reserved (for future expansion)
  - **opcode[0]**: selects the specific operation inside each group

### Opcode Format

| `opcode[2:1]` | `opcode[0]` | Operation         |
|---------------|-------------|-------------------|
| `00`          | `0`         | Addition (A + B + Cin) |
| `00`          | `1`         | Subtraction (A - B - Bin)    |
| `01`          | `0`         | AND (A & B)       |
| `01`          | `1`         | OR (A \| B)        |
| `10`          | `0`         | Shift Left (A << 1) |
| `10`          | `1`         | Shift Right (A >> 1) |

---

## ğŸ“ File Structure

```bash
verilog-alu-ml/
â”œâ”€â”€ alu.v             # Top-level ALU module
â”œâ”€â”€ adder.v           # Adder module
â”œâ”€â”€ subtractor.v      # Subtractor module
â”œâ”€â”€ logic_unit.v      # AND/OR logic module
â”œâ”€â”€ shift_unit.v      # Shift operations module
â”œâ”€â”€ tb_alu.v          # Testbench for ALU
â”œâ”€â”€ alu_output.txt    # Output dumped by testbench using $fwrite
â””â”€â”€ README.md         # This file


## ğŸ Python Integration

- Reads `alu_output.txt`
- Converts binary strings to decimal
- Processes data for potential ML tasks using `pandas` and `scikit-learn` (to be added in later phases)

---

## ğŸš€ Goals

- âœ… Complete ALU design and testbench (Verilog)
- âœ… Export simulation output
- ğŸ”„ Analyze with Python (in progress)
- ğŸ”® Build a regression model to **predict delay** based on ALU inputs

---

## ğŸ§  Learning Objectives

- Solidify understanding of **Verilog modules**, simulation, and testbenches
- Practice **data export from HDL to external tools**
- Bridge VLSI and AI using **Python + Machine Learning**

---





