

================================================================
== Vivado HLS Report for 'PE'
================================================================
* Date:           Mon Jun 14 18:54:43 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33857|    33857| 0.113 ms | 0.113 ms |  33857|  33857|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     1024|     1024|         2|          1|          1|   1024|    yes   |
        |- Loop 2  |    32829|    32829|        63|          1|          1|  32768|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      256|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     40|     3688|     2208|     -|
|Memory               |        2|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|      231|     -|
|Register             |        0|      -|     1872|      528|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|     40|     5560|     3223|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      1|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |                  Instance                  |                 Module                 | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |kernel3_fadd_32ns_32ns_32_7_full_dsp_1_U73  |kernel3_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |kernel3_fadd_32ns_32ns_32_7_full_dsp_1_U74  |kernel3_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |kernel3_fadd_32ns_32ns_32_7_full_dsp_1_U75  |kernel3_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |kernel3_fadd_32ns_32ns_32_7_full_dsp_1_U76  |kernel3_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |kernel3_fadd_32ns_32ns_32_7_full_dsp_1_U77  |kernel3_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |kernel3_fadd_32ns_32ns_32_7_full_dsp_1_U78  |kernel3_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |kernel3_fadd_32ns_32ns_32_7_full_dsp_1_U79  |kernel3_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |kernel3_fadd_32ns_32ns_32_7_full_dsp_1_U80  |kernel3_fadd_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    |kernel3_fmul_32ns_32ns_32_4_max_dsp_1_U81   |kernel3_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |kernel3_fmul_32ns_32ns_32_4_max_dsp_1_U82   |kernel3_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |kernel3_fmul_32ns_32ns_32_4_max_dsp_1_U83   |kernel3_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |kernel3_fmul_32ns_32ns_32_4_max_dsp_1_U84   |kernel3_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |kernel3_fmul_32ns_32ns_32_4_max_dsp_1_U85   |kernel3_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |kernel3_fmul_32ns_32ns_32_4_max_dsp_1_U86   |kernel3_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |kernel3_fmul_32ns_32ns_32_4_max_dsp_1_U87   |kernel3_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |kernel3_fmul_32ns_32ns_32_4_max_dsp_1_U88   |kernel3_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    +--------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |Total                                       |                                        |        0|     40| 3688| 2208|    0|
    +--------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |PE_local_C  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |            |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln503_fu_346_p2                 |     +    |      0|  0|  11|          11|           1|
    |add_ln509_fu_400_p2                 |     +    |      0|  0|  12|          12|          12|
    |add_ln514_fu_417_p2                 |     +    |      0|  0|  16|          16|           1|
    |add_ln516_fu_523_p2                 |     +    |      0|  0|  12|          12|           1|
    |add_ln546_fu_699_p2                 |     +    |      0|  0|  12|          12|          12|
    |c5_V_fu_423_p2                      |     +    |      0|  0|   6|           1|           6|
    |c6_V_2_fu_489_p2                    |     +    |      0|  0|   7|           1|           7|
    |c6_V_fu_352_p2                      |     +    |      0|  0|   7|           7|           1|
    |c7_V_1_fu_517_p2                    |     +    |      0|  0|   6|           5|           1|
    |c7_V_fu_380_p2                      |     +    |      0|  0|   6|           5|           1|
    |and_ln879_fu_475_p2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state67_pp1_stage0_iter62  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln503_fu_340_p2                |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln505_fu_358_p2                |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln514_fu_411_p2                |   icmp   |      0|  0|  20|          16|          17|
    |icmp_ln516_fu_429_p2                |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln518_fu_469_p2                |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln879_1_fu_449_p2              |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln879_fu_443_p2                |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_pp1_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |or_ln544_fu_495_p2                  |    or    |      0|  0|   2|           1|           1|
    |select_ln514_fu_481_p3              |  select  |      0|  0|   6|           1|           6|
    |select_ln516_fu_529_p3              |  select  |      0|  0|  12|           1|           1|
    |select_ln544_1_fu_372_p3            |  select  |      0|  0|   7|           1|           7|
    |select_ln544_2_fu_501_p3            |  select  |      0|  0|   5|           1|           1|
    |select_ln544_3_fu_509_p3            |  select  |      0|  0|   7|           1|           7|
    |select_ln544_fu_364_p3              |  select  |      0|  0|   5|           1|           1|
    |select_ln879_1_fu_455_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln879_fu_435_p3              |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln879_fu_463_p2                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 256|         163|         143|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter62           |   9|          2|    1|          2|
    |ap_phi_mux_p_0135_0_phi_fu_258_p4  |   9|          2|    7|         14|
    |ap_phi_mux_p_0775_0_phi_fu_203_p4  |   9|          2|    7|         14|
    |fifo_A_in_V_V_blk_n                |   9|          2|    1|          2|
    |fifo_A_out_V_V_blk_n               |   9|          2|    1|          2|
    |fifo_B_in_V_V_blk_n                |   9|          2|    1|          2|
    |fifo_B_out_V_V_blk_n               |   9|          2|    1|          2|
    |fifo_C_drain_out_V_blk_n           |   9|          2|    1|          2|
    |indvar_flatten20_reg_221           |   9|          2|   16|         32|
    |indvar_flatten6_reg_243            |   9|          2|   12|         24|
    |indvar_flatten_reg_188             |   9|          2|   11|         22|
    |local_C_address1                   |  15|          3|   10|         30|
    |local_C_d1                         |  15|          3|   32|         96|
    |p_0125_0_reg_265                   |   9|          2|    5|         10|
    |p_0135_0_reg_254                   |   9|          2|    7|         14|
    |p_0145_0_reg_232                   |   9|          2|    6|         12|
    |p_0517_0_reg_210                   |   9|          2|    5|         10|
    |p_0775_0_reg_199                   |   9|          2|    7|         14|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 231|         49|  134|        315|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter54  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter55  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter56  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter57  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter58  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter59  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter60  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter61  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter62  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |icmp_ln503_reg_774        |   1|   0|    1|          0|
    |icmp_ln514_reg_799        |   1|   0|    1|          0|
    |indvar_flatten20_reg_221  |  16|   0|   16|          0|
    |indvar_flatten6_reg_243   |  12|   0|   12|          0|
    |indvar_flatten_reg_188    |  11|   0|   11|          0|
    |local_C_addr_1_reg_918    |  10|   0|   10|          0|
    |local_C_load_reg_1004     |  32|   0|   32|          0|
    |p_0125_0_reg_265          |   5|   0|    5|          0|
    |p_0135_0_reg_254          |   7|   0|    7|          0|
    |p_0145_0_reg_232          |   6|   0|    6|          0|
    |p_0517_0_reg_210          |   5|   0|    5|          0|
    |p_0775_0_reg_199          |   7|   0|    7|          0|
    |p_Repl2_13_reg_878        |  32|   0|   32|          0|
    |p_Repl2_14_reg_868        |  32|   0|   32|          0|
    |p_Repl2_15_reg_873        |  32|   0|   32|          0|
    |p_Repl2_16_reg_863        |  32|   0|   32|          0|
    |p_Repl2_17_reg_858        |  32|   0|   32|          0|
    |p_Repl2_18_reg_853        |  32|   0|   32|          0|
    |p_Repl2_19_reg_848        |  32|   0|   32|          0|
    |p_Repl2_1_reg_913         |  32|   0|   32|          0|
    |p_Repl2_20_reg_843        |  32|   0|   32|          0|
    |p_Repl2_21_reg_838        |  32|   0|   32|          0|
    |p_Repl2_2_reg_903         |  32|   0|   32|          0|
    |p_Repl2_3_reg_898         |  32|   0|   32|          0|
    |p_Repl2_4_reg_893         |  32|   0|   32|          0|
    |p_Repl2_5_reg_888         |  32|   0|   32|          0|
    |p_Repl2_6_reg_883         |  32|   0|   32|          0|
    |p_Repl2_s_reg_908         |  32|   0|   32|          0|
    |select_ln544_1_reg_788    |   7|   0|    7|          0|
    |select_ln544_2_reg_817    |   5|   0|    5|          0|
    |select_ln544_3_reg_822    |   7|   0|    7|          0|
    |select_ln544_reg_783      |   5|   0|    5|          0|
    |select_ln879_1_reg_808    |   1|   0|    1|          0|
    |tmp2_reg_1009             |  32|   0|   32|          0|
    |tmp_10_reg_1049           |  32|   0|   32|          0|
    |tmp_1_1_reg_1054          |  32|   0|   32|          0|
    |tmp_1_2_reg_1059          |  32|   0|   32|          0|
    |tmp_1_3_reg_1064          |  32|   0|   32|          0|
    |tmp_1_4_reg_1069          |  32|   0|   32|          0|
    |tmp_1_5_reg_1074          |  32|   0|   32|          0|
    |tmp_1_6_reg_1079          |  32|   0|   32|          0|
    |tmp_3_reg_1019            |  32|   0|   32|          0|
    |tmp_4_reg_1029            |  32|   0|   32|          0|
    |tmp_5_reg_1034            |  32|   0|   32|          0|
    |tmp_6_reg_1039            |  32|   0|   32|          0|
    |tmp_7_reg_1044            |  32|   0|   32|          0|
    |tmp_8_reg_1024            |  32|   0|   32|          0|
    |tmp_9_reg_1084            |  32|   0|   32|          0|
    |tmp_s_reg_1014            |  32|   0|   32|          0|
    |icmp_ln514_reg_799        |  64|  64|    1|          0|
    |local_C_addr_1_reg_918    |  64|  64|   10|          0|
    |select_ln879_1_reg_808    |  64|  64|    1|          0|
    |tmp_3_reg_1019            |  64|  32|   32|          0|
    |tmp_4_reg_1029            |  64|  48|   32|          0|
    |tmp_5_reg_1034            |  64|  64|   32|          0|
    |tmp_6_reg_1039            |  64|  64|   32|          0|
    |tmp_7_reg_1044            |  64|  64|   32|          0|
    |tmp_8_reg_1024            |  64|  32|   32|          0|
    |tmp_s_reg_1014            |  64|  32|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1872| 528| 1468|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |         PE         | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |         PE         | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |         PE         | return value |
|ap_done                    | out |    1| ap_ctrl_hs |         PE         | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |         PE         | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |         PE         | return value |
|fifo_A_in_V_V_dout         |  in |  256|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_in_V_V_empty_n      |  in |    1|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_in_V_V_read         | out |    1|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_out_V_V_din         | out |  256|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_A_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_A_out_V_V_write       | out |    1|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_B_in_V_V_dout         |  in |  256|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_in_V_V_empty_n      |  in |    1|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_in_V_V_read         | out |    1|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_out_V_V_din         | out |  256|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_B_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_B_out_V_V_write       | out |    1|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_C_drain_out_V_din     | out |   32|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
|fifo_C_drain_out_V_full_n  |  in |    1|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
|fifo_C_drain_out_V_write   | out |    1|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

