V3 427
FL C:/Users/Florian/Documents/Uni/ERA/RISCV/Testprojekt/ipcore_dir/vga_clk.vhd 2016/04/20.11:58:22 P.20131013
FL C:/Users/Florian/Documents/Uni/ERA/RISCV/Testprojekt/toplevel.vhd 2016/04/20.12:20:42 P.20131013
FL C:/Users/Florian/Documents/Uni/ERA/RISCV/Testprojekt/vga.vhd 2016/04/20.12:22:12 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ALU.vhd 2016/08/19.10:38:53 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ClockDivider.vhd 2016/08/19.10:34:56 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/CPU.vhd 2016/08/19.10:42:44 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_parameters_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/vga_clk.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/leitwerk_v2.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/leitwerk_v3.vhd 2016/08/19.10:54:08 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/MMU.vhd 2016/08/19.10:34:56 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd 2016/08/19.12:15:04 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/toplevel.vhd 2016/08/19.12:20:52 P.20131013
FL C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/vga.vhd 2016/08/19.10:34:57 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ALU.vhd 2016/06/29.11:53:16 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ClockDivider.vhd 2016/06/29.11:13:34 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/CPU.vhd 2016/06/29.11:48:44 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ipcore_dir/vga_clk.vhd 2016/04/20.11:58:24 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/leitwerk_v2.vhd 1988/01/01.01:08:42 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/MMU.vhd 2016/06/29.11:00:51 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ram_unit.vhd 2016/06/15.11:34:32 P.20131013
EN work/ram_unit 1465983653 \
      FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ram_unit.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/ram_unit/Behavioral 1465983654 \
      FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ram_unit.vhd EN work/ram_unit 1465983653
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/toplevel.vhd 2016/06/29.11:49:28 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/vga.vhd 2016/06/29.12:26:23 P.20131013
FL C:/Users/riege/gpgit/RISC-Vhdl/ALU.vhd 2016/08/19.12:39:06 P.20131013
EN work/ALU 1471955275 FL C:/Users/riege/gpgit/RISC-Vhdl/ALU.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/ALU/Behavioral 1471955276 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ALU.vhd EN work/ALU 1471955275
FL C:/Users/riege/gpgit/RISC-Vhdl/clk133m_dcm.vhd 2013/05/24.09:57:17 P.20131013
EN work/clk133m_dcm 1471955281 FL C:/Users/riege/gpgit/RISC-Vhdl/clk133m_dcm.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/clk133m_dcm/BEHAVIORAL 1471955282 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/clk133m_dcm.vhd EN work/clk133m_dcm 1471955281 \
      CP BUFG CP IBUFG CP DCM_SP
FL C:/Users/riege/gpgit/RISC-Vhdl/ClockDivider.vhd 2016/08/19.12:39:06 P.20131013
EN work/ClockDivider 1471955279 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ClockDivider.vhd PB ieee/std_logic_1164 1381692176 \
      PB ieee/NUMERIC_STD 1381692181
AR work/ClockDivider/Behavioral 1471955280 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ClockDivider.vhd EN work/ClockDivider 1471955279
FL C:/Users/riege/gpgit/RISC-Vhdl/CPU.vhd 2016/08/23.14:15:13 P.20131013
EN work/CPU 1471955287 FL C:/Users/riege/gpgit/RISC-Vhdl/CPU.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/CPU/Behavioral 1471955288 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/CPU.vhd EN work/CPU 1471955287 \
      CP work/leitwerk CP work/ALU CP work/RAM CP work/ClockDivider
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core 1471955269 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core/arc_mem_interface_top 1471955270 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core.vhd EN work/DDR2_Ram_Core 1471955269 \
      CP DDR2_Ram_Core_top_0 CP DDR2_Ram_Core_infrastructure_top
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_cal_ctl 1471955237 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_cal_ctl/arc_cal_ctl 1471955238 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd \
      EN work/DDR2_Ram_Core_cal_ctl 1471955237
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_cal_top 1471955255 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_cal_top/arc 1471955256 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd \
      EN work/DDR2_Ram_Core_cal_top 1471955255 CP DDR2_Ram_Core_cal_ctl \
      CP DDR2_Ram_Core_tap_dly
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_clk_dcm 1471955253 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_clk_dcm/arc 1471955254 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd \
      EN work/DDR2_Ram_Core_clk_dcm 1471955253 CP DCM CP BUFG
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_controller_0 1471955257 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/DDR2_Ram_Core_parameters_0 1471955218
AR work/DDR2_Ram_Core_controller_0/arc 1471955258 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd \
      EN work/DDR2_Ram_Core_controller_0 1471955257 CP FD
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_controller_iobs_0 1471955243 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/DDR2_Ram_Core_parameters_0 1471955218
AR work/DDR2_Ram_Core_controller_iobs_0/arc 1471955244 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd \
      EN work/DDR2_Ram_Core_controller_iobs_0 1471955243 CP FD CP OBUF CP label \
      CP IBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_data_path_0 1471955259 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/DDR2_Ram_Core_parameters_0 1471955218
AR work/DDR2_Ram_Core_data_path_0/arc 1471955260 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd \
      EN work/DDR2_Ram_Core_data_path_0 1471955259 CP DDR2_Ram_Core_data_read_0 \
      CP DDR2_Ram_Core_data_read_controller_0 CP DDR2_Ram_Core_data_write_0
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_data_path_iobs_0 1471955245 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 \
      PH work/DDR2_Ram_Core_parameters_0 1471955218
AR work/DDR2_Ram_Core_data_path_iobs_0/arc 1471955246 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd \
      EN work/DDR2_Ram_Core_data_path_iobs_0 1471955245 \
      CP DDR2_Ram_Core_s3_dm_iob CP DDR2_Ram_Core_s3_dqs_iob \
      CP DDR2_Ram_Core_s3_dq_iob
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_data_read_0 1471955247 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/DDR2_Ram_Core_parameters_0 1471955218
AR work/DDR2_Ram_Core_data_read_0/arc 1471955248 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd \
      EN work/DDR2_Ram_Core_data_read_0 1471955247 CP DDR2_Ram_Core_rd_gray_cntr \
      CP DDR2_Ram_Core_ram8d_0
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_data_read_controller_0 1471955249 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/DDR2_Ram_Core_parameters_0 1471955218
AR work/DDR2_Ram_Core_data_read_controller_0/arc 1471955250 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd \
      EN work/DDR2_Ram_Core_data_read_controller_0 1471955249 \
      CP DDR2_Ram_Core_dqs_delay CP label CP DDR2_Ram_Core_fifo_0_wr_en_0 \
      CP DDR2_Ram_Core_fifo_1_wr_en_0 CP DDR2_Ram_Core_wr_gray_cntr
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_data_write_0 1471955251 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 \
      PH work/DDR2_Ram_Core_parameters_0 1471955218
AR work/DDR2_Ram_Core_data_write_0/arc 1471955252 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd \
      EN work/DDR2_Ram_Core_data_write_0 1471955251
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_dqs_delay 1471955225 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_dqs_delay/arc_dqs_delay 1471955226 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd \
      EN work/DDR2_Ram_Core_dqs_delay 1471955225 CP LUT4
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_fifo_0_wr_en_0 1471955227 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_fifo_0_wr_en_0/arc 1471955228 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd \
      EN work/DDR2_Ram_Core_fifo_0_wr_en_0 1471955227 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_fifo_1_wr_en_0 1471955229 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_fifo_1_wr_en_0/arc 1471955230 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd \
      EN work/DDR2_Ram_Core_fifo_1_wr_en_0 1471955229 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_infrastructure 1471955261 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_infrastructure/arc 1471955262 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd \
      EN work/DDR2_Ram_Core_infrastructure 1471955261
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_infrastructure_iobs_0 1471955241 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/DDR2_Ram_Core_parameters_0 1471955218
AR work/DDR2_Ram_Core_infrastructure_iobs_0/arc 1471955242 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd \
      EN work/DDR2_Ram_Core_infrastructure_iobs_0 1471955241 CP FDDRRSE CP OBUFDS
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_infrastructure_top 1471955267 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/DDR2_Ram_Core_parameters_0 1471955218
AR work/DDR2_Ram_Core_infrastructure_top/arc 1471955268 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd \
      EN work/DDR2_Ram_Core_infrastructure_top 1471955267 CP IBUFGDS_LVDS_25 \
      CP IBUFG CP DDR2_Ram_Core_clk_dcm CP DDR2_Ram_Core_cal_top
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_iobs_0 1471955263 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH work/DDR2_Ram_Core_parameters_0 1471955218 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_iobs_0/arc 1471955264 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd \
      EN work/DDR2_Ram_Core_iobs_0 1471955263 \
      CP DDR2_Ram_Core_infrastructure_iobs_0 CP DDR2_Ram_Core_controller_iobs_0 \
      CP DDR2_Ram_Core_data_path_iobs_0
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_parameters_0.vhd 2011/08/20.19:20:46 P.20131013
PH work/DDR2_Ram_Core_parameters_0 1471955218 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_parameters_0.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_ram8d_0 1471955235 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PH unisim/VCOMPONENTS 1381692182 \
      PH work/DDR2_Ram_Core_parameters_0 1471955218
AR work/DDR2_Ram_Core_ram8d_0/arc 1471955236 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd \
      EN work/DDR2_Ram_Core_ram8d_0 1471955235 CP RAM16X1D
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_rd_gray_cntr 1471955233 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_rd_gray_cntr/arc 1471955234 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd \
      EN work/DDR2_Ram_Core_rd_gray_cntr 1471955233 CP FDRE
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_s3_dm_iob 1471955219 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_s3_dm_iob/arc 1471955220 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd \
      EN work/DDR2_Ram_Core_s3_dm_iob 1471955219 CP FDDRRSE CP OBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_s3_dqs_iob 1471955221 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd \
      PB ieee/std_logic_1164 1381692176 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_s3_dqs_iob/arc 1471955222 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd \
      EN work/DDR2_Ram_Core_s3_dqs_iob 1471955221 CP FD CP FDDRRSE CP OBUFTDS \
      CP IBUFDS
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_s3_dq_iob 1471955223 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_s3_dq_iob/arc 1471955224 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd \
      EN work/DDR2_Ram_Core_s3_dq_iob 1471955223 CP FDDRRSE CP FD CP OBUFT CP IBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_tap_dly 1471955239 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_tap_dly/arc_tap_dly 1471955240 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd \
      EN work/DDR2_Ram_Core_tap_dly 1471955239 CP LUT4 CP FDR
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_top_0 1471955265 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PH work/DDR2_Ram_Core_parameters_0 1471955218 \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_top_0/arc 1471955266 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd \
      EN work/DDR2_Ram_Core_top_0 1471955265 CP DDR2_Ram_Core_controller_0 \
      CP DDR2_Ram_Core_data_path_0 CP DDR2_Ram_Core_infrastructure \
      CP DDR2_Ram_Core_iobs_0
FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd 2011/08/20.19:20:46 P.20131013
EN work/DDR2_Ram_Core_wr_gray_cntr 1471955231 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd LB UNISIM \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/DDR2_Ram_Core_wr_gray_cntr/arc 1471955232 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd \
      EN work/DDR2_Ram_Core_wr_gray_cntr 1471955231 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr.vhd 2016/08/11.13:47:19 P.20131013
EN work/ddr 1470918169 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
AR work/ddr/arc_mem_interface_top 1470918170 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr.vhd \
      EN work/ddr 1470918169 CP ddr_top_0 CP ddr_infrastructure_top
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_ctl.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_cal_ctl 1470918196 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_ctl.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_cal_ctl/arc_cal_ctl 1470918197 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_ctl.vhd \
      EN work/ddr_cal_ctl 1470918196
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_top.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_cal_top 1470918214 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_top.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_cal_top/arc 1470918215 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_top.vhd \
      EN work/ddr_cal_top 1470918214 CP ddr_cal_ctl CP ddr_tap_dly
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_clk_dcm.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_clk_dcm 1470918212 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_clk_dcm.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
AR work/ddr_clk_dcm/arc 1470918213 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_clk_dcm.vhd \
      EN work/ddr_clk_dcm 1470918212 CP DCM CP BUFG
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_controller_0 1470918216 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_controller_0/arc 1470918217 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_0.vhd \
      EN work/ddr_controller_0 1470918216 CP FD
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_iobs_0.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_controller_iobs_0 1470918202 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_iobs_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_controller_iobs_0/arc 1470918203 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_iobs_0.vhd \
      EN work/ddr_controller_iobs_0 1470918202 CP FD CP OBUF CP label CP IBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_0.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_data_path_0 1470918218 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_data_path_0/arc 1470918219 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_0.vhd \
      EN work/ddr_data_path_0 1470918218 CP ddr_data_read_0 \
      CP ddr_data_read_controller_0 CP ddr_data_write_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_data_path_iobs_0 1470918204 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_data_path_iobs_0/arc 1470918205 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd \
      EN work/ddr_data_path_iobs_0 1470918204 CP ddr_s3_dm_iob CP ddr_s3_dqs_iob \
      CP ddr_s3_dq_iob
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_data_read_0 1470918206 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_data_read_0/arc 1470918207 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_0.vhd \
      EN work/ddr_data_read_0 1470918206 CP ddr_rd_gray_cntr CP ddr_ram8d_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_controller_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_data_read_controller_0 1470918208 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_controller_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_data_read_controller_0/arc 1470918209 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_controller_0.vhd \
      EN work/ddr_data_read_controller_0 1470918208 CP ddr_dqs_delay CP label \
      CP ddr_fifo_0_wr_en_0 CP ddr_fifo_1_wr_en_0 CP ddr_wr_gray_cntr
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_write_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_data_write_0 1470918210 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_write_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_data_write_0/arc 1470918211 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_write_0.vhd \
      EN work/ddr_data_write_0 1470918210
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_dqs_delay_0.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_dqs_delay 1470918184 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_dqs_delay_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_dqs_delay/arc_dqs_delay 1470918185 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_dqs_delay_0.vhd \
      EN work/ddr_dqs_delay 1470918184 CP LUT4
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_fifo_0_wr_en_0 1470918186 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_fifo_0_wr_en_0/arc 1470918187 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd \
      EN work/ddr_fifo_0_wr_en_0 1470918186 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_fifo_1_wr_en_0 1470918188 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_fifo_1_wr_en_0/arc 1470918189 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd \
      EN work/ddr_fifo_1_wr_en_0 1470918188 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_infrastructure 1470918220 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_infrastructure/arc 1470918221 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure.vhd \
      EN work/ddr_infrastructure 1470918220
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_infrastructure_iobs_0 1470918200 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_infrastructure_iobs_0/arc 1470918201 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd \
      EN work/ddr_infrastructure_iobs_0 1470918200 CP FDDRRSE CP OBUFDS
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_top.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_infrastructure_top 1470918226 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_top.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_infrastructure_top/arc 1470918227 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_top.vhd \
      EN work/ddr_infrastructure_top 1470918226 CP IBUFGDS_LVDS_25 CP IBUFG \
      CP ddr_clk_dcm CP ddr_cal_top
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_iobs_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_iobs_0 1470918222 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_iobs_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH work/ddr_parameters_0 1470918177 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/ddr_iobs_0/arc 1470918223 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_iobs_0.vhd \
      EN work/ddr_iobs_0 1470918222 CP ddr_infrastructure_iobs_0 \
      CP ddr_controller_iobs_0 CP ddr_data_path_iobs_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_parameters_0.vhd 2016/08/11.13:47:17 P.20131013
PH work/ddr_parameters_0 1470918177 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_parameters_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_ram8d_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_ram8d_0 1470918194 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_ram8d_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PH unisim/VCOMPONENTS 1381692182 \
      PH work/ddr_parameters_0 1470918177
AR work/ddr_ram8d_0/arc 1470918195 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_ram8d_0.vhd \
      EN work/ddr_ram8d_0 1470918194 CP RAM16X1D
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_rd_gray_cntr 1470918192 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_rd_gray_cntr/arc 1470918193 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd \
      EN work/ddr_rd_gray_cntr 1470918192 CP FDRE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dm_iob.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_s3_dm_iob 1470918178 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dm_iob.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_s3_dm_iob/arc 1470918179 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dm_iob.vhd \
      EN work/ddr_s3_dm_iob 1470918178 CP FDDRRSE CP OBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_s3_dqs_iob 1470918180 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd \
      PB ieee/std_logic_1164 1381692176 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/ddr_s3_dqs_iob/arc 1470918181 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd \
      EN work/ddr_s3_dqs_iob 1470918180 CP FD CP FDDRRSE CP OBUFTDS CP IBUFDS
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dq_iob.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_s3_dq_iob 1470918182 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dq_iob.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_s3_dq_iob/arc 1470918183 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dq_iob.vhd \
      EN work/ddr_s3_dq_iob 1470918182 CP FDDRRSE CP FD CP OBUFT CP IBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_tap_dly.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_tap_dly 1470918198 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_tap_dly.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_tap_dly/arc_tap_dly 1470918199 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_tap_dly.vhd \
      EN work/ddr_tap_dly 1470918198 CP LUT4 CP FDR
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_top_0.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_top_0 1470918224 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_top_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH work/ddr_parameters_0 1470918177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_top_0/arc 1470918225 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_top_0.vhd \
      EN work/ddr_top_0 1470918224 CP ddr_controller_0 CP ddr_data_path_0 \
      CP ddr_infrastructure CP ddr_iobs_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_wr_gray_cntr 1470918190 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_wr_gray_cntr/arc 1470918191 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd \
      EN work/ddr_wr_gray_cntr 1470918190 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr 1471622703 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr/arc_mem_interface_top 1471622704 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd \
      EN work/u_ddr 1471622703 CP u_ddr_top_0 CP u_ddr_infrastructure_top
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_cal_ctl 1471622671 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_cal_ctl/arc_cal_ctl 1471622672 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd \
      EN work/u_ddr_cal_ctl 1471622671
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_cal_top 1471622689 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_cal_top/arc 1471622690 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd \
      EN work/u_ddr_cal_top 1471622689 CP u_ddr_cal_ctl CP u_ddr_tap_dly
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_clk_dcm 1471622687 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_clk_dcm/arc 1471622688 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd \
      EN work/u_ddr_clk_dcm 1471622687 CP DCM CP BUFG
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_controller_0 1471622691 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471622652
AR work/u_ddr_controller_0/arc 1471622692 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd \
      EN work/u_ddr_controller_0 1471622691 CP FD
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_controller_iobs_0 1471622677 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471622652
AR work/u_ddr_controller_iobs_0/arc 1471622678 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd \
      EN work/u_ddr_controller_iobs_0 1471622677 CP FD CP OBUF CP label CP IBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_data_path_0 1471622693 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471622652
AR work/u_ddr_data_path_0/arc 1471622694 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd \
      EN work/u_ddr_data_path_0 1471622693 CP u_ddr_data_read_0 \
      CP u_ddr_data_read_controller_0 CP u_ddr_data_write_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_data_path_iobs_0 1471622679 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471622652
AR work/u_ddr_data_path_iobs_0/arc 1471622680 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd \
      EN work/u_ddr_data_path_iobs_0 1471622679 CP u_ddr_s3_dm_iob \
      CP u_ddr_s3_dqs_iob CP u_ddr_s3_dq_iob
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_data_read_0 1471622681 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471622652
AR work/u_ddr_data_read_0/arc 1471622682 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd \
      EN work/u_ddr_data_read_0 1471622681 CP u_ddr_rd_gray_cntr CP u_ddr_ram8d_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_data_read_controller_0 1471622683 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471622652
AR work/u_ddr_data_read_controller_0/arc 1471622684 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd \
      EN work/u_ddr_data_read_controller_0 1471622683 CP u_ddr_dqs_delay CP label \
      CP u_ddr_fifo_0_wr_en_0 CP u_ddr_fifo_1_wr_en_0 CP u_ddr_wr_gray_cntr
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_data_write_0 1471622685 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471622652
AR work/u_ddr_data_write_0/arc 1471622686 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd \
      EN work/u_ddr_data_write_0 1471622685
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_dqs_delay 1471622659 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_dqs_delay/arc_dqs_delay 1471622660 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd \
      EN work/u_ddr_dqs_delay 1471622659 CP LUT4
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_fifo_0_wr_en_0 1471622661 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_fifo_0_wr_en_0/arc 1471622662 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd \
      EN work/u_ddr_fifo_0_wr_en_0 1471622661 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_fifo_1_wr_en_0 1471622663 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_fifo_1_wr_en_0/arc 1471622664 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd \
      EN work/u_ddr_fifo_1_wr_en_0 1471622663 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_infrastructure 1471622695 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_infrastructure/arc 1471622696 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd \
      EN work/u_ddr_infrastructure 1471622695
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_infrastructure_iobs_0 1471622675 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471622652
AR work/u_ddr_infrastructure_iobs_0/arc 1471622676 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd \
      EN work/u_ddr_infrastructure_iobs_0 1471622675 CP FDDRRSE CP OBUFDS
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_infrastructure_top 1471622701 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471622652
AR work/u_ddr_infrastructure_top/arc 1471622702 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd \
      EN work/u_ddr_infrastructure_top 1471622701 CP IBUFGDS_LVDS_25 CP IBUFG \
      CP u_ddr_clk_dcm CP u_ddr_cal_top
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_iobs_0 1471622697 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH work/u_ddr_parameters_0 1471622652 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_iobs_0/arc 1471622698 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd \
      EN work/u_ddr_iobs_0 1471622697 CP u_ddr_infrastructure_iobs_0 \
      CP u_ddr_controller_iobs_0 CP u_ddr_data_path_iobs_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_parameters_0.vhd 2016/08/19.12:39:08 P.20131013
PH work/u_ddr_parameters_0 1471622652 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_parameters_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_ram8d_0 1471622669 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PH unisim/VCOMPONENTS 1381692182 \
      PH work/u_ddr_parameters_0 1471622652
AR work/u_ddr_ram8d_0/arc 1471622670 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd \
      EN work/u_ddr_ram8d_0 1471622669 CP RAM16X1D
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_rd_gray_cntr 1471622667 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_rd_gray_cntr/arc 1471622668 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd \
      EN work/u_ddr_rd_gray_cntr 1471622667 CP FDRE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_s3_dm_iob 1471622653 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_s3_dm_iob/arc 1471622654 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd \
      EN work/u_ddr_s3_dm_iob 1471622653 CP FDDRRSE CP OBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_s3_dqs_iob 1471622655 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd \
      PB ieee/std_logic_1164 1381692176 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_s3_dqs_iob/arc 1471622656 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd \
      EN work/u_ddr_s3_dqs_iob 1471622655 CP FD CP FDDRRSE CP OBUFTDS CP IBUFDS
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_s3_dq_iob 1471622657 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_s3_dq_iob/arc 1471622658 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd \
      EN work/u_ddr_s3_dq_iob 1471622657 CP FDDRRSE CP FD CP OBUFT CP IBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_tap_dly 1471622673 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_tap_dly/arc_tap_dly 1471622674 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd \
      EN work/u_ddr_tap_dly 1471622673 CP LUT4 CP FDR
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_top_0 1471622699 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH work/u_ddr_parameters_0 1471622652 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_top_0/arc 1471622700 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd \
      EN work/u_ddr_top_0 1471622699 CP u_ddr_controller_0 CP u_ddr_data_path_0 \
      CP u_ddr_infrastructure CP u_ddr_iobs_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd 2016/08/19.12:39:08 P.20131013
EN work/u_ddr_wr_gray_cntr 1471622665 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_wr_gray_cntr/arc 1471622666 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd \
      EN work/u_ddr_wr_gray_cntr 1471622665 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/vga_clk.vhd 2016/08/19.12:39:08 P.20131013
EN work/vga_clk 1471955285 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/vga_clk.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/vga_clk/BEHAVIORAL 1471955286 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/vga_clk.vhd EN work/vga_clk 1471955285 \
      CP BUFG CP IBUFG CP DCM_SP
FL C:/Users/riege/gpgit/RISC-Vhdl/leitwerk_v2.vhd 2016/06/29.21:22:11 P.20131013
FL C:/Users/riege/gpgit/RISC-Vhdl/leitwerk_v3.vhd 2016/08/19.12:39:08 P.20131013
EN work/leitwerk 1471955273 FL C:/Users/riege/gpgit/RISC-Vhdl/leitwerk_v3.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/leitwerk/leitwerk_1 1471955274 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/leitwerk_v3.vhd EN work/leitwerk 1471955273
FL C:/Users/riege/gpgit/RISC-Vhdl/MMU.vhd 2016/08/23.14:14:20 P.20131013
EN work/RAM 1471955277 FL C:/Users/riege/gpgit/RISC-Vhdl/MMU.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/RAM/a1 1471955278 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/MMU.vhd EN work/RAM 1471955277 CP ramunit
FL C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd 2016/08/23.14:14:43 P.20131013
EN work/ramunit 1471955271 FL C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/ramunit/Behavioral 1471955272 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd EN work/ramunit 1471955271 \
      CP DDR2_Ram_Core
FL C:/Users/riege/gpgit/RISC-Vhdl/toplevel.vhd 2016/08/23.14:26:54 P.20131013
EN work/toplevel 1471955289 FL C:/Users/riege/gpgit/RISC-Vhdl/toplevel.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/toplevel/Behavioral 1471955290 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/toplevel.vhd EN work/toplevel 1471955289 \
      CP clk133m_dcm CP vga CP vga_clk CP work/cpu
FL C:/Users/riege/gpgit/RISC-Vhdl/vga.vhd 2016/08/19.12:39:09 P.20131013
EN work/vga 1471955283 FL C:/Users/riege/gpgit/RISC-Vhdl/vga.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/vga/behaviour 1471955284 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/vga.vhd EN work/vga 1471955283
