--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml TankBattle_CPU.twx TankBattle_CPU.ncd -o
TankBattle_CPU.twr TankBattle_CPU.pcf -ucf ok.ucf

Design file:              TankBattle_CPU.ncd
Physical constraint file: TankBattle_CPU.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 121995 paths analyzed, 27038 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.856ns.
--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o6580_0 (SLICE_X7Y92.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U103/BWD (FF)
  Destination:          U2/MEM/U104/_o6580_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.884ns (Levels of Logic = 3)
  Clock Path Skew:      0.063ns (0.660 - 0.597)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U103/BWD to U2/MEM/U104/_o6580_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.BQ      Tcko                  0.259   U2/wd
                                                       U2/U103/BWD
    SLICE_X43Y45.B5      net (fanout=4)        0.672   U2/wd
    SLICE_X43Y45.B       Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X76Y15.B4      net (fanout=21)       1.911   U2/MEM/U104/we_full_AND_2_o
    SLICE_X76Y15.B       Tilo                  0.043   U2/MEM/U104/_o5764<2>
                                                       U2/MEM/U104/_n024011
    SLICE_X4Y81.D2       net (fanout=256)      4.009   U2/MEM/U104/_n02401
    SLICE_X4Y81.D        Tilo                  0.043   U2/MEM/U104/_o6572<7>
                                                       U2/MEM/U104/_n03441
    SLICE_X7Y92.CE       net (fanout=8)        0.703   U2/MEM/U104/_n0344
    SLICE_X7Y92.CLK      Tceck                 0.201   U2/MEM/U104/_o6580<3>
                                                       U2/MEM/U104/_o6580_0
    -------------------------------------------------  ---------------------------
    Total                                      7.884ns (0.589ns logic, 7.295ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/full (FF)
  Destination:          U2/MEM/U104/_o6580_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.543ns (Levels of Logic = 3)
  Clock Path Skew:      -0.189ns (1.099 - 1.288)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/full to U2/MEM/U104/_o6580_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y45.BQ      Tcko                  0.223   U2/MEM/U104/full
                                                       U2/MEM/U104/full
    SLICE_X43Y45.B2      net (fanout=3)        0.367   U2/MEM/U104/full
    SLICE_X43Y45.B       Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X76Y15.B4      net (fanout=21)       1.911   U2/MEM/U104/we_full_AND_2_o
    SLICE_X76Y15.B       Tilo                  0.043   U2/MEM/U104/_o5764<2>
                                                       U2/MEM/U104/_n024011
    SLICE_X4Y81.D2       net (fanout=256)      4.009   U2/MEM/U104/_n02401
    SLICE_X4Y81.D        Tilo                  0.043   U2/MEM/U104/_o6572<7>
                                                       U2/MEM/U104/_n03441
    SLICE_X7Y92.CE       net (fanout=8)        0.703   U2/MEM/U104/_n0344
    SLICE_X7Y92.CLK      Tceck                 0.201   U2/MEM/U104/_o6580<3>
                                                       U2/MEM/U104/_o6580_0
    -------------------------------------------------  ---------------------------
    Total                                      7.543ns (0.553ns logic, 6.990ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/wrPtr_7 (FF)
  Destination:          U2/MEM/U104/_o6580_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.202ns (Levels of Logic = 2)
  Clock Path Skew:      -0.189ns (1.099 - 1.288)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/wrPtr_7 to U2/MEM/U104/_o6580_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y44.BQ      Tcko                  0.259   U2/MEM/U104/wrPtr<8>
                                                       U2/MEM/U104/wrPtr_7
    SLICE_X76Y15.B2      net (fanout=20)       1.944   U2/MEM/U104/wrPtr<7>
    SLICE_X76Y15.B       Tilo                  0.043   U2/MEM/U104/_o5764<2>
                                                       U2/MEM/U104/_n024011
    SLICE_X4Y81.D2       net (fanout=256)      4.009   U2/MEM/U104/_n02401
    SLICE_X4Y81.D        Tilo                  0.043   U2/MEM/U104/_o6572<7>
                                                       U2/MEM/U104/_n03441
    SLICE_X7Y92.CE       net (fanout=8)        0.703   U2/MEM/U104/_n0344
    SLICE_X7Y92.CLK      Tceck                 0.201   U2/MEM/U104/_o6580<3>
                                                       U2/MEM/U104/_o6580_0
    -------------------------------------------------  ---------------------------
    Total                                      7.202ns (0.546ns logic, 6.656ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o6580_1 (SLICE_X7Y92.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U103/BWD (FF)
  Destination:          U2/MEM/U104/_o6580_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.884ns (Levels of Logic = 3)
  Clock Path Skew:      0.063ns (0.660 - 0.597)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U103/BWD to U2/MEM/U104/_o6580_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.BQ      Tcko                  0.259   U2/wd
                                                       U2/U103/BWD
    SLICE_X43Y45.B5      net (fanout=4)        0.672   U2/wd
    SLICE_X43Y45.B       Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X76Y15.B4      net (fanout=21)       1.911   U2/MEM/U104/we_full_AND_2_o
    SLICE_X76Y15.B       Tilo                  0.043   U2/MEM/U104/_o5764<2>
                                                       U2/MEM/U104/_n024011
    SLICE_X4Y81.D2       net (fanout=256)      4.009   U2/MEM/U104/_n02401
    SLICE_X4Y81.D        Tilo                  0.043   U2/MEM/U104/_o6572<7>
                                                       U2/MEM/U104/_n03441
    SLICE_X7Y92.CE       net (fanout=8)        0.703   U2/MEM/U104/_n0344
    SLICE_X7Y92.CLK      Tceck                 0.201   U2/MEM/U104/_o6580<3>
                                                       U2/MEM/U104/_o6580_1
    -------------------------------------------------  ---------------------------
    Total                                      7.884ns (0.589ns logic, 7.295ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/full (FF)
  Destination:          U2/MEM/U104/_o6580_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.543ns (Levels of Logic = 3)
  Clock Path Skew:      -0.189ns (1.099 - 1.288)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/full to U2/MEM/U104/_o6580_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y45.BQ      Tcko                  0.223   U2/MEM/U104/full
                                                       U2/MEM/U104/full
    SLICE_X43Y45.B2      net (fanout=3)        0.367   U2/MEM/U104/full
    SLICE_X43Y45.B       Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X76Y15.B4      net (fanout=21)       1.911   U2/MEM/U104/we_full_AND_2_o
    SLICE_X76Y15.B       Tilo                  0.043   U2/MEM/U104/_o5764<2>
                                                       U2/MEM/U104/_n024011
    SLICE_X4Y81.D2       net (fanout=256)      4.009   U2/MEM/U104/_n02401
    SLICE_X4Y81.D        Tilo                  0.043   U2/MEM/U104/_o6572<7>
                                                       U2/MEM/U104/_n03441
    SLICE_X7Y92.CE       net (fanout=8)        0.703   U2/MEM/U104/_n0344
    SLICE_X7Y92.CLK      Tceck                 0.201   U2/MEM/U104/_o6580<3>
                                                       U2/MEM/U104/_o6580_1
    -------------------------------------------------  ---------------------------
    Total                                      7.543ns (0.553ns logic, 6.990ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/wrPtr_7 (FF)
  Destination:          U2/MEM/U104/_o6580_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.202ns (Levels of Logic = 2)
  Clock Path Skew:      -0.189ns (1.099 - 1.288)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/wrPtr_7 to U2/MEM/U104/_o6580_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y44.BQ      Tcko                  0.259   U2/MEM/U104/wrPtr<8>
                                                       U2/MEM/U104/wrPtr_7
    SLICE_X76Y15.B2      net (fanout=20)       1.944   U2/MEM/U104/wrPtr<7>
    SLICE_X76Y15.B       Tilo                  0.043   U2/MEM/U104/_o5764<2>
                                                       U2/MEM/U104/_n024011
    SLICE_X4Y81.D2       net (fanout=256)      4.009   U2/MEM/U104/_n02401
    SLICE_X4Y81.D        Tilo                  0.043   U2/MEM/U104/_o6572<7>
                                                       U2/MEM/U104/_n03441
    SLICE_X7Y92.CE       net (fanout=8)        0.703   U2/MEM/U104/_n0344
    SLICE_X7Y92.CLK      Tceck                 0.201   U2/MEM/U104/_o6580<3>
                                                       U2/MEM/U104/_o6580_1
    -------------------------------------------------  ---------------------------
    Total                                      7.202ns (0.546ns logic, 6.656ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o6580_2 (SLICE_X7Y92.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U103/BWD (FF)
  Destination:          U2/MEM/U104/_o6580_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.884ns (Levels of Logic = 3)
  Clock Path Skew:      0.063ns (0.660 - 0.597)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U103/BWD to U2/MEM/U104/_o6580_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.BQ      Tcko                  0.259   U2/wd
                                                       U2/U103/BWD
    SLICE_X43Y45.B5      net (fanout=4)        0.672   U2/wd
    SLICE_X43Y45.B       Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X76Y15.B4      net (fanout=21)       1.911   U2/MEM/U104/we_full_AND_2_o
    SLICE_X76Y15.B       Tilo                  0.043   U2/MEM/U104/_o5764<2>
                                                       U2/MEM/U104/_n024011
    SLICE_X4Y81.D2       net (fanout=256)      4.009   U2/MEM/U104/_n02401
    SLICE_X4Y81.D        Tilo                  0.043   U2/MEM/U104/_o6572<7>
                                                       U2/MEM/U104/_n03441
    SLICE_X7Y92.CE       net (fanout=8)        0.703   U2/MEM/U104/_n0344
    SLICE_X7Y92.CLK      Tceck                 0.201   U2/MEM/U104/_o6580<3>
                                                       U2/MEM/U104/_o6580_2
    -------------------------------------------------  ---------------------------
    Total                                      7.884ns (0.589ns logic, 7.295ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/full (FF)
  Destination:          U2/MEM/U104/_o6580_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.543ns (Levels of Logic = 3)
  Clock Path Skew:      -0.189ns (1.099 - 1.288)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/full to U2/MEM/U104/_o6580_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y45.BQ      Tcko                  0.223   U2/MEM/U104/full
                                                       U2/MEM/U104/full
    SLICE_X43Y45.B2      net (fanout=3)        0.367   U2/MEM/U104/full
    SLICE_X43Y45.B       Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X76Y15.B4      net (fanout=21)       1.911   U2/MEM/U104/we_full_AND_2_o
    SLICE_X76Y15.B       Tilo                  0.043   U2/MEM/U104/_o5764<2>
                                                       U2/MEM/U104/_n024011
    SLICE_X4Y81.D2       net (fanout=256)      4.009   U2/MEM/U104/_n02401
    SLICE_X4Y81.D        Tilo                  0.043   U2/MEM/U104/_o6572<7>
                                                       U2/MEM/U104/_n03441
    SLICE_X7Y92.CE       net (fanout=8)        0.703   U2/MEM/U104/_n0344
    SLICE_X7Y92.CLK      Tceck                 0.201   U2/MEM/U104/_o6580<3>
                                                       U2/MEM/U104/_o6580_2
    -------------------------------------------------  ---------------------------
    Total                                      7.543ns (0.553ns logic, 6.990ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/wrPtr_7 (FF)
  Destination:          U2/MEM/U104/_o6580_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.202ns (Levels of Logic = 2)
  Clock Path Skew:      -0.189ns (1.099 - 1.288)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/wrPtr_7 to U2/MEM/U104/_o6580_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y44.BQ      Tcko                  0.259   U2/MEM/U104/wrPtr<8>
                                                       U2/MEM/U104/wrPtr_7
    SLICE_X76Y15.B2      net (fanout=20)       1.944   U2/MEM/U104/wrPtr<7>
    SLICE_X76Y15.B       Tilo                  0.043   U2/MEM/U104/_o5764<2>
                                                       U2/MEM/U104/_n024011
    SLICE_X4Y81.D2       net (fanout=256)      4.009   U2/MEM/U104/_n02401
    SLICE_X4Y81.D        Tilo                  0.043   U2/MEM/U104/_o6572<7>
                                                       U2/MEM/U104/_n03441
    SLICE_X7Y92.CE       net (fanout=8)        0.703   U2/MEM/U104/_n0344
    SLICE_X7Y92.CLK      Tceck                 0.201   U2/MEM/U104/_o6580<3>
                                                       U2/MEM/U104/_o6580_2
    -------------------------------------------------  ---------------------------
    Total                                      7.202ns (0.546ns logic, 6.656ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o8676_2 (SLICE_X58Y63.A4), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U2/MEM/U104/_o8676_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.684ns (Levels of Logic = 2)
  Clock Path Skew:      1.600ns (3.765 - 2.165)
  Source Clock:         U2/mclk rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U2/MEM/U104/_o8676_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOPADOP0Trcko_DOPA            1.008   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y63.B3      net (fanout=2)        0.572   ram_data_out<26>
    SLICE_X58Y63.B       Tilo                  0.036   U2/MEM/U104/_o8676<3>
                                                       U2/U103/Mmux_MMDo191
    SLICE_X58Y63.A4      net (fanout=130)      0.220   U2/MBDi<26>
    SLICE_X58Y63.CLK     Tah         (-Th)     0.152   U2/MEM/U104/_o8676<3>
                                                       U2/MEM/U104/data_trst_511<2>LogicTrst1
                                                       U2/MEM/U104/_o8676_2
    -------------------------------------------------  ---------------------------
    Total                                      1.684ns (0.892ns logic, 0.792ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U103/MWord_26 (FF)
  Destination:          U2/MEM/U104/_o8676_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 2)
  Clock Path Skew:      0.182ns (0.667 - 0.485)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U103/MWord_26 to U2/MEM/U104/_o8676_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.CQ      Tcko                  0.118   U2/U103/MWord<27>
                                                       U2/U103/MWord_26
    SLICE_X58Y63.B6      net (fanout=1)        0.258   U2/U103/MWord<26>
    SLICE_X58Y63.B       Tilo                  0.028   U2/MEM/U104/_o8676<3>
                                                       U2/U103/Mmux_MMDo191
    SLICE_X58Y63.A4      net (fanout=130)      0.134   U2/MBDi<26>
    SLICE_X58Y63.CLK     Tah         (-Th)     0.059   U2/MEM/U104/_o8676<3>
                                                       U2/MEM/U104/data_trst_511<2>LogicTrst1
                                                       U2/MEM/U104/_o8676_2
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.087ns logic, 0.392ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_13 (FF)
  Destination:          U2/MEM/U104/_o8676_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.314 - 0.327)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_13 to U2/MEM/U104/_o8676_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y58.BQ      Tcko                  0.100   SW_OK<15>
                                                       U9/SW_OK_13
    SLICE_X58Y63.B5      net (fanout=79)       0.796   SW_OK<13>
    SLICE_X58Y63.B       Tilo                  0.028   U2/MEM/U104/_o8676<3>
                                                       U2/U103/Mmux_MMDo191
    SLICE_X58Y63.A4      net (fanout=130)      0.134   U2/MBDi<26>
    SLICE_X58Y63.CLK     Tah         (-Th)     0.059   U2/MEM/U104/_o8676<3>
                                                       U2/MEM/U104/data_trst_511<2>LogicTrst1
                                                       U2/MEM/U104/_o8676_2
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.069ns logic, 0.930ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o8668_2 (SLICE_X57Y62.A4), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U2/MEM/U104/_o8668_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.702ns (Levels of Logic = 2)
  Clock Path Skew:      1.601ns (3.766 - 2.165)
  Source Clock:         U2/mclk rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U2/MEM/U104/_o8668_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO0  Trcko_DOA             1.008   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y62.B3      net (fanout=2)        0.562   ram_data_out<18>
    SLICE_X57Y62.B       Tilo                  0.036   U2/MEM/U104/_o8668<3>
                                                       U2/U103/Mmux_MMDo101
    SLICE_X57Y62.A4      net (fanout=129)      0.214   U2/MBDi<18>
    SLICE_X57Y62.CLK     Tah         (-Th)     0.118   U2/MEM/U104/_o8668<3>
                                                       U2/MEM/U104/data_trst_510<2>LogicTrst1
                                                       U2/MEM/U104/_o8668_2
    -------------------------------------------------  ---------------------------
    Total                                      1.702ns (0.926ns logic, 0.776ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U103/MWord_18 (FF)
  Destination:          U2/MEM/U104/_o8668_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 2)
  Clock Path Skew:      0.182ns (0.668 - 0.486)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U103/MWord_18 to U2/MEM/U104/_o8668_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.CQ      Tcko                  0.100   U2/U103/MWord<19>
                                                       U2/U103/MWord_18
    SLICE_X57Y62.B1      net (fanout=1)        0.424   U2/U103/MWord<18>
    SLICE_X57Y62.B       Tilo                  0.028   U2/MEM/U104/_o8668<3>
                                                       U2/U103/Mmux_MMDo101
    SLICE_X57Y62.A4      net (fanout=129)      0.132   U2/MBDi<18>
    SLICE_X57Y62.CLK     Tah         (-Th)     0.032   U2/MEM/U104/_o8668<3>
                                                       U2/MEM/U104/data_trst_510<2>LogicTrst1
                                                       U2/MEM/U104/_o8668_2
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.096ns logic, 0.556ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.996ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_13 (FF)
  Destination:          U2/MEM/U104/_o8668_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.315 - 0.327)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_13 to U2/MEM/U104/_o8668_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y58.BQ      Tcko                  0.100   SW_OK<15>
                                                       U9/SW_OK_13
    SLICE_X57Y62.B6      net (fanout=79)       0.756   SW_OK<13>
    SLICE_X57Y62.B       Tilo                  0.028   U2/MEM/U104/_o8668<3>
                                                       U2/U103/Mmux_MMDo101
    SLICE_X57Y62.A4      net (fanout=129)      0.132   U2/MBDi<18>
    SLICE_X57Y62.CLK     Tah         (-Th)     0.032   U2/MEM/U104/_o8668<3>
                                                       U2/MEM/U104/data_trst_510<2>LogicTrst1
                                                       U2/MEM/U104/_o8668_2
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.096ns logic, 0.888ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o8668_5 (SLICE_X56Y61.C5), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U2/MEM/U104/_o8668_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.704ns (Levels of Logic = 2)
  Clock Path Skew:      1.601ns (3.766 - 2.165)
  Source Clock:         U2/mclk rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U2/MEM/U104/_o8668_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y12.DOADO3  Trcko_DOA             1.008   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X56Y61.D2      net (fanout=2)        0.631   ram_data_out<21>
    SLICE_X56Y61.D       Tilo                  0.036   U2/MEM/U104/_o8668<5>
                                                       U2/U103/Mmux_MMDo141
    SLICE_X56Y61.C5      net (fanout=129)      0.147   U2/MBDi<21>
    SLICE_X56Y61.CLK     Tah         (-Th)     0.118   U2/MEM/U104/_o8668<5>
                                                       U2/MEM/U104/data_trst_510<5>LogicTrst1
                                                       U2/MEM/U104/_o8668_5
    -------------------------------------------------  ---------------------------
    Total                                      1.704ns (0.926ns logic, 0.778ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U103/MWord_21 (FF)
  Destination:          U2/MEM/U104/_o8668_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 2)
  Clock Path Skew:      0.183ns (0.670 - 0.487)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U103/MWord_21 to U2/MEM/U104/_o8668_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y61.BQ      Tcko                  0.100   U2/U103/MWord<23>
                                                       U2/U103/MWord_21
    SLICE_X56Y61.D5      net (fanout=1)        0.323   U2/U103/MWord<21>
    SLICE_X56Y61.D       Tilo                  0.028   U2/MEM/U104/_o8668<5>
                                                       U2/U103/Mmux_MMDo141
    SLICE_X56Y61.C5      net (fanout=129)      0.096   U2/MBDi<21>
    SLICE_X56Y61.CLK     Tah         (-Th)     0.033   U2/MEM/U104/_o8668<5>
                                                       U2/MEM/U104/data_trst_510<5>LogicTrst1
                                                       U2/MEM/U104/_o8668_5
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.095ns logic, 0.419ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.966ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_14 (FF)
  Destination:          U2/MEM/U104/_o8668_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.956ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.317 - 0.327)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_14 to U2/MEM/U104/_o8668_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y58.CQ      Tcko                  0.100   SW_OK<15>
                                                       U9/SW_OK_14
    SLICE_X56Y61.D4      net (fanout=81)       0.765   SW_OK<14>
    SLICE_X56Y61.D       Tilo                  0.028   U2/MEM/U104/_o8668<5>
                                                       U2/U103/Mmux_MMDo141
    SLICE_X56Y61.C5      net (fanout=129)      0.096   U2/MBDi<21>
    SLICE_X56Y61.CLK     Tah         (-Th)     0.033   U2/MEM/U104/_o8668<5>
                                                       U2/MEM/U104/data_trst_510<5>LogicTrst1
                                                       U2/MEM/U104/_o8668_5
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.095ns logic, 0.861ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.905ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: U2/MEM/U102/Mram_data/CLKARDCLK
  Logical resource: U2/MEM/U102/Mram_data/CLKARDCLK
  Location pin: RAMB18_X0Y25.CLKARDCLK
  Clock network: clk_100MHz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: clk_100MHz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Location pin: RAMB36_X2Y10.CLKARDCLKU
  Clock network: clk_100MHz_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    7.856|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 121995 paths, 0 nets, and 34334 connections

Design statistics:
   Minimum period:   7.856ns{1}   (Maximum frequency: 127.291MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 14 20:21:22 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5233 MB



