{
    "CompileStatus": "Successful",
    "MlibObjs": {},
    "PrevCompiledModules": {},
    "PEModules": [],
    "NameTable": {
        "_vcs_DPI_package": [
            "_vcs_DPI_package",
            "uM9F1",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "vcs_paramclassrepository": [
            "vcs_paramclassrepository",
            "hEeZs",
            "module"
        ],
        "_vcs_unit__2919397984": [
            "_vcs_unit__2919397984",
            "ACK5W",
            "module"
        ],
        "my_if": [
            "my_if",
            "qKzhu",
            "module"
        ],
        "top_tb": [
            "top_tb",
            "W0eJz",
            "module"
        ],
        "uvm_pkg": [
            "uvm_pkg",
            "zr7M1",
            "module"
        ],
        "dut": [
            "dut",
            "qKwL8",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CurCompileUdps": {},
    "Misc": {
        "default_output_dir": "csrc",
        "cwd": "/home/patrick/uvm_example/example_and_uvm_source_code/puvm/src/ch6/section6.6/6.6.3/sequence",
        "csrc": "csrc",
        "csrc_abs": "/home/patrick/uvm_example/example_and_uvm_source_code/puvm/src/ch6/section6.6/6.6.3/sequence/csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/patrick/uvm_example/example_and_uvm_source_code/puvm/src/ch6/section6.6/6.6.3/sequence/simv.daidir",
        "archive_dir": "archive.0"
    },
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "vcs_paramclassrepository",
        "vcs_paramclassrepository",
        "_vcs_DPI_package",
        "_vcs_DPI_package",
        "_vcs_unit__2919397984",
        "_vcs_unit__2919397984",
        "std",
        "std",
        "uvm_pkg",
        "uvm_pkg",
        "dut",
        "dut",
        "my_if",
        "my_if",
        "top_tb",
        "top_tb"
    ],
    "LVLData": [
        "SIM"
    ],
    "stat": {
        "quadSpeed": 32079.307656826386,
        "ru_self_cgstart": {
            "ru_nivcsw": 402,
            "ru_minflt": 19684,
            "ru_utime_sec": 5.637632,
            "ru_majflt": 0,
            "ru_maxrss_kb": 145680,
            "ru_stime_sec": 0.27988200000000002,
            "ru_nvcsw": 27
        },
        "ru_childs_end": {
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_utime_sec": 0.0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_nvcsw": 0
        },
        "ru_childs_cgstart": {
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_utime_sec": 0.0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_nvcsw": 0
        },
        "mopSpeed": 87835.091476355956,
        "ru_self_end": {
            "ru_nivcsw": 410,
            "ru_minflt": 21389,
            "ru_utime_sec": 8.3020910000000008,
            "ru_majflt": 0,
            "ru_maxrss_kb": 149184,
            "ru_stime_sec": 0.43589899999999998,
            "ru_nvcsw": 28
        },
        "nMops": 234033,
        "nQuads": 85474,
        "totalObjSize": 9021079,
        "Frontend(%)": 67.906169662558497,
        "mop/quad": 2.7380606968200856,
        "outputSizePerQuad": 105.0,
        "CodeGen(%)": 32.093830337441496
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 326161
    },
    "CompileProcesses": [
        "cgproc.13756.json"
    ]
}