
---------- Begin Simulation Statistics ----------
final_tick                               158890032000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 286930                       # Simulator instruction rate (inst/s)
host_mem_usage                                 676924                       # Number of bytes of host memory used
host_op_rate                                   287493                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   348.52                       # Real time elapsed on the host
host_tick_rate                              455902374                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158890                       # Number of seconds simulated
sim_ticks                                158890032000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.588900                       # CPI: cycles per instruction
system.cpu.discardedOps                        189405                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        26308165                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.629366                       # IPC: instructions per cycle
system.cpu.numCycles                        158890032                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132581867                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114587                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        295228                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           76                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       681823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          554                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365307                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            554                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485817                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735510                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103822                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101813                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904507                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65376                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51336313                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51336313                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51336823                       # number of overall hits
system.cpu.dcache.overall_hits::total        51336823                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       727338                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         727338                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       735247                       # number of overall misses
system.cpu.dcache.overall_misses::total        735247                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33114423000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33114423000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33114423000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33114423000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063651                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063651                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52072070                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52072070                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013970                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013970                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014120                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45528.245465                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45528.245465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45038.501347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45038.501347                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        94511                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3439                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.482117                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       626881                       # number of writebacks
system.cpu.dcache.writebacks::total            626881                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52437                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52437                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682806                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682806                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  30215838000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30215838000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  31023137999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31023137999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44770.770824                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44770.770824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45434.776494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45434.776494                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681782                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40725926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40725926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388643                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388643                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13478161000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13478161000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114569                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114569                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34680.055990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34680.055990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12685359000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12685359000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32685.126305                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32685.126305                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10610387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10610387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19636262000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19636262000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57976.238208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57976.238208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51902                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51902                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286793                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286793                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17530479000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17530479000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61125.895681                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61125.895681                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    807299999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    807299999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102125.237065                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102125.237065                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.553054                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019705                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682806                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.185190                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.553054                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104827098                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104827098                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685821                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474958                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024869                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278016                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278016                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278016                       # number of overall hits
system.cpu.icache.overall_hits::total        10278016                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68485000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68485000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68485000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68485000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278696                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278696                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278696                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278696                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100713.235294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100713.235294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100713.235294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100713.235294                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           39                       # number of writebacks
system.cpu.icache.writebacks::total                39                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67125000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67125000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98713.235294                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98713.235294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98713.235294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98713.235294                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278016                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278016                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68485000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68485000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100713.235294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100713.235294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67125000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67125000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98713.235294                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98713.235294                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           519.464150                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15115.729412                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   519.464150                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.253645                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.253645                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          641                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          641                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.312988                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558072                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558072                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 158890032000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               502811                       # number of demand (read+write) hits
system.l2.demand_hits::total                   502833                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data              502811                       # number of overall hits
system.l2.overall_hits::total                  502833                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179995                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180653                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            179995                       # number of overall misses
system.l2.overall_misses::total                180653                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64584000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18402777000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18467361000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64584000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18402777000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18467361000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682806                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683486                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682806                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683486                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.967647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.263611                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.264311                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.967647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.263611                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.264311                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98151.975684                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102240.490014                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102225.598246                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98151.975684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102240.490014                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102225.598246                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68647                       # number of writebacks
system.l2.writebacks::total                     68647                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180647                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180647                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51424000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14802320000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14853744000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51424000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14802320000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14853744000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.967647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.263602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.264302                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.967647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.263602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264302                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78151.975684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82240.136897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82225.245922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78151.975684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82240.136897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82225.245922                       # average overall mshr miss latency
system.l2.replacements                         115135                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       626881                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           626881                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       626881                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       626881                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            159077                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                159077                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127716                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13322171000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13322171000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.445325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104310.900749                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104310.900749                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10767851000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10767851000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.445325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84310.900749                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84310.900749                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64584000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64584000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.967647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98151.975684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98151.975684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51424000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51424000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.967647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78151.975684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78151.975684                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        343734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            343734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5080606000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5080606000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.132013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97182.539834                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97182.539834                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52273                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52273                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4034469000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4034469000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.131998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77180.743405                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77180.743405                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63865.338487                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365225                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180671                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.556415                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.588366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       109.073513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63739.676607                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974508                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65457                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11102519                       # Number of tag accesses
system.l2.tags.data_accesses                 11102519                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     68647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012761378750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4106                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4106                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464290                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64620                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180647                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68647                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180647                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68647                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.36                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180647                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68647                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.991963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.133647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.763703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3849     93.74%     93.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          256      6.23%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4106                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.715051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.687424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.974037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2640     64.30%     64.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      0.85%     65.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1404     34.19%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      0.49%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4106                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11561408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4393408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     72.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  158729351000                       # Total gap between requests
system.mem_ctrls.avgGap                     636715.49                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11518272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4392448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 265038.652644994145                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 72492099.441455215216                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 27644578.736065711826                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          658                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       179989                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        68647                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17653000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5547968750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3687507607000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26828.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30823.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  53716952.04                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11519296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11561408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4393408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4393408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          658                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       179989                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         180647                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        68647                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         68647                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       265039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     72498544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         72763583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       265039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       265039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     27650621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        27650621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     27650621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       265039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     72498544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       100414203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               180631                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               68632                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4224                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2178790500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             903155000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5565621750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12062.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30812.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              126650                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              51577                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           75.15                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        71036                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   224.573906                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   125.819926                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   280.481986                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        45151     63.56%     63.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5772      8.13%     71.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4335      6.10%     77.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1084      1.53%     79.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8180     11.52%     90.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          835      1.18%     92.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          400      0.56%     92.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          385      0.54%     93.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4894      6.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        71036                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11560384                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4392448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               72.757138                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               27.644579                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.78                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       257147100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       136676925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      647376660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     181562040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12542343840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  29474025690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  36193540320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   79432672575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.922315                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  93782089750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5305560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  59802382250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       250049940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       132904695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      642328680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     176697000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12542343840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28704410550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  36841637280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   79290371985                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.026723                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  95474512250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5305560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  58109959750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52931                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68647                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45934                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127716                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127716                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52931                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       475875                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 475875                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15954816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15954816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180647                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180647    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180647                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           569816000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          974872000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       695528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          101389                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286793                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286793                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396013                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1399                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047394                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2048793                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     83819968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               83865984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115135                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4393408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           798621                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000791                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 797989     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    632      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             798621                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 158890032000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2619147000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2040000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2048423994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
