=====
SETUP
-11.099
33.633
22.534
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.638
3.021
cpu_1/control_bypass_ex/n8_s0
4.648
5.211
cpu_1/control_bypass_ex/n9_s0
5.211
5.261
cpu_1/control_bypass_ex/n10_s0
5.261
5.311
cpu_1/control_bypass_ex/n11_s0
5.311
5.361
cpu_1/ALUInA_30_s11
6.928
7.389
cpu_1/ALUInA_29_s4
8.756
8.991
cpu_1/ALUInA_1_s1
10.789
11.306
cpu_1/ALUInA_1_s0
12.421
12.686
cpu_1/cpu_alu/unsigned_sub_1_s
14.211
14.767
cpu_1/cpu_alu/unsigned_sub_2_s
14.767
14.817
cpu_1/cpu_alu/unsigned_sub_3_s
14.817
15.113
cpu_1/data_addr_Z_2_s42
16.058
16.321
cpu_1/data_addr_Z_2_s19
16.458
16.721
cpu_1/data_addr_Z_2_s17
17.622
18.148
cpu_1/data_addr_Z_2_s15
20.763
21.026
flashController/n7_s5
23.421
23.656
flashController/n7_s2
25.068
25.529
bu/data_read_31_s6
27.661
28.122
flashController/n1277_s1
30.679
30.942
flashController/n543_s17
32.153
32.418
flashController/n543_s15
33.117
33.633
flashController/data_out_30_s0
33.633
=====
SETUP
-11.062
33.612
22.550
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.638
3.021
cpu_1/control_bypass_ex/n8_s0
4.648
5.211
cpu_1/control_bypass_ex/n9_s0
5.211
5.261
cpu_1/control_bypass_ex/n10_s0
5.261
5.311
cpu_1/control_bypass_ex/n11_s0
5.311
5.361
cpu_1/ALUInA_30_s11
6.928
7.389
cpu_1/ALUInA_29_s4
8.756
8.991
cpu_1/ALUInA_1_s1
10.789
11.306
cpu_1/ALUInA_1_s0
12.421
12.686
cpu_1/cpu_alu/unsigned_sub_1_s
14.211
14.767
cpu_1/cpu_alu/unsigned_sub_2_s
14.767
14.817
cpu_1/cpu_alu/unsigned_sub_3_s
14.817
15.113
cpu_1/data_addr_Z_2_s42
16.058
16.321
cpu_1/data_addr_Z_2_s19
16.458
16.721
cpu_1/data_addr_Z_2_s17
17.622
18.148
cpu_1/data_addr_Z_2_s15
20.763
21.026
flashController/n7_s5
23.421
23.656
flashController/n7_s2
25.068
25.529
bu/data_read_31_s6
27.661
28.122
flashController/n1277_s1
30.679
30.942
flashController/n573_s17
32.189
32.651
flashController/n573_s15
33.349
33.612
flashController/data_out_0_s0
33.612
=====
SETUP
-11.062
33.612
22.550
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.638
3.021
cpu_1/control_bypass_ex/n8_s0
4.648
5.211
cpu_1/control_bypass_ex/n9_s0
5.211
5.261
cpu_1/control_bypass_ex/n10_s0
5.261
5.311
cpu_1/control_bypass_ex/n11_s0
5.311
5.361
cpu_1/ALUInA_30_s11
6.928
7.389
cpu_1/ALUInA_29_s4
8.756
8.991
cpu_1/ALUInA_1_s1
10.789
11.306
cpu_1/ALUInA_1_s0
12.421
12.686
cpu_1/cpu_alu/unsigned_sub_1_s
14.211
14.767
cpu_1/cpu_alu/unsigned_sub_2_s
14.767
14.817
cpu_1/cpu_alu/unsigned_sub_3_s
14.817
15.113
cpu_1/data_addr_Z_2_s42
16.058
16.321
cpu_1/data_addr_Z_2_s19
16.458
16.721
cpu_1/data_addr_Z_2_s17
17.622
18.148
cpu_1/data_addr_Z_2_s15
20.763
21.026
flashController/n7_s5
23.421
23.656
flashController/n7_s2
25.068
25.529
bu/data_read_31_s6
27.661
28.122
flashController/n1277_s1
30.679
30.942
flashController/n557_s18
32.189
32.651
flashController/n557_s15
33.349
33.612
flashController/data_out_16_s0
33.612
=====
SETUP
-11.027
33.577
22.550
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.638
3.021
cpu_1/control_bypass_ex/n8_s0
4.648
5.211
cpu_1/control_bypass_ex/n9_s0
5.211
5.261
cpu_1/control_bypass_ex/n10_s0
5.261
5.311
cpu_1/control_bypass_ex/n11_s0
5.311
5.361
cpu_1/ALUInA_30_s11
6.928
7.389
cpu_1/ALUInA_29_s4
8.756
8.991
cpu_1/ALUInA_1_s1
10.789
11.306
cpu_1/ALUInA_1_s0
12.421
12.686
cpu_1/cpu_alu/unsigned_sub_1_s
14.211
14.767
cpu_1/cpu_alu/unsigned_sub_2_s
14.767
14.817
cpu_1/cpu_alu/unsigned_sub_3_s
14.817
15.113
cpu_1/data_addr_Z_2_s42
16.058
16.321
cpu_1/data_addr_Z_2_s19
16.458
16.721
cpu_1/data_addr_Z_2_s17
17.622
18.148
cpu_1/data_addr_Z_2_s15
20.763
21.026
flashController/n7_s5
23.421
23.656
flashController/n7_s2
25.068
25.529
bu/data_read_31_s6
27.661
28.122
flashController/n1277_s1
30.679
30.942
flashController/n561_s16
32.821
33.111
flashController/n561_s15
33.116
33.577
flashController/data_out_12_s0
33.577
=====
SETUP
-11.007
33.542
22.535
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.256
cpu_1/n10889_s24
17.451
17.912
cpu_1/n10889_s20
18.949
19.212
cpu_1/n10889_s14
20.134
20.397
cpu_1/n10889_s6
21.091
21.353
cpu_1/n10889_s4
21.546
21.808
clint_inst/n675_s3
23.797
24.059
bu/data_read_24_s14
25.434
25.951
bu/data_read_24_s8
26.278
26.541
flashController/n555_s22
28.994
29.257
flashController/n546_s29
30.486
30.983
flashController/n554_s18
32.562
33.023
flashController/n554_s15
33.026
33.542
flashController/data_out_19_s0
33.542
=====
SETUP
-11.006
33.581
22.575
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
17.158
cpu_1/n10892_s17
18.426
18.887
cpu_1/n10892_s11
19.044
19.561
cpu_1/n10892_s6
19.563
20.061
cpu_1/n10892_s4
20.218
20.679
bu/data_read_31_s24
22.694
22.957
clint_inst/n675_s12
25.856
26.372
clint_inst/n675_s6
26.374
26.891
bu/data_read_24_s11
27.762
28.288
bu/data_read_24_s6
29.858
30.384
bu/data_read_0_s6
31.169
31.696
bu/data_read_0_s
33.064
33.581
cpu_1/MEMWB_DMemOut_0_s0
33.581
=====
SETUP
-10.964
33.539
22.575
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.256
cpu_1/n10889_s24
17.451
17.912
cpu_1/n10889_s20
18.949
19.212
cpu_1/n10889_s14
20.134
20.397
cpu_1/n10889_s6
21.091
21.353
cpu_1/n10889_s4
21.546
21.808
clint_inst/n675_s3
23.797
24.059
bu/data_read_24_s14
25.434
25.951
bu/data_read_24_s8
26.278
26.541
flashController/n555_s22
28.994
29.257
flashController/n555_s25
30.171
30.433
flashController/n557_s23
31.604
32.121
flashController/n570_s15
33.013
33.539
flashController/data_out_3_s0
33.539
=====
SETUP
-10.950
33.506
22.556
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.256
cpu_1/n10889_s24
17.451
17.912
cpu_1/n10889_s20
18.949
19.212
cpu_1/n10889_s14
20.134
20.397
cpu_1/n10889_s6
21.091
21.353
cpu_1/n10889_s4
21.546
21.808
clint_inst/n675_s3
23.797
24.059
bu/data_read_24_s14
25.434
25.951
bu/data_read_24_s8
26.278
26.541
flashController/n542_s29
30.396
30.912
flashController/n546_s24
30.919
31.441
flashController/n546_s19
32.461
32.987
flashController/n546_s15
32.989
33.506
flashController/data_out_27_s0
33.506
=====
SETUP
-10.942
33.496
22.554
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.256
cpu_1/n10889_s24
17.451
17.912
cpu_1/n10889_s20
18.949
19.212
cpu_1/n10889_s14
20.134
20.397
cpu_1/n10889_s6
21.091
21.353
cpu_1/n10889_s4
21.546
21.808
clint_inst/n675_s3
23.797
24.059
bu/data_read_24_s14
25.434
25.951
bu/data_read_24_s8
26.278
26.541
flashController/n542_s29
30.396
30.912
flashController/n546_s24
30.919
31.441
flashController/n566_s16
32.461
32.977
flashController/n566_s15
32.979
33.496
flashController/data_out_7_s0
33.496
=====
SETUP
-10.940
33.461
22.521
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.062
cpu_1/cpu_alu/unsigned_sub_29_s
17.062
17.112
cpu_1/cpu_alu/unsigned_sub_30_s
17.112
17.356
cpu_1/n10887_s19
18.718
19.244
cpu_1/n10887_s16
19.247
19.708
cpu_1/n10887_s10
19.711
20.208
cpu_1/n10887_s4
20.942
21.463
bu/data_read_24_s13
24.078
24.493
bu/data_read_31_s23
25.434
25.961
ppu_inst/n33525_s2
27.053
27.468
ppu_inst/n33454_s2
30.384
30.846
ppu_inst/fifo_data/fifo_sc_inst/n7_s1
31.773
32.299
ppu_inst/fifo_data/fifo_sc_inst/gowin_add_SDPB_mem_mem_0_0_s
33.461
=====
SETUP
-10.906
33.441
22.535
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.256
cpu_1/n10889_s24
17.451
17.912
cpu_1/n10889_s20
18.949
19.212
cpu_1/n10889_s14
20.134
20.397
cpu_1/n10889_s6
21.091
21.353
cpu_1/n10889_s4
21.546
21.808
clint_inst/n675_s3
23.797
24.059
bu/data_read_24_s14
25.434
25.951
bu/data_read_24_s8
26.278
26.541
flashController/n555_s22
28.994
29.257
flashController/n546_s29
30.486
30.983
flashController/n558_s18
32.522
32.787
flashController/n558_s15
32.924
33.441
flashController/data_out_15_s0
33.441
=====
SETUP
-10.891
33.476
22.584
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.256
cpu_1/n10889_s24
17.451
17.912
cpu_1/n10889_s20
18.949
19.212
cpu_1/n10889_s14
20.134
20.397
cpu_1/n10889_s6
21.091
21.353
cpu_1/n10889_s4
21.546
21.808
clint_inst/n675_s3
23.797
24.059
bu/data_read_24_s14
25.434
25.951
bu/data_read_24_s8
26.278
26.541
flashController/n555_s22
28.994
29.257
flashController/n555_s25
30.171
30.433
flashController/n557_s23
31.604
32.121
flashController/n572_s15
33.014
33.476
flashController/data_out_1_s0
33.476
=====
SETUP
-10.870
33.414
22.544
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.062
cpu_1/cpu_alu/unsigned_sub_29_s
17.062
17.112
cpu_1/cpu_alu/unsigned_sub_30_s
17.112
17.356
cpu_1/n10887_s19
18.718
19.244
cpu_1/n10887_s16
19.247
19.708
cpu_1/n10887_s10
19.711
20.208
cpu_1/n10887_s4
20.942
21.463
bu/data_read_24_s13
24.078
24.493
bu/data_read_31_s23
25.434
25.961
ppu_inst/n33525_s2
27.053
27.468
ppu_inst/n33454_s2
30.384
30.846
ppu_inst/fifo_data/fifo_sc_inst/wbin_next_0_s3
32.194
32.656
ppu_inst/fifo_data/fifo_sc_inst/wfull_val_s2
32.888
33.414
ppu_inst/fifo_data/fifo_sc_inst/Full_s0
33.414
=====
SETUP
-10.821
33.119
22.299
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.062
cpu_1/cpu_alu/unsigned_sub_29_s
17.062
17.112
cpu_1/cpu_alu/unsigned_sub_30_s
17.112
17.356
cpu_1/n10887_s19
18.718
19.244
cpu_1/n10887_s16
19.247
19.708
cpu_1/n10887_s10
19.711
20.208
cpu_1/n10887_s4
20.942
21.463
bu/data_read_24_s13
24.078
24.493
bu/data_read_31_s23
25.434
25.961
usb/data_out_23_s21
27.466
27.927
usb/data_out_23_s8
28.312
28.574
usb/data_out_23_s4
28.577
29.038
usb/data_out_23_s3
29.953
30.479
usb/n784_s1
31.379
31.644
usb/temp_data_out_4_s0
33.119
=====
SETUP
-10.821
33.119
22.299
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.062
cpu_1/cpu_alu/unsigned_sub_29_s
17.062
17.112
cpu_1/cpu_alu/unsigned_sub_30_s
17.112
17.356
cpu_1/n10887_s19
18.718
19.244
cpu_1/n10887_s16
19.247
19.708
cpu_1/n10887_s10
19.711
20.208
cpu_1/n10887_s4
20.942
21.463
bu/data_read_24_s13
24.078
24.493
bu/data_read_31_s23
25.434
25.961
usb/data_out_23_s21
27.466
27.927
usb/data_out_23_s8
28.312
28.574
usb/data_out_23_s4
28.577
29.038
usb/data_out_23_s3
29.953
30.479
usb/n784_s1
31.379
31.644
usb/temp_data_out_21_s0
33.119
=====
SETUP
-10.812
33.366
22.554
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.638
3.021
cpu_1/control_bypass_ex/n8_s0
4.648
5.211
cpu_1/control_bypass_ex/n9_s0
5.211
5.261
cpu_1/control_bypass_ex/n10_s0
5.261
5.311
cpu_1/control_bypass_ex/n11_s0
5.311
5.361
cpu_1/ALUInA_30_s11
6.928
7.389
cpu_1/ALUInA_29_s4
8.756
8.991
cpu_1/ALUInA_1_s1
10.789
11.306
cpu_1/ALUInA_1_s0
12.421
12.686
cpu_1/cpu_alu/unsigned_sub_1_s
14.211
14.767
cpu_1/cpu_alu/unsigned_sub_2_s
14.767
14.817
cpu_1/cpu_alu/unsigned_sub_3_s
14.817
15.113
cpu_1/data_addr_Z_2_s42
16.058
16.321
cpu_1/data_addr_Z_2_s19
16.458
16.721
cpu_1/data_addr_Z_2_s17
17.622
18.148
cpu_1/data_addr_Z_2_s15
20.763
21.026
flashController/n7_s5
23.421
23.656
flashController/n7_s2
25.068
25.529
bu/data_read_31_s6
27.661
28.122
flashController/n550_s28
31.756
32.018
flashController/n550_s19
32.176
32.692
flashController/n550_s15
32.849
33.366
flashController/data_out_23_s0
33.366
=====
SETUP
-10.797
33.334
22.537
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.256
cpu_1/n10889_s24
17.451
17.912
cpu_1/n10889_s20
18.949
19.212
cpu_1/n10889_s14
20.134
20.397
cpu_1/n10889_s6
21.091
21.353
cpu_1/n10889_s4
21.546
21.808
clint_inst/n675_s3
23.797
24.059
bu/data_read_24_s14
25.434
25.951
bu/data_read_24_s8
26.278
26.541
flashController/n555_s22
28.994
29.257
flashController/n546_s29
30.486
30.983
flashController/n564_s18
32.578
32.868
flashController/n564_s15
32.873
33.334
flashController/data_out_9_s0
33.334
=====
SETUP
-10.797
33.344
22.548
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.256
cpu_1/n10889_s24
17.451
17.912
cpu_1/n10889_s20
18.949
19.212
cpu_1/n10889_s14
20.134
20.397
cpu_1/n10889_s6
21.091
21.353
cpu_1/n10889_s4
21.546
21.808
clint_inst/n675_s3
23.797
24.059
bu/data_read_24_s14
25.434
25.951
bu/data_read_24_s8
26.278
26.541
flashController/n542_s29
30.396
30.912
flashController/n542_s26
31.074
31.601
flashController/n555_s19
32.408
32.924
flashController/n555_s15
33.082
33.344
flashController/data_out_18_s0
33.344
=====
SETUP
-10.786
33.307
22.521
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
17.158
cpu_1/n10892_s17
18.426
18.887
cpu_1/n10892_s11
19.044
19.561
cpu_1/n10892_s6
19.563
20.061
cpu_1/n10892_s4
20.218
20.679
bu/data_read_31_s24
22.694
22.957
clint_inst/n675_s12
25.856
26.372
clint_inst/n675_s6
26.374
26.891
bu/data_read_24_s11
27.762
28.288
mem/n355_s8
29.192
29.713
mem/n355_s5
30.253
30.516
mem/data_mem_2_s5
30.523
30.984
mem/data_mem_2_data_mem_2_0_0_s
33.307
=====
SETUP
-10.761
33.284
22.523
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.256
cpu_1/n10889_s24
17.451
17.912
cpu_1/n10889_s20
18.949
19.212
cpu_1/n10889_s14
20.134
20.397
cpu_1/n10889_s6
21.091
21.353
cpu_1/n10889_s4
21.546
21.808
clint_inst/n675_s3
23.797
24.059
bu/data_read_24_s14
25.434
25.951
bu/data_read_24_s8
26.278
26.541
flashController/n555_s22
28.994
29.257
flashController/n565_s20
30.744
31.266
flashController/n565_s18
32.204
32.666
flashController/n565_s15
32.823
33.284
flashController/data_out_8_s0
33.284
=====
SETUP
-10.753
33.311
22.558
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.638
3.021
cpu_1/control_bypass_ex/n8_s0
4.648
5.211
cpu_1/control_bypass_ex/n9_s0
5.211
5.261
cpu_1/control_bypass_ex/n10_s0
5.261
5.311
cpu_1/control_bypass_ex/n11_s0
5.311
5.361
cpu_1/ALUInA_30_s11
6.928
7.389
cpu_1/ALUInA_29_s4
8.756
8.991
cpu_1/ALUInA_1_s1
10.789
11.306
cpu_1/ALUInA_1_s0
12.421
12.686
cpu_1/cpu_alu/unsigned_sub_1_s
14.211
14.767
cpu_1/cpu_alu/unsigned_sub_2_s
14.767
14.817
cpu_1/cpu_alu/unsigned_sub_3_s
14.817
15.113
cpu_1/data_addr_Z_2_s42
16.058
16.321
cpu_1/data_addr_Z_2_s19
16.458
16.721
cpu_1/data_addr_Z_2_s17
17.622
18.148
cpu_1/data_addr_Z_2_s15
20.763
21.026
flashController/n7_s5
23.421
23.656
flashController/n7_s2
25.068
25.529
bu/data_read_31_s6
27.661
28.122
flashController/n1277_s1
30.679
30.942
flashController/n545_s17
32.277
32.692
flashController/n545_s15
32.849
33.311
flashController/data_out_28_s0
33.311
=====
SETUP
-10.712
33.051
22.339
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.638
3.021
cpu_1/control_bypass_ex/n8_s0
4.648
5.211
cpu_1/control_bypass_ex/n9_s0
5.211
5.261
cpu_1/control_bypass_ex/n10_s0
5.261
5.311
cpu_1/control_bypass_ex/n11_s0
5.311
5.361
cpu_1/ALUInA_30_s11
6.928
7.389
cpu_1/ALUInA_29_s4
8.756
8.991
cpu_1/ALUInA_1_s1
10.789
11.306
cpu_1/ALUInA_1_s0
12.421
12.686
cpu_1/cpu_alu/unsigned_sub_1_s
14.211
14.767
cpu_1/cpu_alu/unsigned_sub_2_s
14.767
14.817
cpu_1/cpu_alu/unsigned_sub_3_s
14.817
15.113
cpu_1/data_addr_Z_2_s42
16.058
16.321
cpu_1/data_addr_Z_2_s19
16.458
16.721
cpu_1/data_addr_Z_2_s17
17.622
18.148
cpu_1/data_addr_Z_2_s15
20.763
21.026
flashController/n7_s5
23.421
23.656
flashController/n7_s2
25.068
25.529
bu/data_read_31_s6
27.661
28.122
flashController/n1303_s3
30.621
30.886
flashController/flash_data_in_7_s0
33.051
=====
SETUP
-10.684
33.007
22.323
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.638
3.021
cpu_1/control_bypass_ex/n8_s0
4.648
5.211
cpu_1/control_bypass_ex/n9_s0
5.211
5.261
cpu_1/control_bypass_ex/n10_s0
5.261
5.311
cpu_1/control_bypass_ex/n11_s0
5.311
5.361
cpu_1/ALUInA_30_s11
6.928
7.389
cpu_1/ALUInA_29_s4
8.756
8.991
cpu_1/ALUInA_1_s1
10.789
11.306
cpu_1/ALUInA_1_s0
12.421
12.686
cpu_1/cpu_alu/unsigned_sub_1_s
14.211
14.767
cpu_1/cpu_alu/unsigned_sub_2_s
14.767
14.817
cpu_1/cpu_alu/unsigned_sub_3_s
14.817
15.113
cpu_1/data_addr_Z_2_s42
16.058
16.321
cpu_1/data_addr_Z_2_s19
16.458
16.721
cpu_1/data_addr_Z_2_s17
17.622
18.148
cpu_1/data_addr_Z_2_s15
20.763
21.026
flashController/n7_s5
23.421
23.656
flashController/n7_s2
25.068
25.529
bu/data_read_31_s6
27.661
28.122
flashController/n1279_s4
29.377
29.792
flashController/flash_address_5_s0
33.007
=====
SETUP
-10.679
33.238
22.559
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_1_s1
2.638
3.021
cpu_1/control_bypass_ex/n8_s0
4.648
5.211
cpu_1/control_bypass_ex/n9_s0
5.211
5.261
cpu_1/control_bypass_ex/n10_s0
5.261
5.311
cpu_1/control_bypass_ex/n11_s0
5.311
5.361
cpu_1/ALUInA_30_s11
6.928
7.389
cpu_1/ALUInA_29_s4
8.756
8.991
cpu_1/ALUInA_1_s1
10.789
11.306
cpu_1/ALUInA_1_s0
12.421
12.686
cpu_1/cpu_alu/unsigned_sub_1_s
14.211
14.767
cpu_1/cpu_alu/unsigned_sub_2_s
14.767
14.817
cpu_1/cpu_alu/unsigned_sub_3_s
14.817
15.113
cpu_1/data_addr_Z_2_s42
16.058
16.321
cpu_1/data_addr_Z_2_s19
16.458
16.721
cpu_1/data_addr_Z_2_s17
17.622
18.148
cpu_1/data_addr_Z_2_s15
20.763
21.026
flashController/n7_s5
23.421
23.656
flashController/n7_s2
25.068
25.529
bu/data_read_31_s6
27.661
28.122
flashController/n1277_s1
30.679
30.942
flashController/n559_s15
32.722
33.238
flashController/data_out_14_s0
33.238
=====
SETUP
-10.670
33.199
22.529
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.612
2.994
cpu_1/control_bypass_ex/n52_s0
4.416
4.972
cpu_1/control_bypass_ex/n53_s0
4.972
5.022
cpu_1/control_bypass_ex/n54_s0
5.022
5.072
cpu_1/control_bypass_ex/n55_s0
5.072
5.122
cpu_1/control_bypass_ex/n56_s0
5.122
5.172
cpu_1/control_bypass_ex/n57_s0
5.172
5.222
cpu_1/control_bypass_ex/n58_s0
5.222
5.272
cpu_1/control_bypass_ex/n59_s0
5.272
5.322
cpu_1/control_bypass_ex/n60_s0
5.322
5.372
cpu_1/n10985_s9
7.567
7.829
cpu_1/n10985_s5
8.809
9.072
cpu_1/n10977_s4
11.162
11.452
cpu_1/ALUInB_9_s2
13.792
14.308
cpu_1/cpu_alu/unsigned_sub_9_s
15.619
16.112
cpu_1/cpu_alu/unsigned_sub_10_s
16.112
16.162
cpu_1/cpu_alu/unsigned_sub_11_s
16.162
16.212
cpu_1/cpu_alu/unsigned_sub_12_s
16.212
16.262
cpu_1/cpu_alu/unsigned_sub_13_s
16.262
16.312
cpu_1/cpu_alu/unsigned_sub_14_s
16.312
16.362
cpu_1/cpu_alu/unsigned_sub_15_s
16.362
16.412
cpu_1/cpu_alu/unsigned_sub_16_s
16.412
16.462
cpu_1/cpu_alu/unsigned_sub_17_s
16.462
16.512
cpu_1/cpu_alu/unsigned_sub_18_s
16.512
16.562
cpu_1/cpu_alu/unsigned_sub_19_s
16.562
16.612
cpu_1/cpu_alu/unsigned_sub_20_s
16.612
16.662
cpu_1/cpu_alu/unsigned_sub_21_s
16.662
16.712
cpu_1/cpu_alu/unsigned_sub_22_s
16.712
16.762
cpu_1/cpu_alu/unsigned_sub_23_s
16.762
16.812
cpu_1/cpu_alu/unsigned_sub_24_s
16.812
16.862
cpu_1/cpu_alu/unsigned_sub_25_s
16.862
16.912
cpu_1/cpu_alu/unsigned_sub_26_s
16.912
16.962
cpu_1/cpu_alu/unsigned_sub_27_s
16.962
17.012
cpu_1/cpu_alu/unsigned_sub_28_s
17.012
17.256
cpu_1/n10889_s24
17.451
17.912
cpu_1/n10889_s20
18.949
19.212
cpu_1/n10889_s14
20.134
20.397
cpu_1/n10889_s6
21.091
21.353
cpu_1/n10889_s4
21.546
21.808
clint_inst/n675_s3
23.797
24.059
bu/data_read_24_s14
25.434
25.951
bu/data_read_24_s8
26.278
26.541
flashController/n555_s22
28.994
29.257
flashController/n568_s21
30.934
31.461
flashController/n568_s18
32.209
32.671
flashController/n568_s15
32.673
33.199
flashController/data_out_5_s0
33.199
=====
HOLD
0.138
1.343
1.205
svo_hdmi_inst_1/svo_tmds_2/dout_0_s0
1.106
1.250
svo_hdmi_inst_1/tmds_serdes[2]
1.343
=====
HOLD
0.152
1.371
1.219
svo_hdmi_inst_1/svo_tmds_1/dout_3_s0
1.134
1.278
svo_hdmi_inst_1/tmds_serdes[1]
1.371
=====
HOLD
0.157
1.381
1.224
svo_hdmi_inst_1/svo_tmds_0/dout_3_s0
1.138
1.282
svo_hdmi_inst_1/tmds_serdes[0]
1.381
=====
HOLD
0.220
1.456
1.237
svo_hdmi_inst_1/svo_tmds_0/dout_4_s0
1.138
1.282
svo_hdmi_inst_1/tmds_serdes[0]
1.456
=====
HOLD
0.230
1.435
1.205
svo_hdmi_inst_1/svo_tmds_2/dout_2_s0
1.102
1.246
svo_hdmi_inst_1/tmds_serdes[2]
1.435
=====
HOLD
0.251
1.475
1.224
svo_hdmi_inst_1/svo_tmds_0/dout_5_s0
1.136
1.280
svo_hdmi_inst_1/tmds_serdes[0]
1.475
=====
HOLD
0.251
1.488
1.237
svo_hdmi_inst_1/svo_tmds_0/dout_2_s0
1.134
1.278
svo_hdmi_inst_1/tmds_serdes[0]
1.488
=====
HOLD
0.257
1.482
1.224
svo_hdmi_inst_1/svo_tmds_0/dout_1_s0
1.134
1.278
svo_hdmi_inst_1/tmds_serdes[0]
1.482
=====
HOLD
0.259
2.936
2.677
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/ukprdyd_s0
2.936
=====
HOLD
0.259
2.943
2.684
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/dmi_s0
2.943
=====
HOLD
0.259
2.945
2.686
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/dpi_s0
2.945
=====
HOLD
0.260
2.931
2.671
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/interval_0_s0
2.931
=====
HOLD
0.260
2.926
2.666
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/interval_13_s0
2.926
=====
HOLD
0.260
2.926
2.666
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/save_s0
2.926
=====
HOLD
0.262
2.937
2.675
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/conct_13_s0
2.937
=====
HOLD
0.262
2.937
2.675
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/conct_14_s0
2.937
=====
HOLD
0.262
2.937
2.675
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/conct_15_s0
2.937
=====
HOLD
0.262
2.937
2.675
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/conct_16_s0
2.937
=====
HOLD
0.262
2.937
2.675
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/conct_17_s0
2.937
=====
HOLD
0.262
2.937
2.675
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/conct_18_s0
2.937
=====
HOLD
0.262
2.939
2.677
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/dmid_s0
2.939
=====
HOLD
0.266
2.937
2.671
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/conct_7_s0
2.937
=====
HOLD
0.266
2.937
2.671
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/conct_8_s0
2.937
=====
HOLD
0.266
2.937
2.671
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/conct_9_s0
2.937
=====
HOLD
0.266
2.937
2.671
clk_ibuf
0.000
0.675
reset_s2
1.394
1.538
usb/usb_host/ukp/conct_10_s0
2.937
