`timescale 1ns / 1ps
module program (
    input            clk,
    input            rst,

    input            pc_we,     
    input            pc_load,   
    input      [3:0] pc_in,      

    output reg [3:0] pc_out     
);

   
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            pc_out <= 4'd0;              // reset PC to 0
        end
        else if (pc_load) begin
            pc_out <= pc_in;             // jump / branch
        end
        else if (pc_we) begin
            pc_out <= pc_out + 1'b1;     // normal execution
        end
        else begin
            pc_out <= pc_out;            // hold PC
        end
    end

endmodule
