// Seed: 726246873
module module_0;
  wire \id_1 ;
endmodule
module module_1 (
    input wand id_0
);
  wire id_2;
  assign id_3 = 1;
  bit id_4 = -1, id_5;
  initial id_3 <= id_4;
  reg id_6, id_7 = (id_3), id_8, id_9;
  assign id_6 = -1;
  module_0 modCall_1 ();
  wire id_10;
  wire id_11, id_12, id_13, id_14;
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1,
    input tri id_2,
    output wor id_3,
    output tri1 id_4,
    input uwire id_5,
    input wand id_6,
    output tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    input supply0 id_10,
    output wire id_11
);
  module_0 modCall_1 ();
  always $display((1'h0) - id_6);
endmodule
