{C:/rtl/verilog practice/50day/sisoregister/sisoreg.v} {1 {vlog -work work -stats=none {C:/rtl/verilog practice/50day/sisoregister/sisoreg.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sisoreg

Top level modules:
	sisoreg

} {} {}}
