;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	MOV -7, <-20
	SUB @127, 506
	SUB @-127, 100
	JMN 210, 39
	SUB @121, 106
	SUB @121, 106
	SUB @127, 106
	SPL 0, #2
	SUB @127, 106
	SPL 0, #2
	MOV -1, <-20
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	CMP @127, 106
	DJN -1, @-20
	DJN -1, @-20
	JMN -6, @-20
	JMN @92, #370
	SUB @121, 106
	JMZ 30, 9
	JMZ 30, 9
	JMN -6, @-20
	SPL 0, <402
	SLT 30, 9
	SUB @-127, 100
	MOV <12, @200
	ADD 0, -101
	SUB -207, <-120
	JMN <0, <402
	SUB 12, @74
	MOV -7, <-20
	JMN @92, #370
	JMN @92, #370
	JMN @92, #370
	SPL 0, <402
	SUB 12, @74
	JMN -1, @-20
	SPL 0, <402
	CMP -207, <-120
	SPL -7, @-20
	JMZ -1, @-20
	SPL 0, <402
	SUB 12, @74
	SPL 0, <402
	SUB 12, @74
