# Loading project SimpleX
# reading /home/baher.nicola/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project SimpleX
do computer.do
# 92111
# Compile of alu.sv was successful with warnings.
# Compile of register_file.sv was successful.
# Compile of program_counter.sv was successful.
# Compile of control_unit.sv was successful with warnings.
# Compile of cpu.sv was successful.
# Compile of computer.sv was successful.
# Compile of rom.sv was successful.
# Compile of ram.sv was successful.
# 8 compiles, 0 failed with no errors.
# vsim -gui work.computer 
# Start time: 20:28:57 on Jun 17,2022
# Loading sv_std.std
# Loading work.computer
# Loading work.rom
# Loading work.ram
# Loading work.cpu
# Loading work.alu
# Loading work.register_file
# Loading work.pc
# Loading work.control_unit
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ps
# 1001805 ps
pwd
# /home/baher.nicola/SimpleX_Design/SimpleX
git status
# On branch main
# Your branch is up to date with 'origin/main'.
# 
# Changes not staged for commit:
#   (use "git add/rm <file>..." to update what will be committed)
#   (use "git restore <file>..." to discard changes in working directory)
# 	modified:   SimpleX.cr.mti
# 	modified:   SimpleX.mpf
# 	modified:   transcript
# 	modified:   vsim.wlf
# 	modified:   work/_info
# 	modified:   work/_lib.qdb
# 	deleted:    work/_lib1_479.qdb
# 	deleted:    work/_lib1_479.qpg
# 	deleted:    work/_lib1_479.qtl
# 
# Untracked files:
#   (use "git add <file>..." to include in what will be committed)
# 	work/_lib1_480.qdb
# 	work/_lib1_480.qpg
# 	work/_lib1_480.qtl
# 
# no changes added to commit (use "git add" and/or "git commit -a")
