static void F_1 ( T_1 * V_1 , T_1 * V_2 , T_1 * V_3 , int V_4 )\r\n{\r\nT_1 V_5 , V_6 , V_7 ;\r\nT_1 V_8 , V_9 ;\r\nV_2 [ 3 ] ^= V_2 [ 1 ] ; V_3 [ 3 ] ^= V_3 [ 1 ] ;\r\nV_2 [ 5 ] ^= V_2 [ 1 ] ; V_3 [ 5 ] ^= V_3 [ 1 ] ;\r\nV_2 [ 7 ] ^= V_2 [ 1 ] ; V_3 [ 7 ] ^= V_3 [ 1 ] ;\r\nV_2 [ 1 ] ^= V_3 [ 1 ] & ~ V_3 [ 9 ] ;\r\nV_5 = V_2 [ 1 ] & V_2 [ 9 ] ;\r\nV_3 [ 1 ] ^= F_2 ( V_5 , 1 ) ;\r\nV_2 [ 11 ] ^= V_2 [ 1 ] ; V_3 [ 11 ] ^= V_3 [ 1 ] ;\r\nV_2 [ 13 ] ^= V_2 [ 1 ] ; V_3 [ 13 ] ^= V_3 [ 1 ] ;\r\nV_2 [ 15 ] ^= V_2 [ 1 ] ; V_3 [ 15 ] ^= V_3 [ 1 ] ;\r\nV_2 [ 1 ] ^= V_3 [ 1 ] & ~ V_3 [ 17 ] ;\r\nV_5 = V_2 [ 1 ] & V_2 [ 17 ] ;\r\nV_3 [ 1 ] ^= F_2 ( V_5 , 1 ) ;\r\nV_2 [ 19 ] ^= V_2 [ 1 ] ; V_3 [ 19 ] ^= V_3 [ 1 ] ;\r\nV_2 [ 21 ] ^= V_2 [ 1 ] ; V_3 [ 21 ] ^= V_3 [ 1 ] ;\r\nV_2 [ 23 ] ^= V_2 [ 1 ] ; V_3 [ 23 ] ^= V_3 [ 1 ] ;\r\nif ( V_4 == 24 ) {\r\nV_2 [ 24 ] ^= V_2 [ 1 ] ; V_3 [ 24 ] ^= V_3 [ 1 ] ;\r\nV_8 = V_2 [ 25 ] ; V_9 = V_3 [ 25 ] ;\r\n} else {\r\nV_2 [ 1 ] ^= V_3 [ 1 ] & ~ V_3 [ 25 ] ;\r\nV_5 = V_2 [ 1 ] & V_2 [ 25 ] ;\r\nV_3 [ 1 ] ^= F_2 ( V_5 , 1 ) ;\r\nV_2 [ 27 ] ^= V_2 [ 1 ] ; V_3 [ 27 ] ^= V_3 [ 1 ] ;\r\nV_2 [ 29 ] ^= V_2 [ 1 ] ; V_3 [ 29 ] ^= V_3 [ 1 ] ;\r\nV_2 [ 31 ] ^= V_2 [ 1 ] ; V_3 [ 31 ] ^= V_3 [ 1 ] ;\r\nV_2 [ 32 ] ^= V_2 [ 1 ] ; V_3 [ 32 ] ^= V_3 [ 1 ] ;\r\nV_8 = V_2 [ 33 ] ; V_9 = V_3 [ 33 ] ;\r\nV_2 [ 30 ] ^= V_8 ; V_3 [ 30 ] ^= V_9 ;\r\nV_2 [ 28 ] ^= V_8 ; V_3 [ 28 ] ^= V_9 ;\r\nV_2 [ 26 ] ^= V_8 ; V_3 [ 26 ] ^= V_9 ;\r\nV_8 ^= V_9 & ~ V_3 [ 24 ] ;\r\nV_5 = V_8 & V_2 [ 24 ] ;\r\nV_9 ^= F_2 ( V_5 , 1 ) ;\r\n}\r\nV_2 [ 22 ] ^= V_8 ; V_3 [ 22 ] ^= V_9 ;\r\nV_2 [ 20 ] ^= V_8 ; V_3 [ 20 ] ^= V_9 ;\r\nV_2 [ 18 ] ^= V_8 ; V_3 [ 18 ] ^= V_9 ;\r\nV_8 ^= V_9 & ~ V_3 [ 16 ] ;\r\nV_5 = V_8 & V_2 [ 16 ] ;\r\nV_9 ^= F_2 ( V_5 , 1 ) ;\r\nV_2 [ 14 ] ^= V_8 ; V_3 [ 14 ] ^= V_9 ;\r\nV_2 [ 12 ] ^= V_8 ; V_3 [ 12 ] ^= V_9 ;\r\nV_2 [ 10 ] ^= V_8 ; V_3 [ 10 ] ^= V_9 ;\r\nV_8 ^= V_9 & ~ V_3 [ 8 ] ;\r\nV_5 = V_8 & V_2 [ 8 ] ;\r\nV_9 ^= F_2 ( V_5 , 1 ) ;\r\nV_2 [ 6 ] ^= V_8 ; V_3 [ 6 ] ^= V_9 ;\r\nV_2 [ 4 ] ^= V_8 ; V_3 [ 4 ] ^= V_9 ;\r\nV_2 [ 2 ] ^= V_8 ; V_3 [ 2 ] ^= V_9 ;\r\nV_2 [ 0 ] ^= V_8 ; V_3 [ 0 ] ^= V_9 ;\r\nF_3 ( 0 ) = V_2 [ 0 ] ^ V_2 [ 2 ] ;\r\nF_4 ( 0 ) = V_3 [ 0 ] ^ V_3 [ 2 ] ;\r\nF_3 ( 2 ) = V_2 [ 3 ] ;\r\nF_4 ( 2 ) = V_3 [ 3 ] ;\r\nF_3 ( 3 ) = V_2 [ 2 ] ^ V_2 [ 4 ] ;\r\nF_4 ( 3 ) = V_3 [ 2 ] ^ V_3 [ 4 ] ;\r\nF_3 ( 4 ) = V_2 [ 3 ] ^ V_2 [ 5 ] ;\r\nF_4 ( 4 ) = V_3 [ 3 ] ^ V_3 [ 5 ] ;\r\nF_3 ( 5 ) = V_2 [ 4 ] ^ V_2 [ 6 ] ;\r\nF_4 ( 5 ) = V_3 [ 4 ] ^ V_3 [ 6 ] ;\r\nF_3 ( 6 ) = V_2 [ 5 ] ^ V_2 [ 7 ] ;\r\nF_4 ( 6 ) = V_3 [ 5 ] ^ V_3 [ 7 ] ;\r\nV_6 = V_2 [ 10 ] ^ ( V_3 [ 10 ] & ~ V_3 [ 8 ] ) ;\r\nV_5 = V_6 & V_2 [ 8 ] ;\r\nV_7 = V_3 [ 10 ] ^ F_2 ( V_5 , 1 ) ;\r\nF_3 ( 7 ) = V_2 [ 6 ] ^ V_6 ;\r\nF_4 ( 7 ) = V_3 [ 6 ] ^ V_7 ;\r\nF_3 ( 8 ) = V_2 [ 8 ] ;\r\nF_4 ( 8 ) = V_3 [ 8 ] ;\r\nF_3 ( 9 ) = V_2 [ 9 ] ;\r\nF_4 ( 9 ) = V_3 [ 9 ] ;\r\nV_6 = V_2 [ 7 ] ^ ( V_3 [ 7 ] & ~ V_3 [ 9 ] ) ;\r\nV_5 = V_6 & V_2 [ 9 ] ;\r\nV_7 = V_3 [ 7 ] ^ F_2 ( V_5 , 1 ) ;\r\nF_3 ( 10 ) = V_6 ^ V_2 [ 11 ] ;\r\nF_4 ( 10 ) = V_7 ^ V_3 [ 11 ] ;\r\nF_3 ( 11 ) = V_2 [ 10 ] ^ V_2 [ 12 ] ;\r\nF_4 ( 11 ) = V_3 [ 10 ] ^ V_3 [ 12 ] ;\r\nF_3 ( 12 ) = V_2 [ 11 ] ^ V_2 [ 13 ] ;\r\nF_4 ( 12 ) = V_3 [ 11 ] ^ V_3 [ 13 ] ;\r\nF_3 ( 13 ) = V_2 [ 12 ] ^ V_2 [ 14 ] ;\r\nF_4 ( 13 ) = V_3 [ 12 ] ^ V_3 [ 14 ] ;\r\nF_3 ( 14 ) = V_2 [ 13 ] ^ V_2 [ 15 ] ;\r\nF_4 ( 14 ) = V_3 [ 13 ] ^ V_3 [ 15 ] ;\r\nV_6 = V_2 [ 18 ] ^ ( V_3 [ 18 ] & ~ V_3 [ 16 ] ) ;\r\nV_5 = V_6 & V_2 [ 16 ] ;\r\nV_7 = V_3 [ 18 ] ^ F_2 ( V_5 , 1 ) ;\r\nF_3 ( 15 ) = V_2 [ 14 ] ^ V_6 ;\r\nF_4 ( 15 ) = V_3 [ 14 ] ^ V_7 ;\r\nF_3 ( 16 ) = V_2 [ 16 ] ;\r\nF_4 ( 16 ) = V_3 [ 16 ] ;\r\nF_3 ( 17 ) = V_2 [ 17 ] ;\r\nF_4 ( 17 ) = V_3 [ 17 ] ;\r\nV_6 = V_2 [ 15 ] ^ ( V_3 [ 15 ] & ~ V_3 [ 17 ] ) ;\r\nV_5 = V_6 & V_2 [ 17 ] ;\r\nV_7 = V_3 [ 15 ] ^ F_2 ( V_5 , 1 ) ;\r\nF_3 ( 18 ) = V_6 ^ V_2 [ 19 ] ;\r\nF_4 ( 18 ) = V_7 ^ V_3 [ 19 ] ;\r\nF_3 ( 19 ) = V_2 [ 18 ] ^ V_2 [ 20 ] ;\r\nF_4 ( 19 ) = V_3 [ 18 ] ^ V_3 [ 20 ] ;\r\nF_3 ( 20 ) = V_2 [ 19 ] ^ V_2 [ 21 ] ;\r\nF_4 ( 20 ) = V_3 [ 19 ] ^ V_3 [ 21 ] ;\r\nF_3 ( 21 ) = V_2 [ 20 ] ^ V_2 [ 22 ] ;\r\nF_4 ( 21 ) = V_3 [ 20 ] ^ V_3 [ 22 ] ;\r\nF_3 ( 22 ) = V_2 [ 21 ] ^ V_2 [ 23 ] ;\r\nF_4 ( 22 ) = V_3 [ 21 ] ^ V_3 [ 23 ] ;\r\nif ( V_4 == 24 ) {\r\nF_3 ( 23 ) = V_2 [ 22 ] ;\r\nF_4 ( 23 ) = V_3 [ 22 ] ;\r\nF_3 ( 24 ) = V_2 [ 24 ] ^ V_2 [ 23 ] ;\r\nF_4 ( 24 ) = V_3 [ 24 ] ^ V_3 [ 23 ] ;\r\n} else {\r\nV_6 = V_2 [ 26 ] ^ ( V_3 [ 26 ] & ~ V_3 [ 24 ] ) ;\r\nV_5 = V_6 & V_2 [ 24 ] ;\r\nV_7 = V_3 [ 26 ] ^ F_2 ( V_5 , 1 ) ;\r\nF_3 ( 23 ) = V_2 [ 22 ] ^ V_6 ;\r\nF_4 ( 23 ) = V_3 [ 22 ] ^ V_7 ;\r\nF_3 ( 24 ) = V_2 [ 24 ] ;\r\nF_4 ( 24 ) = V_3 [ 24 ] ;\r\nF_3 ( 25 ) = V_2 [ 25 ] ;\r\nF_4 ( 25 ) = V_3 [ 25 ] ;\r\nV_6 = V_2 [ 23 ] ^ ( V_3 [ 23 ] & ~ V_3 [ 25 ] ) ;\r\nV_5 = V_6 & V_2 [ 25 ] ;\r\nV_7 = V_3 [ 23 ] ^ F_2 ( V_5 , 1 ) ;\r\nF_3 ( 26 ) = V_6 ^ V_2 [ 27 ] ;\r\nF_4 ( 26 ) = V_7 ^ V_3 [ 27 ] ;\r\nF_3 ( 27 ) = V_2 [ 26 ] ^ V_2 [ 28 ] ;\r\nF_4 ( 27 ) = V_3 [ 26 ] ^ V_3 [ 28 ] ;\r\nF_3 ( 28 ) = V_2 [ 27 ] ^ V_2 [ 29 ] ;\r\nF_4 ( 28 ) = V_3 [ 27 ] ^ V_3 [ 29 ] ;\r\nF_3 ( 29 ) = V_2 [ 28 ] ^ V_2 [ 30 ] ;\r\nF_4 ( 29 ) = V_3 [ 28 ] ^ V_3 [ 30 ] ;\r\nF_3 ( 30 ) = V_2 [ 29 ] ^ V_2 [ 31 ] ;\r\nF_4 ( 30 ) = V_3 [ 29 ] ^ V_3 [ 31 ] ;\r\nF_3 ( 31 ) = V_2 [ 30 ] ;\r\nF_4 ( 31 ) = V_3 [ 30 ] ;\r\nF_3 ( 32 ) = V_2 [ 32 ] ^ V_2 [ 31 ] ;\r\nF_4 ( 32 ) = V_3 [ 32 ] ^ V_3 [ 31 ] ;\r\n}\r\n}\r\nstatic void F_5 ( const unsigned char * V_10 , T_1 * V_1 )\r\n{\r\nT_1 V_11 , V_12 , V_13 , V_14 ;\r\nT_1 V_15 , V_16 , V_17 , V_18 , V_19 , V_20 ;\r\nT_1 V_2 [ 26 ] ;\r\nT_1 V_3 [ 26 ] ;\r\nV_11 = F_6 ( V_10 ) ;\r\nV_12 = F_6 ( V_10 + 4 ) ;\r\nV_13 = F_6 ( V_10 + 8 ) ;\r\nV_14 = F_6 ( V_10 + 12 ) ;\r\nV_2 [ 0 ] = V_11 ; V_3 [ 0 ] = V_12 ;\r\nV_2 [ 1 ] = V_13 ; V_3 [ 1 ] = V_14 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 15 ) ;\r\nV_2 [ 4 ] = V_11 ; V_3 [ 4 ] = V_12 ;\r\nV_2 [ 5 ] = V_13 ; V_3 [ 5 ] = V_14 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 30 ) ;\r\nV_2 [ 10 ] = V_11 ; V_3 [ 10 ] = V_12 ;\r\nV_2 [ 11 ] = V_13 ; V_3 [ 11 ] = V_14 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 15 ) ;\r\nV_2 [ 13 ] = V_13 ; V_3 [ 13 ] = V_14 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 17 ) ;\r\nV_2 [ 16 ] = V_11 ; V_3 [ 16 ] = V_12 ;\r\nV_2 [ 17 ] = V_13 ; V_3 [ 17 ] = V_14 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 17 ) ;\r\nV_2 [ 18 ] = V_11 ; V_3 [ 18 ] = V_12 ;\r\nV_2 [ 19 ] = V_13 ; V_3 [ 19 ] = V_14 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 17 ) ;\r\nV_2 [ 22 ] = V_11 ; V_3 [ 22 ] = V_12 ;\r\nV_2 [ 23 ] = V_13 ; V_3 [ 23 ] = V_14 ;\r\nV_11 = V_2 [ 0 ] ; V_12 = V_3 [ 0 ] ;\r\nV_13 = V_2 [ 1 ] ; V_14 = V_3 [ 1 ] ;\r\nF_8 ( V_11 , V_12 ,\r\nV_21 , V_22 ,\r\nV_19 , V_20 , V_15 , V_16 , V_17 , V_18 ) ;\r\nV_13 ^= V_19 ; V_14 ^= V_20 ;\r\nF_8 ( V_13 , V_14 ,\r\nV_23 , V_24 ,\r\nV_11 , V_12 , V_15 , V_16 , V_17 , V_18 ) ;\r\nF_8 ( V_11 , V_12 ,\r\nV_25 , V_26 ,\r\nV_13 , V_14 , V_15 , V_16 , V_17 , V_18 ) ;\r\nV_13 ^= V_19 ; V_14 ^= V_20 ;\r\nF_8 ( V_13 , V_14 ,\r\nV_27 , V_28 ,\r\nV_19 , V_20 , V_15 , V_16 , V_17 , V_18 ) ;\r\nV_11 ^= V_19 ; V_12 ^= V_20 ;\r\nV_2 [ 2 ] = V_11 ; V_3 [ 2 ] = V_12 ;\r\nV_2 [ 3 ] = V_13 ; V_3 [ 3 ] = V_14 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 15 ) ;\r\nV_2 [ 6 ] = V_11 ; V_3 [ 6 ] = V_12 ;\r\nV_2 [ 7 ] = V_13 ; V_3 [ 7 ] = V_14 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 15 ) ;\r\nV_2 [ 8 ] = V_11 ; V_3 [ 8 ] = V_12 ;\r\nV_2 [ 9 ] = V_13 ; V_3 [ 9 ] = V_14 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 15 ) ;\r\nV_2 [ 12 ] = V_11 ; V_3 [ 12 ] = V_12 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 15 ) ;\r\nV_2 [ 14 ] = V_11 ; V_3 [ 14 ] = V_12 ;\r\nV_2 [ 15 ] = V_13 ; V_3 [ 15 ] = V_14 ;\r\nF_9 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 34 ) ;\r\nV_2 [ 20 ] = V_11 ; V_3 [ 20 ] = V_12 ;\r\nV_2 [ 21 ] = V_13 ; V_3 [ 21 ] = V_14 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 17 ) ;\r\nV_2 [ 24 ] = V_11 ; V_3 [ 24 ] = V_12 ;\r\nV_2 [ 25 ] = V_13 ; V_3 [ 25 ] = V_14 ;\r\nF_1 ( V_1 , V_2 , V_3 , 24 ) ;\r\n}\r\nstatic void F_10 ( const unsigned char * V_10 , T_1 * V_1 )\r\n{\r\nT_1 V_11 , V_12 , V_13 , V_14 ;\r\nT_1 V_29 , V_30 , V_31 , V_32 ;\r\nT_1 V_15 , V_16 , V_17 , V_18 , V_19 , V_20 ;\r\nT_1 V_2 [ 34 ] ;\r\nT_1 V_3 [ 34 ] ;\r\nV_11 = F_6 ( V_10 ) ;\r\nV_12 = F_6 ( V_10 + 4 ) ;\r\nV_13 = F_6 ( V_10 + 8 ) ;\r\nV_14 = F_6 ( V_10 + 12 ) ;\r\nV_29 = F_6 ( V_10 + 16 ) ;\r\nV_30 = F_6 ( V_10 + 20 ) ;\r\nV_31 = F_6 ( V_10 + 24 ) ;\r\nV_32 = F_6 ( V_10 + 28 ) ;\r\nV_2 [ 0 ] = V_11 ; V_3 [ 0 ] = V_12 ;\r\nV_2 [ 1 ] = V_13 ; V_3 [ 1 ] = V_14 ;\r\nF_9 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 45 ) ;\r\nV_2 [ 12 ] = V_11 ; V_3 [ 12 ] = V_12 ;\r\nV_2 [ 13 ] = V_13 ; V_3 [ 13 ] = V_14 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 15 ) ;\r\nV_2 [ 16 ] = V_11 ; V_3 [ 16 ] = V_12 ;\r\nV_2 [ 17 ] = V_13 ; V_3 [ 17 ] = V_14 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 17 ) ;\r\nV_2 [ 22 ] = V_11 ; V_3 [ 22 ] = V_12 ;\r\nV_2 [ 23 ] = V_13 ; V_3 [ 23 ] = V_14 ;\r\nF_9 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 34 ) ;\r\nV_2 [ 30 ] = V_11 ; V_3 [ 30 ] = V_12 ;\r\nV_2 [ 31 ] = V_13 ; V_3 [ 31 ] = V_14 ;\r\nF_7 ( V_29 , V_30 , V_31 , V_32 , V_19 , V_20 , 15 ) ;\r\nV_2 [ 4 ] = V_29 ; V_3 [ 4 ] = V_30 ;\r\nV_2 [ 5 ] = V_31 ; V_3 [ 5 ] = V_32 ;\r\nF_7 ( V_29 , V_30 , V_31 , V_32 , V_19 , V_20 , 15 ) ;\r\nV_2 [ 8 ] = V_29 ; V_3 [ 8 ] = V_30 ;\r\nV_2 [ 9 ] = V_31 ; V_3 [ 9 ] = V_32 ;\r\nF_7 ( V_29 , V_30 , V_31 , V_32 , V_19 , V_20 , 30 ) ;\r\nV_2 [ 18 ] = V_29 ; V_3 [ 18 ] = V_30 ;\r\nV_2 [ 19 ] = V_31 ; V_3 [ 19 ] = V_32 ;\r\nF_9 ( V_29 , V_30 , V_31 , V_32 , V_19 , V_20 , 34 ) ;\r\nV_2 [ 26 ] = V_29 ; V_3 [ 26 ] = V_30 ;\r\nV_2 [ 27 ] = V_31 ; V_3 [ 27 ] = V_32 ;\r\nF_9 ( V_29 , V_30 , V_31 , V_32 , V_19 , V_20 , 34 ) ;\r\nV_11 = V_2 [ 0 ] ^ V_29 ; V_12 = V_3 [ 0 ] ^ V_30 ;\r\nV_13 = V_2 [ 1 ] ^ V_31 ; V_14 = V_3 [ 1 ] ^ V_32 ;\r\nF_8 ( V_11 , V_12 ,\r\nV_21 , V_22 ,\r\nV_19 , V_20 , V_15 , V_16 , V_17 , V_18 ) ;\r\nV_13 ^= V_19 ; V_14 ^= V_20 ;\r\nF_8 ( V_13 , V_14 ,\r\nV_23 , V_24 ,\r\nV_11 , V_12 , V_15 , V_16 , V_17 , V_18 ) ;\r\nV_11 ^= V_29 ; V_12 ^= V_30 ;\r\nF_8 ( V_11 , V_12 ,\r\nV_25 , V_26 ,\r\nV_13 , V_14 , V_15 , V_16 , V_17 , V_18 ) ;\r\nV_13 ^= V_19 ^ V_31 ; V_14 ^= V_20 ^ V_32 ;\r\nF_8 ( V_13 , V_14 ,\r\nV_27 , V_28 ,\r\nV_19 , V_20 , V_15 , V_16 , V_17 , V_18 ) ;\r\nV_11 ^= V_19 ; V_12 ^= V_20 ;\r\nV_29 ^= V_11 ; V_30 ^= V_12 ;\r\nV_31 ^= V_13 ; V_32 ^= V_14 ;\r\nF_8 ( V_29 , V_30 ,\r\nV_33 , V_34 ,\r\nV_19 , V_20 , V_15 , V_16 , V_17 , V_18 ) ;\r\nV_31 ^= V_19 ; V_32 ^= V_20 ;\r\nF_8 ( V_31 , V_32 ,\r\nV_35 , V_36 ,\r\nV_19 , V_20 , V_15 , V_16 , V_17 , V_18 ) ;\r\nV_29 ^= V_19 ; V_30 ^= V_20 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 15 ) ;\r\nV_2 [ 6 ] = V_11 ; V_3 [ 6 ] = V_12 ;\r\nV_2 [ 7 ] = V_13 ; V_3 [ 7 ] = V_14 ;\r\nF_7 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 30 ) ;\r\nV_2 [ 14 ] = V_11 ; V_3 [ 14 ] = V_12 ;\r\nV_2 [ 15 ] = V_13 ; V_3 [ 15 ] = V_14 ;\r\nV_2 [ 24 ] = V_12 ; V_3 [ 24 ] = V_13 ;\r\nV_2 [ 25 ] = V_14 ; V_3 [ 25 ] = V_11 ;\r\nF_9 ( V_11 , V_12 , V_13 , V_14 , V_19 , V_20 , 49 ) ;\r\nV_2 [ 28 ] = V_11 ; V_3 [ 28 ] = V_12 ;\r\nV_2 [ 29 ] = V_13 ; V_3 [ 29 ] = V_14 ;\r\nV_2 [ 2 ] = V_29 ; V_3 [ 2 ] = V_30 ;\r\nV_2 [ 3 ] = V_31 ; V_3 [ 3 ] = V_32 ;\r\nF_7 ( V_29 , V_30 , V_31 , V_32 , V_19 , V_20 , 30 ) ;\r\nV_2 [ 10 ] = V_29 ; V_3 [ 10 ] = V_30 ;\r\nV_2 [ 11 ] = V_31 ; V_3 [ 11 ] = V_32 ;\r\nF_7 ( V_29 , V_30 , V_31 , V_32 , V_19 , V_20 , 30 ) ;\r\nV_2 [ 20 ] = V_29 ; V_3 [ 20 ] = V_30 ;\r\nV_2 [ 21 ] = V_31 ; V_3 [ 21 ] = V_32 ;\r\nF_9 ( V_29 , V_30 , V_31 , V_32 , V_19 , V_20 , 51 ) ;\r\nV_2 [ 32 ] = V_29 ; V_3 [ 32 ] = V_30 ;\r\nV_2 [ 33 ] = V_31 ; V_3 [ 33 ] = V_32 ;\r\nF_1 ( V_1 , V_2 , V_3 , 32 ) ;\r\n}\r\nstatic void F_11 ( const unsigned char * V_10 , T_1 * V_1 )\r\n{\r\nunsigned char V_37 [ 32 ] ;\r\nT_1 V_29 , V_30 , V_31 , V_32 ;\r\nmemcpy ( V_37 , V_10 , 24 ) ;\r\nmemcpy ( ( unsigned char * ) & V_29 , V_10 + 16 , 4 ) ;\r\nmemcpy ( ( unsigned char * ) & V_30 , V_10 + 20 , 4 ) ;\r\nV_31 = ~ V_29 ;\r\nV_32 = ~ V_30 ;\r\nmemcpy ( V_37 + 24 , ( unsigned char * ) & V_31 , 4 ) ;\r\nmemcpy ( V_37 + 28 , ( unsigned char * ) & V_32 , 4 ) ;\r\nF_10 ( V_37 , V_1 ) ;\r\n}\r\nstatic void F_12 ( const T_1 * V_1 , T_1 * V_38 , unsigned V_4 )\r\n{\r\nT_1 V_15 , V_16 , V_17 , V_18 ;\r\nV_38 [ 0 ] ^= F_3 ( 0 ) ;\r\nV_38 [ 1 ] ^= F_4 ( 0 ) ;\r\n#define F_13 ( T_2 ) ({ \\r\nCAMELLIA_ROUNDSM(io[0], io[1], \\r\nSUBKEY_L(i + 2), SUBKEY_R(i + 2), \\r\nio[2], io[3], il, ir); \\r\nCAMELLIA_ROUNDSM(io[2], io[3], \\r\nSUBKEY_L(i + 3), SUBKEY_R(i + 3), \\r\nio[0], io[1], il, ir); \\r\nCAMELLIA_ROUNDSM(io[0], io[1], \\r\nSUBKEY_L(i + 4), SUBKEY_R(i + 4), \\r\nio[2], io[3], il, ir); \\r\nCAMELLIA_ROUNDSM(io[2], io[3], \\r\nSUBKEY_L(i + 5), SUBKEY_R(i + 5), \\r\nio[0], io[1], il, ir); \\r\nCAMELLIA_ROUNDSM(io[0], io[1], \\r\nSUBKEY_L(i + 6), SUBKEY_R(i + 6), \\r\nio[2], io[3], il, ir); \\r\nCAMELLIA_ROUNDSM(io[2], io[3], \\r\nSUBKEY_L(i + 7), SUBKEY_R(i + 7), \\r\nio[0], io[1], il, ir); \\r\n})\r\n#define F_14 ( T_2 ) ({ \\r\nCAMELLIA_FLS(io[0], io[1], io[2], io[3], \\r\nSUBKEY_L(i + 0), SUBKEY_R(i + 0), \\r\nSUBKEY_L(i + 1), SUBKEY_R(i + 1), \\r\nt0, t1, il, ir); \\r\n})\r\nF_13 ( 0 ) ;\r\nF_14 ( 8 ) ;\r\nF_13 ( 8 ) ;\r\nF_14 ( 16 ) ;\r\nF_13 ( 16 ) ;\r\nif ( V_4 == 32 ) {\r\nF_14 ( 24 ) ;\r\nF_13 ( 24 ) ;\r\n}\r\n#undef F_13\r\n#undef F_14\r\nV_38 [ 2 ] ^= F_3 ( V_4 ) ;\r\nV_38 [ 3 ] ^= F_4 ( V_4 ) ;\r\n}\r\nstatic void F_15 ( const T_1 * V_1 , T_1 * V_38 , unsigned T_2 )\r\n{\r\nT_1 V_15 , V_16 , V_17 , V_18 ;\r\nV_38 [ 0 ] ^= F_3 ( T_2 ) ;\r\nV_38 [ 1 ] ^= F_4 ( T_2 ) ;\r\n#define F_13 ( T_2 ) ({ \\r\nCAMELLIA_ROUNDSM(io[0], io[1], \\r\nSUBKEY_L(i + 7), SUBKEY_R(i + 7), \\r\nio[2], io[3], il, ir); \\r\nCAMELLIA_ROUNDSM(io[2], io[3], \\r\nSUBKEY_L(i + 6), SUBKEY_R(i + 6), \\r\nio[0], io[1], il, ir); \\r\nCAMELLIA_ROUNDSM(io[0], io[1], \\r\nSUBKEY_L(i + 5), SUBKEY_R(i + 5), \\r\nio[2], io[3], il, ir); \\r\nCAMELLIA_ROUNDSM(io[2], io[3], \\r\nSUBKEY_L(i + 4), SUBKEY_R(i + 4), \\r\nio[0], io[1], il, ir); \\r\nCAMELLIA_ROUNDSM(io[0], io[1], \\r\nSUBKEY_L(i + 3), SUBKEY_R(i + 3), \\r\nio[2], io[3], il, ir); \\r\nCAMELLIA_ROUNDSM(io[2], io[3], \\r\nSUBKEY_L(i + 2), SUBKEY_R(i + 2), \\r\nio[0], io[1], il, ir); \\r\n})\r\n#define F_14 ( T_2 ) ({ \\r\nCAMELLIA_FLS(io[0], io[1], io[2], io[3], \\r\nSUBKEY_L(i + 1), SUBKEY_R(i + 1), \\r\nSUBKEY_L(i + 0), SUBKEY_R(i + 0), \\r\nt0, t1, il, ir); \\r\n})\r\nif ( T_2 == 32 ) {\r\nF_13 ( 24 ) ;\r\nF_14 ( 24 ) ;\r\n}\r\nF_13 ( 16 ) ;\r\nF_14 ( 16 ) ;\r\nF_13 ( 8 ) ;\r\nF_14 ( 8 ) ;\r\nF_13 ( 0 ) ;\r\n#undef F_13\r\n#undef F_14\r\nV_38 [ 2 ] ^= F_3 ( 0 ) ;\r\nV_38 [ 3 ] ^= F_4 ( 0 ) ;\r\n}\r\nstatic int\r\nF_16 ( struct V_39 * V_40 , const T_3 * V_41 ,\r\nunsigned int V_42 )\r\n{\r\nstruct V_43 * V_44 = F_17 ( V_40 ) ;\r\nconst unsigned char * V_10 = ( const unsigned char * ) V_41 ;\r\nT_1 * V_45 = & V_40 -> V_46 ;\r\nif ( V_42 != 16 && V_42 != 24 && V_42 != 32 ) {\r\n* V_45 |= V_47 ;\r\nreturn - V_48 ;\r\n}\r\nV_44 -> V_49 = V_42 ;\r\nswitch ( V_42 ) {\r\ncase 16 :\r\nF_5 ( V_10 , V_44 -> V_50 ) ;\r\nbreak;\r\ncase 24 :\r\nF_11 ( V_10 , V_44 -> V_50 ) ;\r\nbreak;\r\ncase 32 :\r\nF_10 ( V_10 , V_44 -> V_50 ) ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_18 ( struct V_39 * V_40 , T_3 * V_51 , const T_3 * V_52 )\r\n{\r\nconst struct V_43 * V_44 = F_17 ( V_40 ) ;\r\nconst T_4 * V_53 = ( const T_4 * ) V_52 ;\r\nT_4 * V_54 = ( T_4 * ) V_51 ;\r\nunsigned int V_4 ;\r\nT_1 V_55 [ 4 ] ;\r\nV_55 [ 0 ] = F_19 ( V_53 [ 0 ] ) ;\r\nV_55 [ 1 ] = F_19 ( V_53 [ 1 ] ) ;\r\nV_55 [ 2 ] = F_19 ( V_53 [ 2 ] ) ;\r\nV_55 [ 3 ] = F_19 ( V_53 [ 3 ] ) ;\r\nif ( V_44 -> V_49 == 16 )\r\nV_4 = 24 ;\r\nelse\r\nV_4 = 32 ;\r\nF_12 ( V_44 -> V_50 , V_55 , V_4 ) ;\r\nV_54 [ 0 ] = F_20 ( V_55 [ 2 ] ) ;\r\nV_54 [ 1 ] = F_20 ( V_55 [ 3 ] ) ;\r\nV_54 [ 2 ] = F_20 ( V_55 [ 0 ] ) ;\r\nV_54 [ 3 ] = F_20 ( V_55 [ 1 ] ) ;\r\n}\r\nstatic void F_21 ( struct V_39 * V_40 , T_3 * V_51 , const T_3 * V_52 )\r\n{\r\nconst struct V_43 * V_44 = F_17 ( V_40 ) ;\r\nconst T_4 * V_53 = ( const T_4 * ) V_52 ;\r\nT_4 * V_54 = ( T_4 * ) V_51 ;\r\nunsigned int V_4 ;\r\nT_1 V_55 [ 4 ] ;\r\nV_55 [ 0 ] = F_19 ( V_53 [ 0 ] ) ;\r\nV_55 [ 1 ] = F_19 ( V_53 [ 1 ] ) ;\r\nV_55 [ 2 ] = F_19 ( V_53 [ 2 ] ) ;\r\nV_55 [ 3 ] = F_19 ( V_53 [ 3 ] ) ;\r\nif ( V_44 -> V_49 == 16 )\r\nV_4 = 24 ;\r\nelse\r\nV_4 = 32 ;\r\nF_15 ( V_44 -> V_50 , V_55 , V_4 ) ;\r\nV_54 [ 0 ] = F_20 ( V_55 [ 2 ] ) ;\r\nV_54 [ 1 ] = F_20 ( V_55 [ 3 ] ) ;\r\nV_54 [ 2 ] = F_20 ( V_55 [ 0 ] ) ;\r\nV_54 [ 3 ] = F_20 ( V_55 [ 1 ] ) ;\r\n}\r\nstatic int T_5 F_22 ( void )\r\n{\r\nreturn F_23 ( & V_56 ) ;\r\n}\r\nstatic void T_6 F_24 ( void )\r\n{\r\nF_25 ( & V_56 ) ;\r\n}
