#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Mar 27 19:38:20 2024
# Process ID: 29200
# Current directory: C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.runs/synth_1
# Command line: vivado.exe -log hw_testbench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hw_testbench.tcl
# Log file: C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.runs/synth_1/hw_testbench.vds
# Journal file: C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.runs/synth_1\vivado.jou
# Running On: LAPTOP-RCMTCCBQ, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17085 MB
#-----------------------------------------------------------
source hw_testbench.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 456.727 ; gain = 183.355
Command: read_checkpoint -auto_incremental -incremental C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.srcs/utils_1/imports/synth_1/hw_testbench.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.srcs/utils_1/imports/synth_1/hw_testbench.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top hw_testbench -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
c:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
c:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
c:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'mult_gen_0' is locked:
* Current project part 'xc7a35tcpg236-1' and the part 'xc7a12ticsg325-1L' used to customize the IP 'mult_gen_0' do not match.
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* Current project part 'xc7a35tcpg236-1' and the part 'xc7a12ticsg325-1L' used to customize the IP 'clk_wiz_0' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2336
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.797 ; gain = 440.273
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'anondeChange' is used before its declaration [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part2/sevenseg.sv:33]
INFO: [Synth 8-6157] synthesizing module 'hw_testbench' [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part2/hw_testbench.sv:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.runs/synth_1/.Xil/Vivado-29200-LAPTOP-RCMTCCBQ/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.runs/synth_1/.Xil/Vivado-29200-LAPTOP-RCMTCCBQ/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part2/lfsr.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part2/lfsr.sv:5]
INFO: [Synth 8-6157] synthesizing module 'lab6dpath' [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.srcs/sources_1/imports/lab6_files_part1/lab6dpath.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.srcs/sources_1/imports/lab6_files_part1/lab6dpath.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.runs/synth_1/.Xil/Vivado-29200-LAPTOP-RCMTCCBQ/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (0#1) [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.runs/synth_1/.Xil/Vivado-29200-LAPTOP-RCMTCCBQ/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lab6dpath' (0#1) [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.srcs/sources_1/imports/lab6_files_part1/lab6dpath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'sevenseg' [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part2/sevenseg.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pulsegenMS' [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part2/pulsegenms.sv:5]
	Parameter MSPERIOD bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulsegenMS' (0#1) [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part2/pulsegenms.sv:5]
INFO: [Synth 8-226] default block is never used [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part2/sevenseg.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg' (0#1) [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part2/sevenseg.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'hw_testbench' (0#1) [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part2/hw_testbench.sv:6]
WARNING: [Synth 8-7137] Register ordy_reg in module lab6dpath has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.srcs/sources_1/imports/lab6_files_part1/lab6dpath.sv:61]
WARNING: [Synth 8-7137] Register r1_reg in module lab6dpath has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.srcs/sources_1/imports/lab6_files_part1/lab6dpath.sv:66]
WARNING: [Synth 8-7137] Register r2_reg in module lab6dpath has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.srcs/sources_1/imports/lab6_files_part1/lab6dpath.sv:67]
WARNING: [Synth 8-87] always_comb on 'a_reg' did not result in combinational logic [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.srcs/sources_1/imports/lab6_files_part1/lab6dpath.sv:32]
WARNING: [Synth 8-3917] design hw_testbench has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design hw_testbench has port LED[1] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1412.312 ; gain = 549.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1412.312 ; gain = 549.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1412.312 ; gain = 549.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1412.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'uut/crm932_a'
Finished Parsing XDC File [c:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'uut/crm932_a'
Parsing XDC File [c:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u0'
Finished Parsing XDC File [c:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u0'
Parsing XDC File [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part2/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part2/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part2/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hw_testbench_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hw_testbench_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1506.066 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for board_clk. (constraint file  c:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for board_clk. (constraint file  c:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for uut/crm932_a. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'lab6dpath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_input |                             0001 |                               00
                   mult2 |                             0010 |                               01
                   mult3 |                             0100 |                               10
                     sum |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'lab6dpath'
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.srcs/sources_1/imports/lab6_files_part1/lab6dpath.sv:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input   12 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design hw_testbench has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design hw_testbench has port LED[1] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (uut/a_reg[11]) is unused and will be removed from module hw_testbench.
WARNING: [Synth 8-3332] Sequential element (uut/a_reg[10]) is unused and will be removed from module hw_testbench.
WARNING: [Synth 8-3332] Sequential element (uut/a_reg[9]) is unused and will be removed from module hw_testbench.
WARNING: [Synth 8-3332] Sequential element (uut/a_reg[8]) is unused and will be removed from module hw_testbench.
WARNING: [Synth 8-3332] Sequential element (uut/a_reg[7]) is unused and will be removed from module hw_testbench.
WARNING: [Synth 8-3332] Sequential element (uut/a_reg[6]) is unused and will be removed from module hw_testbench.
WARNING: [Synth 8-3332] Sequential element (uut/a_reg[5]) is unused and will be removed from module hw_testbench.
WARNING: [Synth 8-3332] Sequential element (uut/a_reg[4]) is unused and will be removed from module hw_testbench.
WARNING: [Synth 8-3332] Sequential element (uut/a_reg[3]) is unused and will be removed from module hw_testbench.
WARNING: [Synth 8-3332] Sequential element (uut/a_reg[2]) is unused and will be removed from module hw_testbench.
WARNING: [Synth 8-3332] Sequential element (uut/a_reg[1]) is unused and will be removed from module hw_testbench.
WARNING: [Synth 8-3332] Sequential element (uut/a_reg[0]) is unused and will be removed from module hw_testbench.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |mult_gen_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |mult_gen |     1|
|3     |CARRY4   |    16|
|4     |LUT1     |     4|
|5     |LUT2     |    21|
|6     |LUT3     |    13|
|7     |LUT4     |    15|
|8     |LUT5     |    15|
|9     |LUT6     |     6|
|10    |FDCE     |    64|
|11    |FDPE     |     9|
|12    |FDRE     |    44|
|13    |IBUF     |     1|
|14    |OBUF     |    15|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1506.066 ; gain = 643.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1506.066 ; gain = 549.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1506.066 ; gain = 643.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1506.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1b48ba58
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1506.066 ; gain = 1036.953
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1506.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/coope/Documents/MSU-ECE-DSD/lab6/Lab6_part2/Lab6_part2.runs/synth_1/hw_testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hw_testbench_utilization_synth.rpt -pb hw_testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 19:39:05 2024...
