// Seed: 1604940970
module module_0;
  wire id_1;
  supply0 id_2;
  wire id_3;
  assign id_2 = 1;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  wire id_2 = id_2;
  module_0 modCall_1 ();
  always @(1);
endmodule
module module_2 (
    input tri0 id_0,
    input wire id_1,
    output supply1 id_2,
    output tri id_3,
    input supply0 id_4,
    output wor id_5,
    output wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply0 id_11,
    output wor id_12,
    input wor id_13,
    output wire id_14,
    input supply0 id_15,
    input tri0 id_16,
    input wire id_17,
    input tri0 id_18,
    output tri1 id_19
);
  wire id_21;
  module_0 modCall_1 ();
endmodule
