// Seed: 3400848418
module module_1 (
    id_1,
    module_0,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output tri0 id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_12;
  assign id_4#(1) = 1;
  parameter id_13 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4 :
  assert property (@(negedge id_2) id_2#(.id_2(-1)))
  else $clog2(52);
  ;
  logic id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1,
      id_5,
      id_4,
      id_5,
      id_3
  );
endmodule
