

================================================================
== Vivado HLS Report for 'scheduler'
================================================================
* Date:           Sat Dec 15 23:27:35 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        scheduler
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   14|  6164|   15|  6165|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     6|  6154| 3 ~ 3077 |          -|          -|     2|    no    |
        | + Loop 1.1  |  3072|  3072|         3|          -|          -|  1024|    no    |
        |- Loop 2     |     6|     8|   3 ~ 4  |          -|          -|     2|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     374|    978|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     255|     63|
|Memory           |        6|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    182|
|Register         |        -|      -|     791|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      0|    1420|   1223|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+----------------------+---------+-------+----+----+
    |scheduler_mux_42_eOg_U1  |scheduler_mux_42_eOg  |        0|      0|  85|  21|
    |scheduler_mux_42_eOg_U2  |scheduler_mux_42_eOg  |        0|      0|  85|  21|
    |scheduler_mux_42_eOg_U3  |scheduler_mux_42_eOg  |        0|      0|  85|  21|
    +-------------------------+----------------------+---------+-------+----+----+
    |Total                    |                      |        0|      0| 255|  63|
    +-------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |history_current_node_U  |scheduler_historybkb  |        2|  0|   0|  1024|   32|     1|        32768|
    |history_next_node_U     |scheduler_historybkb  |        2|  0|   0|  1024|   32|     1|        32768|
    |history_state_U         |scheduler_historybkb  |        2|  0|   0|  1024|   32|     1|        32768|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |        6|  0|   0|  3072|   96|     3|        98304|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |history_head_ptr_1_fu_720_p2      |     +    |      0|  101|  37|           1|          32|
    |i_1_fu_880_p2                     |     +    |      0|   11|   8|           2|           1|
    |i_2_fu_459_p2                     |     +    |      0|   11|   8|           2|           1|
    |j_1_fu_506_p2                     |     +    |      0|   38|  16|          11|           1|
    |queue_head_ptr_1_fu_930_p2        |     +    |      0|  101|  37|           2|          32|
    |queue_head_ptr_1_t_fu_936_p2      |     +    |      0|   11|   8|           2|           2|
    |queue_head_ptr_3_fu_715_p2        |     +    |      0|  101|  37|           1|          32|
    |demorgan_fu_920_p2                |    and   |      0|    0|   2|           1|           1|
    |halted_flag_1_fu_908_p2           |    and   |      0|    0|   2|           1|           1|
    |match_found_1_fu_868_p2           |    and   |      0|    0|   2|           1|           1|
    |or_cond_5_fu_490_p2               |    and   |      0|    0|   2|           1|           1|
    |sel_tmp1_fu_849_p2                |    and   |      0|    0|   2|           1|           1|
    |tmp1_fu_840_p2                    |    and   |      0|    0|   2|           1|           1|
    |tmp2_fu_845_p2                    |    and   |      0|    0|   2|           1|           1|
    |tmp_3_fu_897_p2                   |    and   |      0|    0|   2|           1|           1|
    |exitcond1_fu_453_p2               |   icmp   |      0|    0|   1|           2|           3|
    |exitcond2_fu_500_p2               |   icmp   |      0|    0|   6|          11|          12|
    |exitcond_fu_874_p2                |   icmp   |      0|    0|   1|           2|           3|
    |icmp_fu_484_p2                    |   icmp   |      0|    0|  16|          30|           1|
    |sel_tmp3_fu_528_p2                |   icmp   |      0|    0|   1|           2|           3|
    |sel_tmp4_fu_534_p2                |   icmp   |      0|    0|   1|           2|           1|
    |sel_tmp5_fu_540_p2                |   icmp   |      0|    0|   1|           2|           1|
    |tmp_10_fu_801_p2                  |   icmp   |      0|    0|  16|          32|          32|
    |tmp_11_fu_806_p2                  |   icmp   |      0|    0|  16|          32|          32|
    |tmp_2_fu_891_p2                   |   icmp   |      0|    0|  16|          32|           1|
    |tmp_7_fu_914_p2                   |   icmp   |      0|    0|  16|          32|           1|
    |tmp_s_fu_796_p2                   |   icmp   |      0|    0|  16|          32|          32|
    |ult_fu_512_p2                     |   icmp   |      0|    0|  16|          32|          32|
    |brmerge_fu_816_p2                 |    or    |      0|    0|   2|           1|           1|
    |match_found_0_mux_fu_828_p2       |    or    |      0|    0|   2|           1|           1|
    |or_cond_fu_546_p2                 |    or    |      0|    0|   2|           1|           1|
    |sel_tmp19_demorgan_fu_863_p2      |    or    |      0|    0|   2|           1|           1|
    |newSel1_fu_671_p3                 |  select  |      0|    0|  32|           1|          32|
    |newSel2_fu_567_p3                 |  select  |      0|    0|  32|           1|          32|
    |newSel4_fu_604_p3                 |  select  |      0|    0|  32|           1|          32|
    |newSel6_fu_619_p3                 |  select  |      0|    0|  32|           1|          32|
    |newSel8_fu_656_p3                 |  select  |      0|    0|  32|           1|          32|
    |newSel_fu_552_p3                  |  select  |      0|    0|  32|           1|          32|
    |queue_3_current_nod_10_fu_582_p3  |  select  |      0|    0|  32|           1|          32|
    |queue_3_current_nod_11_fu_589_p3  |  select  |      0|    0|  32|           1|          32|
    |queue_3_current_nod_12_fu_597_p3  |  select  |      0|    0|  32|           1|          32|
    |queue_3_current_nod_8_fu_559_p3   |  select  |      0|    0|  32|           1|          32|
    |queue_3_current_nod_9_fu_574_p3   |  select  |      0|    0|  32|           1|          32|
    |queue_3_next_node_1_fu_626_p3     |  select  |      0|    0|  32|           1|          32|
    |queue_3_next_node_4_fu_634_p3     |  select  |      0|    0|  32|           1|          32|
    |queue_3_next_node_5_fu_641_p3     |  select  |      0|    0|  32|           1|          32|
    |queue_3_next_node_7_fu_649_p3     |  select  |      0|    0|  32|           1|          32|
    |queue_3_next_node_fu_611_p3       |  select  |      0|    0|  32|           1|          32|
    |queue_3_state_1_fu_678_p3         |  select  |      0|    0|  32|           1|          32|
    |queue_3_state_4_fu_686_p3         |  select  |      0|    0|  32|           1|          32|
    |queue_3_state_5_fu_693_p3         |  select  |      0|    0|  32|           1|          32|
    |queue_3_state_7_fu_701_p3         |  select  |      0|    0|  32|           1|          32|
    |queue_3_state_fu_663_p3           |  select  |      0|    0|  32|           1|          32|
    |sel_tmp2_fu_855_p3                |  select  |      0|    0|   2|           1|           1|
    |not_not_fu_822_p2                 |    xor   |      0|    0|   2|           1|           2|
    |rev_fu_811_p2                     |    xor   |      0|    0|   2|           1|           2|
    |sel_tmp_fu_834_p2                 |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0|  374| 978|         301|         946|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         13|    1|         13|
    |halted_flag_reg_375            |   9|          2|    1|          2|
    |history_current_node_address0  |  15|          3|   10|         30|
    |history_head_ptr_fu_90         |   9|          2|   32|         64|
    |history_next_node_address0     |  15|          3|   10|         30|
    |history_state_address0         |  15|          3|   10|         30|
    |i1_reg_387                     |   9|          2|    2|          4|
    |i_reg_341                      |   9|          2|    2|          4|
    |j_reg_364                      |   9|          2|   11|         22|
    |match_found_reg_352            |   9|          2|    1|          2|
    |queue_head_ptr_2_fu_154        |   9|          2|   32|         64|
    |queue_head_ptr_fu_86           |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 182|         38|  144|        329|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  12|   0|   12|          0|
    |demorgan_reg_1233                |   1|   0|    1|          0|
    |halted_flag_1_reg_1228           |   1|   0|    1|          0|
    |halted_flag_reg_375              |   1|   0|    1|          0|
    |history_head_ptr_fu_90           |  32|   0|   32|          0|
    |i1_reg_387                       |   2|   0|    2|          0|
    |i_1_reg_1210                     |   2|   0|    2|          0|
    |i_2_reg_1084                     |   2|   0|    2|          0|
    |i_reg_341                        |   2|   0|    2|          0|
    |j_1_reg_1161                     |  11|   0|   11|          0|
    |j_reg_364                        |  11|   0|   11|          0|
    |match_found_reg_352              |   1|   0|    1|          0|
    |new_context_current_1_reg_1242   |  32|   0|   32|          0|
    |new_context_current_s_reg_1128   |  32|   0|   32|          0|
    |new_context_next_nod_1_reg_1247  |  32|   0|   32|          0|
    |new_context_next_nod_reg_1138    |  32|   0|   32|          0|
    |new_context_state_1_reg_1252     |  32|   0|   32|          0|
    |new_context_state_reg_1148       |  32|   0|   32|          0|
    |or_cond_5_reg_1109               |   1|   0|    1|          0|
    |queue_3_current_nod_1_fu_98      |  32|   0|   32|          0|
    |queue_3_current_nod_2_fu_102     |  32|   0|   32|          0|
    |queue_3_current_nod_3_fu_106     |  32|   0|   32|          0|
    |queue_3_current_nod_fu_94        |  32|   0|   32|          0|
    |queue_3_next_node_2_fu_110       |  32|   0|   32|          0|
    |queue_3_next_node_3_fu_114       |  32|   0|   32|          0|
    |queue_3_next_node_6_fu_118       |  32|   0|   32|          0|
    |queue_3_next_node_8_fu_122       |  32|   0|   32|          0|
    |queue_3_state_2_fu_126           |  32|   0|   32|          0|
    |queue_3_state_3_fu_130           |  32|   0|   32|          0|
    |queue_3_state_6_fu_134           |  32|   0|   32|          0|
    |queue_3_state_8_fu_138           |  32|   0|   32|          0|
    |queue_head_ptr_1_reg_1237        |  32|   0|   32|          0|
    |queue_head_ptr_2_fu_154          |  32|   0|   32|          0|
    |queue_head_ptr_fu_86             |  32|   0|   32|          0|
    |queue_head_ptr_load_reg_1074     |  32|   0|   32|          0|
    |tmp_10_reg_1192                  |   1|   0|    1|          0|
    |tmp_11_reg_1197                  |   1|   0|    1|          0|
    |tmp_5_reg_1215                   |   2|   0|   64|         62|
    |tmp_reg_1089                     |   2|   0|   64|         62|
    |tmp_s_reg_1186                   |   1|   0|    1|          0|
    |ult_reg_1166                     |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 791|   0|  915|        124|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+------------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                                          |  in |    1| ap_ctrl_hs |               scheduler               | return value |
|ap_rst                                          |  in |    1| ap_ctrl_hs |               scheduler               | return value |
|ap_start                                        |  in |    1| ap_ctrl_hs |               scheduler               | return value |
|ap_done                                         | out |    1| ap_ctrl_hs |               scheduler               | return value |
|ap_idle                                         | out |    1| ap_ctrl_hs |               scheduler               | return value |
|ap_ready                                        | out |    1| ap_ctrl_hs |               scheduler               | return value |
|sched_interfaces_context_current_node_address0  | out |    1|  ap_memory | sched_interfaces_context_current_node |     array    |
|sched_interfaces_context_current_node_ce0       | out |    1|  ap_memory | sched_interfaces_context_current_node |     array    |
|sched_interfaces_context_current_node_q0        |  in |   32|  ap_memory | sched_interfaces_context_current_node |     array    |
|sched_interfaces_context_next_node_address0     | out |    1|  ap_memory |   sched_interfaces_context_next_node  |     array    |
|sched_interfaces_context_next_node_ce0          | out |    1|  ap_memory |   sched_interfaces_context_next_node  |     array    |
|sched_interfaces_context_next_node_q0           |  in |   32|  ap_memory |   sched_interfaces_context_next_node  |     array    |
|sched_interfaces_context_state_address0         | out |    1|  ap_memory |     sched_interfaces_context_state    |     array    |
|sched_interfaces_context_state_ce0              | out |    1|  ap_memory |     sched_interfaces_context_state    |     array    |
|sched_interfaces_context_state_q0               |  in |   32|  ap_memory |     sched_interfaces_context_state    |     array    |
|sched_interfaces_schedule_V_address0            | out |    1|  ap_memory |      sched_interfaces_schedule_V      |     array    |
|sched_interfaces_schedule_V_ce0                 | out |    1|  ap_memory |      sched_interfaces_schedule_V      |     array    |
|sched_interfaces_schedule_V_q0                  |  in |    1|  ap_memory |      sched_interfaces_schedule_V      |     array    |
|sched_interfaces_ack_V_address0                 | out |    1|  ap_memory |         sched_interfaces_ack_V        |     array    |
|sched_interfaces_ack_V_ce0                      | out |    1|  ap_memory |         sched_interfaces_ack_V        |     array    |
|sched_interfaces_ack_V_we0                      | out |    1|  ap_memory |         sched_interfaces_ack_V        |     array    |
|sched_interfaces_ack_V_d0                       | out |    1|  ap_memory |         sched_interfaces_ack_V        |     array    |
|setup_interfaces_context_current_node_address0  | out |    1|  ap_memory | setup_interfaces_context_current_node |     array    |
|setup_interfaces_context_current_node_ce0       | out |    1|  ap_memory | setup_interfaces_context_current_node |     array    |
|setup_interfaces_context_current_node_we0       | out |    1|  ap_memory | setup_interfaces_context_current_node |     array    |
|setup_interfaces_context_current_node_d0        | out |   32|  ap_memory | setup_interfaces_context_current_node |     array    |
|setup_interfaces_context_next_node_address0     | out |    1|  ap_memory |   setup_interfaces_context_next_node  |     array    |
|setup_interfaces_context_next_node_ce0          | out |    1|  ap_memory |   setup_interfaces_context_next_node  |     array    |
|setup_interfaces_context_next_node_we0          | out |    1|  ap_memory |   setup_interfaces_context_next_node  |     array    |
|setup_interfaces_context_next_node_d0           | out |   32|  ap_memory |   setup_interfaces_context_next_node  |     array    |
|setup_interfaces_context_state_address0         | out |    1|  ap_memory |     setup_interfaces_context_state    |     array    |
|setup_interfaces_context_state_ce0              | out |    1|  ap_memory |     setup_interfaces_context_state    |     array    |
|setup_interfaces_context_state_we0              | out |    1|  ap_memory |     setup_interfaces_context_state    |     array    |
|setup_interfaces_context_state_d0               | out |   32|  ap_memory |     setup_interfaces_context_state    |     array    |
|setup_interfaces_restart_V_address0             | out |    1|  ap_memory |       setup_interfaces_restart_V      |     array    |
|setup_interfaces_restart_V_ce0                  | out |    1|  ap_memory |       setup_interfaces_restart_V      |     array    |
|setup_interfaces_restart_V_we0                  | out |    1|  ap_memory |       setup_interfaces_restart_V      |     array    |
|setup_interfaces_restart_V_d0                   | out |    1|  ap_memory |       setup_interfaces_restart_V      |     array    |
|setup_interfaces_core_halted_V_address0         | out |    1|  ap_memory |     setup_interfaces_core_halted_V    |     array    |
|setup_interfaces_core_halted_V_ce0              | out |    1|  ap_memory |     setup_interfaces_core_halted_V    |     array    |
|setup_interfaces_core_halted_V_q0               |  in |    1|  ap_memory |     setup_interfaces_core_halted_V    |     array    |
|finished                                        | out |   32|   ap_vld   |                finished               |    pointer   |
|finished_ap_vld                                 | out |    1|   ap_vld   |                finished               |    pointer   |
+------------------------------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	9  / (exitcond1)
3 --> 
	4  / (or_cond_5)
	6  / (!or_cond_5)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (or_cond_5 & !exitcond2)
	2  / (!or_cond_5) | (exitcond2)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	10  / (!exitcond)
10 --> 
	11  / (demorgan)
	12  / (!demorgan)
11 --> 
	12  / true
12 --> 
	9  / true
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: queue_head_ptr (12)  [1/1] 0.00ns
:0  %queue_head_ptr = alloca i32

ST_1: history_head_ptr (13)  [1/1] 0.00ns
:1  %history_head_ptr = alloca i32

ST_1: queue_3_current_nod (14)  [1/1] 0.00ns
:2  %queue_3_current_nod = alloca i32

ST_1: queue_3_current_nod_1 (15)  [1/1] 0.00ns
:3  %queue_3_current_nod_1 = alloca i32

ST_1: queue_3_current_nod_2 (16)  [1/1] 0.00ns
:4  %queue_3_current_nod_2 = alloca i32

ST_1: queue_3_current_nod_3 (17)  [1/1] 0.00ns
:5  %queue_3_current_nod_3 = alloca i32

ST_1: queue_3_next_node_2 (18)  [1/1] 0.00ns
:6  %queue_3_next_node_2 = alloca i32

ST_1: queue_3_next_node_3 (19)  [1/1] 0.00ns
:7  %queue_3_next_node_3 = alloca i32

ST_1: queue_3_next_node_6 (20)  [1/1] 0.00ns
:8  %queue_3_next_node_6 = alloca i32

ST_1: queue_3_next_node_8 (21)  [1/1] 0.00ns
:9  %queue_3_next_node_8 = alloca i32

ST_1: queue_3_state_2 (22)  [1/1] 0.00ns
:10  %queue_3_state_2 = alloca i32

ST_1: queue_3_state_3 (23)  [1/1] 0.00ns
:11  %queue_3_state_3 = alloca i32

ST_1: queue_3_state_6 (24)  [1/1] 0.00ns
:12  %queue_3_state_6 = alloca i32

ST_1: queue_3_state_8 (25)  [1/1] 0.00ns
:13  %queue_3_state_8 = alloca i32

ST_1: StgValue_27 (26)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sched_interfaces_context_current_node), !map !53

ST_1: StgValue_28 (27)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sched_interfaces_context_next_node), !map !59

ST_1: StgValue_29 (28)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sched_interfaces_context_state), !map !63

ST_1: StgValue_30 (29)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %sched_interfaces_schedule_V), !map !67

ST_1: StgValue_31 (30)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %sched_interfaces_ack_V), !map !71

ST_1: StgValue_32 (31)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %setup_interfaces_context_current_node), !map !75

ST_1: StgValue_33 (32)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %setup_interfaces_context_next_node), !map !79

ST_1: StgValue_34 (33)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %setup_interfaces_context_state), !map !83

ST_1: StgValue_35 (34)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %setup_interfaces_restart_V), !map !87

ST_1: StgValue_36 (35)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %setup_interfaces_core_halted_V), !map !91

ST_1: StgValue_37 (36)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap(i32* %finished), !map !95

ST_1: StgValue_38 (37)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @scheduler_str) nounwind

ST_1: history_current_node (38)  [1/1] 3.25ns  loc: scheduler.cpp:5
:26  %history_current_node = alloca [1024 x i32], align 4

ST_1: history_next_node (39)  [1/1] 3.25ns  loc: scheduler.cpp:5
:27  %history_next_node = alloca [1024 x i32], align 4

ST_1: history_state (40)  [1/1] 3.25ns  loc: scheduler.cpp:5
:28  %history_state = alloca [1024 x i32], align 4

ST_1: StgValue_42 (41)  [1/1] 1.59ns
:29  store i32 0, i32* %history_head_ptr

ST_1: StgValue_43 (42)  [1/1] 1.59ns
:30  store i32 0, i32* %queue_head_ptr

ST_1: StgValue_44 (43)  [1/1] 1.59ns  loc: scheduler.cpp:14
:31  br label %._crit_edge


 <State 2>: 2.32ns
ST_2: i (45)  [1/1] 0.00ns
._crit_edge:0  %i = phi i2 [ 0, %0 ], [ %i_2, %._crit_edge.backedge ]

ST_2: queue_head_ptr_load (46)  [1/1] 0.00ns  loc: scheduler.cpp:51
._crit_edge:1  %queue_head_ptr_load = load i32* %queue_head_ptr

ST_2: exitcond1 (47)  [1/1] 2.07ns  loc: scheduler.cpp:14
._crit_edge:2  %exitcond1 = icmp eq i2 %i, -2

ST_2: empty (48)  [1/1] 0.00ns
._crit_edge:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_2: i_2 (49)  [1/1] 2.17ns  loc: scheduler.cpp:14
._crit_edge:4  %i_2 = add i2 %i, 1

ST_2: StgValue_50 (50)  [1/1] 0.00ns  loc: scheduler.cpp:14
._crit_edge:5  br i1 %exitcond1, label %.preheader.preheader, label %1

ST_2: tmp (52)  [1/1] 0.00ns  loc: scheduler.cpp:18
:0  %tmp = zext i2 %i to i64

ST_2: sched_interfaces_sch (53)  [1/1] 0.00ns  loc: scheduler.cpp:18
:1  %sched_interfaces_sch = getelementptr [2 x i1]* %sched_interfaces_schedule_V, i64 0, i64 %tmp

ST_2: sched_interfaces_sch_1 (54)  [2/2] 2.32ns  loc: scheduler.cpp:18
:2  %sched_interfaces_sch_1 = load i1* %sched_interfaces_sch, align 1

ST_2: queue_head_ptr_2 (174)  [1/1] 0.00ns
.preheader.preheader:0  %queue_head_ptr_2 = alloca i32

ST_2: StgValue_55 (175)  [1/1] 1.59ns  loc: scheduler.cpp:51
.preheader.preheader:1  store i32 %queue_head_ptr_load, i32* %queue_head_ptr_2

ST_2: StgValue_56 (176)  [1/1] 1.59ns  loc: scheduler.cpp:63
.preheader.preheader:2  br label %.preheader


 <State 3>: 5.33ns
ST_3: sched_interfaces_sch_1 (54)  [1/2] 2.32ns  loc: scheduler.cpp:18
:2  %sched_interfaces_sch_1 = load i1* %sched_interfaces_sch, align 1

ST_3: tmp_1 (55)  [1/1] 0.00ns  loc: scheduler.cpp:18
:3  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %queue_head_ptr_load, i32 2, i32 31)

ST_3: icmp (56)  [1/1] 3.26ns  loc: scheduler.cpp:18
:4  %icmp = icmp eq i30 %tmp_1, 0

ST_3: or_cond_5 (57)  [1/1] 2.07ns  loc: scheduler.cpp:18
:5  %or_cond_5 = and i1 %sched_interfaces_sch_1, %icmp

ST_3: StgValue_61 (58)  [1/1] 0.00ns  loc: scheduler.cpp:18
:6  br i1 %or_cond_5, label %2, label %._crit_edge.backedge

ST_3: sched_interfaces_con (60)  [1/1] 0.00ns  loc: scheduler.cpp:21
:0  %sched_interfaces_con = getelementptr [2 x i32]* %sched_interfaces_context_current_node, i64 0, i64 %tmp

ST_3: new_context_current_s (61)  [2/2] 2.32ns  loc: scheduler.cpp:21
:1  %new_context_current_s = load i32* %sched_interfaces_con, align 4

ST_3: sched_interfaces_con_1 (62)  [1/1] 0.00ns  loc: scheduler.cpp:21
:2  %sched_interfaces_con_1 = getelementptr [2 x i32]* %sched_interfaces_context_next_node, i64 0, i64 %tmp

ST_3: new_context_next_nod (63)  [2/2] 2.32ns  loc: scheduler.cpp:21
:3  %new_context_next_nod = load i32* %sched_interfaces_con_1, align 4

ST_3: sched_interfaces_con_2 (64)  [1/1] 0.00ns  loc: scheduler.cpp:21
:4  %sched_interfaces_con_2 = getelementptr [2 x i32]* %sched_interfaces_context_state, i64 0, i64 %tmp

ST_3: new_context_state (65)  [2/2] 2.32ns  loc: scheduler.cpp:21
:5  %new_context_state = load i32* %sched_interfaces_con_2, align 4


 <State 4>: 2.32ns
ST_4: new_context_current_s (61)  [1/2] 2.32ns  loc: scheduler.cpp:21
:1  %new_context_current_s = load i32* %sched_interfaces_con, align 4

ST_4: new_context_next_nod (63)  [1/2] 2.32ns  loc: scheduler.cpp:21
:3  %new_context_next_nod = load i32* %sched_interfaces_con_1, align 4

ST_4: new_context_state (65)  [1/2] 2.32ns  loc: scheduler.cpp:21
:5  %new_context_state = load i32* %sched_interfaces_con_2, align 4


 <State 5>: 2.32ns
ST_5: tmp_9 (66)  [1/1] 0.00ns  loc: scheduler.cpp:27
:6  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_5: StgValue_72 (67)  [1/1] 0.00ns  loc: scheduler.cpp:28
:7  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str8) nounwind

ST_5: sched_interfaces_ack (68)  [1/1] 0.00ns  loc: scheduler.cpp:29
:8  %sched_interfaces_ack = getelementptr [2 x i1]* %sched_interfaces_ack_V, i64 0, i64 %tmp

ST_5: StgValue_74 (69)  [1/1] 2.32ns  loc: scheduler.cpp:31
:9  store i1 false, i1* %sched_interfaces_ack, align 1

ST_5: empty_6 (70)  [1/1] 0.00ns  loc: scheduler.cpp:32
:10  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_9)

ST_5: StgValue_76 (71)  [1/1] 1.59ns  loc: scheduler.cpp:36
:11  br label %3


 <State 6>: 6.21ns
ST_6: match_found (73)  [1/1] 0.00ns  loc: scheduler.cpp:38
:0  %match_found = phi i1 [ false, %2 ], [ %match_found_1, %_ifconv ]

ST_6: j (74)  [1/1] 0.00ns
:1  %j = phi i11 [ 0, %2 ], [ %j_1, %_ifconv ]

ST_6: j_cast (75)  [1/1] 0.00ns  loc: scheduler.cpp:36
:2  %j_cast = zext i11 %j to i32

ST_6: exitcond2 (76)  [1/1] 2.94ns  loc: scheduler.cpp:36
:3  %exitcond2 = icmp eq i11 %j, -1024

ST_6: empty_7 (77)  [1/1] 0.00ns
:4  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_6: j_1 (78)  [1/1] 2.33ns  loc: scheduler.cpp:36
:5  %j_1 = add i11 %j, 1

ST_6: StgValue_83 (79)  [1/1] 0.00ns  loc: scheduler.cpp:36
:6  br i1 %exitcond2, label %4, label %_ifconv

ST_6: history_head_ptr_loa (81)  [1/1] 0.00ns  loc: scheduler.cpp:38
_ifconv:0  %history_head_ptr_loa = load i32* %history_head_ptr

ST_6: ult (82)  [1/1] 3.26ns  loc: scheduler.cpp:38
_ifconv:1  %ult = icmp ult i32 %j_cast, %history_head_ptr_loa

ST_6: tmp_8 (87)  [1/1] 0.00ns  loc: scheduler.cpp:40
_ifconv:6  %tmp_8 = zext i11 %j to i64

ST_6: history_current_node_1 (88)  [1/1] 0.00ns  loc: scheduler.cpp:40
_ifconv:7  %history_current_node_1 = getelementptr [1024 x i32]* %history_current_node, i64 0, i64 %tmp_8

ST_6: history_current_node_2 (89)  [2/2] 3.25ns  loc: scheduler.cpp:40
_ifconv:8  %history_current_node_2 = load i32* %history_current_node_1, align 4

ST_6: history_next_node_ad (91)  [1/1] 0.00ns  loc: scheduler.cpp:40
_ifconv:10  %history_next_node_ad = getelementptr [1024 x i32]* %history_next_node, i64 0, i64 %tmp_8

ST_6: history_next_node_lo (92)  [2/2] 3.25ns  loc: scheduler.cpp:40
_ifconv:11  %history_next_node_lo = load i32* %history_next_node_ad, align 4

ST_6: history_state_addr_1 (94)  [1/1] 0.00ns  loc: scheduler.cpp:40
_ifconv:13  %history_state_addr_1 = getelementptr [1024 x i32]* %history_state, i64 0, i64 %tmp_8

ST_6: history_state_load (95)  [2/2] 3.25ns  loc: scheduler.cpp:40
_ifconv:14  %history_state_load = load i32* %history_state_addr_1, align 4

ST_6: StgValue_93 (106)  [1/1] 0.00ns  loc: scheduler.cpp:47
:0  br i1 %match_found, label %._crit_edge.backedge, label %_ifconv21

ST_6: history_head_ptr_loa_1 (108)  [1/1] 0.00ns  loc: scheduler.cpp:52
_ifconv21:0  %history_head_ptr_loa_1 = load i32* %history_head_ptr

ST_6: queue_3_current_nod_4 (109)  [1/1] 0.00ns
_ifconv21:1  %queue_3_current_nod_4 = load i32* %queue_3_current_nod

ST_6: queue_3_current_nod_5 (110)  [1/1] 0.00ns
_ifconv21:2  %queue_3_current_nod_5 = load i32* %queue_3_current_nod_1

ST_6: queue_3_current_nod_6 (111)  [1/1] 0.00ns
_ifconv21:3  %queue_3_current_nod_6 = load i32* %queue_3_current_nod_2

ST_6: queue_3_current_nod_7 (112)  [1/1] 0.00ns
_ifconv21:4  %queue_3_current_nod_7 = load i32* %queue_3_current_nod_3

ST_6: queue_3_next_node_2_1 (113)  [1/1] 0.00ns
_ifconv21:5  %queue_3_next_node_2_1 = load i32* %queue_3_next_node_2

ST_6: queue_3_next_node_3_1 (114)  [1/1] 0.00ns
_ifconv21:6  %queue_3_next_node_3_1 = load i32* %queue_3_next_node_3

ST_6: queue_3_next_node_6_1 (115)  [1/1] 0.00ns
_ifconv21:7  %queue_3_next_node_6_1 = load i32* %queue_3_next_node_6

ST_6: queue_3_next_node_8_1 (116)  [1/1] 0.00ns
_ifconv21:8  %queue_3_next_node_8_1 = load i32* %queue_3_next_node_8

ST_6: queue_3_state_2_loa (117)  [1/1] 0.00ns
_ifconv21:9  %queue_3_state_2_loa = load i32* %queue_3_state_2

ST_6: queue_3_state_3_loa (118)  [1/1] 0.00ns
_ifconv21:10  %queue_3_state_3_loa = load i32* %queue_3_state_3

ST_6: queue_3_state_6_loa (119)  [1/1] 0.00ns
_ifconv21:11  %queue_3_state_6_loa = load i32* %queue_3_state_6

ST_6: queue_3_state_8_loa (120)  [1/1] 0.00ns
_ifconv21:12  %queue_3_state_8_loa = load i32* %queue_3_state_8

ST_6: tmp_14 (121)  [1/1] 0.00ns  loc: scheduler.cpp:51
_ifconv21:13  %tmp_14 = trunc i32 %queue_head_ptr_load to i2

ST_6: sel_tmp3 (122)  [1/1] 2.07ns  loc: scheduler.cpp:51
_ifconv21:14  %sel_tmp3 = icmp eq i2 %tmp_14, -2

ST_6: sel_tmp4 (123)  [1/1] 2.07ns  loc: scheduler.cpp:51
_ifconv21:15  %sel_tmp4 = icmp eq i2 %tmp_14, 1

ST_6: sel_tmp5 (124)  [1/1] 2.07ns  loc: scheduler.cpp:51
_ifconv21:16  %sel_tmp5 = icmp eq i2 %tmp_14, 0

ST_6: or_cond (125)  [1/1] 2.07ns  loc: scheduler.cpp:51
_ifconv21:17  %or_cond = or i1 %sel_tmp5, %sel_tmp4

ST_6: newSel (126)  [1/1] 0.00ns  loc: scheduler.cpp:51 (grouped into LUT with out node queue_3_current_nod_8)
_ifconv21:18  %newSel = select i1 %sel_tmp3, i32 %queue_3_current_nod_7, i32 %new_context_current_s

ST_6: queue_3_current_nod_8 (127)  [1/1] 2.07ns  loc: scheduler.cpp:51 (out node of the LUT)
_ifconv21:19  %queue_3_current_nod_8 = select i1 %or_cond, i32 %queue_3_current_nod_7, i32 %newSel

ST_6: newSel2 (128)  [1/1] 0.00ns  loc: scheduler.cpp:51 (grouped into LUT with out node queue_3_current_nod_9)
_ifconv21:20  %newSel2 = select i1 %sel_tmp3, i32 %new_context_current_s, i32 %queue_3_current_nod_6

ST_6: queue_3_current_nod_9 (129)  [1/1] 2.07ns  loc: scheduler.cpp:51 (out node of the LUT)
_ifconv21:21  %queue_3_current_nod_9 = select i1 %or_cond, i32 %queue_3_current_nod_6, i32 %newSel2

ST_6: queue_3_current_nod_10 (130)  [1/1] 0.00ns  loc: scheduler.cpp:51 (grouped into LUT with out node queue_3_current_nod_11)
_ifconv21:22  %queue_3_current_nod_10 = select i1 %sel_tmp4, i32 %new_context_current_s, i32 %queue_3_current_nod_5

ST_6: queue_3_current_nod_11 (131)  [1/1] 2.07ns  loc: scheduler.cpp:51 (out node of the LUT)
_ifconv21:23  %queue_3_current_nod_11 = select i1 %sel_tmp5, i32 %queue_3_current_nod_5, i32 %queue_3_current_nod_10

ST_6: queue_3_current_nod_12 (132)  [1/1] 2.07ns  loc: scheduler.cpp:51
_ifconv21:24  %queue_3_current_nod_12 = select i1 %sel_tmp5, i32 %new_context_current_s, i32 %queue_3_current_nod_4

ST_6: newSel4 (133)  [1/1] 0.00ns  loc: scheduler.cpp:51 (grouped into LUT with out node queue_3_next_node)
_ifconv21:25  %newSel4 = select i1 %sel_tmp3, i32 %queue_3_next_node_8_1, i32 %new_context_next_nod

ST_6: queue_3_next_node (134)  [1/1] 2.07ns  loc: scheduler.cpp:51 (out node of the LUT)
_ifconv21:26  %queue_3_next_node = select i1 %or_cond, i32 %queue_3_next_node_8_1, i32 %newSel4

ST_6: newSel6 (135)  [1/1] 0.00ns  loc: scheduler.cpp:51 (grouped into LUT with out node queue_3_next_node_1)
_ifconv21:27  %newSel6 = select i1 %sel_tmp3, i32 %new_context_next_nod, i32 %queue_3_next_node_6_1

ST_6: queue_3_next_node_1 (136)  [1/1] 2.07ns  loc: scheduler.cpp:51 (out node of the LUT)
_ifconv21:28  %queue_3_next_node_1 = select i1 %or_cond, i32 %queue_3_next_node_6_1, i32 %newSel6

ST_6: queue_3_next_node_4 (137)  [1/1] 0.00ns  loc: scheduler.cpp:51 (grouped into LUT with out node queue_3_next_node_5)
_ifconv21:29  %queue_3_next_node_4 = select i1 %sel_tmp4, i32 %new_context_next_nod, i32 %queue_3_next_node_3_1

ST_6: queue_3_next_node_5 (138)  [1/1] 2.07ns  loc: scheduler.cpp:51 (out node of the LUT)
_ifconv21:30  %queue_3_next_node_5 = select i1 %sel_tmp5, i32 %queue_3_next_node_3_1, i32 %queue_3_next_node_4

ST_6: queue_3_next_node_7 (139)  [1/1] 2.07ns  loc: scheduler.cpp:51
_ifconv21:31  %queue_3_next_node_7 = select i1 %sel_tmp5, i32 %new_context_next_nod, i32 %queue_3_next_node_2_1

ST_6: newSel8 (140)  [1/1] 0.00ns  loc: scheduler.cpp:51 (grouped into LUT with out node queue_3_state)
_ifconv21:32  %newSel8 = select i1 %sel_tmp3, i32 %queue_3_state_8_loa, i32 %new_context_state

ST_6: queue_3_state (141)  [1/1] 2.07ns  loc: scheduler.cpp:51 (out node of the LUT)
_ifconv21:33  %queue_3_state = select i1 %or_cond, i32 %queue_3_state_8_loa, i32 %newSel8

ST_6: newSel1 (142)  [1/1] 0.00ns  loc: scheduler.cpp:51 (grouped into LUT with out node queue_3_state_1)
_ifconv21:34  %newSel1 = select i1 %sel_tmp3, i32 %new_context_state, i32 %queue_3_state_6_loa

ST_6: queue_3_state_1 (143)  [1/1] 2.07ns  loc: scheduler.cpp:51 (out node of the LUT)
_ifconv21:35  %queue_3_state_1 = select i1 %or_cond, i32 %queue_3_state_6_loa, i32 %newSel1

ST_6: queue_3_state_4 (144)  [1/1] 0.00ns  loc: scheduler.cpp:51 (grouped into LUT with out node queue_3_state_5)
_ifconv21:36  %queue_3_state_4 = select i1 %sel_tmp4, i32 %new_context_state, i32 %queue_3_state_3_loa

ST_6: queue_3_state_5 (145)  [1/1] 2.07ns  loc: scheduler.cpp:51 (out node of the LUT)
_ifconv21:37  %queue_3_state_5 = select i1 %sel_tmp5, i32 %queue_3_state_3_loa, i32 %queue_3_state_4

ST_6: queue_3_state_7 (146)  [1/1] 2.07ns  loc: scheduler.cpp:51
_ifconv21:38  %queue_3_state_7 = select i1 %sel_tmp5, i32 %new_context_state, i32 %queue_3_state_2_loa

ST_6: tmp_6 (147)  [1/1] 0.00ns  loc: scheduler.cpp:50
_ifconv21:39  %tmp_6 = zext i32 %history_head_ptr_loa_1 to i64

ST_6: history_current_node_3 (148)  [1/1] 0.00ns  loc: scheduler.cpp:50
_ifconv21:40  %history_current_node_3 = getelementptr [1024 x i32]* %history_current_node, i64 0, i64 %tmp_6

ST_6: StgValue_135 (149)  [1/1] 3.25ns  loc: scheduler.cpp:50
_ifconv21:41  store i32 %new_context_current_s, i32* %history_current_node_3, align 4

ST_6: history_next_node_ad_1 (150)  [1/1] 0.00ns  loc: scheduler.cpp:50
_ifconv21:42  %history_next_node_ad_1 = getelementptr [1024 x i32]* %history_next_node, i64 0, i64 %tmp_6

ST_6: StgValue_137 (151)  [1/1] 3.25ns  loc: scheduler.cpp:50
_ifconv21:43  store i32 %new_context_next_nod, i32* %history_next_node_ad_1, align 4

ST_6: history_state_addr (152)  [1/1] 0.00ns  loc: scheduler.cpp:50
_ifconv21:44  %history_state_addr = getelementptr [1024 x i32]* %history_state, i64 0, i64 %tmp_6

ST_6: StgValue_139 (153)  [1/1] 3.25ns  loc: scheduler.cpp:50
_ifconv21:45  store i32 %new_context_state, i32* %history_state_addr, align 4

ST_6: queue_head_ptr_3 (154)  [1/1] 2.90ns  loc: scheduler.cpp:51
_ifconv21:46  %queue_head_ptr_3 = add i32 1, %queue_head_ptr_load

ST_6: history_head_ptr_1 (155)  [1/1] 2.90ns  loc: scheduler.cpp:52
_ifconv21:47  %history_head_ptr_1 = add i32 1, %history_head_ptr_loa_1

ST_6: StgValue_142 (156)  [1/1] 0.00ns  loc: scheduler.cpp:49
_ifconv21:48  store i32 %queue_3_state, i32* %queue_3_state_8

ST_6: StgValue_143 (157)  [1/1] 0.00ns  loc: scheduler.cpp:49
_ifconv21:49  store i32 %queue_3_state_1, i32* %queue_3_state_6

ST_6: StgValue_144 (158)  [1/1] 0.00ns  loc: scheduler.cpp:49
_ifconv21:50  store i32 %queue_3_state_5, i32* %queue_3_state_3

ST_6: StgValue_145 (159)  [1/1] 0.00ns  loc: scheduler.cpp:49
_ifconv21:51  store i32 %queue_3_state_7, i32* %queue_3_state_2

ST_6: StgValue_146 (160)  [1/1] 0.00ns  loc: scheduler.cpp:49
_ifconv21:52  store i32 %queue_3_next_node, i32* %queue_3_next_node_8

ST_6: StgValue_147 (161)  [1/1] 0.00ns  loc: scheduler.cpp:49
_ifconv21:53  store i32 %queue_3_next_node_1, i32* %queue_3_next_node_6

ST_6: StgValue_148 (162)  [1/1] 0.00ns  loc: scheduler.cpp:49
_ifconv21:54  store i32 %queue_3_next_node_5, i32* %queue_3_next_node_3

ST_6: StgValue_149 (163)  [1/1] 0.00ns  loc: scheduler.cpp:49
_ifconv21:55  store i32 %queue_3_next_node_7, i32* %queue_3_next_node_2

ST_6: StgValue_150 (164)  [1/1] 0.00ns  loc: scheduler.cpp:49
_ifconv21:56  store i32 %queue_3_current_nod_8, i32* %queue_3_current_nod_3

ST_6: StgValue_151 (165)  [1/1] 0.00ns  loc: scheduler.cpp:49
_ifconv21:57  store i32 %queue_3_current_nod_9, i32* %queue_3_current_nod_2

ST_6: StgValue_152 (166)  [1/1] 0.00ns  loc: scheduler.cpp:49
_ifconv21:58  store i32 %queue_3_current_nod_11, i32* %queue_3_current_nod_1

ST_6: StgValue_153 (167)  [1/1] 0.00ns  loc: scheduler.cpp:49
_ifconv21:59  store i32 %queue_3_current_nod_12, i32* %queue_3_current_nod

ST_6: StgValue_154 (168)  [1/1] 1.59ns  loc: scheduler.cpp:52
_ifconv21:60  store i32 %history_head_ptr_1, i32* %history_head_ptr

ST_6: StgValue_155 (169)  [1/1] 1.59ns  loc: scheduler.cpp:51
_ifconv21:61  store i32 %queue_head_ptr_3, i32* %queue_head_ptr

ST_6: StgValue_156 (170)  [1/1] 0.00ns  loc: scheduler.cpp:54
_ifconv21:62  br label %._crit_edge.backedge

ST_6: StgValue_157 (172)  [1/1] 0.00ns
._crit_edge.backedge:0  br label %._crit_edge


 <State 7>: 6.52ns
ST_7: history_current_node_2 (89)  [1/2] 3.25ns  loc: scheduler.cpp:40
_ifconv:8  %history_current_node_2 = load i32* %history_current_node_1, align 4

ST_7: tmp_s (90)  [1/1] 3.26ns  loc: scheduler.cpp:40
_ifconv:9  %tmp_s = icmp eq i32 %history_current_node_2, %new_context_current_s

ST_7: history_next_node_lo (92)  [1/2] 3.25ns  loc: scheduler.cpp:40
_ifconv:11  %history_next_node_lo = load i32* %history_next_node_ad, align 4

ST_7: tmp_10 (93)  [1/1] 3.26ns  loc: scheduler.cpp:40
_ifconv:12  %tmp_10 = icmp eq i32 %history_next_node_lo, %new_context_next_nod

ST_7: history_state_load (95)  [1/2] 3.25ns  loc: scheduler.cpp:40
_ifconv:14  %history_state_load = load i32* %history_state_addr_1, align 4

ST_7: tmp_11 (96)  [1/1] 3.26ns  loc: scheduler.cpp:40
_ifconv:15  %tmp_11 = icmp eq i32 %history_state_load, %new_context_state


 <State 8>: 8.28ns
ST_8: rev (83)  [1/1] 2.07ns  loc: scheduler.cpp:38
_ifconv:2  %rev = xor i1 %ult, true

ST_8: brmerge (84)  [1/1] 2.07ns  loc: scheduler.cpp:38
_ifconv:3  %brmerge = or i1 %rev, %match_found

ST_8: not_not (85)  [1/1] 0.00ns  loc: scheduler.cpp:38 (grouped into LUT with out node match_found_1)
_ifconv:4  %not_not = xor i1 %rev, true

ST_8: match_found_0_mux (86)  [1/1] 0.00ns  loc: scheduler.cpp:38 (grouped into LUT with out node match_found_1)
_ifconv:5  %match_found_0_mux = or i1 %match_found, %not_not

ST_8: sel_tmp (97)  [1/1] 0.00ns  loc: scheduler.cpp:38 (grouped into LUT with out node sel_tmp1)
_ifconv:16  %sel_tmp = xor i1 %brmerge, true

ST_8: tmp1 (98)  [1/1] 0.00ns  loc: scheduler.cpp:40 (grouped into LUT with out node sel_tmp1)
_ifconv:17  %tmp1 = and i1 %tmp_s, %sel_tmp

ST_8: tmp2 (99)  [1/1] 0.00ns  loc: scheduler.cpp:40 (grouped into LUT with out node sel_tmp1)
_ifconv:18  %tmp2 = and i1 %tmp_10, %tmp_11

ST_8: sel_tmp1 (100)  [1/1] 2.07ns  loc: scheduler.cpp:40 (out node of the LUT)
_ifconv:19  %sel_tmp1 = and i1 %tmp2, %tmp1

ST_8: sel_tmp2 (101)  [1/1] 0.00ns  loc: scheduler.cpp:38 (grouped into LUT with out node match_found_1)
_ifconv:20  %sel_tmp2 = select i1 %brmerge, i1 %match_found_0_mux, i1 %sel_tmp1

ST_8: sel_tmp19_demorgan (102)  [1/1] 0.00ns  loc: scheduler.cpp:38 (grouped into LUT with out node match_found_1)
_ifconv:21  %sel_tmp19_demorgan = or i1 %brmerge, %tmp_s

ST_8: match_found_1 (103)  [1/1] 2.07ns  loc: scheduler.cpp:38 (out node of the LUT)
_ifconv:22  %match_found_1 = and i1 %sel_tmp2, %sel_tmp19_demorgan

ST_8: StgValue_175 (104)  [1/1] 0.00ns  loc: scheduler.cpp:36
_ifconv:23  br label %3


 <State 9>: 5.33ns
ST_9: halted_flag (178)  [1/1] 0.00ns
.preheader:0  %halted_flag = phi i1 [ true, %.preheader.preheader ], [ %halted_flag_1, %.preheader.backedge ]

ST_9: i1 (179)  [1/1] 0.00ns
.preheader:1  %i1 = phi i2 [ 0, %.preheader.preheader ], [ %i_1, %.preheader.backedge ]

ST_9: exitcond (180)  [1/1] 2.07ns  loc: scheduler.cpp:63
.preheader:2  %exitcond = icmp eq i2 %i1, -2

ST_9: empty_8 (181)  [1/1] 0.00ns
.preheader:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_9: i_1 (182)  [1/1] 2.17ns  loc: scheduler.cpp:63
.preheader:4  %i_1 = add i2 %i1, 1

ST_9: StgValue_181 (183)  [1/1] 0.00ns  loc: scheduler.cpp:63
.preheader:5  br i1 %exitcond, label %7, label %5

ST_9: tmp_5 (186)  [1/1] 0.00ns  loc: scheduler.cpp:66
:1  %tmp_5 = zext i2 %i1 to i64

ST_9: setup_interfaces_cor (187)  [1/1] 0.00ns  loc: scheduler.cpp:66
:2  %setup_interfaces_cor = getelementptr [2 x i1]* %setup_interfaces_core_halted_V, i64 0, i64 %tmp_5

ST_9: setup_interfaces_cor_1 (188)  [2/2] 2.32ns  loc: scheduler.cpp:66
:3  %setup_interfaces_cor_1 = load i1* %setup_interfaces_cor, align 1

ST_9: queue_head_ptr_2_loa_1 (228)  [1/1] 0.00ns  loc: scheduler.cpp:86
:0  %queue_head_ptr_2_loa_1 = load i32* %queue_head_ptr_2

ST_9: tmp_2 (229)  [1/1] 3.26ns  loc: scheduler.cpp:86
:1  %tmp_2 = icmp eq i32 %queue_head_ptr_2_loa_1, 0

ST_9: tmp_3 (230)  [1/1] 2.07ns  loc: scheduler.cpp:86
:2  %tmp_3 = and i1 %halted_flag, %tmp_2

ST_9: tmp_4 (231)  [1/1] 0.00ns  loc: scheduler.cpp:86
:3  %tmp_4 = zext i1 %tmp_3 to i32

ST_9: StgValue_189 (232)  [1/1] 0.00ns  loc: scheduler.cpp:86
:4  call void @_ssdm_op_Write.ap_auto.i32P(i32* %finished, i32 %tmp_4)

ST_9: StgValue_190 (233)  [1/1] 0.00ns  loc: scheduler.cpp:88
:5  ret void


 <State 10>: 5.33ns
ST_10: queue_head_ptr_2_loa (185)  [1/1] 0.00ns  loc: scheduler.cpp:67
:0  %queue_head_ptr_2_loa = load i32* %queue_head_ptr_2

ST_10: setup_interfaces_cor_1 (188)  [1/2] 2.32ns  loc: scheduler.cpp:66
:3  %setup_interfaces_cor_1 = load i1* %setup_interfaces_cor, align 1

ST_10: halted_flag_1 (189)  [1/1] 2.07ns  loc: scheduler.cpp:66
:4  %halted_flag_1 = and i1 %setup_interfaces_cor_1, %halted_flag

ST_10: tmp_7 (190)  [1/1] 3.26ns  loc: scheduler.cpp:67
:5  %tmp_7 = icmp ne i32 %queue_head_ptr_2_loa, 0

ST_10: demorgan (191)  [1/1] 2.07ns  loc: scheduler.cpp:67
:6  %demorgan = and i1 %setup_interfaces_cor_1, %tmp_7

ST_10: StgValue_196 (192)  [1/1] 0.00ns  loc: scheduler.cpp:67
:7  br i1 %demorgan, label %6, label %.preheader.backedge

ST_10: queue_3_current_nod_13 (194)  [1/1] 0.00ns
:0  %queue_3_current_nod_13 = load i32* %queue_3_current_nod

ST_10: queue_3_current_nod_14 (195)  [1/1] 0.00ns
:1  %queue_3_current_nod_14 = load i32* %queue_3_current_nod_1

ST_10: queue_3_current_nod_15 (196)  [1/1] 0.00ns
:2  %queue_3_current_nod_15 = load i32* %queue_3_current_nod_2

ST_10: queue_3_current_nod_16 (197)  [1/1] 0.00ns
:3  %queue_3_current_nod_16 = load i32* %queue_3_current_nod_3

ST_10: queue_3_next_node_2_2 (198)  [1/1] 0.00ns
:4  %queue_3_next_node_2_2 = load i32* %queue_3_next_node_2

ST_10: queue_3_next_node_3_2 (199)  [1/1] 0.00ns
:5  %queue_3_next_node_3_2 = load i32* %queue_3_next_node_3

ST_10: queue_3_next_node_6_2 (200)  [1/1] 0.00ns
:6  %queue_3_next_node_6_2 = load i32* %queue_3_next_node_6

ST_10: queue_3_next_node_8_2 (201)  [1/1] 0.00ns
:7  %queue_3_next_node_8_2 = load i32* %queue_3_next_node_8

ST_10: queue_3_state_2_loa_1 (202)  [1/1] 0.00ns
:8  %queue_3_state_2_loa_1 = load i32* %queue_3_state_2

ST_10: queue_3_state_3_loa_1 (203)  [1/1] 0.00ns
:9  %queue_3_state_3_loa_1 = load i32* %queue_3_state_3

ST_10: queue_3_state_6_loa_1 (204)  [1/1] 0.00ns
:10  %queue_3_state_6_loa_1 = load i32* %queue_3_state_6

ST_10: queue_3_state_8_loa_1 (205)  [1/1] 0.00ns
:11  %queue_3_state_8_loa_1 = load i32* %queue_3_state_8

ST_10: tmp_12 (206)  [1/1] 0.00ns  loc: scheduler.cpp:67
:12  %tmp_12 = trunc i32 %queue_head_ptr_2_loa to i2

ST_10: queue_head_ptr_1 (207)  [1/1] 2.90ns  loc: scheduler.cpp:71
:13  %queue_head_ptr_1 = add i32 -1, %queue_head_ptr_2_loa

ST_10: queue_head_ptr_1_t (208)  [1/1] 2.17ns  loc: scheduler.cpp:67
:14  %queue_head_ptr_1_t = add i2 -1, %tmp_12

ST_10: new_context_current_1 (209)  [1/1] 1.96ns  loc: scheduler.cpp:67
:15  %new_context_current_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %queue_3_current_nod_13, i32 %queue_3_current_nod_14, i32 %queue_3_current_nod_15, i32 %queue_3_current_nod_16, i2 %queue_head_ptr_1_t)

ST_10: new_context_next_nod_1 (210)  [1/1] 1.96ns  loc: scheduler.cpp:67
:16  %new_context_next_nod_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %queue_3_next_node_2_2, i32 %queue_3_next_node_3_2, i32 %queue_3_next_node_6_2, i32 %queue_3_next_node_8_2, i2 %queue_head_ptr_1_t)

ST_10: new_context_state_1 (211)  [1/1] 1.96ns  loc: scheduler.cpp:67
:17  %new_context_state_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %queue_3_state_2_loa_1, i32 %queue_3_state_3_loa_1, i32 %queue_3_state_6_loa_1, i32 %queue_3_state_8_loa_1, i2 %queue_head_ptr_1_t)


 <State 11>: 2.32ns
ST_11: tmp_13 (212)  [1/1] 0.00ns  loc: scheduler.cpp:77
:18  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)

ST_11: StgValue_216 (213)  [1/1] 0.00ns  loc: scheduler.cpp:78
:19  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str8) nounwind

ST_11: setup_interfaces_con (214)  [1/1] 0.00ns  loc: scheduler.cpp:79
:20  %setup_interfaces_con = getelementptr [2 x i32]* %setup_interfaces_context_current_node, i64 0, i64 %tmp_5

ST_11: StgValue_218 (215)  [1/1] 2.32ns  loc: scheduler.cpp:79
:21  store i32 %new_context_current_1, i32* %setup_interfaces_con, align 4

ST_11: setup_interfaces_con_1 (216)  [1/1] 0.00ns  loc: scheduler.cpp:79
:22  %setup_interfaces_con_1 = getelementptr [2 x i32]* %setup_interfaces_context_next_node, i64 0, i64 %tmp_5

ST_11: StgValue_220 (217)  [1/1] 2.32ns  loc: scheduler.cpp:79
:23  store i32 %new_context_next_nod_1, i32* %setup_interfaces_con_1, align 4

ST_11: setup_interfaces_con_2 (218)  [1/1] 0.00ns  loc: scheduler.cpp:79
:24  %setup_interfaces_con_2 = getelementptr [2 x i32]* %setup_interfaces_context_state, i64 0, i64 %tmp_5

ST_11: StgValue_222 (219)  [1/1] 2.32ns  loc: scheduler.cpp:79
:25  store i32 %new_context_state_1, i32* %setup_interfaces_con_2, align 4

ST_11: setup_interfaces_res (220)  [1/1] 0.00ns  loc: scheduler.cpp:80
:26  %setup_interfaces_res = getelementptr [2 x i1]* %setup_interfaces_restart_V, i64 0, i64 %tmp_5

ST_11: StgValue_224 (221)  [1/1] 2.32ns  loc: scheduler.cpp:82
:27  store i1 false, i1* %setup_interfaces_res, align 1

ST_11: empty_9 (222)  [1/1] 0.00ns  loc: scheduler.cpp:83
:28  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp_13)


 <State 12>: 1.59ns
ST_12: StgValue_226 (223)  [1/1] 1.59ns  loc: scheduler.cpp:72
:29  store i32 %queue_head_ptr_1, i32* %queue_head_ptr_2

ST_12: StgValue_227 (224)  [1/1] 0.00ns  loc: scheduler.cpp:84
:30  br label %.preheader.backedge

ST_12: StgValue_228 (226)  [1/1] 0.00ns
.preheader.backedge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sched_interfaces_context_current_node]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sched_interfaces_context_next_node]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sched_interfaces_context_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sched_interfaces_schedule_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sched_interfaces_ack_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_context_current_node]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_context_next_node]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_context_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_restart_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ setup_interfaces_core_halted_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ finished]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
queue_head_ptr         (alloca           ) [ 0111111110000]
history_head_ptr       (alloca           ) [ 0111111110000]
queue_3_current_nod    (alloca           ) [ 0011111111111]
queue_3_current_nod_1  (alloca           ) [ 0011111111111]
queue_3_current_nod_2  (alloca           ) [ 0011111111111]
queue_3_current_nod_3  (alloca           ) [ 0011111111111]
queue_3_next_node_2    (alloca           ) [ 0011111111111]
queue_3_next_node_3    (alloca           ) [ 0011111111111]
queue_3_next_node_6    (alloca           ) [ 0011111111111]
queue_3_next_node_8    (alloca           ) [ 0011111111111]
queue_3_state_2        (alloca           ) [ 0011111111111]
queue_3_state_3        (alloca           ) [ 0011111111111]
queue_3_state_6        (alloca           ) [ 0011111111111]
queue_3_state_8        (alloca           ) [ 0011111111111]
StgValue_27            (specbitsmap      ) [ 0000000000000]
StgValue_28            (specbitsmap      ) [ 0000000000000]
StgValue_29            (specbitsmap      ) [ 0000000000000]
StgValue_30            (specbitsmap      ) [ 0000000000000]
StgValue_31            (specbitsmap      ) [ 0000000000000]
StgValue_32            (specbitsmap      ) [ 0000000000000]
StgValue_33            (specbitsmap      ) [ 0000000000000]
StgValue_34            (specbitsmap      ) [ 0000000000000]
StgValue_35            (specbitsmap      ) [ 0000000000000]
StgValue_36            (specbitsmap      ) [ 0000000000000]
StgValue_37            (specbitsmap      ) [ 0000000000000]
StgValue_38            (spectopmodule    ) [ 0000000000000]
history_current_node   (alloca           ) [ 0011111110000]
history_next_node      (alloca           ) [ 0011111110000]
history_state          (alloca           ) [ 0011111110000]
StgValue_42            (store            ) [ 0000000000000]
StgValue_43            (store            ) [ 0000000000000]
StgValue_44            (br               ) [ 0111111110000]
i                      (phi              ) [ 0010000000000]
queue_head_ptr_load    (load             ) [ 0001111110000]
exitcond1              (icmp             ) [ 0011111110000]
empty                  (speclooptripcount) [ 0000000000000]
i_2                    (add              ) [ 0111111110000]
StgValue_50            (br               ) [ 0000000000000]
tmp                    (zext             ) [ 0001110000000]
sched_interfaces_sch   (getelementptr    ) [ 0001000000000]
queue_head_ptr_2       (alloca           ) [ 0011111111111]
StgValue_55            (store            ) [ 0000000000000]
StgValue_56            (br               ) [ 0011111111111]
sched_interfaces_sch_1 (load             ) [ 0000000000000]
tmp_1                  (partselect       ) [ 0000000000000]
icmp                   (icmp             ) [ 0000000000000]
or_cond_5              (and              ) [ 0011111110000]
StgValue_61            (br               ) [ 0000000000000]
sched_interfaces_con   (getelementptr    ) [ 0000100000000]
sched_interfaces_con_1 (getelementptr    ) [ 0000100000000]
sched_interfaces_con_2 (getelementptr    ) [ 0000100000000]
new_context_current_s  (load             ) [ 0011011110000]
new_context_next_nod   (load             ) [ 0011011110000]
new_context_state      (load             ) [ 0011011110000]
tmp_9                  (specregionbegin  ) [ 0000000000000]
StgValue_72            (specprotocol     ) [ 0000000000000]
sched_interfaces_ack   (getelementptr    ) [ 0000000000000]
StgValue_74            (store            ) [ 0000000000000]
empty_6                (specregionend    ) [ 0000000000000]
StgValue_76            (br               ) [ 0011111110000]
match_found            (phi              ) [ 0011001110000]
j                      (phi              ) [ 0000001000000]
j_cast                 (zext             ) [ 0000000000000]
exitcond2              (icmp             ) [ 0011111110000]
empty_7                (speclooptripcount) [ 0000000000000]
j_1                    (add              ) [ 0011111110000]
StgValue_83            (br               ) [ 0000000000000]
history_head_ptr_loa   (load             ) [ 0000000000000]
ult                    (icmp             ) [ 0000000110000]
tmp_8                  (zext             ) [ 0000000000000]
history_current_node_1 (getelementptr    ) [ 0000000100000]
history_next_node_ad   (getelementptr    ) [ 0000000100000]
history_state_addr_1   (getelementptr    ) [ 0000000100000]
StgValue_93            (br               ) [ 0000000000000]
history_head_ptr_loa_1 (load             ) [ 0000000000000]
queue_3_current_nod_4  (load             ) [ 0000000000000]
queue_3_current_nod_5  (load             ) [ 0000000000000]
queue_3_current_nod_6  (load             ) [ 0000000000000]
queue_3_current_nod_7  (load             ) [ 0000000000000]
queue_3_next_node_2_1  (load             ) [ 0000000000000]
queue_3_next_node_3_1  (load             ) [ 0000000000000]
queue_3_next_node_6_1  (load             ) [ 0000000000000]
queue_3_next_node_8_1  (load             ) [ 0000000000000]
queue_3_state_2_loa    (load             ) [ 0000000000000]
queue_3_state_3_loa    (load             ) [ 0000000000000]
queue_3_state_6_loa    (load             ) [ 0000000000000]
queue_3_state_8_loa    (load             ) [ 0000000000000]
tmp_14                 (trunc            ) [ 0000000000000]
sel_tmp3               (icmp             ) [ 0000000000000]
sel_tmp4               (icmp             ) [ 0000000000000]
sel_tmp5               (icmp             ) [ 0000000000000]
or_cond                (or               ) [ 0000000000000]
newSel                 (select           ) [ 0000000000000]
queue_3_current_nod_8  (select           ) [ 0000000000000]
newSel2                (select           ) [ 0000000000000]
queue_3_current_nod_9  (select           ) [ 0000000000000]
queue_3_current_nod_10 (select           ) [ 0000000000000]
queue_3_current_nod_11 (select           ) [ 0000000000000]
queue_3_current_nod_12 (select           ) [ 0000000000000]
newSel4                (select           ) [ 0000000000000]
queue_3_next_node      (select           ) [ 0000000000000]
newSel6                (select           ) [ 0000000000000]
queue_3_next_node_1    (select           ) [ 0000000000000]
queue_3_next_node_4    (select           ) [ 0000000000000]
queue_3_next_node_5    (select           ) [ 0000000000000]
queue_3_next_node_7    (select           ) [ 0000000000000]
newSel8                (select           ) [ 0000000000000]
queue_3_state          (select           ) [ 0000000000000]
newSel1                (select           ) [ 0000000000000]
queue_3_state_1        (select           ) [ 0000000000000]
queue_3_state_4        (select           ) [ 0000000000000]
queue_3_state_5        (select           ) [ 0000000000000]
queue_3_state_7        (select           ) [ 0000000000000]
tmp_6                  (zext             ) [ 0000000000000]
history_current_node_3 (getelementptr    ) [ 0000000000000]
StgValue_135           (store            ) [ 0000000000000]
history_next_node_ad_1 (getelementptr    ) [ 0000000000000]
StgValue_137           (store            ) [ 0000000000000]
history_state_addr     (getelementptr    ) [ 0000000000000]
StgValue_139           (store            ) [ 0000000000000]
queue_head_ptr_3       (add              ) [ 0000000000000]
history_head_ptr_1     (add              ) [ 0000000000000]
StgValue_142           (store            ) [ 0000000000000]
StgValue_143           (store            ) [ 0000000000000]
StgValue_144           (store            ) [ 0000000000000]
StgValue_145           (store            ) [ 0000000000000]
StgValue_146           (store            ) [ 0000000000000]
StgValue_147           (store            ) [ 0000000000000]
StgValue_148           (store            ) [ 0000000000000]
StgValue_149           (store            ) [ 0000000000000]
StgValue_150           (store            ) [ 0000000000000]
StgValue_151           (store            ) [ 0000000000000]
StgValue_152           (store            ) [ 0000000000000]
StgValue_153           (store            ) [ 0000000000000]
StgValue_154           (store            ) [ 0000000000000]
StgValue_155           (store            ) [ 0000000000000]
StgValue_156           (br               ) [ 0000000000000]
StgValue_157           (br               ) [ 0111111110000]
history_current_node_2 (load             ) [ 0000000000000]
tmp_s                  (icmp             ) [ 0000000010000]
history_next_node_lo   (load             ) [ 0000000000000]
tmp_10                 (icmp             ) [ 0000000010000]
history_state_load     (load             ) [ 0000000000000]
tmp_11                 (icmp             ) [ 0000000010000]
rev                    (xor              ) [ 0000000000000]
brmerge                (or               ) [ 0000000000000]
not_not                (xor              ) [ 0000000000000]
match_found_0_mux      (or               ) [ 0000000000000]
sel_tmp                (xor              ) [ 0000000000000]
tmp1                   (and              ) [ 0000000000000]
tmp2                   (and              ) [ 0000000000000]
sel_tmp1               (and              ) [ 0000000000000]
sel_tmp2               (select           ) [ 0000000000000]
sel_tmp19_demorgan     (or               ) [ 0000000000000]
match_found_1          (and              ) [ 0011111110000]
StgValue_175           (br               ) [ 0011111110000]
halted_flag            (phi              ) [ 0000000001100]
i1                     (phi              ) [ 0000000001000]
exitcond               (icmp             ) [ 0000000001111]
empty_8                (speclooptripcount) [ 0000000000000]
i_1                    (add              ) [ 0010000001111]
StgValue_181           (br               ) [ 0000000000000]
tmp_5                  (zext             ) [ 0000000000110]
setup_interfaces_cor   (getelementptr    ) [ 0000000000100]
queue_head_ptr_2_loa_1 (load             ) [ 0000000000000]
tmp_2                  (icmp             ) [ 0000000000000]
tmp_3                  (and              ) [ 0000000000000]
tmp_4                  (zext             ) [ 0000000000000]
StgValue_189           (write            ) [ 0000000000000]
StgValue_190           (ret              ) [ 0000000000000]
queue_head_ptr_2_loa   (load             ) [ 0000000000000]
setup_interfaces_cor_1 (load             ) [ 0000000000000]
halted_flag_1          (and              ) [ 0010000001011]
tmp_7                  (icmp             ) [ 0000000000000]
demorgan               (and              ) [ 0000000001111]
StgValue_196           (br               ) [ 0000000000000]
queue_3_current_nod_13 (load             ) [ 0000000000000]
queue_3_current_nod_14 (load             ) [ 0000000000000]
queue_3_current_nod_15 (load             ) [ 0000000000000]
queue_3_current_nod_16 (load             ) [ 0000000000000]
queue_3_next_node_2_2  (load             ) [ 0000000000000]
queue_3_next_node_3_2  (load             ) [ 0000000000000]
queue_3_next_node_6_2  (load             ) [ 0000000000000]
queue_3_next_node_8_2  (load             ) [ 0000000000000]
queue_3_state_2_loa_1  (load             ) [ 0000000000000]
queue_3_state_3_loa_1  (load             ) [ 0000000000000]
queue_3_state_6_loa_1  (load             ) [ 0000000000000]
queue_3_state_8_loa_1  (load             ) [ 0000000000000]
tmp_12                 (trunc            ) [ 0000000000000]
queue_head_ptr_1       (add              ) [ 0000000000011]
queue_head_ptr_1_t     (add              ) [ 0000000000000]
new_context_current_1  (mux              ) [ 0000000000010]
new_context_next_nod_1 (mux              ) [ 0000000000010]
new_context_state_1    (mux              ) [ 0000000000010]
tmp_13                 (specregionbegin  ) [ 0000000000000]
StgValue_216           (specprotocol     ) [ 0000000000000]
setup_interfaces_con   (getelementptr    ) [ 0000000000000]
StgValue_218           (store            ) [ 0000000000000]
setup_interfaces_con_1 (getelementptr    ) [ 0000000000000]
StgValue_220           (store            ) [ 0000000000000]
setup_interfaces_con_2 (getelementptr    ) [ 0000000000000]
StgValue_222           (store            ) [ 0000000000000]
setup_interfaces_res   (getelementptr    ) [ 0000000000000]
StgValue_224           (store            ) [ 0000000000000]
empty_9                (specregionend    ) [ 0000000000000]
StgValue_226           (store            ) [ 0000000000000]
StgValue_227           (br               ) [ 0000000000000]
StgValue_228           (br               ) [ 0010000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sched_interfaces_context_current_node">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_context_current_node"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sched_interfaces_context_next_node">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_context_next_node"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sched_interfaces_context_state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_context_state"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sched_interfaces_schedule_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_schedule_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sched_interfaces_ack_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sched_interfaces_ack_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="setup_interfaces_context_current_node">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_context_current_node"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="setup_interfaces_context_next_node">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_context_next_node"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="setup_interfaces_context_state">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_context_state"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="setup_interfaces_restart_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_restart_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="setup_interfaces_core_halted_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setup_interfaces_core_halted_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="finished">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finished"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="scheduler_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="queue_head_ptr_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_head_ptr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="history_head_ptr_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="history_head_ptr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="queue_3_current_nod_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_current_nod/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="queue_3_current_nod_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_current_nod_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="queue_3_current_nod_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_current_nod_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="queue_3_current_nod_3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_current_nod_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="queue_3_next_node_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_next_node_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="queue_3_next_node_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_next_node_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="queue_3_next_node_6_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_next_node_6/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="queue_3_next_node_8_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_next_node_8/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="queue_3_state_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_state_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="queue_3_state_3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_state_3/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="queue_3_state_6_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_state_6/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="queue_3_state_8_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_3_state_8/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="history_current_node_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="history_current_node/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="history_next_node_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="history_next_node/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="history_state_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="history_state/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="queue_head_ptr_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_head_ptr_2/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="StgValue_189_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_189/9 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sched_interfaces_sch_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_sch/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sched_interfaces_sch_1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sched_interfaces_con_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="2" slack="1"/>
<pin id="181" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_con/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_context_current_s/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sched_interfaces_con_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="2" slack="1"/>
<pin id="193" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_con_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="199" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_context_next_nod/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sched_interfaces_con_2_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="2" slack="1"/>
<pin id="205" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_con_2/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_context_state/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sched_interfaces_ack_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="2" slack="3"/>
<pin id="217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sched_interfaces_ack/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="StgValue_74_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="history_current_node_1_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="11" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="history_current_node_1/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="history_current_node_2/6 StgValue_135/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="history_next_node_ad_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="11" slack="0"/>
<pin id="241" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="history_next_node_ad/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="2"/>
<pin id="246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="history_next_node_lo/6 StgValue_137/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="history_state_addr_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="11" slack="0"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="history_state_addr_1/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="2"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="history_state_load/6 StgValue_139/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="history_current_node_3_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="history_current_node_3/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="history_next_node_ad_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="history_next_node_ad_1/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="history_state_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="history_state_addr/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="setup_interfaces_cor_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="2" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_cor/9 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="setup_interfaces_cor_1/9 "/>
</bind>
</comp>

<comp id="292" class="1004" name="setup_interfaces_con_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="2" slack="2"/>
<pin id="296" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_con/11 "/>
</bind>
</comp>

<comp id="299" class="1004" name="StgValue_218_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="1"/>
<pin id="302" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_218/11 "/>
</bind>
</comp>

<comp id="304" class="1004" name="setup_interfaces_con_1_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="2" slack="2"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_con_1/11 "/>
</bind>
</comp>

<comp id="311" class="1004" name="StgValue_220_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_220/11 "/>
</bind>
</comp>

<comp id="316" class="1004" name="setup_interfaces_con_2_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="2" slack="2"/>
<pin id="320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_con_2/11 "/>
</bind>
</comp>

<comp id="323" class="1004" name="StgValue_222_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="1"/>
<pin id="326" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_222/11 "/>
</bind>
</comp>

<comp id="328" class="1004" name="setup_interfaces_res_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="2" slack="2"/>
<pin id="332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="setup_interfaces_res/11 "/>
</bind>
</comp>

<comp id="335" class="1004" name="StgValue_224_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_224/11 "/>
</bind>
</comp>

<comp id="341" class="1005" name="i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="1"/>
<pin id="343" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="2" slack="0"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="match_found_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="match_found (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="match_found_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="1" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="match_found/6 "/>
</bind>
</comp>

<comp id="364" class="1005" name="j_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="1"/>
<pin id="366" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="j_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="11" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="375" class="1005" name="halted_flag_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="halted_flag (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="halted_flag_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="1" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="halted_flag/9 "/>
</bind>
</comp>

<comp id="387" class="1005" name="i1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="1"/>
<pin id="389" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="i1_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="2" slack="0"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/9 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="5"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="history_head_ptr_loa/6 history_head_ptr_loa_1/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="3"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_current_nod_4/6 queue_3_current_nod_13/10 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="3"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_current_nod_5/6 queue_3_current_nod_14/10 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="3"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_current_nod_6/6 queue_3_current_nod_15/10 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="3"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_current_nod_7/6 queue_3_current_nod_16/10 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="3"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_next_node_2_1/6 queue_3_next_node_2_2/10 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="3"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_next_node_3_1/6 queue_3_next_node_3_2/10 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="3"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_next_node_6_1/6 queue_3_next_node_6_2/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="3"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_next_node_8_1/6 queue_3_next_node_8_2/10 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="3"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_state_2_loa/6 queue_3_state_2_loa_1/10 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="3"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_state_3_loa/6 queue_3_state_3_loa_1/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="3"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_state_6_loa/6 queue_3_state_6_loa_1/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="3"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_3_state_8_loa/6 queue_3_state_8_loa_1/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_head_ptr_2_loa_1/9 queue_head_ptr_2_loa/10 "/>
</bind>
</comp>

<comp id="440" class="1004" name="StgValue_42_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="StgValue_43_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="queue_head_ptr_load_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_head_ptr_load/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="exitcond1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="0" index="1" bw="2" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="i_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="StgValue_55_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="30" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="1"/>
<pin id="478" dir="0" index="2" bw="3" slack="0"/>
<pin id="479" dir="0" index="3" bw="6" slack="0"/>
<pin id="480" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="30" slack="0"/>
<pin id="486" dir="0" index="1" bw="30" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_cond_5_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_5/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="j_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="exitcond2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="0"/>
<pin id="502" dir="0" index="1" bw="11" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="j_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="ult_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_8_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="11" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_14_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="4"/>
<pin id="527" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sel_tmp3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="0" index="1" bw="2" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sel_tmp4_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sel_tmp5_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="0" index="1" bw="2" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_cond_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="newSel_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="0" index="2" bw="32" slack="2"/>
<pin id="556" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="queue_3_current_nod_8_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="0" index="2" bw="32" slack="0"/>
<pin id="563" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_current_nod_8/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="newSel2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="2"/>
<pin id="570" dir="0" index="2" bw="32" slack="0"/>
<pin id="571" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="queue_3_current_nod_9_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_current_nod_9/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="queue_3_current_nod_10_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="2"/>
<pin id="585" dir="0" index="2" bw="32" slack="0"/>
<pin id="586" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_current_nod_10/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="queue_3_current_nod_11_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="0" index="2" bw="32" slack="0"/>
<pin id="593" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_current_nod_11/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="queue_3_current_nod_12_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="2"/>
<pin id="600" dir="0" index="2" bw="32" slack="0"/>
<pin id="601" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_current_nod_12/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="newSel4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="32" slack="2"/>
<pin id="608" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="queue_3_next_node_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="32" slack="0"/>
<pin id="615" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_next_node/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="newSel6_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="2"/>
<pin id="622" dir="0" index="2" bw="32" slack="0"/>
<pin id="623" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="queue_3_next_node_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="0" index="2" bw="32" slack="0"/>
<pin id="630" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_next_node_1/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="queue_3_next_node_4_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="2"/>
<pin id="637" dir="0" index="2" bw="32" slack="0"/>
<pin id="638" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_next_node_4/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="queue_3_next_node_5_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="32" slack="0"/>
<pin id="645" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_next_node_5/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="queue_3_next_node_7_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="2"/>
<pin id="652" dir="0" index="2" bw="32" slack="0"/>
<pin id="653" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_next_node_7/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="newSel8_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="0" index="2" bw="32" slack="2"/>
<pin id="660" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="queue_3_state_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="0"/>
<pin id="666" dir="0" index="2" bw="32" slack="0"/>
<pin id="667" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_state/6 "/>
</bind>
</comp>

<comp id="671" class="1004" name="newSel1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="2"/>
<pin id="674" dir="0" index="2" bw="32" slack="0"/>
<pin id="675" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="queue_3_state_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="0" index="2" bw="32" slack="0"/>
<pin id="682" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_state_1/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="queue_3_state_4_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="2"/>
<pin id="689" dir="0" index="2" bw="32" slack="0"/>
<pin id="690" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_state_4/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="queue_3_state_5_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="0" index="2" bw="32" slack="0"/>
<pin id="697" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_state_5/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="queue_3_state_7_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="2"/>
<pin id="704" dir="0" index="2" bw="32" slack="0"/>
<pin id="705" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="queue_3_state_7/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_6_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="queue_head_ptr_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="4"/>
<pin id="718" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="queue_head_ptr_3/6 "/>
</bind>
</comp>

<comp id="720" class="1004" name="history_head_ptr_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="history_head_ptr_1/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="StgValue_142_store_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="5"/>
<pin id="729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="StgValue_143_store_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="5"/>
<pin id="734" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_143/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="StgValue_144_store_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="5"/>
<pin id="739" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_144/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="StgValue_145_store_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="5"/>
<pin id="744" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_145/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="StgValue_146_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="5"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_146/6 "/>
</bind>
</comp>

<comp id="751" class="1004" name="StgValue_147_store_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="5"/>
<pin id="754" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_147/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="StgValue_148_store_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="5"/>
<pin id="759" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="StgValue_149_store_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="5"/>
<pin id="764" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_149/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="StgValue_150_store_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="5"/>
<pin id="769" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_150/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="StgValue_151_store_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="5"/>
<pin id="774" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_151/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="StgValue_152_store_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="5"/>
<pin id="779" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_152/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="StgValue_153_store_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="5"/>
<pin id="784" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_153/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="StgValue_154_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="0"/>
<pin id="788" dir="0" index="1" bw="32" slack="5"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_154/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="StgValue_155_store_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="5"/>
<pin id="794" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_155/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_s_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="0" index="1" bw="32" slack="3"/>
<pin id="799" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_10_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="32" slack="3"/>
<pin id="804" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_11_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="3"/>
<pin id="809" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="811" class="1004" name="rev_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="2"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/8 "/>
</bind>
</comp>

<comp id="816" class="1004" name="brmerge_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="2"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/8 "/>
</bind>
</comp>

<comp id="822" class="1004" name="not_not_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_not/8 "/>
</bind>
</comp>

<comp id="828" class="1004" name="match_found_0_mux_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="2"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="match_found_0_mux/8 "/>
</bind>
</comp>

<comp id="834" class="1004" name="sel_tmp_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/8 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp2_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="0" index="1" bw="1" slack="1"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="849" class="1004" name="sel_tmp1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/8 "/>
</bind>
</comp>

<comp id="855" class="1004" name="sel_tmp2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="0" index="2" bw="1" slack="0"/>
<pin id="859" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2/8 "/>
</bind>
</comp>

<comp id="863" class="1004" name="sel_tmp19_demorgan_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="1"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp19_demorgan/8 "/>
</bind>
</comp>

<comp id="868" class="1004" name="match_found_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="match_found_1/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="exitcond_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="2" slack="0"/>
<pin id="876" dir="0" index="1" bw="2" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="880" class="1004" name="i_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="2" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_5_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="2" slack="0"/>
<pin id="888" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_2_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_3_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_4_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="908" class="1004" name="halted_flag_1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="1"/>
<pin id="911" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="halted_flag_1/10 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_7_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="0"/>
<pin id="916" dir="0" index="1" bw="32" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="920" class="1004" name="demorgan_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="demorgan/10 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_12_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="930" class="1004" name="queue_head_ptr_1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="0"/>
<pin id="933" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="queue_head_ptr_1/10 "/>
</bind>
</comp>

<comp id="936" class="1004" name="queue_head_ptr_1_t_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="2" slack="0"/>
<pin id="939" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="queue_head_ptr_1_t/10 "/>
</bind>
</comp>

<comp id="942" class="1004" name="new_context_current_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="0" index="1" bw="32" slack="0"/>
<pin id="945" dir="0" index="2" bw="32" slack="0"/>
<pin id="946" dir="0" index="3" bw="32" slack="0"/>
<pin id="947" dir="0" index="4" bw="32" slack="0"/>
<pin id="948" dir="0" index="5" bw="2" slack="0"/>
<pin id="949" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="new_context_current_1/10 "/>
</bind>
</comp>

<comp id="956" class="1004" name="new_context_next_nod_1_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="0" index="2" bw="32" slack="0"/>
<pin id="960" dir="0" index="3" bw="32" slack="0"/>
<pin id="961" dir="0" index="4" bw="32" slack="0"/>
<pin id="962" dir="0" index="5" bw="2" slack="0"/>
<pin id="963" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="new_context_next_nod_1/10 "/>
</bind>
</comp>

<comp id="970" class="1004" name="new_context_state_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="0" index="1" bw="32" slack="0"/>
<pin id="973" dir="0" index="2" bw="32" slack="0"/>
<pin id="974" dir="0" index="3" bw="32" slack="0"/>
<pin id="975" dir="0" index="4" bw="32" slack="0"/>
<pin id="976" dir="0" index="5" bw="2" slack="0"/>
<pin id="977" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="new_context_state_1/10 "/>
</bind>
</comp>

<comp id="984" class="1004" name="StgValue_226_store_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="2"/>
<pin id="986" dir="0" index="1" bw="32" slack="4"/>
<pin id="987" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_226/12 "/>
</bind>
</comp>

<comp id="988" class="1005" name="queue_head_ptr_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="0"/>
<pin id="990" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="queue_head_ptr "/>
</bind>
</comp>

<comp id="995" class="1005" name="history_head_ptr_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="history_head_ptr "/>
</bind>
</comp>

<comp id="1002" class="1005" name="queue_3_current_nod_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="3"/>
<pin id="1004" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_current_nod "/>
</bind>
</comp>

<comp id="1008" class="1005" name="queue_3_current_nod_1_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="3"/>
<pin id="1010" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_current_nod_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="queue_3_current_nod_2_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="3"/>
<pin id="1016" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_current_nod_2 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="queue_3_current_nod_3_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="3"/>
<pin id="1022" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_current_nod_3 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="queue_3_next_node_2_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="3"/>
<pin id="1028" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_next_node_2 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="queue_3_next_node_3_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="3"/>
<pin id="1034" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_next_node_3 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="queue_3_next_node_6_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="3"/>
<pin id="1040" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_next_node_6 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="queue_3_next_node_8_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="3"/>
<pin id="1046" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_next_node_8 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="queue_3_state_2_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="3"/>
<pin id="1052" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_state_2 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="queue_3_state_3_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="3"/>
<pin id="1058" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_state_3 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="queue_3_state_6_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="3"/>
<pin id="1064" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_state_6 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="queue_3_state_8_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="3"/>
<pin id="1070" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="queue_3_state_8 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="queue_head_ptr_load_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="queue_head_ptr_load "/>
</bind>
</comp>

<comp id="1084" class="1005" name="i_2_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="2" slack="0"/>
<pin id="1086" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="tmp_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="64" slack="1"/>
<pin id="1091" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1097" class="1005" name="sched_interfaces_sch_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="1"/>
<pin id="1099" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sched_interfaces_sch "/>
</bind>
</comp>

<comp id="1102" class="1005" name="queue_head_ptr_2_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="0"/>
<pin id="1104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="queue_head_ptr_2 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="or_cond_5_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="3"/>
<pin id="1111" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_5 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="sched_interfaces_con_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="1"/>
<pin id="1115" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sched_interfaces_con "/>
</bind>
</comp>

<comp id="1118" class="1005" name="sched_interfaces_con_1_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="1"/>
<pin id="1120" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sched_interfaces_con_1 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="sched_interfaces_con_2_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="1"/>
<pin id="1125" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sched_interfaces_con_2 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="new_context_current_s_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="2"/>
<pin id="1130" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="new_context_current_s "/>
</bind>
</comp>

<comp id="1138" class="1005" name="new_context_next_nod_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="2"/>
<pin id="1140" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="new_context_next_nod "/>
</bind>
</comp>

<comp id="1148" class="1005" name="new_context_state_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="2"/>
<pin id="1150" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="new_context_state "/>
</bind>
</comp>

<comp id="1161" class="1005" name="j_1_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="11" slack="0"/>
<pin id="1163" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="ult_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="2"/>
<pin id="1168" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="ult "/>
</bind>
</comp>

<comp id="1171" class="1005" name="history_current_node_1_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="10" slack="1"/>
<pin id="1173" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="history_current_node_1 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="history_next_node_ad_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="10" slack="1"/>
<pin id="1178" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="history_next_node_ad "/>
</bind>
</comp>

<comp id="1181" class="1005" name="history_state_addr_1_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="10" slack="1"/>
<pin id="1183" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="history_state_addr_1 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="tmp_s_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="1"/>
<pin id="1188" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1192" class="1005" name="tmp_10_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="1"/>
<pin id="1194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="tmp_11_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="1"/>
<pin id="1199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="match_found_1_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="1"/>
<pin id="1204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="match_found_1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="i_1_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="2" slack="0"/>
<pin id="1212" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="tmp_5_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="64" slack="2"/>
<pin id="1217" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="setup_interfaces_cor_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="1"/>
<pin id="1225" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="setup_interfaces_cor "/>
</bind>
</comp>

<comp id="1228" class="1005" name="halted_flag_1_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="1"/>
<pin id="1230" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="halted_flag_1 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="demorgan_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="2"/>
<pin id="1235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="demorgan "/>
</bind>
</comp>

<comp id="1237" class="1005" name="queue_head_ptr_1_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="2"/>
<pin id="1239" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="queue_head_ptr_1 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="new_context_current_1_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="1"/>
<pin id="1244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_context_current_1 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="new_context_next_nod_1_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="1"/>
<pin id="1249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_context_next_nod_1 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="new_context_state_1_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="1"/>
<pin id="1254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_context_state_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="62" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="259" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="273" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="12" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="14" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="62" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="340"><net_src comp="328" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="34" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="62" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="356" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="367"><net_src comp="66" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="74" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="379" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="390"><net_src comp="34" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="444"><net_src comp="32" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="32" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="457"><net_src comp="345" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="36" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="345" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="42" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="345" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="474"><net_src comp="450" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="481"><net_src comp="46" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="48" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="488"><net_src comp="475" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="52" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="172" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="368" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="368" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="68" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="368" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="496" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="398" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="368" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="532"><net_src comp="525" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="36" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="525" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="42" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="525" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="34" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="534" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="528" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="410" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="546" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="410" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="552" pin="3"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="528" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="407" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="546" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="407" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="567" pin="3"/><net_sink comp="574" pin=2"/></net>

<net id="587"><net_src comp="534" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="404" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="594"><net_src comp="540" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="404" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="582" pin="3"/><net_sink comp="589" pin=2"/></net>

<net id="602"><net_src comp="540" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="401" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="609"><net_src comp="528" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="422" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="616"><net_src comp="546" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="422" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="604" pin="3"/><net_sink comp="611" pin=2"/></net>

<net id="624"><net_src comp="528" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="419" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="546" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="419" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="619" pin="3"/><net_sink comp="626" pin=2"/></net>

<net id="639"><net_src comp="534" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="416" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="646"><net_src comp="540" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="416" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="634" pin="3"/><net_sink comp="641" pin=2"/></net>

<net id="654"><net_src comp="540" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="413" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="528" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="434" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="668"><net_src comp="546" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="434" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="656" pin="3"/><net_sink comp="663" pin=2"/></net>

<net id="676"><net_src comp="528" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="431" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="683"><net_src comp="546" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="431" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="671" pin="3"/><net_sink comp="678" pin=2"/></net>

<net id="691"><net_src comp="534" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="428" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="698"><net_src comp="540" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="428" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="686" pin="3"/><net_sink comp="693" pin=2"/></net>

<net id="706"><net_src comp="540" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="425" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="711"><net_src comp="398" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="719"><net_src comp="22" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="22" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="398" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="663" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="678" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="693" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="701" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="611" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="755"><net_src comp="626" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="760"><net_src comp="641" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="765"><net_src comp="649" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="770"><net_src comp="559" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="775"><net_src comp="574" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="589" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="785"><net_src comp="597" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="790"><net_src comp="720" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="795"><net_src comp="715" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="800"><net_src comp="232" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="805"><net_src comp="243" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="254" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="74" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="811" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="352" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="811" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="74" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="352" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="816" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="74" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="834" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="853"><net_src comp="845" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="840" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="860"><net_src comp="816" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="828" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="862"><net_src comp="849" pin="2"/><net_sink comp="855" pin=2"/></net>

<net id="867"><net_src comp="816" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="872"><net_src comp="855" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="863" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="391" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="36" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="391" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="42" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="391" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="895"><net_src comp="437" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="32" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="379" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="891" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="897" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="912"><net_src comp="287" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="375" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="437" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="32" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="287" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="914" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="929"><net_src comp="437" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="78" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="437" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="80" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="926" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="950"><net_src comp="82" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="951"><net_src comp="401" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="404" pin="1"/><net_sink comp="942" pin=2"/></net>

<net id="953"><net_src comp="407" pin="1"/><net_sink comp="942" pin=3"/></net>

<net id="954"><net_src comp="410" pin="1"/><net_sink comp="942" pin=4"/></net>

<net id="955"><net_src comp="936" pin="2"/><net_sink comp="942" pin=5"/></net>

<net id="964"><net_src comp="82" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="965"><net_src comp="413" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="416" pin="1"/><net_sink comp="956" pin=2"/></net>

<net id="967"><net_src comp="419" pin="1"/><net_sink comp="956" pin=3"/></net>

<net id="968"><net_src comp="422" pin="1"/><net_sink comp="956" pin=4"/></net>

<net id="969"><net_src comp="936" pin="2"/><net_sink comp="956" pin=5"/></net>

<net id="978"><net_src comp="82" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="979"><net_src comp="425" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="428" pin="1"/><net_sink comp="970" pin=2"/></net>

<net id="981"><net_src comp="431" pin="1"/><net_sink comp="970" pin=3"/></net>

<net id="982"><net_src comp="434" pin="1"/><net_sink comp="970" pin=4"/></net>

<net id="983"><net_src comp="936" pin="2"/><net_sink comp="970" pin=5"/></net>

<net id="991"><net_src comp="86" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="994"><net_src comp="988" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="998"><net_src comp="90" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1001"><net_src comp="995" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1005"><net_src comp="94" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1011"><net_src comp="98" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1017"><net_src comp="102" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="1023"><net_src comp="106" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1029"><net_src comp="110" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1035"><net_src comp="114" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1041"><net_src comp="118" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1047"><net_src comp="122" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1053"><net_src comp="126" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1059"><net_src comp="130" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1065"><net_src comp="134" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="1071"><net_src comp="138" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1077"><net_src comp="450" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1080"><net_src comp="1074" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1087"><net_src comp="459" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1092"><net_src comp="465" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="1095"><net_src comp="1089" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="1096"><net_src comp="1089" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1100"><net_src comp="165" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1105"><net_src comp="154" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1108"><net_src comp="1102" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1112"><net_src comp="490" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1116"><net_src comp="177" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1121"><net_src comp="189" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1126"><net_src comp="201" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1131"><net_src comp="184" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1134"><net_src comp="1128" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1135"><net_src comp="1128" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1136"><net_src comp="1128" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="1137"><net_src comp="1128" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1141"><net_src comp="196" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1144"><net_src comp="1138" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1145"><net_src comp="1138" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1146"><net_src comp="1138" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1147"><net_src comp="1138" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1151"><net_src comp="208" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1154"><net_src comp="1148" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1155"><net_src comp="1148" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1156"><net_src comp="1148" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1157"><net_src comp="1148" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1164"><net_src comp="506" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1169"><net_src comp="512" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1174"><net_src comp="226" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1179"><net_src comp="237" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1184"><net_src comp="248" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1189"><net_src comp="796" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1195"><net_src comp="801" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1200"><net_src comp="806" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1205"><net_src comp="868" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1213"><net_src comp="880" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1218"><net_src comp="886" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1221"><net_src comp="1215" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1222"><net_src comp="1215" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1226"><net_src comp="280" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1231"><net_src comp="908" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1236"><net_src comp="920" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1240"><net_src comp="930" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1245"><net_src comp="942" pin="6"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="1250"><net_src comp="956" pin="6"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1255"><net_src comp="970" pin="6"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="323" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sched_interfaces_ack_V | {5 }
	Port: setup_interfaces_context_current_node | {11 }
	Port: setup_interfaces_context_next_node | {11 }
	Port: setup_interfaces_context_state | {11 }
	Port: setup_interfaces_restart_V | {11 }
	Port: finished | {9 }
 - Input state : 
	Port: scheduler : sched_interfaces_context_current_node | {3 4 }
	Port: scheduler : sched_interfaces_context_next_node | {3 4 }
	Port: scheduler : sched_interfaces_context_state | {3 4 }
	Port: scheduler : sched_interfaces_schedule_V | {2 3 }
	Port: scheduler : setup_interfaces_core_halted_V | {9 10 }
  - Chain level:
	State 1
		StgValue_42 : 1
		StgValue_43 : 1
	State 2
		exitcond1 : 1
		i_2 : 1
		StgValue_50 : 2
		tmp : 1
		sched_interfaces_sch : 2
		sched_interfaces_sch_1 : 3
		StgValue_55 : 1
	State 3
		icmp : 1
		or_cond_5 : 2
		StgValue_61 : 2
		new_context_current_s : 1
		new_context_next_nod : 1
		new_context_state : 1
	State 4
	State 5
		StgValue_74 : 1
		empty_6 : 1
	State 6
		j_cast : 1
		exitcond2 : 1
		j_1 : 1
		StgValue_83 : 2
		ult : 2
		tmp_8 : 1
		history_current_node_1 : 2
		history_current_node_2 : 3
		history_next_node_ad : 2
		history_next_node_lo : 3
		history_state_addr_1 : 2
		history_state_load : 3
		StgValue_93 : 1
		sel_tmp3 : 1
		sel_tmp4 : 1
		sel_tmp5 : 1
		or_cond : 2
		newSel : 2
		queue_3_current_nod_8 : 2
		newSel2 : 2
		queue_3_current_nod_9 : 2
		queue_3_current_nod_10 : 2
		queue_3_current_nod_11 : 3
		queue_3_current_nod_12 : 2
		newSel4 : 2
		queue_3_next_node : 2
		newSel6 : 2
		queue_3_next_node_1 : 2
		queue_3_next_node_4 : 2
		queue_3_next_node_5 : 3
		queue_3_next_node_7 : 2
		newSel8 : 2
		queue_3_state : 2
		newSel1 : 2
		queue_3_state_1 : 2
		queue_3_state_4 : 2
		queue_3_state_5 : 3
		queue_3_state_7 : 2
		tmp_6 : 1
		history_current_node_3 : 2
		StgValue_135 : 3
		history_next_node_ad_1 : 2
		StgValue_137 : 3
		history_state_addr : 2
		StgValue_139 : 3
		history_head_ptr_1 : 1
		StgValue_142 : 3
		StgValue_143 : 3
		StgValue_144 : 4
		StgValue_145 : 3
		StgValue_146 : 3
		StgValue_147 : 3
		StgValue_148 : 4
		StgValue_149 : 3
		StgValue_150 : 3
		StgValue_151 : 3
		StgValue_152 : 4
		StgValue_153 : 3
		StgValue_154 : 2
		StgValue_155 : 1
	State 7
		tmp_s : 1
		tmp_10 : 1
		tmp_11 : 1
	State 8
		match_found_1 : 1
	State 9
		exitcond : 1
		i_1 : 1
		StgValue_181 : 2
		tmp_5 : 1
		setup_interfaces_cor : 2
		setup_interfaces_cor_1 : 3
		tmp_2 : 1
		tmp_3 : 2
		tmp_4 : 2
		StgValue_189 : 3
	State 10
		halted_flag_1 : 1
		tmp_7 : 1
		demorgan : 2
		StgValue_196 : 2
		tmp_12 : 1
		queue_head_ptr_1 : 1
		queue_head_ptr_1_t : 2
		new_context_current_1 : 3
		new_context_next_nod_1 : 3
		new_context_state_1 : 3
	State 11
		StgValue_218 : 1
		StgValue_220 : 1
		StgValue_222 : 1
		StgValue_224 : 1
		empty_9 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |         newSel_fu_552         |    0    |    32   |
|          |  queue_3_current_nod_8_fu_559 |    0    |    32   |
|          |         newSel2_fu_567        |    0    |    32   |
|          |  queue_3_current_nod_9_fu_574 |    0    |    32   |
|          | queue_3_current_nod_10_fu_582 |    0    |    32   |
|          | queue_3_current_nod_11_fu_589 |    0    |    32   |
|          | queue_3_current_nod_12_fu_597 |    0    |    32   |
|          |         newSel4_fu_604        |    0    |    32   |
|          |    queue_3_next_node_fu_611   |    0    |    32   |
|          |         newSel6_fu_619        |    0    |    32   |
|  select  |   queue_3_next_node_1_fu_626  |    0    |    32   |
|          |   queue_3_next_node_4_fu_634  |    0    |    32   |
|          |   queue_3_next_node_5_fu_641  |    0    |    32   |
|          |   queue_3_next_node_7_fu_649  |    0    |    32   |
|          |         newSel8_fu_656        |    0    |    32   |
|          |      queue_3_state_fu_663     |    0    |    32   |
|          |         newSel1_fu_671        |    0    |    32   |
|          |     queue_3_state_1_fu_678    |    0    |    32   |
|          |     queue_3_state_4_fu_686    |    0    |    32   |
|          |     queue_3_state_5_fu_693    |    0    |    32   |
|          |     queue_3_state_7_fu_701    |    0    |    32   |
|          |        sel_tmp2_fu_855        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |           i_2_fu_459          |    11   |    8    |
|          |           j_1_fu_506          |    38   |    16   |
|          |    queue_head_ptr_3_fu_715    |   101   |    37   |
|    add   |   history_head_ptr_1_fu_720   |   101   |    37   |
|          |           i_1_fu_880          |    11   |    8    |
|          |    queue_head_ptr_1_fu_930    |   101   |    37   |
|          |   queue_head_ptr_1_t_fu_936   |    11   |    8    |
|----------|-------------------------------|---------|---------|
|          |  new_context_current_1_fu_942 |    85   |    21   |
|    mux   | new_context_next_nod_1_fu_956 |    85   |    21   |
|          |   new_context_state_1_fu_970  |    85   |    21   |
|----------|-------------------------------|---------|---------|
|          |        exitcond1_fu_453       |    0    |    1    |
|          |          icmp_fu_484          |    0    |    16   |
|          |        exitcond2_fu_500       |    0    |    6    |
|          |           ult_fu_512          |    0    |    16   |
|          |        sel_tmp3_fu_528        |    0    |    1    |
|          |        sel_tmp4_fu_534        |    0    |    1    |
|   icmp   |        sel_tmp5_fu_540        |    0    |    1    |
|          |          tmp_s_fu_796         |    0    |    16   |
|          |         tmp_10_fu_801         |    0    |    16   |
|          |         tmp_11_fu_806         |    0    |    16   |
|          |        exitcond_fu_874        |    0    |    1    |
|          |          tmp_2_fu_891         |    0    |    16   |
|          |          tmp_7_fu_914         |    0    |    16   |
|----------|-------------------------------|---------|---------|
|          |        or_cond_5_fu_490       |    0    |    2    |
|          |          tmp1_fu_840          |    0    |    2    |
|          |          tmp2_fu_845          |    0    |    2    |
|    and   |        sel_tmp1_fu_849        |    0    |    2    |
|          |      match_found_1_fu_868     |    0    |    2    |
|          |          tmp_3_fu_897         |    0    |    2    |
|          |      halted_flag_1_fu_908     |    0    |    2    |
|          |        demorgan_fu_920        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |         or_cond_fu_546        |    0    |    2    |
|    or    |         brmerge_fu_816        |    0    |    2    |
|          |    match_found_0_mux_fu_828   |    0    |    2    |
|          |   sel_tmp19_demorgan_fu_863   |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |           rev_fu_811          |    0    |    2    |
|    xor   |         not_not_fu_822        |    0    |    2    |
|          |         sel_tmp_fu_834        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   write  |   StgValue_189_write_fu_158   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_465          |    0    |    0    |
|          |         j_cast_fu_496         |    0    |    0    |
|   zext   |          tmp_8_fu_518         |    0    |    0    |
|          |          tmp_6_fu_708         |    0    |    0    |
|          |          tmp_5_fu_886         |    0    |    0    |
|          |          tmp_4_fu_903         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|          tmp_1_fu_475         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |         tmp_14_fu_525         |    0    |    0    |
|          |         tmp_12_fu_926         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |   629   |   1041  |
|----------|-------------------------------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|history_current_node|    2   |    0   |    0   |
|  history_next_node |    2   |    0   |    0   |
|    history_state   |    2   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |    6   |    0   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       demorgan_reg_1233       |    1   |
|     halted_flag_1_reg_1228    |    1   |
|      halted_flag_reg_375      |    1   |
|history_current_node_1_reg_1171|   10   |
|    history_head_ptr_reg_995   |   32   |
| history_next_node_ad_reg_1176 |   10   |
| history_state_addr_1_reg_1181 |   10   |
|           i1_reg_387          |    2   |
|          i_1_reg_1210         |    2   |
|          i_2_reg_1084         |    2   |
|           i_reg_341           |    2   |
|          j_1_reg_1161         |   11   |
|           j_reg_364           |   11   |
|     match_found_1_reg_1202    |    1   |
|      match_found_reg_352      |    1   |
| new_context_current_1_reg_1242|   32   |
| new_context_current_s_reg_1128|   32   |
|new_context_next_nod_1_reg_1247|   32   |
| new_context_next_nod_reg_1138 |   32   |
|  new_context_state_1_reg_1252 |   32   |
|   new_context_state_reg_1148  |   32   |
|       or_cond_5_reg_1109      |    1   |
| queue_3_current_nod_1_reg_1008|   32   |
| queue_3_current_nod_2_reg_1014|   32   |
| queue_3_current_nod_3_reg_1020|   32   |
|  queue_3_current_nod_reg_1002 |   32   |
|  queue_3_next_node_2_reg_1026 |   32   |
|  queue_3_next_node_3_reg_1032 |   32   |
|  queue_3_next_node_6_reg_1038 |   32   |
|  queue_3_next_node_8_reg_1044 |   32   |
|    queue_3_state_2_reg_1050   |   32   |
|    queue_3_state_3_reg_1056   |   32   |
|    queue_3_state_6_reg_1062   |   32   |
|    queue_3_state_8_reg_1068   |   32   |
|   queue_head_ptr_1_reg_1237   |   32   |
|   queue_head_ptr_2_reg_1102   |   32   |
|  queue_head_ptr_load_reg_1074 |   32   |
|     queue_head_ptr_reg_988    |   32   |
|sched_interfaces_con_1_reg_1118|    1   |
|sched_interfaces_con_2_reg_1123|    1   |
| sched_interfaces_con_reg_1113 |    1   |
| sched_interfaces_sch_reg_1097 |    1   |
| setup_interfaces_cor_reg_1223 |    1   |
|        tmp_10_reg_1192        |    1   |
|        tmp_11_reg_1197        |    1   |
|         tmp_5_reg_1215        |   64   |
|          tmp_reg_1089         |   64   |
|         tmp_s_reg_1186        |    1   |
|          ult_reg_1166         |    1   |
+-------------------------------+--------+
|             Total             |   939  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_172  |  p0  |   2  |   1  |    2   ||    9    |
|  grp_access_fu_184  |  p0  |   2  |   1  |    2   ||    9    |
|  grp_access_fu_196  |  p0  |   2  |   1  |    2   ||    9    |
|  grp_access_fu_208  |  p0  |   2  |   1  |    2   ||    9    |
|  grp_access_fu_232  |  p0  |   3  |  10  |   30   ||    15   |
|  grp_access_fu_243  |  p0  |   3  |  10  |   30   ||    15   |
|  grp_access_fu_254  |  p0  |   3  |  10  |   30   ||    15   |
|  grp_access_fu_287  |  p0  |   2  |   1  |    2   ||    9    |
| match_found_reg_352 |  p0  |   2  |   1  |    2   ||    9    |
| halted_flag_reg_375 |  p0  |   2  |   1  |    2   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   104  ||  16.435 ||   108   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   629  |  1041  |
|   Memory  |    6   |    -   |    0   |    0   |
|Multiplexer|    -   |   16   |    -   |   108  |
|  Register |    -   |    -   |   939  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   16   |  1568  |  1149  |
+-----------+--------+--------+--------+--------+
