{"vcs1":{"timestamp_begin":1684348664.258188041, "rt":0.71, "ut":0.12, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684348663.616103650}
{"VCS_COMP_START_TIME": 1684348663.616103650}
{"VCS_COMP_END_TIME": 1684348666.940639637}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
