Warning (10268): Verilog HDL information at counter_module.sv(23): always construct contains both blocking and non-blocking assignments File: D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/counter_module.sv Line: 23
