vendor_name = ModelSim
source_file = 1, C:/Verilog_training/SR_Latchbev/SR_Latchbev.v
source_file = 1, C:/Verilog_training/SR_Latchbev/Waveform.vwf
source_file = 1, C:/Verilog_training/SR_Latchbev/Waveform1.vwf
source_file = 1, C:/Verilog_training/SR_Latchbev/Waveform2.vwf
source_file = 1, C:/Verilog_training/SR_Latchbev/Waveform3.vwf
source_file = 1, C:/Verilog_training/SR_Latchbev/Waveform4.vwf
source_file = 1, C:/Verilog_training/SR_Latchbev/Waveform5.vwf
source_file = 1, C:/Verilog_training/SR_Latchbev/Waveform6.vwf
source_file = 1, C:/Verilog_training/SR_Latchbev/db/SR_Latchbev.cbx.xml
design_name = SR_Latchbev
instance = comp, \q~output , q~output, SR_Latchbev, 1
instance = comp, \q_bar~output , q_bar~output, SR_Latchbev, 1
instance = comp, \r~input , r~input, SR_Latchbev, 1
instance = comp, \s~input , s~input, SR_Latchbev, 1
instance = comp, \comb~1 , comb~1, SR_Latchbev, 1
instance = comp, \comb~0 , comb~0, SR_Latchbev, 1
