{"Source Block": ["hdl/library/common/ad_gt_es.v@271:281@HdlStmAssign", "  wire    [ 7:0]  up_es_voffset_n_s;\n  wire    [ 7:0]  up_es_voffset_s;\n\n  // axi write interface\n\n  assign axi_awprot = 3'd0;\n  assign axi_wstrb = 4'hf;\n  assign axi_bready = 1'd1;\n  assign axi_arvalid = 1'd0;\n  assign axi_araddr = 32'd0;\n  assign axi_arprot = 3'd0;\n"], "Clone Blocks": [["hdl/library/common/ad_gt_es.v@275:285", "\n  assign axi_awprot = 3'd0;\n  assign axi_wstrb = 4'hf;\n  assign axi_bready = 1'd1;\n  assign axi_arvalid = 1'd0;\n  assign axi_araddr = 32'd0;\n  assign axi_arprot = 3'd0;\n  assign axi_rready = 1'd1;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/ad_gt_es.v@272:282", "  wire    [ 7:0]  up_es_voffset_s;\n\n  // axi write interface\n\n  assign axi_awprot = 3'd0;\n  assign axi_wstrb = 4'hf;\n  assign axi_bready = 1'd1;\n  assign axi_arvalid = 1'd0;\n  assign axi_araddr = 32'd0;\n  assign axi_arprot = 3'd0;\n  assign axi_rready = 1'd1;\n"]], "Diff Content": {"Delete": [[276, "  assign axi_awprot = 3'd0;\n"]], "Add": []}}