
wifi2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000196c4  0800024c  0800024c  0000124c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d8  08019910  08019910  0001a910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019fe8  08019fe8  0001b160  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08019fe8  08019fe8  0001afe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019ff0  08019ff0  0001b160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019ff0  08019ff0  0001aff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08019ff4  08019ff4  0001aff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000160  20000000  08019ff8  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a40  20000160  0801a158  0001b160  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001ba0  0801a158  0001bba0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0001b160  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003a5fe  00000000  00000000  0001b196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000069cb  00000000  00000000  00055794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002c28  00000000  00000000  0005c160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000228f  00000000  00000000  0005ed88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003ffdc  00000000  00000000  00061017  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003be10  00000000  00000000  000a0ff3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001753e3  00000000  00000000  000dce03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002521e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c994  00000000  00000000  0025222c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0025ebc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800024c <__do_global_dtors_aux>:
 800024c:	b510      	push	{r4, lr}
 800024e:	4c05      	ldr	r4, [pc, #20]	@ (8000264 <__do_global_dtors_aux+0x18>)
 8000250:	7823      	ldrb	r3, [r4, #0]
 8000252:	b933      	cbnz	r3, 8000262 <__do_global_dtors_aux+0x16>
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <__do_global_dtors_aux+0x1c>)
 8000256:	b113      	cbz	r3, 800025e <__do_global_dtors_aux+0x12>
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x20>)
 800025a:	f3af 8000 	nop.w
 800025e:	2301      	movs	r3, #1
 8000260:	7023      	strb	r3, [r4, #0]
 8000262:	bd10      	pop	{r4, pc}
 8000264:	20000160 	.word	0x20000160
 8000268:	00000000 	.word	0x00000000
 800026c:	080198f8 	.word	0x080198f8

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	4b03      	ldr	r3, [pc, #12]	@ (8000280 <frame_dummy+0x10>)
 8000274:	b11b      	cbz	r3, 800027e <frame_dummy+0xe>
 8000276:	4903      	ldr	r1, [pc, #12]	@ (8000284 <frame_dummy+0x14>)
 8000278:	4803      	ldr	r0, [pc, #12]	@ (8000288 <frame_dummy+0x18>)
 800027a:	f3af 8000 	nop.w
 800027e:	bd08      	pop	{r3, pc}
 8000280:	00000000 	.word	0x00000000
 8000284:	20000164 	.word	0x20000164
 8000288:	080198f8 	.word	0x080198f8

0800028c <strlen>:
 800028c:	4603      	mov	r3, r0
 800028e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000292:	2a00      	cmp	r2, #0
 8000294:	d1fb      	bne.n	800028e <strlen+0x2>
 8000296:	1a18      	subs	r0, r3, r0
 8000298:	3801      	subs	r0, #1
 800029a:	4770      	bx	lr

0800029c <__aeabi_uldivmod>:
 800029c:	b953      	cbnz	r3, 80002b4 <__aeabi_uldivmod+0x18>
 800029e:	b94a      	cbnz	r2, 80002b4 <__aeabi_uldivmod+0x18>
 80002a0:	2900      	cmp	r1, #0
 80002a2:	bf08      	it	eq
 80002a4:	2800      	cmpeq	r0, #0
 80002a6:	bf1c      	itt	ne
 80002a8:	f04f 31ff 	movne.w	r1, #4294967295
 80002ac:	f04f 30ff 	movne.w	r0, #4294967295
 80002b0:	f000 b9b0 	b.w	8000614 <__aeabi_idiv0>
 80002b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002bc:	f000 f806 	bl	80002cc <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4770      	bx	lr

080002cc <__udivmoddi4>:
 80002cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002d0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002d2:	4688      	mov	r8, r1
 80002d4:	4604      	mov	r4, r0
 80002d6:	468e      	mov	lr, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14a      	bne.n	8000372 <__udivmoddi4+0xa6>
 80002dc:	428a      	cmp	r2, r1
 80002de:	4617      	mov	r7, r2
 80002e0:	d95f      	bls.n	80003a2 <__udivmoddi4+0xd6>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	b14e      	cbz	r6, 80002fc <__udivmoddi4+0x30>
 80002e8:	f1c6 0320 	rsb	r3, r6, #32
 80002ec:	fa01 fe06 	lsl.w	lr, r1, r6
 80002f0:	40b7      	lsls	r7, r6
 80002f2:	40b4      	lsls	r4, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	ea43 0e0e 	orr.w	lr, r3, lr
 80002fc:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	0c23      	lsrs	r3, r4, #16
 8000306:	fbbe f1f8 	udiv	r1, lr, r8
 800030a:	fb08 ee11 	mls	lr, r8, r1, lr
 800030e:	fb01 f20c 	mul.w	r2, r1, ip
 8000312:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000316:	429a      	cmp	r2, r3
 8000318:	d907      	bls.n	800032a <__udivmoddi4+0x5e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x5c>
 8000322:	429a      	cmp	r2, r3
 8000324:	f200 8154 	bhi.w	80005d0 <__udivmoddi4+0x304>
 8000328:	4601      	mov	r1, r0
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	b2a2      	uxth	r2, r4
 800032e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000332:	fb08 3310 	mls	r3, r8, r0, r3
 8000336:	fb00 fc0c 	mul.w	ip, r0, ip
 800033a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800033e:	4594      	cmp	ip, r2
 8000340:	d90b      	bls.n	800035a <__udivmoddi4+0x8e>
 8000342:	18ba      	adds	r2, r7, r2
 8000344:	f100 33ff 	add.w	r3, r0, #4294967295
 8000348:	bf2c      	ite	cs
 800034a:	2401      	movcs	r4, #1
 800034c:	2400      	movcc	r4, #0
 800034e:	4594      	cmp	ip, r2
 8000350:	d902      	bls.n	8000358 <__udivmoddi4+0x8c>
 8000352:	2c00      	cmp	r4, #0
 8000354:	f000 813f 	beq.w	80005d6 <__udivmoddi4+0x30a>
 8000358:	4618      	mov	r0, r3
 800035a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035e:	eba2 020c 	sub.w	r2, r2, ip
 8000362:	2100      	movs	r1, #0
 8000364:	b11d      	cbz	r5, 800036e <__udivmoddi4+0xa2>
 8000366:	40f2      	lsrs	r2, r6
 8000368:	2300      	movs	r3, #0
 800036a:	e9c5 2300 	strd	r2, r3, [r5]
 800036e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000372:	428b      	cmp	r3, r1
 8000374:	d905      	bls.n	8000382 <__udivmoddi4+0xb6>
 8000376:	b10d      	cbz	r5, 800037c <__udivmoddi4+0xb0>
 8000378:	e9c5 0100 	strd	r0, r1, [r5]
 800037c:	2100      	movs	r1, #0
 800037e:	4608      	mov	r0, r1
 8000380:	e7f5      	b.n	800036e <__udivmoddi4+0xa2>
 8000382:	fab3 f183 	clz	r1, r3
 8000386:	2900      	cmp	r1, #0
 8000388:	d14e      	bne.n	8000428 <__udivmoddi4+0x15c>
 800038a:	4543      	cmp	r3, r8
 800038c:	f0c0 8112 	bcc.w	80005b4 <__udivmoddi4+0x2e8>
 8000390:	4282      	cmp	r2, r0
 8000392:	f240 810f 	bls.w	80005b4 <__udivmoddi4+0x2e8>
 8000396:	4608      	mov	r0, r1
 8000398:	2d00      	cmp	r5, #0
 800039a:	d0e8      	beq.n	800036e <__udivmoddi4+0xa2>
 800039c:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a0:	e7e5      	b.n	800036e <__udivmoddi4+0xa2>
 80003a2:	2a00      	cmp	r2, #0
 80003a4:	f000 80ac 	beq.w	8000500 <__udivmoddi4+0x234>
 80003a8:	fab2 f682 	clz	r6, r2
 80003ac:	2e00      	cmp	r6, #0
 80003ae:	f040 80bb 	bne.w	8000528 <__udivmoddi4+0x25c>
 80003b2:	1a8b      	subs	r3, r1, r2
 80003b4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003b8:	b2bc      	uxth	r4, r7
 80003ba:	2101      	movs	r1, #1
 80003bc:	0c02      	lsrs	r2, r0, #16
 80003be:	b280      	uxth	r0, r0
 80003c0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003c4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003c8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003cc:	fb04 f20c 	mul.w	r2, r4, ip
 80003d0:	429a      	cmp	r2, r3
 80003d2:	d90e      	bls.n	80003f2 <__udivmoddi4+0x126>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003da:	bf2c      	ite	cs
 80003dc:	f04f 0901 	movcs.w	r9, #1
 80003e0:	f04f 0900 	movcc.w	r9, #0
 80003e4:	429a      	cmp	r2, r3
 80003e6:	d903      	bls.n	80003f0 <__udivmoddi4+0x124>
 80003e8:	f1b9 0f00 	cmp.w	r9, #0
 80003ec:	f000 80ec 	beq.w	80005c8 <__udivmoddi4+0x2fc>
 80003f0:	46c4      	mov	ip, r8
 80003f2:	1a9b      	subs	r3, r3, r2
 80003f4:	fbb3 f8fe 	udiv	r8, r3, lr
 80003f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80003fc:	fb04 f408 	mul.w	r4, r4, r8
 8000400:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000404:	4294      	cmp	r4, r2
 8000406:	d90b      	bls.n	8000420 <__udivmoddi4+0x154>
 8000408:	18ba      	adds	r2, r7, r2
 800040a:	f108 33ff 	add.w	r3, r8, #4294967295
 800040e:	bf2c      	ite	cs
 8000410:	2001      	movcs	r0, #1
 8000412:	2000      	movcc	r0, #0
 8000414:	4294      	cmp	r4, r2
 8000416:	d902      	bls.n	800041e <__udivmoddi4+0x152>
 8000418:	2800      	cmp	r0, #0
 800041a:	f000 80d1 	beq.w	80005c0 <__udivmoddi4+0x2f4>
 800041e:	4698      	mov	r8, r3
 8000420:	1b12      	subs	r2, r2, r4
 8000422:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000426:	e79d      	b.n	8000364 <__udivmoddi4+0x98>
 8000428:	f1c1 0620 	rsb	r6, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa08 f401 	lsl.w	r4, r8, r1
 8000432:	fa00 f901 	lsl.w	r9, r0, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	fa28 f806 	lsr.w	r8, r8, r6
 800043e:	408a      	lsls	r2, r1
 8000440:	431f      	orrs	r7, r3
 8000442:	fa20 f306 	lsr.w	r3, r0, r6
 8000446:	0c38      	lsrs	r0, r7, #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa1f fc87 	uxth.w	ip, r7
 800044e:	0c1c      	lsrs	r4, r3, #16
 8000450:	fbb8 fef0 	udiv	lr, r8, r0
 8000454:	fb00 881e 	mls	r8, r0, lr, r8
 8000458:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800045c:	fb0e f80c 	mul.w	r8, lr, ip
 8000460:	45a0      	cmp	r8, r4
 8000462:	d90e      	bls.n	8000482 <__udivmoddi4+0x1b6>
 8000464:	193c      	adds	r4, r7, r4
 8000466:	f10e 3aff 	add.w	sl, lr, #4294967295
 800046a:	bf2c      	ite	cs
 800046c:	f04f 0b01 	movcs.w	fp, #1
 8000470:	f04f 0b00 	movcc.w	fp, #0
 8000474:	45a0      	cmp	r8, r4
 8000476:	d903      	bls.n	8000480 <__udivmoddi4+0x1b4>
 8000478:	f1bb 0f00 	cmp.w	fp, #0
 800047c:	f000 80b8 	beq.w	80005f0 <__udivmoddi4+0x324>
 8000480:	46d6      	mov	lr, sl
 8000482:	eba4 0408 	sub.w	r4, r4, r8
 8000486:	fa1f f883 	uxth.w	r8, r3
 800048a:	fbb4 f3f0 	udiv	r3, r4, r0
 800048e:	fb00 4413 	mls	r4, r0, r3, r4
 8000492:	fb03 fc0c 	mul.w	ip, r3, ip
 8000496:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800049a:	45a4      	cmp	ip, r4
 800049c:	d90e      	bls.n	80004bc <__udivmoddi4+0x1f0>
 800049e:	193c      	adds	r4, r7, r4
 80004a0:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a4:	bf2c      	ite	cs
 80004a6:	f04f 0801 	movcs.w	r8, #1
 80004aa:	f04f 0800 	movcc.w	r8, #0
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d903      	bls.n	80004ba <__udivmoddi4+0x1ee>
 80004b2:	f1b8 0f00 	cmp.w	r8, #0
 80004b6:	f000 809f 	beq.w	80005f8 <__udivmoddi4+0x32c>
 80004ba:	4603      	mov	r3, r0
 80004bc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c0:	eba4 040c 	sub.w	r4, r4, ip
 80004c4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004c8:	4564      	cmp	r4, ip
 80004ca:	4673      	mov	r3, lr
 80004cc:	46e0      	mov	r8, ip
 80004ce:	d302      	bcc.n	80004d6 <__udivmoddi4+0x20a>
 80004d0:	d107      	bne.n	80004e2 <__udivmoddi4+0x216>
 80004d2:	45f1      	cmp	r9, lr
 80004d4:	d205      	bcs.n	80004e2 <__udivmoddi4+0x216>
 80004d6:	ebbe 0302 	subs.w	r3, lr, r2
 80004da:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004de:	3801      	subs	r0, #1
 80004e0:	46e0      	mov	r8, ip
 80004e2:	b15d      	cbz	r5, 80004fc <__udivmoddi4+0x230>
 80004e4:	ebb9 0203 	subs.w	r2, r9, r3
 80004e8:	eb64 0408 	sbc.w	r4, r4, r8
 80004ec:	fa04 f606 	lsl.w	r6, r4, r6
 80004f0:	fa22 f301 	lsr.w	r3, r2, r1
 80004f4:	40cc      	lsrs	r4, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	e9c5 6400 	strd	r6, r4, [r5]
 80004fc:	2100      	movs	r1, #0
 80004fe:	e736      	b.n	800036e <__udivmoddi4+0xa2>
 8000500:	fbb1 fcf2 	udiv	ip, r1, r2
 8000504:	0c01      	lsrs	r1, r0, #16
 8000506:	4614      	mov	r4, r2
 8000508:	b280      	uxth	r0, r0
 800050a:	4696      	mov	lr, r2
 800050c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000510:	2620      	movs	r6, #32
 8000512:	4690      	mov	r8, r2
 8000514:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000518:	4610      	mov	r0, r2
 800051a:	fbb1 f1f2 	udiv	r1, r1, r2
 800051e:	eba3 0308 	sub.w	r3, r3, r8
 8000522:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000526:	e74b      	b.n	80003c0 <__udivmoddi4+0xf4>
 8000528:	40b7      	lsls	r7, r6
 800052a:	f1c6 0320 	rsb	r3, r6, #32
 800052e:	fa01 f206 	lsl.w	r2, r1, r6
 8000532:	fa21 f803 	lsr.w	r8, r1, r3
 8000536:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800053a:	fa20 f303 	lsr.w	r3, r0, r3
 800053e:	b2bc      	uxth	r4, r7
 8000540:	40b0      	lsls	r0, r6
 8000542:	4313      	orrs	r3, r2
 8000544:	0c02      	lsrs	r2, r0, #16
 8000546:	0c19      	lsrs	r1, r3, #16
 8000548:	b280      	uxth	r0, r0
 800054a:	fbb8 f9fe 	udiv	r9, r8, lr
 800054e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000552:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000556:	fb09 f804 	mul.w	r8, r9, r4
 800055a:	4588      	cmp	r8, r1
 800055c:	d951      	bls.n	8000602 <__udivmoddi4+0x336>
 800055e:	1879      	adds	r1, r7, r1
 8000560:	f109 3cff 	add.w	ip, r9, #4294967295
 8000564:	bf2c      	ite	cs
 8000566:	f04f 0a01 	movcs.w	sl, #1
 800056a:	f04f 0a00 	movcc.w	sl, #0
 800056e:	4588      	cmp	r8, r1
 8000570:	d902      	bls.n	8000578 <__udivmoddi4+0x2ac>
 8000572:	f1ba 0f00 	cmp.w	sl, #0
 8000576:	d031      	beq.n	80005dc <__udivmoddi4+0x310>
 8000578:	eba1 0108 	sub.w	r1, r1, r8
 800057c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000580:	fb09 f804 	mul.w	r8, r9, r4
 8000584:	fb0e 1119 	mls	r1, lr, r9, r1
 8000588:	b29b      	uxth	r3, r3
 800058a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800058e:	4543      	cmp	r3, r8
 8000590:	d235      	bcs.n	80005fe <__udivmoddi4+0x332>
 8000592:	18fb      	adds	r3, r7, r3
 8000594:	f109 31ff 	add.w	r1, r9, #4294967295
 8000598:	bf2c      	ite	cs
 800059a:	f04f 0a01 	movcs.w	sl, #1
 800059e:	f04f 0a00 	movcc.w	sl, #0
 80005a2:	4543      	cmp	r3, r8
 80005a4:	d2bb      	bcs.n	800051e <__udivmoddi4+0x252>
 80005a6:	f1ba 0f00 	cmp.w	sl, #0
 80005aa:	d1b8      	bne.n	800051e <__udivmoddi4+0x252>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e7b4      	b.n	800051e <__udivmoddi4+0x252>
 80005b4:	1a84      	subs	r4, r0, r2
 80005b6:	eb68 0203 	sbc.w	r2, r8, r3
 80005ba:	2001      	movs	r0, #1
 80005bc:	4696      	mov	lr, r2
 80005be:	e6eb      	b.n	8000398 <__udivmoddi4+0xcc>
 80005c0:	443a      	add	r2, r7
 80005c2:	f1a8 0802 	sub.w	r8, r8, #2
 80005c6:	e72b      	b.n	8000420 <__udivmoddi4+0x154>
 80005c8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005cc:	443b      	add	r3, r7
 80005ce:	e710      	b.n	80003f2 <__udivmoddi4+0x126>
 80005d0:	3902      	subs	r1, #2
 80005d2:	443b      	add	r3, r7
 80005d4:	e6a9      	b.n	800032a <__udivmoddi4+0x5e>
 80005d6:	443a      	add	r2, r7
 80005d8:	3802      	subs	r0, #2
 80005da:	e6be      	b.n	800035a <__udivmoddi4+0x8e>
 80005dc:	eba7 0808 	sub.w	r8, r7, r8
 80005e0:	f1a9 0c02 	sub.w	ip, r9, #2
 80005e4:	4441      	add	r1, r8
 80005e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ea:	fb09 f804 	mul.w	r8, r9, r4
 80005ee:	e7c9      	b.n	8000584 <__udivmoddi4+0x2b8>
 80005f0:	f1ae 0e02 	sub.w	lr, lr, #2
 80005f4:	443c      	add	r4, r7
 80005f6:	e744      	b.n	8000482 <__udivmoddi4+0x1b6>
 80005f8:	3b02      	subs	r3, #2
 80005fa:	443c      	add	r4, r7
 80005fc:	e75e      	b.n	80004bc <__udivmoddi4+0x1f0>
 80005fe:	4649      	mov	r1, r9
 8000600:	e78d      	b.n	800051e <__udivmoddi4+0x252>
 8000602:	eba1 0108 	sub.w	r1, r1, r8
 8000606:	46cc      	mov	ip, r9
 8000608:	fbb1 f9fe 	udiv	r9, r1, lr
 800060c:	fb09 f804 	mul.w	r8, r9, r4
 8000610:	e7b8      	b.n	8000584 <__udivmoddi4+0x2b8>
 8000612:	bf00      	nop

08000614 <__aeabi_idiv0>:
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop

08000618 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000618:	b5b0      	push	{r4, r5, r7, lr}
 800061a:	b092      	sub	sp, #72	@ 0x48
 800061c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061e:	f007 fb4d 	bl	8007cbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000622:	f000 f939 	bl	8000898 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000626:	f000 fa7f 	bl	8000b28 <MX_GPIO_Init>
  MX_ADC1_Init();
 800062a:	f000 f9a5 	bl	8000978 <MX_ADC1_Init>
  MX_ICACHE_Init();
 800062e:	f000 fa07 	bl	8000a40 <MX_ICACHE_Init>
  MX_SPI5_Init();
 8000632:	f000 fa19 	bl	8000a68 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
   BspCOMInit.BaudRate   = 115200;
 8000636:	4b8b      	ldr	r3, [pc, #556]	@ (8000864 <main+0x24c>)
 8000638:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800063c:	601a      	str	r2, [r3, #0]
   BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 800063e:	4b89      	ldr	r3, [pc, #548]	@ (8000864 <main+0x24c>)
 8000640:	2200      	movs	r2, #0
 8000642:	605a      	str	r2, [r3, #4]
   BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000644:	4b87      	ldr	r3, [pc, #540]	@ (8000864 <main+0x24c>)
 8000646:	2200      	movs	r2, #0
 8000648:	721a      	strb	r2, [r3, #8]
   BspCOMInit.Parity     = COM_PARITY_NONE;
 800064a:	4b86      	ldr	r3, [pc, #536]	@ (8000864 <main+0x24c>)
 800064c:	2200      	movs	r2, #0
 800064e:	815a      	strh	r2, [r3, #10]
   BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000650:	4b84      	ldr	r3, [pc, #528]	@ (8000864 <main+0x24c>)
 8000652:	2200      	movs	r2, #0
 8000654:	819a      	strh	r2, [r3, #12]
   if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000656:	4983      	ldr	r1, [pc, #524]	@ (8000864 <main+0x24c>)
 8000658:	2000      	movs	r0, #0
 800065a:	f003 fe33 	bl	80042c4 <BSP_COM_Init>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <main+0x50>
   {
     Error_Handler();
 8000664:	f000 fcb8 	bl	8000fd8 <Error_Handler>
   }

  printf("=== EMW3080 Init Start ===\r\n");
 8000668:	487f      	ldr	r0, [pc, #508]	@ (8000868 <main+0x250>)
 800066a:	f017 fe83 	bl	8018374 <puts>

  void *ctx;
  if (mxwifi_probe(&ctx) != 0) {
 800066e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000672:	4618      	mov	r0, r3
 8000674:	f017 fae2 	bl	8017c3c <mxwifi_probe>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d004      	beq.n	8000688 <main+0x70>
      printf("mxwifi_probe FAILED\r\n");
 800067e:	487b      	ldr	r0, [pc, #492]	@ (800086c <main+0x254>)
 8000680:	f017 fe78 	bl	8018374 <puts>
      Error_Handler();
 8000684:	f000 fca8 	bl	8000fd8 <Error_Handler>
  }
  MX_WIFIObject_t *wifi_obj = (MX_WIFIObject_t *)ctx;
 8000688:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800068a:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Hardware reset: CHIP_EN + RESET */
  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_8, GPIO_PIN_RESET);   // CHIP_EN LOW
 800068c:	2200      	movs	r2, #0
 800068e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000692:	4877      	ldr	r0, [pc, #476]	@ (8000870 <main+0x258>)
 8000694:	f00a f826 	bl	800a6e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_6, GPIO_PIN_RESET);   // RESET LOW
 8000698:	2200      	movs	r2, #0
 800069a:	2140      	movs	r1, #64	@ 0x40
 800069c:	4874      	ldr	r0, [pc, #464]	@ (8000870 <main+0x258>)
 800069e:	f00a f821 	bl	800a6e4 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 80006a2:	2032      	movs	r0, #50	@ 0x32
 80006a4:	f007 fbc8 	bl	8007e38 <HAL_Delay>

  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_8, GPIO_PIN_SET);     // CHIP_EN HIGH
 80006a8:	2201      	movs	r2, #1
 80006aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006ae:	4870      	ldr	r0, [pc, #448]	@ (8000870 <main+0x258>)
 80006b0:	f00a f818 	bl	800a6e4 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 80006b4:	2014      	movs	r0, #20
 80006b6:	f007 fbbf 	bl	8007e38 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_6, GPIO_PIN_SET);     // RESET HIGH
 80006ba:	2201      	movs	r2, #1
 80006bc:	2140      	movs	r1, #64	@ 0x40
 80006be:	486c      	ldr	r0, [pc, #432]	@ (8000870 <main+0x258>)
 80006c0:	f00a f810 	bl	800a6e4 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 80006c4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006c8:	f007 fbb6 	bl	8007e38 <HAL_Delay>

  printf("CHIP_EN=%d RESET=%d DRDY=%d\r\n",
         HAL_GPIO_ReadPin(GPIOH, GPIO_PIN_8),
 80006cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006d0:	4867      	ldr	r0, [pc, #412]	@ (8000870 <main+0x258>)
 80006d2:	f009 ffef 	bl	800a6b4 <HAL_GPIO_ReadPin>
 80006d6:	4603      	mov	r3, r0
  printf("CHIP_EN=%d RESET=%d DRDY=%d\r\n",
 80006d8:	461c      	mov	r4, r3
         HAL_GPIO_ReadPin(GPIOH, GPIO_PIN_6),
 80006da:	2140      	movs	r1, #64	@ 0x40
 80006dc:	4864      	ldr	r0, [pc, #400]	@ (8000870 <main+0x258>)
 80006de:	f009 ffe9 	bl	800a6b4 <HAL_GPIO_ReadPin>
 80006e2:	4603      	mov	r3, r0
  printf("CHIP_EN=%d RESET=%d DRDY=%d\r\n",
 80006e4:	461d      	mov	r5, r3
         HAL_GPIO_ReadPin(GPIOH, GPIO_PIN_9));
 80006e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006ea:	4861      	ldr	r0, [pc, #388]	@ (8000870 <main+0x258>)
 80006ec:	f009 ffe2 	bl	800a6b4 <HAL_GPIO_ReadPin>
 80006f0:	4603      	mov	r3, r0
  printf("CHIP_EN=%d RESET=%d DRDY=%d\r\n",
 80006f2:	462a      	mov	r2, r5
 80006f4:	4621      	mov	r1, r4
 80006f6:	485f      	ldr	r0, [pc, #380]	@ (8000874 <main+0x25c>)
 80006f8:	f017 fdd4 	bl	80182a4 <iprintf>

  /* Initialize Wi-Fi module */
  if (MX_WIFI_Init(wifi_obj) == MX_WIFI_STATUS_OK) {
 80006fc:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80006fe:	f017 fb0b 	bl	8017d18 <MX_WIFI_Init>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d103      	bne.n	8000710 <main+0xf8>
      printf("EMW3080 READY.\r\n");
 8000708:	485b      	ldr	r0, [pc, #364]	@ (8000878 <main+0x260>)
 800070a:	f017 fe33 	bl	8018374 <puts>
 800070e:	e004      	b.n	800071a <main+0x102>
  } else {
      printf("EMW3080 INIT FAILED!\r\n");
 8000710:	485a      	ldr	r0, [pc, #360]	@ (800087c <main+0x264>)
 8000712:	f017 fe2f 	bl	8018374 <puts>
      Error_Handler();
 8000716:	f000 fc5f 	bl	8000fd8 <Error_Handler>
  }

  /* Read firmware version */
  uint8_t fw[64];
  if (MX_WIFI_GetVersion(wifi_obj, fw, sizeof(fw)) == MX_WIFI_STATUS_OK) {
 800071a:	463b      	mov	r3, r7
 800071c:	2240      	movs	r2, #64	@ 0x40
 800071e:	4619      	mov	r1, r3
 8000720:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8000722:	f017 fbeb 	bl	8017efc <MX_WIFI_GetVersion>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d105      	bne.n	8000738 <main+0x120>
      printf("FW Version: %s\r\n", fw);
 800072c:	463b      	mov	r3, r7
 800072e:	4619      	mov	r1, r3
 8000730:	4853      	ldr	r0, [pc, #332]	@ (8000880 <main+0x268>)
 8000732:	f017 fdb7 	bl	80182a4 <iprintf>
 8000736:	e002      	b.n	800073e <main+0x126>
  } else {
      printf("FW Version read FAILED\r\n");
 8000738:	4852      	ldr	r0, [pc, #328]	@ (8000884 <main+0x26c>)
 800073a:	f017 fe1b 	bl	8018374 <puts>
  }
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800073e:	2000      	movs	r0, #0
 8000740:	f003 fc8e 	bl	8004060 <BSP_LED_Init>
  BSP_LED_Init(LED_ORANGE);
 8000744:	2001      	movs	r0, #1
 8000746:	f003 fc8b 	bl	8004060 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800074a:	2002      	movs	r0, #2
 800074c:	f003 fc88 	bl	8004060 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000750:	2003      	movs	r0, #3
 8000752:	f003 fc85 	bl	8004060 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000756:	2101      	movs	r1, #1
 8000758:	2000      	movs	r0, #0
 800075a:	f003 fd0f 	bl	800417c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800075e:	4b41      	ldr	r3, [pc, #260]	@ (8000864 <main+0x24c>)
 8000760:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000764:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000766:	4b3f      	ldr	r3, [pc, #252]	@ (8000864 <main+0x24c>)
 8000768:	2200      	movs	r2, #0
 800076a:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800076c:	4b3d      	ldr	r3, [pc, #244]	@ (8000864 <main+0x24c>)
 800076e:	2200      	movs	r2, #0
 8000770:	721a      	strb	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000772:	4b3c      	ldr	r3, [pc, #240]	@ (8000864 <main+0x24c>)
 8000774:	2200      	movs	r2, #0
 8000776:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000778:	4b3a      	ldr	r3, [pc, #232]	@ (8000864 <main+0x24c>)
 800077a:	2200      	movs	r2, #0
 800077c:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800077e:	4939      	ldr	r1, [pc, #228]	@ (8000864 <main+0x24c>)
 8000780:	2000      	movs	r0, #0
 8000782:	f003 fd9f 	bl	80042c4 <BSP_COM_Init>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <main+0x178>
  {
    Error_Handler();
 800078c:	f000 fc24 	bl	8000fd8 <Error_Handler>
  }

  /* Initialize LCD to black */
  if (BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE) != BSP_ERROR_NONE)
 8000790:	2102      	movs	r1, #2
 8000792:	2000      	movs	r0, #0
 8000794:	f005 fc64 	bl	8006060 <BSP_LCD_Init>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <main+0x18a>
  {
    Error_Handler();
 800079e:	f000 fc1b 	bl	8000fd8 <Error_Handler>
  }

  /* Initialize Touch screen with interrupts */
  BspTSInit.Orientation = TS_ORIENTATION_LANDSCAPE;
 80007a2:	4b39      	ldr	r3, [pc, #228]	@ (8000888 <main+0x270>)
 80007a4:	2203      	movs	r2, #3
 80007a6:	609a      	str	r2, [r3, #8]
  BspTSInit.Accuracy = 5;
 80007a8:	4b37      	ldr	r3, [pc, #220]	@ (8000888 <main+0x270>)
 80007aa:	2205      	movs	r2, #5
 80007ac:	60da      	str	r2, [r3, #12]
  BspTSInit.Width = LCD_DEFAULT_WIDTH;
 80007ae:	4b36      	ldr	r3, [pc, #216]	@ (8000888 <main+0x270>)
 80007b0:	22f0      	movs	r2, #240	@ 0xf0
 80007b2:	601a      	str	r2, [r3, #0]
  BspTSInit.Height = LCD_DEFAULT_HEIGHT;
 80007b4:	4b34      	ldr	r3, [pc, #208]	@ (8000888 <main+0x270>)
 80007b6:	22f0      	movs	r2, #240	@ 0xf0
 80007b8:	605a      	str	r2, [r3, #4]
  if (BSP_TS_Init(0, &BspTSInit) != BSP_ERROR_NONE)
 80007ba:	4933      	ldr	r1, [pc, #204]	@ (8000888 <main+0x270>)
 80007bc:	2000      	movs	r0, #0
 80007be:	f007 f85d 	bl	800787c <BSP_TS_Init>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <main+0x1b4>
  {
    Error_Handler();
 80007c8:	f000 fc06 	bl	8000fd8 <Error_Handler>
  }
  BSP_TS_EnableIT(0);
 80007cc:	2000      	movs	r0, #0
 80007ce:	f007 f93d 	bl	8007a4c <BSP_TS_EnableIT>

  /* Initialize AUDIO IN (Analog) */
  BspAudioInInit.Device = AUDIO_IN_DEVICE_DIGITAL_MIC;
 80007d2:	4b2e      	ldr	r3, [pc, #184]	@ (800088c <main+0x274>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	601a      	str	r2, [r3, #0]
  BspAudioInInit.ChannelsNbr = 2;
 80007d8:	4b2c      	ldr	r3, [pc, #176]	@ (800088c <main+0x274>)
 80007da:	2202      	movs	r2, #2
 80007dc:	60da      	str	r2, [r3, #12]
  BspAudioInInit.SampleRate = AUDIO_FREQUENCY_16K;
 80007de:	4b2b      	ldr	r3, [pc, #172]	@ (800088c <main+0x274>)
 80007e0:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80007e4:	605a      	str	r2, [r3, #4]
  BspAudioInInit.BitsPerSample = AUDIO_RESOLUTION_16B;
 80007e6:	4b29      	ldr	r3, [pc, #164]	@ (800088c <main+0x274>)
 80007e8:	2210      	movs	r2, #16
 80007ea:	609a      	str	r2, [r3, #8]
  BspAudioInInit.Volume = 80;
 80007ec:	4b27      	ldr	r3, [pc, #156]	@ (800088c <main+0x274>)
 80007ee:	2250      	movs	r2, #80	@ 0x50
 80007f0:	611a      	str	r2, [r3, #16]
  if (BSP_AUDIO_IN_Init(AUDIO_IN_DEVICE_DIGITAL_MIC, &BspAudioInInit) != BSP_ERROR_NONE)
 80007f2:	4926      	ldr	r1, [pc, #152]	@ (800088c <main+0x274>)
 80007f4:	2001      	movs	r0, #1
 80007f6:	f004 f9df 	bl	8004bb8 <BSP_AUDIO_IN_Init>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <main+0x1ec>
  {
    Error_Handler();
 8000800:	f000 fbea 	bl	8000fd8 <Error_Handler>
  }

  /* Initialize AUDIO OUT (Headset) */
  BspAudioOutInit.Device = AUDIO_OUT_DEVICE_HEADPHONE;
 8000804:	4b22      	ldr	r3, [pc, #136]	@ (8000890 <main+0x278>)
 8000806:	2202      	movs	r2, #2
 8000808:	601a      	str	r2, [r3, #0]
  BspAudioOutInit.ChannelsNbr = 2;
 800080a:	4b21      	ldr	r3, [pc, #132]	@ (8000890 <main+0x278>)
 800080c:	2202      	movs	r2, #2
 800080e:	60da      	str	r2, [r3, #12]
  BspAudioOutInit.SampleRate = 16000;
 8000810:	4b1f      	ldr	r3, [pc, #124]	@ (8000890 <main+0x278>)
 8000812:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000816:	605a      	str	r2, [r3, #4]
  BspAudioOutInit.BitsPerSample = AUDIO_RESOLUTION_16B;
 8000818:	4b1d      	ldr	r3, [pc, #116]	@ (8000890 <main+0x278>)
 800081a:	2210      	movs	r2, #16
 800081c:	609a      	str	r2, [r3, #8]
  BspAudioOutInit.Volume = 60;
 800081e:	4b1c      	ldr	r3, [pc, #112]	@ (8000890 <main+0x278>)
 8000820:	223c      	movs	r2, #60	@ 0x3c
 8000822:	611a      	str	r2, [r3, #16]
  if(BSP_AUDIO_OUT_Init(0, &BspAudioOutInit) != BSP_ERROR_NONE)
 8000824:	491a      	ldr	r1, [pc, #104]	@ (8000890 <main+0x278>)
 8000826:	2000      	movs	r0, #0
 8000828:	f003 fe30 	bl	800448c <BSP_AUDIO_OUT_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <main+0x21e>
  {
    Error_Handler();
 8000832:	f000 fbd1 	bl	8000fd8 <Error_Handler>
  }

  /* Initialize OCTAL NOR memory */
  BspOSPINORInit.InterfaceMode = BSP_OSPI_NOR_OPI_MODE;
 8000836:	4b17      	ldr	r3, [pc, #92]	@ (8000894 <main+0x27c>)
 8000838:	2201      	movs	r2, #1
 800083a:	701a      	strb	r2, [r3, #0]
  BspOSPINORInit.TransferRate = BSP_OSPI_NOR_DTR_TRANSFER;
 800083c:	4b15      	ldr	r3, [pc, #84]	@ (8000894 <main+0x27c>)
 800083e:	2201      	movs	r2, #1
 8000840:	705a      	strb	r2, [r3, #1]
  if (BSP_OSPI_NOR_Init(0, &BspOSPINORInit) != BSP_ERROR_NONE)
 8000842:	4914      	ldr	r1, [pc, #80]	@ (8000894 <main+0x27c>)
 8000844:	2000      	movs	r0, #0
 8000846:	f005 ff79 	bl	800673c <BSP_OSPI_NOR_Init>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <main+0x23c>
  {
    Error_Handler();
 8000850:	f000 fbc2 	bl	8000fd8 <Error_Handler>
  }

  /* Initialize SD with detection under interrupt */
  BSP_SD_Init(0);
 8000854:	2000      	movs	r0, #0
 8000856:	f006 fd91 	bl	800737c <BSP_SD_Init>
  BSP_SD_DetectITConfig(0);
 800085a:	2000      	movs	r0, #0
 800085c:	f006 fe38 	bl	80074d0 <BSP_SD_DetectITConfig>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000860:	bf00      	nop
 8000862:	e7fd      	b.n	8000860 <main+0x248>
 8000864:	2000017c 	.word	0x2000017c
 8000868:	08019910 	.word	0x08019910
 800086c:	0801992c 	.word	0x0801992c
 8000870:	42021c00 	.word	0x42021c00
 8000874:	08019944 	.word	0x08019944
 8000878:	08019964 	.word	0x08019964
 800087c:	08019974 	.word	0x08019974
 8000880:	0801998c 	.word	0x0801998c
 8000884:	080199a0 	.word	0x080199a0
 8000888:	2000018c 	.word	0x2000018c
 800088c:	2000019c 	.word	0x2000019c
 8000890:	200001b0 	.word	0x200001b0
 8000894:	200001c4 	.word	0x200001c4

08000898 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b09c      	sub	sp, #112	@ 0x70
 800089c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800089e:	f107 0320 	add.w	r3, r7, #32
 80008a2:	2250      	movs	r2, #80	@ 0x50
 80008a4:	2100      	movs	r1, #0
 80008a6:	4618      	mov	r0, r3
 80008a8:	f017 fe72 	bl	8018590 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ac:	f107 0308 	add.w	r3, r7, #8
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
 80008b4:	605a      	str	r2, [r3, #4]
 80008b6:	609a      	str	r2, [r3, #8]
 80008b8:	60da      	str	r2, [r3, #12]
 80008ba:	611a      	str	r2, [r3, #16]
 80008bc:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008be:	4b2c      	ldr	r3, [pc, #176]	@ (8000970 <SystemClock_Config+0xd8>)
 80008c0:	691b      	ldr	r3, [r3, #16]
 80008c2:	4a2b      	ldr	r2, [pc, #172]	@ (8000970 <SystemClock_Config+0xd8>)
 80008c4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80008c8:	6113      	str	r3, [r2, #16]
 80008ca:	4b29      	ldr	r3, [pc, #164]	@ (8000970 <SystemClock_Config+0xd8>)
 80008cc:	691b      	ldr	r3, [r3, #16]
 80008ce:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008d6:	bf00      	nop
 80008d8:	4b25      	ldr	r3, [pc, #148]	@ (8000970 <SystemClock_Config+0xd8>)
 80008da:	695b      	ldr	r3, [r3, #20]
 80008dc:	f003 0308 	and.w	r3, r3, #8
 80008e0:	2b08      	cmp	r3, #8
 80008e2:	d1f9      	bne.n	80008d8 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008e4:	2301      	movs	r3, #1
 80008e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS_DIGITAL;
 80008e8:	f44f 13a8 	mov.w	r3, #1376256	@ 0x150000
 80008ec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ee:	2302      	movs	r3, #2
 80008f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80008f2:	2303      	movs	r3, #3
 80008f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80008f6:	2302      	movs	r3, #2
 80008f8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 11;
 80008fa:	230b      	movs	r3, #11
 80008fc:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80008fe:	2302      	movs	r3, #2
 8000900:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000902:	2302      	movs	r3, #2
 8000904:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000906:	2302      	movs	r3, #2
 8000908:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 800090a:	230c      	movs	r3, #12
 800090c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800090e:	2300      	movs	r3, #0
 8000910:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000912:	2300      	movs	r3, #0
 8000914:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000916:	f107 0320 	add.w	r3, r7, #32
 800091a:	4618      	mov	r0, r3
 800091c:	f00a fdbc 	bl	800b498 <HAL_RCC_OscConfig>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000926:	f000 fb57 	bl	8000fd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800092a:	231f      	movs	r3, #31
 800092c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800092e:	2303      	movs	r3, #3
 8000930:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000932:	2300      	movs	r3, #0
 8000934:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000936:	2300      	movs	r3, #0
 8000938:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800093a:	2300      	movs	r3, #0
 800093c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV2;
 800093e:	2340      	movs	r3, #64	@ 0x40
 8000940:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000942:	f107 0308 	add.w	r3, r7, #8
 8000946:	2103      	movs	r1, #3
 8000948:	4618      	mov	r0, r3
 800094a:	f00b f9dd 	bl	800bd08 <HAL_RCC_ClockConfig>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000954:	f000 fb40 	bl	8000fd8 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_1);
 8000958:	4b06      	ldr	r3, [pc, #24]	@ (8000974 <SystemClock_Config+0xdc>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000960:	4a04      	ldr	r2, [pc, #16]	@ (8000974 <SystemClock_Config+0xdc>)
 8000962:	f043 0310 	orr.w	r3, r3, #16
 8000966:	6013      	str	r3, [r2, #0]
}
 8000968:	bf00      	nop
 800096a:	3770      	adds	r7, #112	@ 0x70
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	44020800 	.word	0x44020800
 8000974:	40022000 	.word	0x40022000

08000978 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b088      	sub	sp, #32
 800097c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800097e:	463b      	mov	r3, r7
 8000980:	2220      	movs	r2, #32
 8000982:	2100      	movs	r1, #0
 8000984:	4618      	mov	r0, r3
 8000986:	f017 fe03 	bl	8018590 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800098a:	4b2a      	ldr	r3, [pc, #168]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 800098c:	4a2a      	ldr	r2, [pc, #168]	@ (8000a38 <MX_ADC1_Init+0xc0>)
 800098e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000990:	4b28      	ldr	r3, [pc, #160]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 8000992:	2200      	movs	r2, #0
 8000994:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000996:	4b27      	ldr	r3, [pc, #156]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 8000998:	2200      	movs	r2, #0
 800099a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800099c:	4b25      	ldr	r3, [pc, #148]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 800099e:	2200      	movs	r2, #0
 80009a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009a2:	4b24      	ldr	r3, [pc, #144]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009a8:	4b22      	ldr	r3, [pc, #136]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 80009aa:	2204      	movs	r2, #4
 80009ac:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009ae:	4b21      	ldr	r3, [pc, #132]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80009b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80009ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 80009bc:	2201      	movs	r2, #1
 80009be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009c0:	4b1c      	ldr	r3, [pc, #112]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009ce:	4b19      	ldr	r3, [pc, #100]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80009d4:	4b17      	ldr	r3, [pc, #92]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80009dc:	4b15      	ldr	r3, [pc, #84]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 80009de:	2200      	movs	r2, #0
 80009e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009e2:	4b14      	ldr	r3, [pc, #80]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80009e8:	4b12      	ldr	r3, [pc, #72]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009f0:	4810      	ldr	r0, [pc, #64]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 80009f2:	f007 fc41 	bl	8008278 <HAL_ADC_Init>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 80009fc:	f000 faec 	bl	8000fd8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000a00:	4b0e      	ldr	r3, [pc, #56]	@ (8000a3c <MX_ADC1_Init+0xc4>)
 8000a02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a04:	2306      	movs	r3, #6
 8000a06:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a0c:	237f      	movs	r3, #127	@ 0x7f
 8000a0e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a10:	2304      	movs	r3, #4
 8000a12:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a18:	463b      	mov	r3, r7
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4805      	ldr	r0, [pc, #20]	@ (8000a34 <MX_ADC1_Init+0xbc>)
 8000a1e:	f007 fd7f 	bl	8008520 <HAL_ADC_ConfigChannel>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8000a28:	f000 fad6 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a2c:	bf00      	nop
 8000a2e:	3720      	adds	r7, #32
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	200001c8 	.word	0x200001c8
 8000a38:	42028000 	.word	0x42028000
 8000a3c:	c3210000 	.word	0xc3210000

08000a40 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000a44:	2000      	movs	r0, #0
 8000a46:	f00a fcf7 	bl	800b438 <HAL_ICACHE_ConfigAssociativityMode>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000a50:	f000 fac2 	bl	8000fd8 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000a54:	f00a fd10 	bl	800b478 <HAL_ICACHE_Enable>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000a5e:	f000 fabb 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
	...

08000a68 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000a6c:	4b2b      	ldr	r3, [pc, #172]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000a6e:	4a2c      	ldr	r2, [pc, #176]	@ (8000b20 <MX_SPI5_Init+0xb8>)
 8000a70:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000a72:	4b2a      	ldr	r3, [pc, #168]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000a74:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000a78:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000a7a:	4b28      	ldr	r3, [pc, #160]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a80:	4b26      	ldr	r3, [pc, #152]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000a82:	2207      	movs	r2, #7
 8000a84:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a86:	4b25      	ldr	r3, [pc, #148]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a8c:	4b23      	ldr	r3, [pc, #140]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000a92:	4b22      	ldr	r3, [pc, #136]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000a94:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000a98:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000a9a:	4b20      	ldr	r3, [pc, #128]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000a9c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000aa0:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000aa2:	4b1e      	ldr	r3, [pc, #120]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000aa8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000aae:	4b1b      	ldr	r3, [pc, #108]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x7;
 8000ab4:	4b19      	ldr	r3, [pc, #100]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000ab6:	2207      	movs	r2, #7
 8000ab8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000aba:	4b18      	ldr	r3, [pc, #96]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000abc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ac0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000ac2:	4b16      	ldr	r3, [pc, #88]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000ac8:	4b14      	ldr	r3, [pc, #80]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000ace:	4b13      	ldr	r3, [pc, #76]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000ad4:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000ada:	4b10      	ldr	r3, [pc, #64]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi5.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8000aec:	4b0b      	ldr	r3, [pc, #44]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi5.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8000af2:	4b0a      	ldr	r3, [pc, #40]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000af8:	4808      	ldr	r0, [pc, #32]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000afa:	f012 fb59 	bl	80131b0 <HAL_SPI_Init>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 8000b04:	f000 fa68 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */
  MXCHIP_SPI = hspi5;    // copy struct after initialization
 8000b08:	4a06      	ldr	r2, [pc, #24]	@ (8000b24 <MX_SPI5_Init+0xbc>)
 8000b0a:	4b04      	ldr	r3, [pc, #16]	@ (8000b1c <MX_SPI5_Init+0xb4>)
 8000b0c:	4610      	mov	r0, r2
 8000b0e:	4619      	mov	r1, r3
 8000b10:	2390      	movs	r3, #144	@ 0x90
 8000b12:	461a      	mov	r2, r3
 8000b14:	f017 fddb 	bl	80186ce <memcpy>

  /* USER CODE END SPI5_Init 2 */

}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20000230 	.word	0x20000230
 8000b20:	44002000 	.word	0x44002000
 8000b24:	200002c0 	.word	0x200002c0

08000b28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b08e      	sub	sp, #56	@ 0x38
 8000b2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	605a      	str	r2, [r3, #4]
 8000b38:	609a      	str	r2, [r3, #8]
 8000b3a:	60da      	str	r2, [r3, #12]
 8000b3c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b3e:	4bbe      	ldr	r3, [pc, #760]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b44:	4abc      	ldr	r2, [pc, #752]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000b46:	f043 0302 	orr.w	r3, r3, #2
 8000b4a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000b4e:	4bba      	ldr	r3, [pc, #744]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000b50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b54:	f003 0302 	and.w	r3, r3, #2
 8000b58:	623b      	str	r3, [r7, #32]
 8000b5a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b5c:	4bb6      	ldr	r3, [pc, #728]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b62:	4ab5      	ldr	r2, [pc, #724]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000b64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b68:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000b6c:	4bb2      	ldr	r3, [pc, #712]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000b6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b76:	61fb      	str	r3, [r7, #28]
 8000b78:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000b7a:	4baf      	ldr	r3, [pc, #700]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000b7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b80:	4aad      	ldr	r2, [pc, #692]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000b82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b86:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000b8a:	4bab      	ldr	r3, [pc, #684]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b94:	61bb      	str	r3, [r7, #24]
 8000b96:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b98:	4ba7      	ldr	r3, [pc, #668]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000b9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b9e:	4aa6      	ldr	r2, [pc, #664]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000ba0:	f043 0310 	orr.w	r3, r3, #16
 8000ba4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ba8:	4ba3      	ldr	r3, [pc, #652]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000baa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bae:	f003 0310 	and.w	r3, r3, #16
 8000bb2:	617b      	str	r3, [r7, #20]
 8000bb4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb6:	4ba0      	ldr	r3, [pc, #640]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000bb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bbc:	4a9e      	ldr	r2, [pc, #632]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000bbe:	f043 0301 	orr.w	r3, r3, #1
 8000bc2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000bc6:	4b9c      	ldr	r3, [pc, #624]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000bc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bcc:	f003 0301 	and.w	r3, r3, #1
 8000bd0:	613b      	str	r3, [r7, #16]
 8000bd2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd4:	4b98      	ldr	r3, [pc, #608]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000bd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bda:	4a97      	ldr	r2, [pc, #604]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000bdc:	f043 0304 	orr.w	r3, r3, #4
 8000be0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000be4:	4b94      	ldr	r3, [pc, #592]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000be6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bea:	f003 0304 	and.w	r3, r3, #4
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bf2:	4b91      	ldr	r3, [pc, #580]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000bf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bf8:	4a8f      	ldr	r2, [pc, #572]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000bfa:	f043 0320 	orr.w	r3, r3, #32
 8000bfe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c02:	4b8d      	ldr	r3, [pc, #564]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000c04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c08:	f003 0320 	and.w	r3, r3, #32
 8000c0c:	60bb      	str	r3, [r7, #8]
 8000c0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c10:	4b89      	ldr	r3, [pc, #548]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000c12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c16:	4a88      	ldr	r2, [pc, #544]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000c18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c1c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c20:	4b85      	ldr	r3, [pc, #532]	@ (8000e38 <MX_GPIO_Init+0x310>)
 8000c22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARD_D2_Pin|ARD_D8_Pin|LCD_CTP_RST_Pin|ARD_D7_Pin
 8000c2e:	2200      	movs	r2, #0
 8000c30:	f248 1139 	movw	r1, #33081	@ 0x8139
 8000c34:	4881      	ldr	r0, [pc, #516]	@ (8000e3c <MX_GPIO_Init+0x314>)
 8000c36:	f009 fd55 	bl	800a6e4 <HAL_GPIO_WritePin>
                          |ARD_D4_Pin|UCPD_PWR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, MEMS_LED_Pin|DETECTN_Pin, GPIO_PIN_RESET);
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	2103      	movs	r1, #3
 8000c3e:	4880      	ldr	r0, [pc, #512]	@ (8000e40 <MX_GPIO_Init+0x318>)
 8000c40:	f009 fd50 	bl	800a6e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STMOD_17_GPIO_Port, STMOD_17_Pin, GPIO_PIN_RESET);
 8000c44:	2200      	movs	r2, #0
 8000c46:	2108      	movs	r1, #8
 8000c48:	487e      	ldr	r0, [pc, #504]	@ (8000e44 <MX_GPIO_Init+0x31c>)
 8000c4a:	f009 fd4b 	bl	800a6e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_SET);
 8000c4e:	2201      	movs	r2, #1
 8000c50:	2140      	movs	r1, #64	@ 0x40
 8000c52:	487c      	ldr	r0, [pc, #496]	@ (8000e44 <MX_GPIO_Init+0x31c>)
 8000c54:	f009 fd46 	bl	800a6e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, STMOD_14_PWM_Pin|STMOD_20_Pin|STMOD_19_Pin, GPIO_PIN_RESET);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	f241 0130 	movw	r1, #4144	@ 0x1030
 8000c5e:	487a      	ldr	r0, [pc, #488]	@ (8000e48 <MX_GPIO_Init+0x320>)
 8000c60:	f009 fd40 	bl	800a6e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_8|STMOD_12_Pin, GPIO_PIN_SET);
 8000c64:	2201      	movs	r2, #1
 8000c66:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000c6a:	4877      	ldr	r0, [pc, #476]	@ (8000e48 <MX_GPIO_Init+0x320>)
 8000c6c:	f009 fd3a 	bl	800a6e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000c70:	2320      	movs	r3, #32
 8000c72:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c74:	2302      	movs	r3, #2
 8000c76:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c80:	2302      	movs	r3, #2
 8000c82:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000c84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4870      	ldr	r0, [pc, #448]	@ (8000e4c <MX_GPIO_Init+0x324>)
 8000c8c:	f009 faf8 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D2_Pin ARD_D8_Pin LCD_CTP_RST_Pin ARD_D7_Pin
                           ARD_D4_Pin UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = ARD_D2_Pin|ARD_D8_Pin|LCD_CTP_RST_Pin|ARD_D7_Pin
 8000c90:	f248 1339 	movw	r3, #33081	@ 0x8139
 8000c94:	627b      	str	r3, [r7, #36]	@ 0x24
                          |ARD_D4_Pin|UCPD_PWR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c96:	2301      	movs	r3, #1
 8000c98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ca2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4864      	ldr	r0, [pc, #400]	@ (8000e3c <MX_GPIO_Init+0x314>)
 8000caa:	f009 fae9 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SD_B_Pin */
  GPIO_InitStruct.Pin = SAI2_SD_B_Pin;
 8000cae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000cc0:	230a      	movs	r3, #10
 8000cc2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SAI2_SD_B_GPIO_Port, &GPIO_InitStruct);
 8000cc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cc8:	4619      	mov	r1, r3
 8000cca:	485c      	ldr	r0, [pc, #368]	@ (8000e3c <MX_GPIO_Init+0x314>)
 8000ccc:	f009 fad8 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin;
 8000cd0:	2306      	movs	r3, #6
 8000cd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ce0:	2305      	movs	r3, #5
 8000ce2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000ce4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4859      	ldr	r0, [pc, #356]	@ (8000e50 <MX_GPIO_Init+0x328>)
 8000cec:	f009 fac8 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_LED_Pin DETECTN_Pin */
  GPIO_InitStruct.Pin = MEMS_LED_Pin|DETECTN_Pin;
 8000cf0:	2303      	movs	r3, #3
 8000cf2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d04:	4619      	mov	r1, r3
 8000d06:	484e      	ldr	r0, [pc, #312]	@ (8000e40 <MX_GPIO_Init+0x318>)
 8000d08:	f009 faba 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C1_SCL_Pin I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000d0c:	23c0      	movs	r3, #192	@ 0xc0
 8000d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d10:	2312      	movs	r3, #18
 8000d12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	2300      	movs	r3, #0
 8000d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d1c:	2304      	movs	r3, #4
 8000d1e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d24:	4619      	mov	r1, r3
 8000d26:	4849      	ldr	r0, [pc, #292]	@ (8000e4c <MX_GPIO_Init+0x324>)
 8000d28:	f009 faaa 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TX_EN_Pin;
 8000d2c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000d30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d32:	2302      	movs	r3, #2
 8000d34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d36:	2300      	movs	r3, #0
 8000d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d3e:	230b      	movs	r3, #11
 8000d40:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d46:	4619      	mov	r1, r3
 8000d48:	483c      	ldr	r0, [pc, #240]	@ (8000e3c <MX_GPIO_Init+0x314>)
 8000d4a:	f009 fa99 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d4e:	2310      	movs	r3, #16
 8000d50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d52:	2302      	movs	r3, #2
 8000d54:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_SAI1;
 8000d5e:	2302      	movs	r3, #2
 8000d60:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d66:	4619      	mov	r1, r3
 8000d68:	4835      	ldr	r0, [pc, #212]	@ (8000e40 <MX_GPIO_Init+0x318>)
 8000d6a:	f009 fa89 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_P_Pin USB_FS_N_Pin */
  GPIO_InitStruct.Pin = USB_FS_P_Pin|USB_FS_N_Pin;
 8000d6e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000d72:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d74:	2302      	movs	r3, #2
 8000d76:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000d80:	230a      	movs	r3, #10
 8000d82:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4832      	ldr	r0, [pc, #200]	@ (8000e54 <MX_GPIO_Init+0x32c>)
 8000d8c:	f009 fa78 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RX_ER_Pin */
  GPIO_InitStruct.Pin = RMII_RX_ER_Pin;
 8000d90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d96:	2302      	movs	r3, #2
 8000d98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000da2:	230b      	movs	r3, #11
 8000da4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RX_ER_GPIO_Port, &GPIO_InitStruct);
 8000da6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000daa:	4619      	mov	r1, r3
 8000dac:	4828      	ldr	r0, [pc, #160]	@ (8000e50 <MX_GPIO_Init+0x328>)
 8000dae:	f009 fa67 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 8000db2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000db6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db8:	2302      	movs	r3, #2
 8000dba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 8000dc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4821      	ldr	r0, [pc, #132]	@ (8000e54 <MX_GPIO_Init+0x32c>)
 8000dd0:	f009 fa56 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : STMOD_17_Pin PF6 */
  GPIO_InitStruct.Pin = STMOD_17_Pin|GPIO_PIN_6;
 8000dd4:	2348      	movs	r3, #72	@ 0x48
 8000dd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de0:	2300      	movs	r3, #0
 8000de2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000de4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000de8:	4619      	mov	r1, r3
 8000dea:	4816      	ldr	r0, [pc, #88]	@ (8000e44 <MX_GPIO_Init+0x31c>)
 8000dec:	f009 fa48 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000df0:	2332      	movs	r3, #50	@ 0x32
 8000df2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df4:	2302      	movs	r3, #2
 8000df6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e00:	230b      	movs	r3, #11
 8000e02:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4813      	ldr	r0, [pc, #76]	@ (8000e58 <MX_GPIO_Init+0x330>)
 8000e0c:	f009 fa38 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000e10:	2386      	movs	r3, #134	@ 0x86
 8000e12:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e14:	2302      	movs	r3, #2
 8000e16:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e1c:	2302      	movs	r3, #2
 8000e1e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e20:	230b      	movs	r3, #11
 8000e22:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e28:	4619      	mov	r1, r3
 8000e2a:	480a      	ldr	r0, [pc, #40]	@ (8000e54 <MX_GPIO_Init+0x32c>)
 8000e2c:	f009 fa28 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_18_Pin */
  GPIO_InitStruct.Pin = STMOD_18_Pin;
 8000e30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e34:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e36:	e011      	b.n	8000e5c <MX_GPIO_Init+0x334>
 8000e38:	44020c00 	.word	0x44020c00
 8000e3c:	42021800 	.word	0x42021800
 8000e40:	42021000 	.word	0x42021000
 8000e44:	42021400 	.word	0x42021400
 8000e48:	42021c00 	.word	0x42021c00
 8000e4c:	42020400 	.word	0x42020400
 8000e50:	42022000 	.word	0x42022000
 8000e54:	42020000 	.word	0x42020000
 8000e58:	42020800 	.word	0x42020800
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e5c:	4b57      	ldr	r3, [pc, #348]	@ (8000fbc <MX_GPIO_Init+0x494>)
 8000e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(STMOD_18_GPIO_Port, &GPIO_InitStruct);
 8000e64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4855      	ldr	r0, [pc, #340]	@ (8000fc0 <MX_GPIO_Init+0x498>)
 8000e6c:	f009 fa08 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000e70:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000e74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e76:	2302      	movs	r3, #2
 8000e78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e82:	2307      	movs	r3, #7
 8000e84:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	484c      	ldr	r0, [pc, #304]	@ (8000fc0 <MX_GPIO_Init+0x498>)
 8000e8e:	f009 f9f7 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e92:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e98:	4b48      	ldr	r3, [pc, #288]	@ (8000fbc <MX_GPIO_Init+0x494>)
 8000e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ea0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4847      	ldr	r0, [pc, #284]	@ (8000fc4 <MX_GPIO_Init+0x49c>)
 8000ea8:	f009 f9ea 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : STMOD_14_PWM_Pin PH8 STMOD_20_Pin STMOD_12_Pin
                           STMOD_19_Pin */
  GPIO_InitStruct.Pin = STMOD_14_PWM_Pin|GPIO_PIN_8|STMOD_20_Pin|STMOD_12_Pin
 8000eac:	f241 1370 	movw	r3, #4464	@ 0x1170
 8000eb0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |STMOD_19_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ebe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	483f      	ldr	r0, [pc, #252]	@ (8000fc4 <MX_GPIO_Init+0x49c>)
 8000ec6:	f009 f9db 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D11_Pin;
 8000eca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ece:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000edc:	2305      	movs	r3, #5
 8000ede:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D11_GPIO_Port, &GPIO_InitStruct);
 8000ee0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4836      	ldr	r0, [pc, #216]	@ (8000fc0 <MX_GPIO_Init+0x498>)
 8000ee8:	f009 f9ca 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_SAI1_SD3_Pin */
  GPIO_InitStruct.Pin = PDM_SAI1_SD3_Pin;
 8000eec:	2308      	movs	r3, #8
 8000eee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_SAI1;
 8000efc:	2302      	movs	r3, #2
 8000efe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(PDM_SAI1_SD3_GPIO_Port, &GPIO_InitStruct);
 8000f00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f04:	4619      	mov	r1, r3
 8000f06:	4830      	ldr	r0, [pc, #192]	@ (8000fc8 <MX_GPIO_Init+0x4a0>)
 8000f08:	f009 f9ba 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D10_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin;
 8000f0c:	2308      	movs	r3, #8
 8000f0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f10:	2302      	movs	r3, #2
 8000f12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f1c:	2305      	movs	r3, #5
 8000f1e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D10_GPIO_Port, &GPIO_InitStruct);
 8000f20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f24:	4619      	mov	r1, r3
 8000f26:	4829      	ldr	r0, [pc, #164]	@ (8000fcc <MX_GPIO_Init+0x4a4>)
 8000f28:	f009 f9aa 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D6_Pin ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin|ARD_D5_Pin;
 8000f2c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f32:	2302      	movs	r3, #2
 8000f34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000f42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f46:	4619      	mov	r1, r3
 8000f48:	481e      	ldr	r0, [pc, #120]	@ (8000fc4 <MX_GPIO_Init+0x49c>)
 8000f4a:	f009 f999 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_CC2_Pin UCPD_CC1_Pin */
  GPIO_InitStruct.Pin = UCPD_CC2_Pin|UCPD_CC1_Pin;
 8000f4e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000f52:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f54:	2303      	movs	r3, #3
 8000f56:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f60:	4619      	mov	r1, r3
 8000f62:	4817      	ldr	r0, [pc, #92]	@ (8000fc0 <MX_GPIO_Init+0x498>)
 8000f64:	f009 f98c 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pins : IBUS_SENSE_Pin VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = IBUS_SENSE_Pin|VBUS_SENSE_Pin;
 8000f68:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000f6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4814      	ldr	r0, [pc, #80]	@ (8000fd0 <MX_GPIO_Init+0x4a8>)
 8000f7e:	f009 f97f 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 8000f82:	2302      	movs	r3, #2
 8000f84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f86:	4b0d      	ldr	r3, [pc, #52]	@ (8000fbc <MX_GPIO_Init+0x494>)
 8000f88:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8000f8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f92:	4619      	mov	r1, r3
 8000f94:	480f      	ldr	r0, [pc, #60]	@ (8000fd4 <MX_GPIO_Init+0x4ac>)
 8000f96:	f009 f973 	bl	800a280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000f9a:	2380      	movs	r3, #128	@ 0x80
 8000f9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000fa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000faa:	4619      	mov	r1, r3
 8000fac:	4805      	ldr	r0, [pc, #20]	@ (8000fc4 <MX_GPIO_Init+0x49c>)
 8000fae:	f009 f967 	bl	800a280 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fb2:	bf00      	nop
 8000fb4:	3738      	adds	r7, #56	@ 0x38
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	10110000 	.word	0x10110000
 8000fc0:	42020400 	.word	0x42020400
 8000fc4:	42021c00 	.word	0x42021c00
 8000fc8:	42020800 	.word	0x42020800
 8000fcc:	42020000 	.word	0x42020000
 8000fd0:	42021400 	.word	0x42021400
 8000fd4:	42021800 	.word	0x42021800

08000fd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fdc:	b672      	cpsid	i
}
 8000fde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fe0:	bf00      	nop
 8000fe2:	e7fd      	b.n	8000fe0 <Error_Handler+0x8>

08000fe4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fe8:	bf00      	nop
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
	...

08000ff4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b0ce      	sub	sp, #312	@ 0x138
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000ffe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001002:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001004:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001014:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001018:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800101c:	4618      	mov	r0, r3
 800101e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8001022:	461a      	mov	r2, r3
 8001024:	2100      	movs	r1, #0
 8001026:	f017 fab3 	bl	8018590 <memset>
  if(hadc->Instance==ADC1)
 800102a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800102e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a57      	ldr	r2, [pc, #348]	@ (8001194 <HAL_ADC_MspInit+0x1a0>)
 8001038:	4293      	cmp	r3, r2
 800103a:	f040 80a5 	bne.w	8001188 <HAL_ADC_MspInit+0x194>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 800103e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001042:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8001046:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800104a:	f04f 0300 	mov.w	r3, #0
 800104e:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 8001052:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001056:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800105a:	2200      	movs	r2, #0
 800105c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001060:	f107 0318 	add.w	r3, r7, #24
 8001064:	4618      	mov	r0, r3
 8001066:	f00b f991 	bl	800c38c <HAL_RCCEx_PeriphCLKConfig>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <HAL_ADC_MspInit+0x80>
    {
      Error_Handler();
 8001070:	f7ff ffb2 	bl	8000fd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001074:	4b48      	ldr	r3, [pc, #288]	@ (8001198 <HAL_ADC_MspInit+0x1a4>)
 8001076:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800107a:	4a47      	ldr	r2, [pc, #284]	@ (8001198 <HAL_ADC_MspInit+0x1a4>)
 800107c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001080:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001084:	4b44      	ldr	r3, [pc, #272]	@ (8001198 <HAL_ADC_MspInit+0x1a4>)
 8001086:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800108a:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 800108e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001092:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800109c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80010a0:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001198 <HAL_ADC_MspInit+0x1a4>)
 80010a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010a8:	4a3b      	ldr	r2, [pc, #236]	@ (8001198 <HAL_ADC_MspInit+0x1a4>)
 80010aa:	f043 0301 	orr.w	r3, r3, #1
 80010ae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80010b2:	4b39      	ldr	r3, [pc, #228]	@ (8001198 <HAL_ADC_MspInit+0x1a4>)
 80010b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010b8:	f003 0201 	and.w	r2, r3, #1
 80010bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80010c0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80010c4:	601a      	str	r2, [r3, #0]
 80010c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80010ca:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80010ce:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80010d0:	4b31      	ldr	r3, [pc, #196]	@ (8001198 <HAL_ADC_MspInit+0x1a4>)
 80010d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010d6:	4a30      	ldr	r2, [pc, #192]	@ (8001198 <HAL_ADC_MspInit+0x1a4>)
 80010d8:	f043 0320 	orr.w	r3, r3, #32
 80010dc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80010e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001198 <HAL_ADC_MspInit+0x1a4>)
 80010e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010e6:	f003 0220 	and.w	r2, r3, #32
 80010ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80010ee:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80010f8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80010fc:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010fe:	4b26      	ldr	r3, [pc, #152]	@ (8001198 <HAL_ADC_MspInit+0x1a4>)
 8001100:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001104:	4a24      	ldr	r2, [pc, #144]	@ (8001198 <HAL_ADC_MspInit+0x1a4>)
 8001106:	f043 0302 	orr.w	r3, r3, #2
 800110a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800110e:	4b22      	ldr	r3, [pc, #136]	@ (8001198 <HAL_ADC_MspInit+0x1a4>)
 8001110:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001114:	f003 0202 	and.w	r2, r3, #2
 8001118:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800111c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001126:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800112a:	681b      	ldr	r3, [r3, #0]
    PA6     ------> ADC1_INP3
    PA5     ------> ADC1_INP19
    PB0     ------> ADC1_INP9
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A2_Pin|ARD_A4_Pin|ARD_A3_Pin;
 800112c:	2371      	movs	r3, #113	@ 0x71
 800112e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001132:	2303      	movs	r3, #3
 8001134:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113e:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001142:	4619      	mov	r1, r3
 8001144:	4815      	ldr	r0, [pc, #84]	@ (800119c <HAL_ADC_MspInit+0x1a8>)
 8001146:	f009 f89b 	bl	800a280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A5_Pin|STMOD_13_Pin;
 800114a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800114e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001152:	2303      	movs	r3, #3
 8001154:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800115e:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001162:	4619      	mov	r1, r3
 8001164:	480e      	ldr	r0, [pc, #56]	@ (80011a0 <HAL_ADC_MspInit+0x1ac>)
 8001166:	f009 f88b 	bl	800a280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A0_Pin;
 800116a:	2301      	movs	r3, #1
 800116c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001170:	2303      	movs	r3, #3
 8001172:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(ARD_A0_GPIO_Port, &GPIO_InitStruct);
 800117c:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001180:	4619      	mov	r1, r3
 8001182:	4808      	ldr	r0, [pc, #32]	@ (80011a4 <HAL_ADC_MspInit+0x1b0>)
 8001184:	f009 f87c 	bl	800a280 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001188:	bf00      	nop
 800118a:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	42028000 	.word	0x42028000
 8001198:	44020c00 	.word	0x44020c00
 800119c:	42020000 	.word	0x42020000
 80011a0:	42021400 	.word	0x42021400
 80011a4:	42020400 	.word	0x42020400

080011a8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b0cc      	sub	sp, #304	@ 0x130
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011b2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80011b6:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b8:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	60da      	str	r2, [r3, #12]
 80011c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011cc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80011d0:	4618      	mov	r0, r3
 80011d2:	f44f 7384 	mov.w	r3, #264	@ 0x108
 80011d6:	461a      	mov	r2, r3
 80011d8:	2100      	movs	r1, #0
 80011da:	f017 f9d9 	bl	8018590 <memset>
  if(hspi->Instance==SPI5)
 80011de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011e2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a33      	ldr	r2, [pc, #204]	@ (80012b8 <HAL_SPI_MspInit+0x110>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d15e      	bne.n	80012ae <HAL_SPI_MspInit+0x106>

    /* USER CODE END SPI5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 80011f0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011f4:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80011f8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80011fc:	f04f 0300 	mov.w	r3, #0
 8001200:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Spi5ClockSelection = RCC_SPI5CLKSOURCE_PCLK3;
 8001204:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001208:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800120c:	2200      	movs	r2, #0
 800120e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001212:	f107 0310 	add.w	r3, r7, #16
 8001216:	4618      	mov	r0, r3
 8001218:	f00b f8b8 	bl	800c38c <HAL_RCCEx_PeriphCLKConfig>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <HAL_SPI_MspInit+0x7e>
    {
      Error_Handler();
 8001222:	f7ff fed9 	bl	8000fd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001226:	4b25      	ldr	r3, [pc, #148]	@ (80012bc <HAL_SPI_MspInit+0x114>)
 8001228:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800122c:	4a23      	ldr	r2, [pc, #140]	@ (80012bc <HAL_SPI_MspInit+0x114>)
 800122e:	f043 0320 	orr.w	r3, r3, #32
 8001232:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001236:	4b21      	ldr	r3, [pc, #132]	@ (80012bc <HAL_SPI_MspInit+0x114>)
 8001238:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800123c:	f003 0220 	and.w	r2, r3, #32
 8001240:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001244:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800124e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001252:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001254:	4b19      	ldr	r3, [pc, #100]	@ (80012bc <HAL_SPI_MspInit+0x114>)
 8001256:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800125a:	4a18      	ldr	r2, [pc, #96]	@ (80012bc <HAL_SPI_MspInit+0x114>)
 800125c:	f043 0320 	orr.w	r3, r3, #32
 8001260:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001264:	4b15      	ldr	r3, [pc, #84]	@ (80012bc <HAL_SPI_MspInit+0x114>)
 8001266:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800126a:	f003 0220 	and.w	r2, r3, #32
 800126e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001272:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800127c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001280:	681b      	ldr	r3, [r3, #0]
    /**SPI5 GPIO Configuration
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    PF7     ------> SPI5_SCK
    */
    GPIO_InitStruct.Pin = STMOD_12_RST_Pin|STMOD_9_MISOs_Pin|GPIO_PIN_7;
 8001282:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001286:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128a:	2302      	movs	r3, #2
 800128c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001296:	2300      	movs	r3, #0
 8001298:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800129c:	2305      	movs	r3, #5
 800129e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012a2:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80012a6:	4619      	mov	r1, r3
 80012a8:	4805      	ldr	r0, [pc, #20]	@ (80012c0 <HAL_SPI_MspInit+0x118>)
 80012aa:	f008 ffe9 	bl	800a280 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 80012ae:	bf00      	nop
 80012b0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	44002000 	.word	0x44002000
 80012bc:	44020c00 	.word	0x44020c00
 80012c0:	42021400 	.word	0x42021400

080012c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012c8:	bf00      	nop
 80012ca:	e7fd      	b.n	80012c8 <NMI_Handler+0x4>

080012cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012d0:	bf00      	nop
 80012d2:	e7fd      	b.n	80012d0 <HardFault_Handler+0x4>

080012d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012d8:	bf00      	nop
 80012da:	e7fd      	b.n	80012d8 <MemManage_Handler+0x4>

080012dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012e0:	bf00      	nop
 80012e2:	e7fd      	b.n	80012e0 <BusFault_Handler+0x4>

080012e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012e8:	bf00      	nop
 80012ea:	e7fd      	b.n	80012e8 <UsageFault_Handler+0x4>

080012ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr

080012fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012fa:	b480      	push	{r7}
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr

08001308 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr

08001316 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800131a:	f006 fd6d 	bl	8007df8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}

08001322 <EXTI7_IRQHandler>:

/**
  * @brief This function handles EXTI Line7 interrupt.
  */
void EXTI7_IRQHandler(void)
{
 8001322:	b580      	push	{r7, lr}
 8001324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI7_IRQn 0 */

  /* USER CODE END EXTI7_IRQn 0 */
  BSP_TS_IRQHandler(0);
 8001326:	2000      	movs	r0, #0
 8001328:	f006 fc06 	bl	8007b38 <BSP_TS_IRQHandler>
  /* USER CODE BEGIN EXTI7_IRQn 1 */

  /* USER CODE END EXTI7_IRQn 1 */
}
 800132c:	bf00      	nop
 800132e:	bd80      	pop	{r7, pc}

08001330 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001334:	2000      	movs	r0, #0
 8001336:	f002 ffa3 	bl	8004280 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}

0800133e <EXTI14_IRQHandler>:

/**
  * @brief This function handles EXTI Line14 interrupt.
  */
void EXTI14_IRQHandler(void)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI14_IRQn 0 */

  /* USER CODE END EXTI14_IRQn 0 */
  BSP_SD_DETECT_IRQHandler(0);
 8001342:	2000      	movs	r0, #0
 8001344:	f006 f99e 	bl	8007684 <BSP_SD_DETECT_IRQHandler>
  /* USER CODE BEGIN EXTI14_IRQn 1 */

  /* USER CODE END EXTI14_IRQn 1 */
}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}

0800134c <GPDMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 2 global interrupt.
  */
void GPDMA1_Channel2_IRQHandler(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 0 */

  /* USER CODE END GPDMA1_Channel2_IRQn 0 */
  BSP_AUDIO_OUT_IRQHandler(0, AUDIO_OUT_DEVICE_HEADPHONE);
 8001350:	2102      	movs	r1, #2
 8001352:	2000      	movs	r0, #0
 8001354:	f003 f9be 	bl	80046d4 <BSP_AUDIO_OUT_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 1 */

  /* USER CODE END GPDMA1_Channel2_IRQn 1 */
}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}

0800135c <GPDMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 3 global interrupt.
  */
void GPDMA1_Channel3_IRQHandler(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel3_IRQn 0 */

  /* USER CODE END GPDMA1_Channel3_IRQn 0 */
  BSP_AUDIO_IN_IRQHandler(AUDIO_IN_DEVICE_DIGITAL_MIC, AUDIO_IN_DEVICE_DIGITAL_MIC);
 8001360:	2101      	movs	r1, #1
 8001362:	2001      	movs	r0, #1
 8001364:	f003 fd8e 	bl	8004e84 <BSP_AUDIO_IN_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel3_IRQn 1 */

  /* USER CODE END GPDMA1_Channel3_IRQn 1 */
}
 8001368:	bf00      	nop
 800136a:	bd80      	pop	{r7, pc}

0800136c <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  BSP_SD_IRQHandler(0);
 8001370:	2000      	movs	r0, #0
 8001372:	f006 f99b 	bl	80076ac <BSP_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}

0800137a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b086      	sub	sp, #24
 800137e:	af00      	add	r7, sp, #0
 8001380:	60f8      	str	r0, [r7, #12]
 8001382:	60b9      	str	r1, [r7, #8]
 8001384:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001386:	2300      	movs	r3, #0
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	e00a      	b.n	80013a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800138c:	f3af 8000 	nop.w
 8001390:	4601      	mov	r1, r0
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	1c5a      	adds	r2, r3, #1
 8001396:	60ba      	str	r2, [r7, #8]
 8001398:	b2ca      	uxtb	r2, r1
 800139a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	3301      	adds	r3, #1
 80013a0:	617b      	str	r3, [r7, #20]
 80013a2:	697a      	ldr	r2, [r7, #20]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	dbf0      	blt.n	800138c <_read+0x12>
  }

  return len;
 80013aa:	687b      	ldr	r3, [r7, #4]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]
 80013c4:	e009      	b.n	80013da <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	1c5a      	adds	r2, r3, #1
 80013ca:	60ba      	str	r2, [r7, #8]
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f002 ffe0 	bl	8004394 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	3301      	adds	r3, #1
 80013d8:	617b      	str	r3, [r7, #20]
 80013da:	697a      	ldr	r2, [r7, #20]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	429a      	cmp	r2, r3
 80013e0:	dbf1      	blt.n	80013c6 <_write+0x12>
  }
  return len;
 80013e2:	687b      	ldr	r3, [r7, #4]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3718      	adds	r7, #24
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <_close>:

int _close(int file)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001414:	605a      	str	r2, [r3, #4]
  return 0;
 8001416:	2300      	movs	r3, #0
}
 8001418:	4618      	mov	r0, r3
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <_isatty>:

int _isatty(int file)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800142c:	2301      	movs	r3, #1
}
 800142e:	4618      	mov	r0, r3
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr

0800143a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800143a:	b480      	push	{r7}
 800143c:	b085      	sub	sp, #20
 800143e:	af00      	add	r7, sp, #0
 8001440:	60f8      	str	r0, [r7, #12]
 8001442:	60b9      	str	r1, [r7, #8]
 8001444:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001446:	2300      	movs	r3, #0
}
 8001448:	4618      	mov	r0, r3
 800144a:	3714      	adds	r7, #20
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800145c:	4a14      	ldr	r2, [pc, #80]	@ (80014b0 <_sbrk+0x5c>)
 800145e:	4b15      	ldr	r3, [pc, #84]	@ (80014b4 <_sbrk+0x60>)
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001468:	4b13      	ldr	r3, [pc, #76]	@ (80014b8 <_sbrk+0x64>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d102      	bne.n	8001476 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001470:	4b11      	ldr	r3, [pc, #68]	@ (80014b8 <_sbrk+0x64>)
 8001472:	4a12      	ldr	r2, [pc, #72]	@ (80014bc <_sbrk+0x68>)
 8001474:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001476:	4b10      	ldr	r3, [pc, #64]	@ (80014b8 <_sbrk+0x64>)
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4413      	add	r3, r2
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	429a      	cmp	r2, r3
 8001482:	d207      	bcs.n	8001494 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001484:	f017 f8f6 	bl	8018674 <__errno>
 8001488:	4603      	mov	r3, r0
 800148a:	220c      	movs	r2, #12
 800148c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800148e:	f04f 33ff 	mov.w	r3, #4294967295
 8001492:	e009      	b.n	80014a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001494:	4b08      	ldr	r3, [pc, #32]	@ (80014b8 <_sbrk+0x64>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800149a:	4b07      	ldr	r3, [pc, #28]	@ (80014b8 <_sbrk+0x64>)
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4413      	add	r3, r2
 80014a2:	4a05      	ldr	r2, [pc, #20]	@ (80014b8 <_sbrk+0x64>)
 80014a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014a6:	68fb      	ldr	r3, [r7, #12]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3718      	adds	r7, #24
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	200a0000 	.word	0x200a0000
 80014b4:	00000400 	.word	0x00000400
 80014b8:	20000350 	.word	0x20000350
 80014bc:	20001ba0 	.word	0x20001ba0

080014c0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014c6:	4b35      	ldr	r3, [pc, #212]	@ (800159c <SystemInit+0xdc>)
 80014c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014cc:	4a33      	ldr	r2, [pc, #204]	@ (800159c <SystemInit+0xdc>)
 80014ce:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014d2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80014d6:	4b32      	ldr	r3, [pc, #200]	@ (80015a0 <SystemInit+0xe0>)
 80014d8:	2201      	movs	r2, #1
 80014da:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80014dc:	4b30      	ldr	r3, [pc, #192]	@ (80015a0 <SystemInit+0xe0>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80014e2:	4b2f      	ldr	r3, [pc, #188]	@ (80015a0 <SystemInit+0xe0>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80014e8:	4b2d      	ldr	r3, [pc, #180]	@ (80015a0 <SystemInit+0xe0>)
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	492c      	ldr	r1, [pc, #176]	@ (80015a0 <SystemInit+0xe0>)
 80014ee:	4b2d      	ldr	r3, [pc, #180]	@ (80015a4 <SystemInit+0xe4>)
 80014f0:	4013      	ands	r3, r2
 80014f2:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80014f4:	4b2a      	ldr	r3, [pc, #168]	@ (80015a0 <SystemInit+0xe0>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80014fa:	4b29      	ldr	r3, [pc, #164]	@ (80015a0 <SystemInit+0xe0>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8001500:	4b27      	ldr	r3, [pc, #156]	@ (80015a0 <SystemInit+0xe0>)
 8001502:	2200      	movs	r2, #0
 8001504:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8001506:	4b26      	ldr	r3, [pc, #152]	@ (80015a0 <SystemInit+0xe0>)
 8001508:	4a27      	ldr	r2, [pc, #156]	@ (80015a8 <SystemInit+0xe8>)
 800150a:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 800150c:	4b24      	ldr	r3, [pc, #144]	@ (80015a0 <SystemInit+0xe0>)
 800150e:	2200      	movs	r2, #0
 8001510:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8001512:	4b23      	ldr	r3, [pc, #140]	@ (80015a0 <SystemInit+0xe0>)
 8001514:	4a24      	ldr	r2, [pc, #144]	@ (80015a8 <SystemInit+0xe8>)
 8001516:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001518:	4b21      	ldr	r3, [pc, #132]	@ (80015a0 <SystemInit+0xe0>)
 800151a:	2200      	movs	r2, #0
 800151c:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 800151e:	4b20      	ldr	r3, [pc, #128]	@ (80015a0 <SystemInit+0xe0>)
 8001520:	4a21      	ldr	r2, [pc, #132]	@ (80015a8 <SystemInit+0xe8>)
 8001522:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8001524:	4b1e      	ldr	r3, [pc, #120]	@ (80015a0 <SystemInit+0xe0>)
 8001526:	2200      	movs	r2, #0
 8001528:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800152a:	4b1d      	ldr	r3, [pc, #116]	@ (80015a0 <SystemInit+0xe0>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a1c      	ldr	r2, [pc, #112]	@ (80015a0 <SystemInit+0xe0>)
 8001530:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001534:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001536:	4b1a      	ldr	r3, [pc, #104]	@ (80015a0 <SystemInit+0xe0>)
 8001538:	2200      	movs	r2, #0
 800153a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800153c:	4b17      	ldr	r3, [pc, #92]	@ (800159c <SystemInit+0xdc>)
 800153e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001542:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8001544:	4b19      	ldr	r3, [pc, #100]	@ (80015ac <SystemInit+0xec>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 800154c:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001554:	d003      	beq.n	800155e <SystemInit+0x9e>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800155c:	d117      	bne.n	800158e <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 800155e:	4b13      	ldr	r3, [pc, #76]	@ (80015ac <SystemInit+0xec>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	2b00      	cmp	r3, #0
 8001568:	d005      	beq.n	8001576 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 800156a:	4b10      	ldr	r3, [pc, #64]	@ (80015ac <SystemInit+0xec>)
 800156c:	4a10      	ldr	r2, [pc, #64]	@ (80015b0 <SystemInit+0xf0>)
 800156e:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001570:	4b0e      	ldr	r3, [pc, #56]	@ (80015ac <SystemInit+0xec>)
 8001572:	4a10      	ldr	r2, [pc, #64]	@ (80015b4 <SystemInit+0xf4>)
 8001574:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001576:	4b0d      	ldr	r3, [pc, #52]	@ (80015ac <SystemInit+0xec>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	4a0c      	ldr	r2, [pc, #48]	@ (80015ac <SystemInit+0xec>)
 800157c:	f043 0302 	orr.w	r3, r3, #2
 8001580:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001582:	4b0a      	ldr	r3, [pc, #40]	@ (80015ac <SystemInit+0xec>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	4a09      	ldr	r2, [pc, #36]	@ (80015ac <SystemInit+0xec>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	61d3      	str	r3, [r2, #28]
  }
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	e000ed00 	.word	0xe000ed00
 80015a0:	44020c00 	.word	0x44020c00
 80015a4:	eae2eae3 	.word	0xeae2eae3
 80015a8:	01010280 	.word	0x01010280
 80015ac:	40022000 	.word	0x40022000
 80015b0:	08192a3b 	.word	0x08192a3b
 80015b4:	4c5d6e7f 	.word	0x4c5d6e7f

080015b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80015b8:	480d      	ldr	r0, [pc, #52]	@ (80015f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80015ba:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80015bc:	f7ff ff80 	bl	80014c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015c0:	480c      	ldr	r0, [pc, #48]	@ (80015f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80015c2:	490d      	ldr	r1, [pc, #52]	@ (80015f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015c4:	4a0d      	ldr	r2, [pc, #52]	@ (80015fc <LoopForever+0xe>)
  movs r3, #0
 80015c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015c8:	e002      	b.n	80015d0 <LoopCopyDataInit>

080015ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ce:	3304      	adds	r3, #4

080015d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d4:	d3f9      	bcc.n	80015ca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001600 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001604 <LoopForever+0x16>)
  movs r3, #0
 80015da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015dc:	e001      	b.n	80015e2 <LoopFillZerobss>

080015de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e0:	3204      	adds	r2, #4

080015e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e4:	d3fb      	bcc.n	80015de <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80015e6:	f017 f84b 	bl	8018680 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015ea:	f7ff f815 	bl	8000618 <main>

080015ee <LoopForever>:

LoopForever:
    b LoopForever
 80015ee:	e7fe      	b.n	80015ee <LoopForever>
  ldr   r0, =_estack
 80015f0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80015f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015f8:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 80015fc:	08019ff8 	.word	0x08019ff8
  ldr r2, =_sbss
 8001600:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 8001604:	20001ba0 	.word	0x20001ba0

08001608 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001608:	e7fe      	b.n	8001608 <ADC1_IRQHandler>
	...

0800160c <CS42L51_Init>:
  * @param pObj pointer to component object
  * @param pInit pointer de component init structure
  * @retval Component status
  */
int32_t CS42L51_Init(CS42L51_Object_t *pObj, const CS42L51_Init_t *pInit)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  int32_t ret = 0;
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
  uint8_t tmp;

  if (pObj->IsInitialized == 0U)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001620:	2b00      	cmp	r3, #0
 8001622:	d151      	bne.n	80016c8 <CS42L51_Init+0xbc>
  {
    /* Set the device in standby mode */
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f103 0018 	add.w	r0, r3, #24
 800162a:	f107 020b 	add.w	r2, r7, #11
 800162e:	2301      	movs	r3, #1
 8001630:	2102      	movs	r1, #2
 8001632:	f000 fd8b 	bl	800214c <cs42l51_read_reg>
 8001636:	4602      	mov	r2, r0
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	4413      	add	r3, r2
 800163c:	60fb      	str	r3, [r7, #12]
    tmp |= 0x01U;
 800163e:	7afb      	ldrb	r3, [r7, #11]
 8001640:	f043 0301 	orr.w	r3, r3, #1
 8001644:	b2db      	uxtb	r3, r3
 8001646:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f103 0018 	add.w	r0, r3, #24
 800164e:	f107 020b 	add.w	r2, r7, #11
 8001652:	2301      	movs	r3, #1
 8001654:	2102      	movs	r1, #2
 8001656:	f000 fd90 	bl	800217a <cs42l51_write_reg>
 800165a:	4602      	mov	r2, r0
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	4413      	add	r3, r2
 8001660:	60fb      	str	r3, [r7, #12]

    /* Set all power down bits to 1 */
    tmp = 0x7FU;
 8001662:	237f      	movs	r3, #127	@ 0x7f
 8001664:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	f103 0018 	add.w	r0, r3, #24
 800166c:	f107 020b 	add.w	r2, r7, #11
 8001670:	2301      	movs	r3, #1
 8001672:	2102      	movs	r1, #2
 8001674:	f000 fd81 	bl	800217a <cs42l51_write_reg>
 8001678:	4602      	mov	r2, r0
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	4413      	add	r3, r2
 800167e:	60fb      	str	r3, [r7, #12]
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f103 0018 	add.w	r0, r3, #24
 8001686:	f107 020b 	add.w	r2, r7, #11
 800168a:	2301      	movs	r3, #1
 800168c:	2103      	movs	r1, #3
 800168e:	f000 fd5d 	bl	800214c <cs42l51_read_reg>
 8001692:	4602      	mov	r2, r0
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	4413      	add	r3, r2
 8001698:	60fb      	str	r3, [r7, #12]
    tmp |= 0x0EU;
 800169a:	7afb      	ldrb	r3, [r7, #11]
 800169c:	f043 030e 	orr.w	r3, r3, #14
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f103 0018 	add.w	r0, r3, #24
 80016aa:	f107 020b 	add.w	r2, r7, #11
 80016ae:	2301      	movs	r3, #1
 80016b0:	2103      	movs	r1, #3
 80016b2:	f000 fd62 	bl	800217a <cs42l51_write_reg>
 80016b6:	4602      	mov	r2, r0
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	4413      	add	r3, r2
 80016bc:	60fb      	str	r3, [r7, #12]

    pObj->IsInitialized = 1U;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2201      	movs	r2, #1
 80016c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80016c6:	e06b      	b.n	80017a0 <CS42L51_Init+0x194>
  }
  else
  {
    /* Set all power down bits to 1 except PDN to mute ADCs and DACs*/
    tmp = 0x7EU;
 80016c8:	237e      	movs	r3, #126	@ 0x7e
 80016ca:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f103 0018 	add.w	r0, r3, #24
 80016d2:	f107 020b 	add.w	r2, r7, #11
 80016d6:	2301      	movs	r3, #1
 80016d8:	2102      	movs	r1, #2
 80016da:	f000 fd4e 	bl	800217a <cs42l51_write_reg>
 80016de:	4602      	mov	r2, r0
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	4413      	add	r3, r2
 80016e4:	60fb      	str	r3, [r7, #12]
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f103 0018 	add.w	r0, r3, #24
 80016ec:	f107 020b 	add.w	r2, r7, #11
 80016f0:	2301      	movs	r3, #1
 80016f2:	2103      	movs	r1, #3
 80016f4:	f000 fd2a 	bl	800214c <cs42l51_read_reg>
 80016f8:	4602      	mov	r2, r0
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	4413      	add	r3, r2
 80016fe:	60fb      	str	r3, [r7, #12]
    tmp |= 0x0EU;
 8001700:	7afb      	ldrb	r3, [r7, #11]
 8001702:	f043 030e 	orr.w	r3, r3, #14
 8001706:	b2db      	uxtb	r3, r3
 8001708:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f103 0018 	add.w	r0, r3, #24
 8001710:	f107 020b 	add.w	r2, r7, #11
 8001714:	2301      	movs	r3, #1
 8001716:	2103      	movs	r1, #3
 8001718:	f000 fd2f 	bl	800217a <cs42l51_write_reg>
 800171c:	4602      	mov	r2, r0
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	4413      	add	r3, r2
 8001722:	60fb      	str	r3, [r7, #12]

    /* Disable zero cross and soft ramp */
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_DAC_CTRL, &tmp, 1);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f103 0018 	add.w	r0, r3, #24
 800172a:	f107 020b 	add.w	r2, r7, #11
 800172e:	2301      	movs	r3, #1
 8001730:	2109      	movs	r1, #9
 8001732:	f000 fd0b 	bl	800214c <cs42l51_read_reg>
 8001736:	4602      	mov	r2, r0
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	4413      	add	r3, r2
 800173c:	60fb      	str	r3, [r7, #12]
    tmp &= 0xFCU;
 800173e:	7afb      	ldrb	r3, [r7, #11]
 8001740:	f023 0303 	bic.w	r3, r3, #3
 8001744:	b2db      	uxtb	r3, r3
 8001746:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_DAC_CTRL, &tmp, 1);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f103 0018 	add.w	r0, r3, #24
 800174e:	f107 020b 	add.w	r2, r7, #11
 8001752:	2301      	movs	r3, #1
 8001754:	2109      	movs	r1, #9
 8001756:	f000 fd10 	bl	800217a <cs42l51_write_reg>
 800175a:	4602      	mov	r2, r0
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	4413      	add	r3, r2
 8001760:	60fb      	str	r3, [r7, #12]

    /* Power control : Enter standby (PDN = 1) */
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f103 0018 	add.w	r0, r3, #24
 8001768:	f107 020b 	add.w	r2, r7, #11
 800176c:	2301      	movs	r3, #1
 800176e:	2102      	movs	r1, #2
 8001770:	f000 fcec 	bl	800214c <cs42l51_read_reg>
 8001774:	4602      	mov	r2, r0
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	4413      	add	r3, r2
 800177a:	60fb      	str	r3, [r7, #12]
    tmp |= 0x01U;
 800177c:	7afb      	ldrb	r3, [r7, #11]
 800177e:	f043 0301 	orr.w	r3, r3, #1
 8001782:	b2db      	uxtb	r3, r3
 8001784:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f103 0018 	add.w	r0, r3, #24
 800178c:	f107 020b 	add.w	r2, r7, #11
 8001790:	2301      	movs	r3, #1
 8001792:	2102      	movs	r1, #2
 8001794:	f000 fcf1 	bl	800217a <cs42l51_write_reg>
 8001798:	4602      	mov	r2, r0
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	4413      	add	r3, r2
 800179e:	60fb      	str	r3, [r7, #12]
  }


  /* Mic Power and Speed Control : Auto detect on, Speed mode SSM, tri state off, MCLK divide by 2 off */
  ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f103 0018 	add.w	r0, r3, #24
 80017a6:	f107 020b 	add.w	r2, r7, #11
 80017aa:	2301      	movs	r3, #1
 80017ac:	2103      	movs	r1, #3
 80017ae:	f000 fccd 	bl	800214c <cs42l51_read_reg>
 80017b2:	4602      	mov	r2, r0
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	4413      	add	r3, r2
 80017b8:	60fb      	str	r3, [r7, #12]
  tmp = ((tmp & 0x0EU) | 0xA0U);
 80017ba:	7afb      	ldrb	r3, [r7, #11]
 80017bc:	f003 030e 	and.w	r3, r3, #14
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	72fb      	strb	r3, [r7, #11]
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f103 0018 	add.w	r0, r3, #24
 80017d0:	f107 020b 	add.w	r2, r7, #11
 80017d4:	2301      	movs	r3, #1
 80017d6:	2103      	movs	r1, #3
 80017d8:	f000 fccf 	bl	800217a <cs42l51_write_reg>
 80017dc:	4602      	mov	r2, r0
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	4413      	add	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]

  /* Interface control : Loopback off, Slave, I2S (SDIN and SOUT), Digital mix off, Mic mix off */
  tmp = 0x0CU;
 80017e4:	230c      	movs	r3, #12
 80017e6:	72fb      	strb	r3, [r7, #11]
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_INTERFACE_CTRL, &tmp, 1);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f103 0018 	add.w	r0, r3, #24
 80017ee:	f107 020b 	add.w	r2, r7, #11
 80017f2:	2301      	movs	r3, #1
 80017f4:	2104      	movs	r1, #4
 80017f6:	f000 fcc0 	bl	800217a <cs42l51_write_reg>
 80017fa:	4602      	mov	r2, r0
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	4413      	add	r3, r2
 8001800:	60fb      	str	r3, [r7, #12]

  /* Mic control : ADC single volume off, ADCB boost off, ADCA boost off, MicBias on AIN3B/MICIN2 pin,
  MicBias level 0.8xVA, MICB boost 32db, MICA boost 32dB */
  tmp = 0x03U;
 8001802:	2303      	movs	r3, #3
 8001804:	72fb      	strb	r3, [r7, #11]
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_MIC_CTRL, &tmp, 1);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	f103 0018 	add.w	r0, r3, #24
 800180c:	f107 020b 	add.w	r2, r7, #11
 8001810:	2301      	movs	r3, #1
 8001812:	2105      	movs	r1, #5
 8001814:	f000 fcb1 	bl	800217a <cs42l51_write_reg>
 8001818:	4602      	mov	r2, r0
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	4413      	add	r3, r2
 800181e:	60fb      	str	r3, [r7, #12]

  /* ADC control : ADCB HPF on, ADCB HPF freeze off, ADCA HPF on, ADCA HPF freeze off, Soft ramp B on,
  Zero cross B on, Soft ramp A on, Zero cross A on */
  tmp = 0xAFU;
 8001820:	23af      	movs	r3, #175	@ 0xaf
 8001822:	72fb      	strb	r3, [r7, #11]
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_ADC_CTRL, &tmp, 1);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f103 0018 	add.w	r0, r3, #24
 800182a:	f107 020b 	add.w	r2, r7, #11
 800182e:	2301      	movs	r3, #1
 8001830:	2106      	movs	r1, #6
 8001832:	f000 fca2 	bl	800217a <cs42l51_write_reg>
 8001836:	4602      	mov	r2, r0
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	4413      	add	r3, r2
 800183c:	60fb      	str	r3, [r7, #12]

  /* DAC output control : HP Gain to 1, Single volume control off, PCM invert signals polarity off,
  DAC channels mute on */
  tmp = 0xC3U;
 800183e:	23c3      	movs	r3, #195	@ 0xc3
 8001840:	72fb      	strb	r3, [r7, #11]
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_DAC_OUTPUT_CTRL, &tmp, 1);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f103 0018 	add.w	r0, r3, #24
 8001848:	f107 020b 	add.w	r2, r7, #11
 800184c:	2301      	movs	r3, #1
 800184e:	2108      	movs	r1, #8
 8001850:	f000 fc93 	bl	800217a <cs42l51_write_reg>
 8001854:	4602      	mov	r2, r0
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	4413      	add	r3, r2
 800185a:	60fb      	str	r3, [r7, #12]

  /* DAC control : Signal processing to DAC, Freeze off, De-emphasis off, Analog output auto mute off, DAC soft ramp */
  tmp = 0x42U;
 800185c:	2342      	movs	r3, #66	@ 0x42
 800185e:	72fb      	strb	r3, [r7, #11]
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_DAC_CTRL, &tmp, 1);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f103 0018 	add.w	r0, r3, #24
 8001866:	f107 020b 	add.w	r2, r7, #11
 800186a:	2301      	movs	r3, #1
 800186c:	2109      	movs	r1, #9
 800186e:	f000 fc84 	bl	800217a <cs42l51_write_reg>
 8001872:	4602      	mov	r2, r0
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4413      	add	r3, r2
 8001878:	60fb      	str	r3, [r7, #12]

  /* ALCA and PGAA Control : ALCA soft ramp disable on, ALCA zero cross disable on, PGA A Gain +8dB */
  tmp = 0xD0U;
 800187a:	23d0      	movs	r3, #208	@ 0xd0
 800187c:	72fb      	strb	r3, [r7, #11]
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_ALCA_PGAA_CTRL, &tmp, 1);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f103 0018 	add.w	r0, r3, #24
 8001884:	f107 020b 	add.w	r2, r7, #11
 8001888:	2301      	movs	r3, #1
 800188a:	210a      	movs	r1, #10
 800188c:	f000 fc75 	bl	800217a <cs42l51_write_reg>
 8001890:	4602      	mov	r2, r0
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	4413      	add	r3, r2
 8001896:	60fb      	str	r3, [r7, #12]

  /* ALCB and PGAB Control : ALCB soft ramp disable on, ALCB zero cross disable on, PGA B Gain +8dB */
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_ALCB_PGAB_CTRL, &tmp, 1);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f103 0018 	add.w	r0, r3, #24
 800189e:	f107 020b 	add.w	r2, r7, #11
 80018a2:	2301      	movs	r3, #1
 80018a4:	210b      	movs	r1, #11
 80018a6:	f000 fc68 	bl	800217a <cs42l51_write_reg>
 80018aa:	4602      	mov	r2, r0
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	4413      	add	r3, r2
 80018b0:	60fb      	str	r3, [r7, #12]

  /* ADCA Attenuator : 0dB */
  tmp = 0x00U;
 80018b2:	2300      	movs	r3, #0
 80018b4:	72fb      	strb	r3, [r7, #11]
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_ADCA_ATTENUATOR, &tmp, 1);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f103 0018 	add.w	r0, r3, #24
 80018bc:	f107 020b 	add.w	r2, r7, #11
 80018c0:	2301      	movs	r3, #1
 80018c2:	210c      	movs	r1, #12
 80018c4:	f000 fc59 	bl	800217a <cs42l51_write_reg>
 80018c8:	4602      	mov	r2, r0
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	4413      	add	r3, r2
 80018ce:	60fb      	str	r3, [r7, #12]

  /* ADCB Attenuator : 0dB */
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_ADCB_ATTENUATOR, &tmp, 1);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f103 0018 	add.w	r0, r3, #24
 80018d6:	f107 020b 	add.w	r2, r7, #11
 80018da:	2301      	movs	r3, #1
 80018dc:	210d      	movs	r1, #13
 80018de:	f000 fc4c 	bl	800217a <cs42l51_write_reg>
 80018e2:	4602      	mov	r2, r0
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	4413      	add	r3, r2
 80018e8:	60fb      	str	r3, [r7, #12]

  /* ADCA mixer volume control : ADCA mixer channel mute on, ADCA mixer volume 0dB */
  tmp = 0x80U;
 80018ea:	2380      	movs	r3, #128	@ 0x80
 80018ec:	72fb      	strb	r3, [r7, #11]
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_ADCA_MIXER_VOL_CTRL, &tmp, 1);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	f103 0018 	add.w	r0, r3, #24
 80018f4:	f107 020b 	add.w	r2, r7, #11
 80018f8:	2301      	movs	r3, #1
 80018fa:	210e      	movs	r1, #14
 80018fc:	f000 fc3d 	bl	800217a <cs42l51_write_reg>
 8001900:	4602      	mov	r2, r0
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	4413      	add	r3, r2
 8001906:	60fb      	str	r3, [r7, #12]

  /* ADCB mixer volume control : ADCB mixer channel mute on, ADCB mixer volume 0dB */
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_ADCB_MIXER_VOL_CTRL, &tmp, 1);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f103 0018 	add.w	r0, r3, #24
 800190e:	f107 020b 	add.w	r2, r7, #11
 8001912:	2301      	movs	r3, #1
 8001914:	210f      	movs	r1, #15
 8001916:	f000 fc30 	bl	800217a <cs42l51_write_reg>
 800191a:	4602      	mov	r2, r0
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	4413      	add	r3, r2
 8001920:	60fb      	str	r3, [r7, #12]

  /* PCMA mixer volume control : PCMA mixer channel mute off, PCMA mixer volume 0dB */
  tmp = 0x00U;
 8001922:	2300      	movs	r3, #0
 8001924:	72fb      	strb	r3, [r7, #11]
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_PCMA_MIXER_VOL_CTRL, &tmp, 1);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	f103 0018 	add.w	r0, r3, #24
 800192c:	f107 020b 	add.w	r2, r7, #11
 8001930:	2301      	movs	r3, #1
 8001932:	2110      	movs	r1, #16
 8001934:	f000 fc21 	bl	800217a <cs42l51_write_reg>
 8001938:	4602      	mov	r2, r0
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	4413      	add	r3, r2
 800193e:	60fb      	str	r3, [r7, #12]

  /* PCMB mixer volume control : PCMB mixer channel mute off, PCMB mixer volume 0dB */
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_PCMB_MIXER_VOL_CTRL, &tmp, 1);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f103 0018 	add.w	r0, r3, #24
 8001946:	f107 020b 	add.w	r2, r7, #11
 800194a:	2301      	movs	r3, #1
 800194c:	2111      	movs	r1, #17
 800194e:	f000 fc14 	bl	800217a <cs42l51_write_reg>
 8001952:	4602      	mov	r2, r0
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	4413      	add	r3, r2
 8001958:	60fb      	str	r3, [r7, #12]

  /* PCM channel mixer : AOUTA Left, AOUTB Right */
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_ADC_PCM_CHANNEL_MIXER, &tmp, 1);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f103 0018 	add.w	r0, r3, #24
 8001960:	f107 020b 	add.w	r2, r7, #11
 8001964:	2301      	movs	r3, #1
 8001966:	2118      	movs	r1, #24
 8001968:	f000 fc07 	bl	800217a <cs42l51_write_reg>
 800196c:	4602      	mov	r2, r0
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	4413      	add	r3, r2
 8001972:	60fb      	str	r3, [r7, #12]

  if ((pInit->OutputDevice & CS42L51_OUT_HEADPHONE) == CS42L51_OUT_HEADPHONE)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f003 0301 	and.w	r3, r3, #1
 800197c:	2b00      	cmp	r3, #0
 800197e:	d027      	beq.n	80019d0 <CS42L51_Init+0x3c4>
  {
    tmp = VOLUME_CONVERT(pInit->Volume);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	691b      	ldr	r3, [r3, #16]
 8001984:	2b63      	cmp	r3, #99	@ 0x63
 8001986:	d807      	bhi.n	8001998 <CS42L51_Init+0x38c>
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	691b      	ldr	r3, [r3, #16]
 800198c:	b2db      	uxtb	r3, r3
 800198e:	331c      	adds	r3, #28
 8001990:	b2db      	uxtb	r3, r3
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	b2db      	uxtb	r3, r3
 8001996:	e000      	b.n	800199a <CS42L51_Init+0x38e>
 8001998:	2300      	movs	r3, #0
 800199a:	72fb      	strb	r3, [r7, #11]
    /* AOUTA volume control : AOUTA volume */
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_AOUTA_VOL_CTRL, &tmp, 1);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f103 0018 	add.w	r0, r3, #24
 80019a2:	f107 020b 	add.w	r2, r7, #11
 80019a6:	2301      	movs	r3, #1
 80019a8:	2116      	movs	r1, #22
 80019aa:	f000 fbe6 	bl	800217a <cs42l51_write_reg>
 80019ae:	4602      	mov	r2, r0
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	4413      	add	r3, r2
 80019b4:	60fb      	str	r3, [r7, #12]
    /* AOUTB volume control : AOUTB volume */
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_AOUTB_VOL_CTRL, &tmp, 1);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f103 0018 	add.w	r0, r3, #24
 80019bc:	f107 020b 	add.w	r2, r7, #11
 80019c0:	2301      	movs	r3, #1
 80019c2:	2117      	movs	r1, #23
 80019c4:	f000 fbd9 	bl	800217a <cs42l51_write_reg>
 80019c8:	4602      	mov	r2, r0
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	4413      	add	r3, r2
 80019ce:	60fb      	str	r3, [r7, #12]
  }

  /* ALC enable and attack rate : ALCB and ALCA enable, fastest attack */
  tmp = 0x40U;
 80019d0:	2340      	movs	r3, #64	@ 0x40
 80019d2:	72fb      	strb	r3, [r7, #11]
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_ALC_ENABLE_AND_ATTACK_RATE, &tmp, 1);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f103 0018 	add.w	r0, r3, #24
 80019da:	f107 020b 	add.w	r2, r7, #11
 80019de:	2301      	movs	r3, #1
 80019e0:	211c      	movs	r1, #28
 80019e2:	f000 fbca 	bl	800217a <cs42l51_write_reg>
 80019e6:	4602      	mov	r2, r0
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	4413      	add	r3, r2
 80019ec:	60fb      	str	r3, [r7, #12]

  /* Store current devices */
  CS42L51_CurrentDevices = (pInit->OutputDevice | pInit->InputDevice);
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	685a      	ldr	r2, [r3, #4]
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	4a06      	ldr	r2, [pc, #24]	@ (8001a14 <CS42L51_Init+0x408>)
 80019fa:	6013      	str	r3, [r2, #0]

  if (ret != CS42L51_OK)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d002      	beq.n	8001a08 <CS42L51_Init+0x3fc>
  {
    ret = CS42L51_ERROR;
 8001a02:	f04f 33ff 	mov.w	r3, #4294967295
 8001a06:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001a08:	68fb      	ldr	r3, [r7, #12]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000354 	.word	0x20000354

08001a18 <CS42L51_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  pObj pointer to component object
  * @retval Component status
  */
int32_t CS42L51_DeInit(CS42L51_Object_t *pObj)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  if (pObj->IsInitialized == 1U)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d103      	bne.n	8001a32 <CS42L51_DeInit+0x1a>
  {
    pObj->IsInitialized = 0U;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return CS42L51_OK;
 8001a32:	2300      	movs	r3, #0
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <CS42L51_ReadID>:
  * @param  pObj pointer to component object
  * @param  Id component ID
  * @retval Component status
  */
int32_t CS42L51_ReadID(CS42L51_Object_t *pObj, uint32_t *Id)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t cs42l51_id;

  /* Initialize the Control interface of the Audio Codec */
  pObj->IO.Init();
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4798      	blx	r3

  /* Get ID from component */
  ret = cs42l51_read_reg(&pObj->Ctx, CS42L51_CHIP_ID, &cs42l51_id, 1);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f103 0018 	add.w	r0, r3, #24
 8001a56:	f107 020b 	add.w	r2, r7, #11
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	f000 fb75 	bl	800214c <cs42l51_read_reg>
 8001a62:	60f8      	str	r0, [r7, #12]

  *Id = cs42l51_id;
 8001a64:	7afb      	ldrb	r3, [r7, #11]
 8001a66:	461a      	mov	r2, r3
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	601a      	str	r2, [r3, #0]

  return ret;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <CS42L51_Play>:
  * @note For this codec no Play options are required.
  * @param  pObj pointer to component object
  * @retval Component status
  */
int32_t CS42L51_Play(CS42L51_Object_t *pObj)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  int32_t ret = 0;
 8001a80:	2300      	movs	r3, #0
 8001a82:	60fb      	str	r3, [r7, #12]
  uint8_t tmp;

  if ((CS42L51_CurrentDevices & CS42L51_OUT_HEADPHONE) == CS42L51_OUT_HEADPHONE)
 8001a84:	4ba3      	ldr	r3, [pc, #652]	@ (8001d14 <CS42L51_Play+0x29c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0301 	and.w	r3, r3, #1
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d035      	beq.n	8001afc <CS42L51_Play+0x84>
  {
    /* Unmute the output first */
    ret += CS42L51_SetMute(pObj, CS42L51_MUTE_OFF);
 8001a90:	2100      	movs	r1, #0
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f000 fa46 	bl	8001f24 <CS42L51_SetMute>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	60fb      	str	r3, [r7, #12]

    /* DAC control : Signal processing to DAC, Freeze off, De-emphasis off, Analog output auto mute off,
	DAC soft ramp */
    tmp = 0x42U;
 8001aa0:	2342      	movs	r3, #66	@ 0x42
 8001aa2:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_DAC_CTRL, &tmp, 1);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f103 0018 	add.w	r0, r3, #24
 8001aaa:	f107 020b 	add.w	r2, r7, #11
 8001aae:	2301      	movs	r3, #1
 8001ab0:	2109      	movs	r1, #9
 8001ab2:	f000 fb62 	bl	800217a <cs42l51_write_reg>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	4413      	add	r3, r2
 8001abc:	60fb      	str	r3, [r7, #12]

    /* Power control 1 : PDN_DACA, PDN_DACB disable. */
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f103 0018 	add.w	r0, r3, #24
 8001ac4:	f107 020b 	add.w	r2, r7, #11
 8001ac8:	2301      	movs	r3, #1
 8001aca:	2102      	movs	r1, #2
 8001acc:	f000 fb3e 	bl	800214c <cs42l51_read_reg>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	60fb      	str	r3, [r7, #12]
    tmp &= 0x9FU;
 8001ad8:	7afb      	ldrb	r3, [r7, #11]
 8001ada:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f103 0018 	add.w	r0, r3, #24
 8001ae8:	f107 020b 	add.w	r2, r7, #11
 8001aec:	2301      	movs	r3, #1
 8001aee:	2102      	movs	r1, #2
 8001af0:	f000 fb43 	bl	800217a <cs42l51_write_reg>
 8001af4:	4602      	mov	r2, r0
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	4413      	add	r3, r2
 8001afa:	60fb      	str	r3, [r7, #12]
  }

  if ((CS42L51_CurrentDevices & CS42L51_IN_LINE1) == CS42L51_IN_LINE1)
 8001afc:	4b85      	ldr	r3, [pc, #532]	@ (8001d14 <CS42L51_Play+0x29c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d049      	beq.n	8001b9c <CS42L51_Play+0x124>
  {
    /* ADC Input Select, Invert and Mute : AIN1B to PGAB, AIN1A to PGAA, ADCB invert off,
    ADCA invert off, ADCB mute off, ADCA mute off */
    tmp = 0x00U;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_ADCX_INPUT_SELECT, &tmp, 1);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f103 0018 	add.w	r0, r3, #24
 8001b12:	f107 020b 	add.w	r2, r7, #11
 8001b16:	2301      	movs	r3, #1
 8001b18:	2107      	movs	r1, #7
 8001b1a:	f000 fb2e 	bl	800217a <cs42l51_write_reg>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	4413      	add	r3, r2
 8001b24:	60fb      	str	r3, [r7, #12]

    /* Power control 1 : PDN_PGAA, PDN_PGAA, PDN_ADCB, PDN_ADCA disable. */
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f103 0018 	add.w	r0, r3, #24
 8001b2c:	f107 020b 	add.w	r2, r7, #11
 8001b30:	2301      	movs	r3, #1
 8001b32:	2102      	movs	r1, #2
 8001b34:	f000 fb0a 	bl	800214c <cs42l51_read_reg>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	60fb      	str	r3, [r7, #12]
    tmp &= 0xF9U;
 8001b40:	7afb      	ldrb	r3, [r7, #11]
 8001b42:	f023 0306 	bic.w	r3, r3, #6
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f103 0018 	add.w	r0, r3, #24
 8001b50:	f107 020b 	add.w	r2, r7, #11
 8001b54:	2301      	movs	r3, #1
 8001b56:	2102      	movs	r1, #2
 8001b58:	f000 fb0f 	bl	800217a <cs42l51_write_reg>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	4413      	add	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]

    /* Mic Power and Speed Control : PDN_MICA, PDN_MICB, PDN_MIC_BIAS disable. */
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f103 0018 	add.w	r0, r3, #24
 8001b6a:	f107 020b 	add.w	r2, r7, #11
 8001b6e:	2301      	movs	r3, #1
 8001b70:	2103      	movs	r1, #3
 8001b72:	f000 faeb 	bl	800214c <cs42l51_read_reg>
 8001b76:	4602      	mov	r2, r0
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	60fb      	str	r3, [r7, #12]
    tmp &= 0xFFU;
 8001b7e:	7afb      	ldrb	r3, [r7, #11]
 8001b80:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	f103 0018 	add.w	r0, r3, #24
 8001b88:	f107 020b 	add.w	r2, r7, #11
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	2103      	movs	r1, #3
 8001b90:	f000 faf3 	bl	800217a <cs42l51_write_reg>
 8001b94:	4602      	mov	r2, r0
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	4413      	add	r3, r2
 8001b9a:	60fb      	str	r3, [r7, #12]
  }

  if ((CS42L51_CurrentDevices & CS42L51_IN_MIC1) == CS42L51_IN_MIC1)
 8001b9c:	4b5d      	ldr	r3, [pc, #372]	@ (8001d14 <CS42L51_Play+0x29c>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d04c      	beq.n	8001c42 <CS42L51_Play+0x1ca>
  {
    /* ADC Input Select, Invert and Mute : AIN1B to PGAB, AIN3A to PreAmp to PGAA, ADCB invert off,
    ADCA invert off, ADCB mute on, ADCA mute off */
    tmp = 0x32U;
 8001ba8:	2332      	movs	r3, #50	@ 0x32
 8001baa:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_ADCX_INPUT_SELECT, &tmp, 1);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f103 0018 	add.w	r0, r3, #24
 8001bb2:	f107 020b 	add.w	r2, r7, #11
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	2107      	movs	r1, #7
 8001bba:	f000 fade 	bl	800217a <cs42l51_write_reg>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	60fb      	str	r3, [r7, #12]

    /* Power control 1 : PDN_PGAA, PDN_ADCA disable. */
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	f103 0018 	add.w	r0, r3, #24
 8001bcc:	f107 020b 	add.w	r2, r7, #11
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	2102      	movs	r1, #2
 8001bd4:	f000 faba 	bl	800214c <cs42l51_read_reg>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	4413      	add	r3, r2
 8001bde:	60fb      	str	r3, [r7, #12]
    tmp &= 0xF5U;
 8001be0:	7afb      	ldrb	r3, [r7, #11]
 8001be2:	f023 030a 	bic.w	r3, r3, #10
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	f103 0018 	add.w	r0, r3, #24
 8001bf0:	f107 020b 	add.w	r2, r7, #11
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	2102      	movs	r1, #2
 8001bf8:	f000 fabf 	bl	800217a <cs42l51_write_reg>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	4413      	add	r3, r2
 8001c02:	60fb      	str	r3, [r7, #12]

    /* Mic Power and Speed Control : PDN_MICA, PDN_MIC_BIAS disable. */
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f103 0018 	add.w	r0, r3, #24
 8001c0a:	f107 020b 	add.w	r2, r7, #11
 8001c0e:	2301      	movs	r3, #1
 8001c10:	2103      	movs	r1, #3
 8001c12:	f000 fa9b 	bl	800214c <cs42l51_read_reg>
 8001c16:	4602      	mov	r2, r0
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	60fb      	str	r3, [r7, #12]
    tmp &= 0xF9U;
 8001c1e:	7afb      	ldrb	r3, [r7, #11]
 8001c20:	f023 0306 	bic.w	r3, r3, #6
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f103 0018 	add.w	r0, r3, #24
 8001c2e:	f107 020b 	add.w	r2, r7, #11
 8001c32:	2301      	movs	r3, #1
 8001c34:	2103      	movs	r1, #3
 8001c36:	f000 faa0 	bl	800217a <cs42l51_write_reg>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	4413      	add	r3, r2
 8001c40:	60fb      	str	r3, [r7, #12]
  }

  if ((CS42L51_CurrentDevices & CS42L51_IN_MIC2) == CS42L51_IN_MIC2)
 8001c42:	4b34      	ldr	r3, [pc, #208]	@ (8001d14 <CS42L51_Play+0x29c>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d03d      	beq.n	8001cca <CS42L51_Play+0x252>
  {
    /* Power control 1 : PDN_PGAB, PDN_ADCB disable. */
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f103 0018 	add.w	r0, r3, #24
 8001c54:	f107 020b 	add.w	r2, r7, #11
 8001c58:	2301      	movs	r3, #1
 8001c5a:	2102      	movs	r1, #2
 8001c5c:	f000 fa76 	bl	800214c <cs42l51_read_reg>
 8001c60:	4602      	mov	r2, r0
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	4413      	add	r3, r2
 8001c66:	60fb      	str	r3, [r7, #12]
    tmp &= 0xEBU;
 8001c68:	7afb      	ldrb	r3, [r7, #11]
 8001c6a:	f023 0314 	bic.w	r3, r3, #20
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	f103 0018 	add.w	r0, r3, #24
 8001c78:	f107 020b 	add.w	r2, r7, #11
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	2102      	movs	r1, #2
 8001c80:	f000 fa7b 	bl	800217a <cs42l51_write_reg>
 8001c84:	4602      	mov	r2, r0
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4413      	add	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]

    /* Mic Power and Speed Control : PDN_MICB, PDN_MIC_BIAS disable. */
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f103 0018 	add.w	r0, r3, #24
 8001c92:	f107 020b 	add.w	r2, r7, #11
 8001c96:	2301      	movs	r3, #1
 8001c98:	2103      	movs	r1, #3
 8001c9a:	f000 fa57 	bl	800214c <cs42l51_read_reg>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	60fb      	str	r3, [r7, #12]
    tmp &= 0xF5U;
 8001ca6:	7afb      	ldrb	r3, [r7, #11]
 8001ca8:	f023 030a 	bic.w	r3, r3, #10
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	f103 0018 	add.w	r0, r3, #24
 8001cb6:	f107 020b 	add.w	r2, r7, #11
 8001cba:	2301      	movs	r3, #1
 8001cbc:	2103      	movs	r1, #3
 8001cbe:	f000 fa5c 	bl	800217a <cs42l51_write_reg>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	60fb      	str	r3, [r7, #12]
  }

  /* Power control : Exit standby (PDN = 0) */
  ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f103 0018 	add.w	r0, r3, #24
 8001cd0:	f107 020b 	add.w	r2, r7, #11
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	2102      	movs	r1, #2
 8001cd8:	f000 fa38 	bl	800214c <cs42l51_read_reg>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	60fb      	str	r3, [r7, #12]
  tmp &= 0xFEU;
 8001ce4:	7afb      	ldrb	r3, [r7, #11]
 8001ce6:	f023 0301 	bic.w	r3, r3, #1
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	72fb      	strb	r3, [r7, #11]
  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f103 0018 	add.w	r0, r3, #24
 8001cf4:	f107 020b 	add.w	r2, r7, #11
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	2102      	movs	r1, #2
 8001cfc:	f000 fa3d 	bl	800217a <cs42l51_write_reg>
 8001d00:	4602      	mov	r2, r0
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	4413      	add	r3, r2
 8001d06:	60fb      	str	r3, [r7, #12]

  return ret;
 8001d08:	68fb      	ldr	r3, [r7, #12]
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000354 	.word	0x20000354

08001d18 <CS42L51_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param  pObj pointer to component object
  * @retval Component status
  */
int32_t CS42L51_Pause(CS42L51_Object_t *pObj)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  /* Pause the audio file playing */
  if (CS42L51_SetMute(pObj, CS42L51_MUTE_ON) != CS42L51_OK)
 8001d20:	2101      	movs	r1, #1
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 f8fe 	bl	8001f24 <CS42L51_SetMute>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d002      	beq.n	8001d34 <CS42L51_Pause+0x1c>
  {
    return CS42L51_ERROR;
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d32:	e000      	b.n	8001d36 <CS42L51_Pause+0x1e>
  }

  return CS42L51_OK;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <CS42L51_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param  pObj pointer to component object
  * @retval Component status
  */
int32_t CS42L51_Resume(CS42L51_Object_t *pObj)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
  /* Resumes the audio file playing */
  return CS42L51_SetMute(pObj, CS42L51_MUTE_OFF);
 8001d46:	2100      	movs	r1, #0
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f000 f8eb 	bl	8001f24 <CS42L51_SetMute>
 8001d4e:	4603      	mov	r3, r0
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <CS42L51_Stop>:
  *                           (user should re-Initialize the codec in order to
  *                            play again the audio stream).
  * @retval Component status
  */
int32_t CS42L51_Stop(CS42L51_Object_t *pObj, uint32_t CodecPdwnMode)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  /* Mute the output first */
  ret = CS42L51_SetMute(pObj, CS42L51_MUTE_ON);
 8001d62:	2101      	movs	r1, #1
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f000 f8dd 	bl	8001f24 <CS42L51_SetMute>
 8001d6a:	60f8      	str	r0, [r7, #12]

  if (CodecPdwnMode == CS42L51_PDWN_SW)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d06b      	beq.n	8001e4a <CS42L51_Stop+0xf2>
    /* Only output mute required*/
  }
  else /* CS42L51_PDWN_HW */
  {
    /* Set all power down bits to 1 except PDN to mute ADCs and DACs*/
    tmp = 0x7EU;
 8001d72:	237e      	movs	r3, #126	@ 0x7e
 8001d74:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f103 0018 	add.w	r0, r3, #24
 8001d7c:	f107 020b 	add.w	r2, r7, #11
 8001d80:	2301      	movs	r3, #1
 8001d82:	2102      	movs	r1, #2
 8001d84:	f000 f9f9 	bl	800217a <cs42l51_write_reg>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	60fb      	str	r3, [r7, #12]
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f103 0018 	add.w	r0, r3, #24
 8001d96:	f107 020b 	add.w	r2, r7, #11
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	2103      	movs	r1, #3
 8001d9e:	f000 f9d5 	bl	800214c <cs42l51_read_reg>
 8001da2:	4602      	mov	r2, r0
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	4413      	add	r3, r2
 8001da8:	60fb      	str	r3, [r7, #12]
    tmp |= 0x0EU;
 8001daa:	7afb      	ldrb	r3, [r7, #11]
 8001dac:	f043 030e 	orr.w	r3, r3, #14
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_MIC_PWR_SPEED_CTRL, &tmp, 1);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f103 0018 	add.w	r0, r3, #24
 8001dba:	f107 020b 	add.w	r2, r7, #11
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	2103      	movs	r1, #3
 8001dc2:	f000 f9da 	bl	800217a <cs42l51_write_reg>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	4413      	add	r3, r2
 8001dcc:	60fb      	str	r3, [r7, #12]

    /* Disable zero cross and soft ramp */
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_DAC_CTRL, &tmp, 1);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f103 0018 	add.w	r0, r3, #24
 8001dd4:	f107 020b 	add.w	r2, r7, #11
 8001dd8:	2301      	movs	r3, #1
 8001dda:	2109      	movs	r1, #9
 8001ddc:	f000 f9b6 	bl	800214c <cs42l51_read_reg>
 8001de0:	4602      	mov	r2, r0
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	4413      	add	r3, r2
 8001de6:	60fb      	str	r3, [r7, #12]
    tmp &= 0xFCU;
 8001de8:	7afb      	ldrb	r3, [r7, #11]
 8001dea:	f023 0303 	bic.w	r3, r3, #3
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_DAC_CTRL, &tmp, 1);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f103 0018 	add.w	r0, r3, #24
 8001df8:	f107 020b 	add.w	r2, r7, #11
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	2109      	movs	r1, #9
 8001e00:	f000 f9bb 	bl	800217a <cs42l51_write_reg>
 8001e04:	4602      	mov	r2, r0
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	4413      	add	r3, r2
 8001e0a:	60fb      	str	r3, [r7, #12]

    /* Power control : Enter standby (PDN = 1) */
    ret += cs42l51_read_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f103 0018 	add.w	r0, r3, #24
 8001e12:	f107 020b 	add.w	r2, r7, #11
 8001e16:	2301      	movs	r3, #1
 8001e18:	2102      	movs	r1, #2
 8001e1a:	f000 f997 	bl	800214c <cs42l51_read_reg>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	4413      	add	r3, r2
 8001e24:	60fb      	str	r3, [r7, #12]
    tmp |= 0x01U;
 8001e26:	7afb      	ldrb	r3, [r7, #11]
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	72fb      	strb	r3, [r7, #11]
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_PWR_CTRL_1, &tmp, 1);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f103 0018 	add.w	r0, r3, #24
 8001e36:	f107 020b 	add.w	r2, r7, #11
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	2102      	movs	r1, #2
 8001e3e:	f000 f99c 	bl	800217a <cs42l51_write_reg>
 8001e42:	4602      	mov	r2, r0
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4413      	add	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]
  }

  if (ret != CS42L51_OK)
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d002      	beq.n	8001e56 <CS42L51_Stop+0xfe>
  {
    ret = CS42L51_ERROR;
 8001e50:	f04f 33ff 	mov.w	r3, #4294967295
 8001e54:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001e56:	68fb      	ldr	r3, [r7, #12]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3710      	adds	r7, #16
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <CS42L51_SetVolume>:
  * @param  Volume  a byte value from 0 to 255
  *         (refer to codec registers description for more details).
  * @retval Component status
  */
int32_t CS42L51_SetVolume(CS42L51_Object_t *pObj, uint32_t InputOutput, uint8_t Volume)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b086      	sub	sp, #24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	60f8      	str	r0, [r7, #12]
 8001e68:	60b9      	str	r1, [r7, #8]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	71fb      	strb	r3, [r7, #7]
  int32_t ret;
  uint8_t convertedvol;

  if (InputOutput != VOLUME_OUTPUT)
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d003      	beq.n	8001e7c <CS42L51_SetVolume+0x1c>
  {
    ret = CS42L51_ERROR;
 8001e74:	f04f 33ff 	mov.w	r3, #4294967295
 8001e78:	617b      	str	r3, [r7, #20]
 8001e7a:	e021      	b.n	8001ec0 <CS42L51_SetVolume+0x60>
  }
  else
  {
    convertedvol = VOLUME_CONVERT(Volume);
 8001e7c:	79fb      	ldrb	r3, [r7, #7]
 8001e7e:	2b63      	cmp	r3, #99	@ 0x63
 8001e80:	d805      	bhi.n	8001e8e <CS42L51_SetVolume+0x2e>
 8001e82:	79fb      	ldrb	r3, [r7, #7]
 8001e84:	331c      	adds	r3, #28
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	e000      	b.n	8001e90 <CS42L51_SetVolume+0x30>
 8001e8e:	2300      	movs	r3, #0
 8001e90:	74fb      	strb	r3, [r7, #19]

    /* AOUTA volume control : AOUTA volume */
    ret = cs42l51_write_reg(&pObj->Ctx, CS42L51_AOUTA_VOL_CTRL, &convertedvol, 1);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	f103 0018 	add.w	r0, r3, #24
 8001e98:	f107 0213 	add.w	r2, r7, #19
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	2116      	movs	r1, #22
 8001ea0:	f000 f96b 	bl	800217a <cs42l51_write_reg>
 8001ea4:	6178      	str	r0, [r7, #20]
    /* AOUTB volume control : AOUTB volume */
    ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_AOUTB_VOL_CTRL, &convertedvol, 1);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f103 0018 	add.w	r0, r3, #24
 8001eac:	f107 0213 	add.w	r2, r7, #19
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	2117      	movs	r1, #23
 8001eb4:	f000 f961 	bl	800217a <cs42l51_write_reg>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	617b      	str	r3, [r7, #20]
  }

  if (ret != CS42L51_OK)
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d002      	beq.n	8001ecc <CS42L51_SetVolume+0x6c>
  {
    ret = CS42L51_ERROR;
 8001ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eca:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8001ecc:	697b      	ldr	r3, [r7, #20]
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3718      	adds	r7, #24
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <CS42L51_GetVolume>:
  * @param  InputOutput Input or Output volume
  * @param  Volume audio volume
  * @retval Component status
  */
int32_t CS42L51_GetVolume(CS42L51_Object_t *pObj, uint32_t InputOutput, uint8_t *Volume)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b086      	sub	sp, #24
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	60f8      	str	r0, [r7, #12]
 8001ede:	60b9      	str	r1, [r7, #8]
 8001ee0:	607a      	str	r2, [r7, #4]
  int32_t ret;
  uint8_t tmp;

  if (InputOutput != VOLUME_OUTPUT)
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d003      	beq.n	8001ef0 <CS42L51_GetVolume+0x1a>
  {
    ret = CS42L51_ERROR;
 8001ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8001eec:	617b      	str	r3, [r7, #20]
 8001eee:	e014      	b.n	8001f1a <CS42L51_GetVolume+0x44>
  }
  else
  {
    ret = cs42l51_read_reg(&pObj->Ctx, CS42L51_AOUTA_VOL_CTRL, &tmp, 1);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f103 0018 	add.w	r0, r3, #24
 8001ef6:	f107 0213 	add.w	r2, r7, #19
 8001efa:	2301      	movs	r3, #1
 8001efc:	2116      	movs	r1, #22
 8001efe:	f000 f925 	bl	800214c <cs42l51_read_reg>
 8001f02:	6178      	str	r0, [r7, #20]
    *Volume = VOLUME_INVERT(tmp);
 8001f04:	7cfb      	ldrb	r3, [r7, #19]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d004      	beq.n	8001f14 <CS42L51_GetVolume+0x3e>
 8001f0a:	7cfb      	ldrb	r3, [r7, #19]
 8001f0c:	3b38      	subs	r3, #56	@ 0x38
 8001f0e:	085b      	lsrs	r3, r3, #1
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	e000      	b.n	8001f16 <CS42L51_GetVolume+0x40>
 8001f14:	2264      	movs	r2, #100	@ 0x64
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8001f1a:	697b      	ldr	r3, [r7, #20]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <CS42L51_SetMute>:
  * @param Cmd  CS42L51_MUTE_ON to enable the mute or CS42L51_MUTE_OFF to disable the
  *             mute mode.
  * @retval Component status
  */
int32_t CS42L51_SetMute(CS42L51_Object_t *pObj, uint32_t Cmd)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  ret = cs42l51_read_reg(&pObj->Ctx, CS42L51_DAC_OUTPUT_CTRL, &tmp, 1);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f103 0018 	add.w	r0, r3, #24
 8001f34:	f107 020b 	add.w	r2, r7, #11
 8001f38:	2301      	movs	r3, #1
 8001f3a:	2108      	movs	r1, #8
 8001f3c:	f000 f906 	bl	800214c <cs42l51_read_reg>
 8001f40:	60f8      	str	r0, [r7, #12]

  /* Set the Mute mode */
  if (Cmd == CS42L51_MUTE_ON)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d105      	bne.n	8001f54 <CS42L51_SetMute+0x30>
  {
    tmp |= 0x03U;
 8001f48:	7afb      	ldrb	r3, [r7, #11]
 8001f4a:	f043 0303 	orr.w	r3, r3, #3
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	72fb      	strb	r3, [r7, #11]
 8001f52:	e004      	b.n	8001f5e <CS42L51_SetMute+0x3a>
  }
  else /* CS42L51_MUTE_OFF Disable the Mute */
  {
    tmp &= 0xFCU;
 8001f54:	7afb      	ldrb	r3, [r7, #11]
 8001f56:	f023 0303 	bic.w	r3, r3, #3
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	72fb      	strb	r3, [r7, #11]
  }

  ret += cs42l51_write_reg(&pObj->Ctx, CS42L51_DAC_OUTPUT_CTRL, &tmp, 1);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f103 0018 	add.w	r0, r3, #24
 8001f64:	f107 020b 	add.w	r2, r7, #11
 8001f68:	2301      	movs	r3, #1
 8001f6a:	2108      	movs	r1, #8
 8001f6c:	f000 f905 	bl	800217a <cs42l51_write_reg>
 8001f70:	4602      	mov	r2, r0
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	4413      	add	r3, r2
 8001f76:	60fb      	str	r3, [r7, #12]

  if (ret != CS42L51_OK)
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d002      	beq.n	8001f84 <CS42L51_SetMute+0x60>
  {
    ret = CS42L51_ERROR;
 8001f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f82:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001f84:	68fb      	ldr	r3, [r7, #12]
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}

08001f8e <CS42L51_SetOutputMode>:
  * @param  pObj pointer to component object
  * @param  Output Only CS42L51_OUT_HEADPHONE output is supported
  * @retval Component status
  */
int32_t CS42L51_SetOutputMode(const CS42L51_Object_t *pObj, uint32_t Output)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b083      	sub	sp, #12
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
 8001f96:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Output);

  /* This feature is not supported */
  return CS42L51_ERROR;
 8001f98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <CS42L51_SetResolution>:
  *                    CS42L51_RESOLUTION_20B or CS42L51_RESOLUTION_24B
  * @note This is applicable only for CS42L51_PROTOCOL_R_JUSTIFIED protocol
  * @retval Component status
  */
int32_t CS42L51_SetResolution(const CS42L51_Object_t *pObj, uint32_t Resolution)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Resolution);

  /* This feature is not supported */
  return CS42L51_ERROR;
 8001fb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <CS42L51_GetResolution>:
  * @brief Get Audio resolution.
  * @param pObj pointer to component object
  * @retval Audio resolution
  */
int32_t CS42L51_GetResolution(const CS42L51_Object_t *pObj, const uint32_t *Resolution)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b083      	sub	sp, #12
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
 8001fca:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Resolution);

  /* This feature is not supported */
  return CS42L51_ERROR;
 8001fcc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <CS42L51_SetProtocol>:
  *                  CS42L51_PROTOCOL_R_JUSTIFIED, CS42L51_PROTOCOL_L_JUSTIFIED
  *                  or CS42L51_PROTOCOL_I2S
  * @retval Component status
  */
int32_t CS42L51_SetProtocol(const CS42L51_Object_t *pObj, uint32_t Protocol)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Protocol);

  /* This feature is not supported */
  return CS42L51_ERROR;
 8001fe6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr

08001ff6 <CS42L51_GetProtocol>:
  * @param pObj pointer to component object
  * @param Protocol pointer to protocol value
  * @retval Component status
  */
int32_t CS42L51_GetProtocol(const CS42L51_Object_t *pObj, const uint32_t *Protocol)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	b083      	sub	sp, #12
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
 8001ffe:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Protocol);

  /* This feature is not supported */
  return CS42L51_ERROR;
 8002000:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002004:	4618      	mov	r0, r3
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <CS42L51_SetFrequency>:
  * @param pObj pointer to component object
  * @param AudioFreq Audio frequency
  * @retval Component status
  */
int32_t CS42L51_SetFrequency(const CS42L51_Object_t *pObj, uint32_t AudioFreq)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(AudioFreq);

  /* This feature is not supported */
  return CS42L51_ERROR;
 800201a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800201e:	4618      	mov	r0, r3
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <CS42L51_GetFrequency>:
  * @param pObj pointer to component object
  * @param AudioFreq Audio frequency
  * @retval Component status
  */
int32_t CS42L51_GetFrequency(const CS42L51_Object_t *pObj, const uint32_t *AudioFreq)
{
 800202a:	b480      	push	{r7}
 800202c:	b083      	sub	sp, #12
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(AudioFreq);

  /* This feature is not supported */
  return CS42L51_ERROR;
 8002034:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002038:	4618      	mov	r0, r3
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <CS42L51_Reset>:
  * @brief Resets cs42l51 registers.
  * @param pObj pointer to component object
  * @retval Component status
  */
int32_t CS42L51_Reset(const CS42L51_Object_t *pObj)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  /* De-Initialize Audio Codec interface */
  pObj->IO.DeInit();
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	4798      	blx	r3

  /* Initialize Audio Codec interface */
  pObj->IO.Init();
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4798      	blx	r3

  return CS42L51_OK;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <CS42L51_RegisterBusIO>:
  * @brief  Function
  * @param  Component object pointer
  * @retval error status
  */
int32_t CS42L51_RegisterBusIO(CS42L51_Object_t *pObj, CS42L51_IO_t *pIO)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d103      	bne.n	800207c <CS42L51_RegisterBusIO+0x18>
  {
    ret = CS42L51_ERROR;
 8002074:	f04f 33ff 	mov.w	r3, #4294967295
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	e02c      	b.n	80020d6 <CS42L51_RegisterBusIO+0x72>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685a      	ldr	r2, [r3, #4]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	891a      	ldrh	r2, [r3, #8]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	68da      	ldr	r2, [r3, #12]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	691a      	ldr	r2, [r3, #16]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	695a      	ldr	r2, [r3, #20]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	615a      	str	r2, [r3, #20]

    pObj->Ctx.ReadReg  = CS42L51_ReadRegWrap;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a0c      	ldr	r2, [pc, #48]	@ (80020e0 <CS42L51_RegisterBusIO+0x7c>)
 80020b0:	61da      	str	r2, [r3, #28]
    pObj->Ctx.WriteReg = CS42L51_WriteRegWrap;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a0b      	ldr	r2, [pc, #44]	@ (80020e4 <CS42L51_RegisterBusIO+0x80>)
 80020b6:	619a      	str	r2, [r3, #24]
    pObj->Ctx.handle   = pObj;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	621a      	str	r2, [r3, #32]

    if (pObj->IO.Init != NULL)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d004      	beq.n	80020d0 <CS42L51_RegisterBusIO+0x6c>
    {
      ret = pObj->IO.Init();
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4798      	blx	r3
 80020cc:	60f8      	str	r0, [r7, #12]
 80020ce:	e002      	b.n	80020d6 <CS42L51_RegisterBusIO+0x72>
    }
    else
    {
      ret = CS42L51_ERROR;
 80020d0:	f04f 33ff 	mov.w	r3, #4294967295
 80020d4:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80020d6:	68fb      	ldr	r3, [r7, #12]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	080020e9 	.word	0x080020e9
 80020e4:	0800211b 	.word	0x0800211b

080020e8 <CS42L51_ReadRegWrap>:
  * @param  pData   The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t CS42L51_ReadRegWrap(const void *handle, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80020e8:	b590      	push	{r4, r7, lr}
 80020ea:	b087      	sub	sp, #28
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	607a      	str	r2, [r7, #4]
 80020f2:	461a      	mov	r2, r3
 80020f4:	460b      	mov	r3, r1
 80020f6:	817b      	strh	r3, [r7, #10]
 80020f8:	4613      	mov	r3, r2
 80020fa:	813b      	strh	r3, [r7, #8]
  const CS42L51_Object_t *pObj = (const CS42L51_Object_t *)handle;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	691c      	ldr	r4, [r3, #16]
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	8918      	ldrh	r0, [r3, #8]
 8002108:	893b      	ldrh	r3, [r7, #8]
 800210a:	8979      	ldrh	r1, [r7, #10]
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	47a0      	blx	r4
 8002110:	4603      	mov	r3, r0
}
 8002112:	4618      	mov	r0, r3
 8002114:	371c      	adds	r7, #28
 8002116:	46bd      	mov	sp, r7
 8002118:	bd90      	pop	{r4, r7, pc}

0800211a <CS42L51_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval error status
  */
static int32_t CS42L51_WriteRegWrap(const void *handle, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800211a:	b590      	push	{r4, r7, lr}
 800211c:	b087      	sub	sp, #28
 800211e:	af00      	add	r7, sp, #0
 8002120:	60f8      	str	r0, [r7, #12]
 8002122:	607a      	str	r2, [r7, #4]
 8002124:	461a      	mov	r2, r3
 8002126:	460b      	mov	r3, r1
 8002128:	817b      	strh	r3, [r7, #10]
 800212a:	4613      	mov	r3, r2
 800212c:	813b      	strh	r3, [r7, #8]
  const CS42L51_Object_t *pObj = (const CS42L51_Object_t *)handle;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	68dc      	ldr	r4, [r3, #12]
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	8918      	ldrh	r0, [r3, #8]
 800213a:	893b      	ldrh	r3, [r7, #8]
 800213c:	8979      	ldrh	r1, [r7, #10]
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	47a0      	blx	r4
 8002142:	4603      	mov	r3, r0
}
 8002144:	4618      	mov	r0, r3
 8002146:	371c      	adds	r7, #28
 8002148:	46bd      	mov	sp, r7
 800214a:	bd90      	pop	{r4, r7, pc}

0800214c <cs42l51_read_reg>:
  *                 I2C or SPI reading functions
  * Input         : Register Address, length of buffer
  * Output        : data Read
  *******************************************************************************/
int32_t cs42l51_read_reg(const cs42l51_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 800214c:	b590      	push	{r4, r7, lr}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	607a      	str	r2, [r7, #4]
 8002156:	461a      	mov	r2, r3
 8002158:	460b      	mov	r3, r1
 800215a:	817b      	strh	r3, [r7, #10]
 800215c:	4613      	mov	r3, r2
 800215e:	813b      	strh	r3, [r7, #8]
  return ctx->ReadReg(ctx->handle, reg, data, length);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	685c      	ldr	r4, [r3, #4]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	6898      	ldr	r0, [r3, #8]
 8002168:	893b      	ldrh	r3, [r7, #8]
 800216a:	8979      	ldrh	r1, [r7, #10]
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	47a0      	blx	r4
 8002170:	4603      	mov	r3, r0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3714      	adds	r7, #20
 8002176:	46bd      	mov	sp, r7
 8002178:	bd90      	pop	{r4, r7, pc}

0800217a <cs42l51_write_reg>:
  *                 I2C or SPI writing function
  * Input         : Register Address, data to be written, length of buffer
  * Output        : None
  *******************************************************************************/
int32_t cs42l51_write_reg(const cs42l51_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 800217a:	b590      	push	{r4, r7, lr}
 800217c:	b085      	sub	sp, #20
 800217e:	af00      	add	r7, sp, #0
 8002180:	60f8      	str	r0, [r7, #12]
 8002182:	607a      	str	r2, [r7, #4]
 8002184:	461a      	mov	r2, r3
 8002186:	460b      	mov	r3, r1
 8002188:	817b      	strh	r3, [r7, #10]
 800218a:	4613      	mov	r3, r2
 800218c:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, data, length);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681c      	ldr	r4, [r3, #0]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	6898      	ldr	r0, [r3, #8]
 8002196:	893b      	ldrh	r3, [r7, #8]
 8002198:	8979      	ldrh	r1, [r7, #10]
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	47a0      	blx	r4
 800219e:	4603      	mov	r3, r0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd90      	pop	{r4, r7, pc}

080021a8 <FT6X06_RegisterBusIO>:
  * @brief  Register IO bus to component object
  * @param  Component object pointer
  * @retval error status
  */
int32_t FT6X06_RegisterBusIO (FT6X06_Object_t *pObj, FT6X06_IO_t *pIO)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  if (pObj == NULL)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d103      	bne.n	80021c0 <FT6X06_RegisterBusIO+0x18>
  {
    ret = FT6X06_ERROR;
 80021b8:	f04f 33ff 	mov.w	r3, #4294967295
 80021bc:	60fb      	str	r3, [r7, #12]
 80021be:	e02c      	b.n	800221a <FT6X06_RegisterBusIO+0x72>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685a      	ldr	r2, [r3, #4]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	891a      	ldrh	r2, [r3, #8]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	68da      	ldr	r2, [r3, #12]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	691a      	ldr	r2, [r3, #16]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	695a      	ldr	r2, [r3, #20]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	615a      	str	r2, [r3, #20]
    
    pObj->Ctx.ReadReg  = ReadRegWrap;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4a0c      	ldr	r2, [pc, #48]	@ (8002224 <FT6X06_RegisterBusIO+0x7c>)
 80021f4:	61da      	str	r2, [r3, #28]
    pObj->Ctx.WriteReg = WriteRegWrap;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a0b      	ldr	r2, [pc, #44]	@ (8002228 <FT6X06_RegisterBusIO+0x80>)
 80021fa:	619a      	str	r2, [r3, #24]
    pObj->Ctx.handle   = pObj;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	621a      	str	r2, [r3, #32]
    
    if(pObj->IO.Init != NULL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d004      	beq.n	8002214 <FT6X06_RegisterBusIO+0x6c>
    {
      ret = pObj->IO.Init();
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4798      	blx	r3
 8002210:	60f8      	str	r0, [r7, #12]
 8002212:	e002      	b.n	800221a <FT6X06_RegisterBusIO+0x72>
    }
    else
    {
      ret = FT6X06_ERROR;
 8002214:	f04f 33ff 	mov.w	r3, #4294967295
 8002218:	60fb      	str	r3, [r7, #12]
    }
  }    
  
  return ret;
 800221a:	68fb      	ldr	r3, [r7, #12]
}
 800221c:	4618      	mov	r0, r3
 800221e:	3710      	adds	r7, #16
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	080025b7 	.word	0x080025b7
 8002228:	080025eb 	.word	0x080025eb

0800222c <FT6X06_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to FT6X06 sensor capabilities
  * @retval Component status
  */
int32_t FT6X06_GetCapabilities(const FT6X06_Object_t *pObj, FT6X06_Capabilities_t *Capabilities)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  /* Store component's capabilities */
  Capabilities->MultiTouch = 1;
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	2201      	movs	r2, #1
 800223a:	701a      	strb	r2, [r3, #0]
  Capabilities->Gesture    = 0;  /* Gesture feature is currently not activated on FW chipset */
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	2200      	movs	r2, #0
 8002240:	705a      	strb	r2, [r3, #1]
  Capabilities->MaxTouch   = FT6X06_MAX_NB_TOUCH;
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	2202      	movs	r2, #2
 8002246:	709a      	strb	r2, [r3, #2]
  Capabilities->MaxXl      = FT6X06_MAX_X_LENGTH;
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	22f0      	movs	r2, #240	@ 0xf0
 800224c:	605a      	str	r2, [r3, #4]
  Capabilities->MaxYl      = FT6X06_MAX_Y_LENGTH;
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	22f0      	movs	r2, #240	@ 0xf0
 8002252:	609a      	str	r2, [r3, #8]
  
  return FT6X06_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <FT6X06_Init>:
  *         from MCU to FT6X06 : ie I2C channel initialization (if required).
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_Init(FT6X06_Object_t *pObj)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	b084      	sub	sp, #16
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  int32_t ret = FT6X06_OK;
 800226a:	2300      	movs	r3, #0
 800226c:	60fb      	str	r3, [r7, #12]
  
  if(pObj->IsInitialized == 0U)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002274:	2b00      	cmp	r3, #0
 8002276:	d10d      	bne.n	8002294 <FT6X06_Init+0x32>
  {    
    /* Initialize IO BUS layer */
    pObj->IO.Init();
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4798      	blx	r3
    /* This is called internal calibration of the touch screen                 */
    ret += FT6X06_TS_Calibration(pObj);
#endif /* (FT6X06_AUTO_CALIBRATION_ENABLED == 1) */    
    /* By default set FT6X06 IC in Polling mode : no INT generation on FT6X06 for new touch available */
    /* Note TS_INT is active low                                                                      */
    ret += FT6X06_DisableIT(pObj);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 f954 	bl	800252c <FT6X06_DisableIT>
 8002284:	4602      	mov	r2, r0
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	4413      	add	r3, r2
 800228a:	60fb      	str	r3, [r7, #12]
    
    pObj->IsInitialized = 1;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  if(ret != FT6X06_OK)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d002      	beq.n	80022a0 <FT6X06_Init+0x3e>
  {
    ret = FT6X06_ERROR;
 800229a:	f04f 33ff 	mov.w	r3, #4294967295
 800229e:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;
 80022a0:	68fb      	ldr	r3, [r7, #12]
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <FT6X06_DeInit>:
  *         from MCU to FT6X06 : ie I2C channel initialization (if required).
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_DeInit(FT6X06_Object_t *pObj)
{
 80022aa:	b480      	push	{r7}
 80022ac:	b083      	sub	sp, #12
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  if(pObj->IsInitialized == 1U)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d103      	bne.n	80022c4 <FT6X06_DeInit+0x1a>
  {
    pObj->IsInitialized = 0;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2200      	movs	r2, #0
 80022c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  return FT6X06_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr

080022d2 <FT6X06_GestureConfig>:
  * @param  pObj  Component object pointer
  * @param  GestureInit Gesture init structure
  * @retval Component status
  */
int32_t FT6X06_GestureConfig(FT6X06_Object_t *pObj, FT6X06_Gesture_Init_t *GestureInit)
{
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b084      	sub	sp, #16
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
 80022da:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = ft6x06_radian_value(&pObj->Ctx, (uint8_t)GestureInit->Radian);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f103 0218 	add.w	r2, r3, #24
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	4619      	mov	r1, r3
 80022ea:	4610      	mov	r0, r2
 80022ec:	f000 f9f4 	bl	80026d8 <ft6x06_radian_value>
 80022f0:	60f8      	str	r0, [r7, #12]
  ret += ft6x06_offset_left_right(&pObj->Ctx, (uint8_t)GestureInit->OffsetLeftRight);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f103 0218 	add.w	r2, r3, #24
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	4619      	mov	r1, r3
 8002300:	4610      	mov	r0, r2
 8002302:	f000 f9fa 	bl	80026fa <ft6x06_offset_left_right>
 8002306:	4602      	mov	r2, r0
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	4413      	add	r3, r2
 800230c:	60fb      	str	r3, [r7, #12]
  ret += ft6x06_offset_up_down(&pObj->Ctx, (uint8_t)GestureInit->OffsetUpDown);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f103 0218 	add.w	r2, r3, #24
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	b2db      	uxtb	r3, r3
 800231a:	4619      	mov	r1, r3
 800231c:	4610      	mov	r0, r2
 800231e:	f000 f9fd 	bl	800271c <ft6x06_offset_up_down>
 8002322:	4602      	mov	r2, r0
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	4413      	add	r3, r2
 8002328:	60fb      	str	r3, [r7, #12]
  ret += ft6x06_disatnce_left_right(&pObj->Ctx, (uint8_t)GestureInit->DistanceLeftRight);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f103 0218 	add.w	r2, r3, #24
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	b2db      	uxtb	r3, r3
 8002336:	4619      	mov	r1, r3
 8002338:	4610      	mov	r0, r2
 800233a:	f000 fa00 	bl	800273e <ft6x06_disatnce_left_right>
 800233e:	4602      	mov	r2, r0
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	4413      	add	r3, r2
 8002344:	60fb      	str	r3, [r7, #12]
  ret += ft6x06_distance_up_down(&pObj->Ctx, (uint8_t)GestureInit->DistanceUpDown);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f103 0218 	add.w	r2, r3, #24
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	691b      	ldr	r3, [r3, #16]
 8002350:	b2db      	uxtb	r3, r3
 8002352:	4619      	mov	r1, r3
 8002354:	4610      	mov	r0, r2
 8002356:	f000 fa03 	bl	8002760 <ft6x06_distance_up_down>
 800235a:	4602      	mov	r2, r0
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	4413      	add	r3, r2
 8002360:	60fb      	str	r3, [r7, #12]
  ret += ft6x06_distance_zoom(&pObj->Ctx, (uint8_t)GestureInit->DistanceZoom);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f103 0218 	add.w	r2, r3, #24
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	b2db      	uxtb	r3, r3
 800236e:	4619      	mov	r1, r3
 8002370:	4610      	mov	r0, r2
 8002372:	f000 fa06 	bl	8002782 <ft6x06_distance_zoom>
 8002376:	4602      	mov	r2, r0
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4413      	add	r3, r2
 800237c:	60fb      	str	r3, [r7, #12]
  
  if(ret != FT6X06_OK)
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d002      	beq.n	800238a <FT6X06_GestureConfig+0xb8>
  {
    ret = FT6X06_ERROR;
 8002384:	f04f 33ff 	mov.w	r3, #4294967295
 8002388:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;   
 800238a:	68fb      	ldr	r3, [r7, #12]
}
 800238c:	4618      	mov	r0, r3
 800238e:	3710      	adds	r7, #16
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}

08002394 <FT6X06_ReadID>:
  * @param  pObj Component object pointer
  * @param  Id Pointer to component's ID
  * @retval Component status
  */
int32_t FT6X06_ReadID(FT6X06_Object_t *pObj, uint32_t *Id)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t ft6x06_id;

  ret = ft6x06_chip_id(&pObj->Ctx, &ft6x06_id);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	3318      	adds	r3, #24
 80023a2:	f107 020b 	add.w	r2, r7, #11
 80023a6:	4611      	mov	r1, r2
 80023a8:	4618      	mov	r0, r3
 80023aa:	f000 fa0c 	bl	80027c6 <ft6x06_chip_id>
 80023ae:	60f8      	str	r0, [r7, #12]
  *Id = (uint32_t) ft6x06_id;
 80023b0:	7afb      	ldrb	r3, [r7, #11]
 80023b2:	461a      	mov	r2, r3
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	601a      	str	r2, [r3, #0]

  return ret;
 80023b8:	68fb      	ldr	r3, [r7, #12]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <FT6X06_GetState>:
  * @param  pObj Component object pointer
  * @param  State Single Touch structure pointer
  * @retval Component status.
  */
int32_t FT6X06_GetState(FT6X06_Object_t *pObj, FT6X06_State_t *State)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b084      	sub	sp, #16
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
 80023ca:	6039      	str	r1, [r7, #0]
  int32_t ret = FT6X06_OK;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60fb      	str	r3, [r7, #12]
  uint8_t  data[4];
  
  State->TouchDetected = (uint32_t)FT6X06_DetectTouch(pObj);
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f000 f8d0 	bl	8002576 <FT6X06_DetectTouch>
 80023d6:	4603      	mov	r3, r0
 80023d8:	461a      	mov	r2, r3
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	601a      	str	r2, [r3, #0]
  if(ft6x06_read_reg(&pObj->Ctx, FT6X06_P1_XH_REG, data, (uint16_t)sizeof(data)) != FT6X06_OK)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f103 0018 	add.w	r0, r3, #24
 80023e4:	f107 0208 	add.w	r2, r7, #8
 80023e8:	2304      	movs	r3, #4
 80023ea:	2103      	movs	r1, #3
 80023ec:	f000 f917 	bl	800261e <ft6x06_read_reg>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d003      	beq.n	80023fe <FT6X06_GetState+0x3c>
  {
    ret = FT6X06_ERROR;
 80023f6:	f04f 33ff 	mov.w	r3, #4294967295
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	e00f      	b.n	800241e <FT6X06_GetState+0x5c>
  }
  else
  {
    /* Send back first ready X position to caller */
    State->TouchX = (((uint32_t)data[0] & FT6X06_P1_XH_TP_BIT_MASK) << 8) | ((uint32_t)data[1] & FT6X06_P1_XL_TP_BIT_MASK);
 80023fe:	7a3b      	ldrb	r3, [r7, #8]
 8002400:	021b      	lsls	r3, r3, #8
 8002402:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002406:	7a7a      	ldrb	r2, [r7, #9]
 8002408:	431a      	orrs	r2, r3
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	605a      	str	r2, [r3, #4]
    /* Send back first ready Y position to caller */
    State->TouchY = (((uint32_t)data[2] & FT6X06_P1_YH_TP_BIT_MASK) << 8) | ((uint32_t)data[3] & FT6X06_P1_YL_TP_BIT_MASK);
 800240e:	7abb      	ldrb	r3, [r7, #10]
 8002410:	021b      	lsls	r3, r3, #8
 8002412:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002416:	7afa      	ldrb	r2, [r7, #11]
 8002418:	431a      	orrs	r2, r3
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	609a      	str	r2, [r3, #8]
  }
  
  return ret;
 800241e:	68fb      	ldr	r3, [r7, #12]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <FT6X06_GetMultiTouchState>:
  * @param  pObj Component object pointer
  * @param  State Multi Touch structure pointer
  * @retval Component status.
  */
int32_t FT6X06_GetMultiTouchState(FT6X06_Object_t *pObj, FT6X06_MultiTouch_State_t *State)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b086      	sub	sp, #24
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  int32_t ret = FT6X06_OK;  
 8002432:	2300      	movs	r3, #0
 8002434:	617b      	str	r3, [r7, #20]
  uint8_t  data[12];
  
  State->TouchDetected = (uint32_t)FT6X06_DetectTouch(pObj);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f000 f89d 	bl	8002576 <FT6X06_DetectTouch>
 800243c:	4603      	mov	r3, r0
 800243e:	461a      	mov	r2, r3
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	601a      	str	r2, [r3, #0]
  
  if(ft6x06_read_reg(&pObj->Ctx, FT6X06_P1_XH_REG, data, (uint16_t)sizeof(data)) != FT6X06_OK)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f103 0018 	add.w	r0, r3, #24
 800244a:	f107 0208 	add.w	r2, r7, #8
 800244e:	230c      	movs	r3, #12
 8002450:	2103      	movs	r1, #3
 8002452:	f000 f8e4 	bl	800261e <ft6x06_read_reg>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d003      	beq.n	8002464 <FT6X06_GetMultiTouchState+0x3c>
  {
    ret = FT6X06_ERROR;
 800245c:	f04f 33ff 	mov.w	r3, #4294967295
 8002460:	617b      	str	r3, [r7, #20]
 8002462:	e03f      	b.n	80024e4 <FT6X06_GetMultiTouchState+0xbc>
  }
  else
  {  
    /* Send back first ready X position to caller */
    State->TouchX[0] = (((uint32_t)data[0] & FT6X06_P1_XH_TP_BIT_MASK) << 8) | ((uint32_t)data[1] & FT6X06_P1_XL_TP_BIT_MASK);
 8002464:	7a3b      	ldrb	r3, [r7, #8]
 8002466:	021b      	lsls	r3, r3, #8
 8002468:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800246c:	7a7a      	ldrb	r2, [r7, #9]
 800246e:	431a      	orrs	r2, r3
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	605a      	str	r2, [r3, #4]
    /* Send back first ready Y position to caller */
    State->TouchY[0] = (((uint32_t)data[2] & FT6X06_P1_YH_TP_BIT_MASK) << 8) | ((uint32_t)data[3] & FT6X06_P1_YL_TP_BIT_MASK);
 8002474:	7abb      	ldrb	r3, [r7, #10]
 8002476:	021b      	lsls	r3, r3, #8
 8002478:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800247c:	7afa      	ldrb	r2, [r7, #11]
 800247e:	431a      	orrs	r2, r3
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	60da      	str	r2, [r3, #12]
    /* Send back first ready Event to caller */  
    State->TouchEvent[0] = (((uint32_t)data[0] & FT6X06_P1_XH_EF_BIT_MASK) >> FT6X06_P1_XH_EF_BIT_POSITION);
 8002484:	7a3b      	ldrb	r3, [r7, #8]
 8002486:	099b      	lsrs	r3, r3, #6
 8002488:	b2db      	uxtb	r3, r3
 800248a:	461a      	mov	r2, r3
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	61da      	str	r2, [r3, #28]
    /* Send back first ready Weight to caller */  
    State->TouchWeight[0] = ((uint32_t)data[4] & FT6X06_P1_WEIGHT_BIT_MASK);
 8002490:	7b3b      	ldrb	r3, [r7, #12]
 8002492:	461a      	mov	r2, r3
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	615a      	str	r2, [r3, #20]
    /* Send back first ready Area to caller */  
    State->TouchArea[0] = ((uint32_t)data[5] & FT6X06_P1_MISC_BIT_MASK) >> FT6X06_P1_MISC_BIT_POSITION;
 8002498:	7b7b      	ldrb	r3, [r7, #13]
 800249a:	091b      	lsrs	r3, r3, #4
 800249c:	b2db      	uxtb	r3, r3
 800249e:	461a      	mov	r2, r3
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	625a      	str	r2, [r3, #36]	@ 0x24
    
    /* Send back first ready X position to caller */
    State->TouchX[1] = (((uint32_t)data[6] & FT6X06_P2_XH_TP_BIT_MASK) << 8) | ((uint32_t)data[7] & FT6X06_P2_XL_TP_BIT_MASK);
 80024a4:	7bbb      	ldrb	r3, [r7, #14]
 80024a6:	021b      	lsls	r3, r3, #8
 80024a8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80024ac:	7bfa      	ldrb	r2, [r7, #15]
 80024ae:	431a      	orrs	r2, r3
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	609a      	str	r2, [r3, #8]
    /* Send back first ready Y position to caller */
    State->TouchY[1] = (((uint32_t)data[8] & FT6X06_P2_YH_TP_BIT_MASK) << 8) | ((uint32_t)data[9] & FT6X06_P2_YL_TP_BIT_MASK);
 80024b4:	7c3b      	ldrb	r3, [r7, #16]
 80024b6:	021b      	lsls	r3, r3, #8
 80024b8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80024bc:	7c7a      	ldrb	r2, [r7, #17]
 80024be:	431a      	orrs	r2, r3
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	611a      	str	r2, [r3, #16]
    /* Send back first ready Event to caller */  
    State->TouchEvent[1] = (((uint32_t)data[6] & FT6X06_P2_XH_EF_BIT_MASK) >> FT6X06_P2_XH_EF_BIT_POSITION);
 80024c4:	7bbb      	ldrb	r3, [r7, #14]
 80024c6:	099b      	lsrs	r3, r3, #6
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	461a      	mov	r2, r3
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	621a      	str	r2, [r3, #32]
    /* Send back first ready Weight to caller */  
    State->TouchWeight[1] = ((uint32_t)data[10] & FT6X06_P2_WEIGHT_BIT_MASK);
 80024d0:	7cbb      	ldrb	r3, [r7, #18]
 80024d2:	461a      	mov	r2, r3
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	619a      	str	r2, [r3, #24]
    /* Send back first ready Area to caller */  
    State->TouchArea[1] = ((uint32_t)data[11] & FT6X06_P2_MISC_BIT_MASK) >> FT6X06_P2_MISC_BIT_POSITION;
 80024d8:	7cfb      	ldrb	r3, [r7, #19]
 80024da:	091b      	lsrs	r3, r3, #4
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	461a      	mov	r2, r3
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  
  return ret;  
 80024e4:	697b      	ldr	r3, [r7, #20]
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3718      	adds	r7, #24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <FT6X06_GetGesture>:
  * @param  pObj Component object pointer
  * @param  GestureId gesture ID
  * @retval Component status
  */
int32_t FT6X06_GetGesture(FT6X06_Object_t *pObj, uint8_t *GestureId)
{  
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b082      	sub	sp, #8
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
 80024f6:	6039      	str	r1, [r7, #0]
  return ft6x06_gest_id(&pObj->Ctx, GestureId);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	3318      	adds	r3, #24
 80024fc:	6839      	ldr	r1, [r7, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	f000 f8bb 	bl	800267a <ft6x06_gest_id>
 8002504:	4603      	mov	r3, r0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <FT6X06_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_EnableIT(FT6X06_Object_t *pObj)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b082      	sub	sp, #8
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
  return ft6x06_g_mode(&pObj->Ctx, FT6X06_G_MODE_INTERRUPT_TRIGGER);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3318      	adds	r3, #24
 800251a:	2101      	movs	r1, #1
 800251c:	4618      	mov	r0, r3
 800251e:	f000 f941 	bl	80027a4 <ft6x06_g_mode>
 8002522:	4603      	mov	r3, r0
}
 8002524:	4618      	mov	r0, r3
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <FT6X06_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_DisableIT(FT6X06_Object_t *pObj)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  return ft6x06_g_mode(&pObj->Ctx, FT6X06_G_MODE_INTERRUPT_POLLING);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3318      	adds	r3, #24
 8002538:	2100      	movs	r1, #0
 800253a:	4618      	mov	r0, r3
 800253c:	f000 f932 	bl	80027a4 <ft6x06_g_mode>
 8002540:	4603      	mov	r3, r0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <FT6X06_ITStatus>:
  *         @note : This feature is not supported by FT6X06.
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_ITStatus(const FT6X06_Object_t *pObj)
{
 800254a:	b480      	push	{r7}
 800254c:	b083      	sub	sp, #12
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  /* Always return FT6X06_OK as feature not supported by FT6X06 */
  return FT6X06_OK;
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <FT6X06_ClearIT>:
  *         @note : This feature is not supported by FT6X06.
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_ClearIT(const FT6X06_Object_t *pObj)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  /* Always return FT6X06_OK as feature not supported by FT6X06 */
  return FT6X06_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr

08002576 <FT6X06_DetectTouch>:
  * @param  pObj Component object pointer
  * @retval Number of active touches detected (can be 0, 1 or 2) or FT6X06_ERROR
  *         in case of error
  */
static int32_t FT6X06_DetectTouch(FT6X06_Object_t *pObj)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b084      	sub	sp, #16
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t nb_touch;
  
  /* Read register FT6X06_TD_STAT_REG to check number of touches detection */
  if(ft6x06_td_status(&pObj->Ctx, &nb_touch) != FT6X06_OK)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	3318      	adds	r3, #24
 8002582:	f107 020b 	add.w	r2, r7, #11
 8002586:	4611      	mov	r1, r2
 8002588:	4618      	mov	r0, r3
 800258a:	f000 f886 	bl	800269a <ft6x06_td_status>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <FT6X06_DetectTouch+0x26>
  {
    ret = FT6X06_ERROR;
 8002594:	f04f 33ff 	mov.w	r3, #4294967295
 8002598:	60fb      	str	r3, [r7, #12]
 800259a:	e007      	b.n	80025ac <FT6X06_DetectTouch+0x36>
  }
  else
  {
    if(nb_touch > FT6X06_MAX_NB_TOUCH)
 800259c:	7afb      	ldrb	r3, [r7, #11]
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d902      	bls.n	80025a8 <FT6X06_DetectTouch+0x32>
    {
      /* If invalid number of touch detected, set it to zero */
      ret = 0;
 80025a2:	2300      	movs	r3, #0
 80025a4:	60fb      	str	r3, [r7, #12]
 80025a6:	e001      	b.n	80025ac <FT6X06_DetectTouch+0x36>
    }
    else
    {
      ret = (int32_t)nb_touch;
 80025a8:	7afb      	ldrb	r3, [r7, #11]
 80025aa:	60fb      	str	r3, [r7, #12]
    }
  }
  return ret;
 80025ac:	68fb      	ldr	r3, [r7, #12]
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <ReadRegWrap>:
  * @param  pData The target register value to be read
  * @param  Length buffer size to be read
  * @retval Component status.
  */
static int32_t ReadRegWrap(const void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 80025b6:	b590      	push	{r4, r7, lr}
 80025b8:	b087      	sub	sp, #28
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	60f8      	str	r0, [r7, #12]
 80025be:	607a      	str	r2, [r7, #4]
 80025c0:	461a      	mov	r2, r3
 80025c2:	460b      	mov	r3, r1
 80025c4:	72fb      	strb	r3, [r7, #11]
 80025c6:	4613      	mov	r3, r2
 80025c8:	813b      	strh	r3, [r7, #8]
  const FT6X06_Object_t *pObj = (const FT6X06_Object_t *)handle;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	691c      	ldr	r4, [r3, #16]
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	8918      	ldrh	r0, [r3, #8]
 80025d6:	7afb      	ldrb	r3, [r7, #11]
 80025d8:	b299      	uxth	r1, r3
 80025da:	893b      	ldrh	r3, [r7, #8]
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	47a0      	blx	r4
 80025e0:	4603      	mov	r3, r0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	371c      	adds	r7, #28
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd90      	pop	{r4, r7, pc}

080025ea <WriteRegWrap>:
  * @param  pData The target register value to be written
  * @param  Length buffer size to be written
  * @retval Component status.
  */
static int32_t WriteRegWrap(const void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 80025ea:	b590      	push	{r4, r7, lr}
 80025ec:	b087      	sub	sp, #28
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	60f8      	str	r0, [r7, #12]
 80025f2:	607a      	str	r2, [r7, #4]
 80025f4:	461a      	mov	r2, r3
 80025f6:	460b      	mov	r3, r1
 80025f8:	72fb      	strb	r3, [r7, #11]
 80025fa:	4613      	mov	r3, r2
 80025fc:	813b      	strh	r3, [r7, #8]
  const FT6X06_Object_t *pObj = (const FT6X06_Object_t *)handle;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	68dc      	ldr	r4, [r3, #12]
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	8918      	ldrh	r0, [r3, #8]
 800260a:	7afb      	ldrb	r3, [r7, #11]
 800260c:	b299      	uxth	r1, r3
 800260e:	893b      	ldrh	r3, [r7, #8]
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	47a0      	blx	r4
 8002614:	4603      	mov	r3, r0
}
 8002616:	4618      	mov	r0, r3
 8002618:	371c      	adds	r7, #28
 800261a:	46bd      	mov	sp, r7
 800261c:	bd90      	pop	{r4, r7, pc}

0800261e <ft6x06_read_reg>:
*                 I2C or SPI reading functions
* Input         : Register Address, length of buffer
* Output        : pdata Read
*******************************************************************************/
int32_t ft6x06_read_reg(const ft6x06_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint16_t length)
{
 800261e:	b590      	push	{r4, r7, lr}
 8002620:	b085      	sub	sp, #20
 8002622:	af00      	add	r7, sp, #0
 8002624:	60f8      	str	r0, [r7, #12]
 8002626:	607a      	str	r2, [r7, #4]
 8002628:	461a      	mov	r2, r3
 800262a:	460b      	mov	r3, r1
 800262c:	72fb      	strb	r3, [r7, #11]
 800262e:	4613      	mov	r3, r2
 8002630:	813b      	strh	r3, [r7, #8]
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	685c      	ldr	r4, [r3, #4]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6898      	ldr	r0, [r3, #8]
 800263a:	893b      	ldrh	r3, [r7, #8]
 800263c:	7af9      	ldrb	r1, [r7, #11]
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	47a0      	blx	r4
 8002642:	4603      	mov	r3, r0
}
 8002644:	4618      	mov	r0, r3
 8002646:	3714      	adds	r7, #20
 8002648:	46bd      	mov	sp, r7
 800264a:	bd90      	pop	{r4, r7, pc}

0800264c <ft6x06_write_reg>:
*                 I2C or SPI writing function
* Input         : Register Address, pdata to be written, length of buffer
* Output        : None
*******************************************************************************/
int32_t ft6x06_write_reg(const ft6x06_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint16_t length)
{
 800264c:	b590      	push	{r4, r7, lr}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	607a      	str	r2, [r7, #4]
 8002656:	461a      	mov	r2, r3
 8002658:	460b      	mov	r3, r1
 800265a:	72fb      	strb	r3, [r7, #11]
 800265c:	4613      	mov	r3, r2
 800265e:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681c      	ldr	r4, [r3, #0]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6898      	ldr	r0, [r3, #8]
 8002668:	893b      	ldrh	r3, [r7, #8]
 800266a:	7af9      	ldrb	r1, [r7, #11]
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	47a0      	blx	r4
 8002670:	4603      	mov	r3, r0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3714      	adds	r7, #20
 8002676:	46bd      	mov	sp, r7
 8002678:	bd90      	pop	{r4, r7, pc}

0800267a <ft6x06_gest_id>:
* Input          : Pointer to uint8_t
* Output         : Status of GEST_ID register
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_gest_id(const ft6x06_ctx_t *ctx, uint8_t *value)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b082      	sub	sp, #8
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
 8002682:	6039      	str	r1, [r7, #0]
  return ft6x06_read_reg(ctx, FT6X06_GEST_ID_REG, value, 1);
 8002684:	2301      	movs	r3, #1
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	2101      	movs	r1, #1
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f7ff ffc7 	bl	800261e <ft6x06_read_reg>
 8002690:	4603      	mov	r3, r0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <ft6x06_td_status>:
* Input          : Pointer to uint8_t
* Output         : Status of TD_STATUS register
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_td_status(const ft6x06_ctx_t *ctx, uint8_t *value)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b084      	sub	sp, #16
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
 80026a2:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = ft6x06_read_reg(ctx, FT6X06_TD_STAT_REG, (uint8_t *)value, 1);
 80026a4:	2301      	movs	r3, #1
 80026a6:	683a      	ldr	r2, [r7, #0]
 80026a8:	2102      	movs	r1, #2
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7ff ffb7 	bl	800261e <ft6x06_read_reg>
 80026b0:	60f8      	str	r0, [r7, #12]
  
  if(ret == 0)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d10a      	bne.n	80026ce <ft6x06_td_status+0x34>
  {
    *value &= FT6X06_TD_STATUS_BIT_MASK; 
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	f003 030f 	and.w	r3, r3, #15
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	701a      	strb	r2, [r3, #0]
    *value = *value >> FT6X06_TD_STATUS_BIT_POSITION; 
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	781a      	ldrb	r2, [r3, #0]
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 80026ce:	68fb      	ldr	r3, [r7, #12]
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3710      	adds	r7, #16
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <ft6x06_radian_value>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_radian_value(const ft6x06_ctx_t *ctx, uint8_t value)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	460b      	mov	r3, r1
 80026e2:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_RADIAN_VALUE_REG, &value, 1);
 80026e4:	1cfa      	adds	r2, r7, #3
 80026e6:	2301      	movs	r3, #1
 80026e8:	2191      	movs	r1, #145	@ 0x91
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7ff ffae 	bl	800264c <ft6x06_write_reg>
 80026f0:	4603      	mov	r3, r0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <ft6x06_offset_left_right>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_offset_left_right(const ft6x06_ctx_t *ctx, uint8_t value)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
 8002702:	460b      	mov	r3, r1
 8002704:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_OFFSET_LR_REG, &value, 1);
 8002706:	1cfa      	adds	r2, r7, #3
 8002708:	2301      	movs	r3, #1
 800270a:	2192      	movs	r1, #146	@ 0x92
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f7ff ff9d 	bl	800264c <ft6x06_write_reg>
 8002712:	4603      	mov	r3, r0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <ft6x06_offset_up_down>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_offset_up_down(const ft6x06_ctx_t *ctx, uint8_t value)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	460b      	mov	r3, r1
 8002726:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_OFFSET_UD_REG, &value, 1);
 8002728:	1cfa      	adds	r2, r7, #3
 800272a:	2301      	movs	r3, #1
 800272c:	2193      	movs	r1, #147	@ 0x93
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f7ff ff8c 	bl	800264c <ft6x06_write_reg>
 8002734:	4603      	mov	r3, r0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <ft6x06_disatnce_left_right>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_disatnce_left_right(const ft6x06_ctx_t *ctx, uint8_t value)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b082      	sub	sp, #8
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
 8002746:	460b      	mov	r3, r1
 8002748:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_DISTANCE_LR_REG, &value, 1);
 800274a:	1cfa      	adds	r2, r7, #3
 800274c:	2301      	movs	r3, #1
 800274e:	2194      	movs	r1, #148	@ 0x94
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f7ff ff7b 	bl	800264c <ft6x06_write_reg>
 8002756:	4603      	mov	r3, r0
}
 8002758:	4618      	mov	r0, r3
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <ft6x06_distance_up_down>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_distance_up_down(const ft6x06_ctx_t *ctx, uint8_t value)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	460b      	mov	r3, r1
 800276a:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_DISTANCE_UD_REG, &value, 1);
 800276c:	1cfa      	adds	r2, r7, #3
 800276e:	2301      	movs	r3, #1
 8002770:	2195      	movs	r1, #149	@ 0x95
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7ff ff6a 	bl	800264c <ft6x06_write_reg>
 8002778:	4603      	mov	r3, r0
}
 800277a:	4618      	mov	r0, r3
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <ft6x06_distance_zoom>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_distance_zoom(const ft6x06_ctx_t *ctx, uint8_t value)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b082      	sub	sp, #8
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
 800278a:	460b      	mov	r3, r1
 800278c:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_DISTANCE_ZOOM_REG, &value, 1);
 800278e:	1cfa      	adds	r2, r7, #3
 8002790:	2301      	movs	r3, #1
 8002792:	2196      	movs	r1, #150	@ 0x96
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff ff59 	bl	800264c <ft6x06_write_reg>
 800279a:	4603      	mov	r3, r0
}
 800279c:	4618      	mov	r0, r3
 800279e:	3708      	adds	r7, #8
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <ft6x06_g_mode>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_g_mode(const ft6x06_ctx_t *ctx, uint8_t value)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	460b      	mov	r3, r1
 80027ae:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_GMODE_REG, &value, 1);
 80027b0:	1cfa      	adds	r2, r7, #3
 80027b2:	2301      	movs	r3, #1
 80027b4:	21a4      	movs	r1, #164	@ 0xa4
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f7ff ff48 	bl	800264c <ft6x06_write_reg>
 80027bc:	4603      	mov	r3, r0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <ft6x06_chip_id>:
* Input          : Pointer to uint8_t
* Output         : Status of FT6X06_CHIP_ID register
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_chip_id(const ft6x06_ctx_t *ctx, uint8_t *value)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b084      	sub	sp, #16
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
 80027ce:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = ft6x06_read_reg(ctx, FT6X06_CHIP_ID_REG, (uint8_t *)value, 1);
 80027d0:	2301      	movs	r3, #1
 80027d2:	683a      	ldr	r2, [r7, #0]
 80027d4:	21a8      	movs	r1, #168	@ 0xa8
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f7ff ff21 	bl	800261e <ft6x06_read_reg>
 80027dc:	60f8      	str	r0, [r7, #12]
  
  if(ret == 0)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d107      	bne.n	80027f4 <ft6x06_chip_id+0x2e>
  {
    *value &= FT6X06_CHIP_ID_BIT_MASK; 
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	781a      	ldrb	r2, [r3, #0]
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	701a      	strb	r2, [r3, #0]
    *value = *value >> FT6X06_CHIP_ID_BIT_POSITION; 
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	781a      	ldrb	r2, [r3, #0]
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 80027f4:	68fb      	ldr	r3, [r7, #12]
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <MX25LM51245G_GetFlashInfo>:
  * @brief  Get Flash information
  * @param  pInfo pointer to information structure
  * @retval error status
  */
int32_t MX25LM51245G_GetFlashInfo(MX25LM51245G_Info_t *pInfo)
{
 80027fe:	b480      	push	{r7}
 8002800:	b083      	sub	sp, #12
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
  /* Configure the structure with the memory configuration */
  pInfo->FlashSize              = MX25LM51245G_FLASH_SIZE;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800280c:	601a      	str	r2, [r3, #0]
  pInfo->EraseSectorSize        = MX25LM51245G_SECTOR_64K;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002814:	605a      	str	r2, [r3, #4]
  pInfo->EraseSectorsNumber     = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_SECTOR_64K);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800281c:	609a      	str	r2, [r3, #8]
  pInfo->EraseSubSectorSize     = MX25LM51245G_SUBSECTOR_4K;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002824:	60da      	str	r2, [r3, #12]
  pInfo->EraseSubSectorNumber   = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_SUBSECTOR_4K);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800282c:	611a      	str	r2, [r3, #16]
  pInfo->EraseSubSector1Size    = MX25LM51245G_SUBSECTOR_4K;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002834:	615a      	str	r2, [r3, #20]
  pInfo->EraseSubSector1Number  = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_SUBSECTOR_4K);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800283c:	619a      	str	r2, [r3, #24]
  pInfo->ProgPageSize           = MX25LM51245G_PAGE_SIZE;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002844:	61da      	str	r2, [r3, #28]
  pInfo->ProgPagesNumber        = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_PAGE_SIZE);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800284c:	621a      	str	r2, [r3, #32]

  return MX25LM51245G_OK;
 800284e:	2300      	movs	r3, #0
};
 8002850:	4618      	mov	r0, r3
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr

0800285c <MX25LM51245G_AutoPollingMemReady>:
  * @param  Rate Transfer rate
  * @retval error status
  */
int32_t MX25LM51245G_AutoPollingMemReady(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                         MX25LM51245G_Transfer_t Rate)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b09c      	sub	sp, #112	@ 0x70
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	460b      	mov	r3, r1
 8002866:	70fb      	strb	r3, [r7, #3]
 8002868:	4613      	mov	r3, r2
 800286a:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef  s_command = {0};
 800286c:	f107 0320 	add.w	r3, r7, #32
 8002870:	2250      	movs	r2, #80	@ 0x50
 8002872:	2100      	movs	r1, #0
 8002874:	4618      	mov	r0, r3
 8002876:	f015 fe8b 	bl	8018590 <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
 800287a:	f107 030c 	add.w	r3, r7, #12
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	605a      	str	r2, [r3, #4]
 8002884:	609a      	str	r2, [r3, #8]
 8002886:	60da      	str	r2, [r3, #12]
 8002888:	611a      	str	r2, [r3, #16]

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 800288a:	78fb      	ldrb	r3, [r7, #3]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d105      	bne.n	800289c <MX25LM51245G_AutoPollingMemReady+0x40>
 8002890:	78bb      	ldrb	r3, [r7, #2]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d102      	bne.n	800289c <MX25LM51245G_AutoPollingMemReady+0x40>
  {
    return MX25LM51245G_ERROR;
 8002896:	f04f 33ff 	mov.w	r3, #4294967295
 800289a:	e08d      	b.n	80029b8 <MX25LM51245G_AutoPollingMemReady+0x15c>
  }

  /* Configure automatic polling mode to wait for memory ready */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 800289c:	2300      	movs	r3, #0
 800289e:	623b      	str	r3, [r7, #32]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 80028a0:	2300      	movs	r3, #0
 80028a2:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 80028a4:	78fb      	ldrb	r3, [r7, #3]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <MX25LM51245G_AutoPollingMemReady+0x52>
 80028aa:	2301      	movs	r3, #1
 80028ac:	e000      	b.n	80028b0 <MX25LM51245G_AutoPollingMemReady+0x54>
 80028ae:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 80028b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80028b2:	78bb      	ldrb	r3, [r7, #2]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d101      	bne.n	80028bc <MX25LM51245G_AutoPollingMemReady+0x60>
 80028b8:	2308      	movs	r3, #8
 80028ba:	e000      	b.n	80028be <MX25LM51245G_AutoPollingMemReady+0x62>
 80028bc:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 80028be:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 80028c0:	78fb      	ldrb	r3, [r7, #3]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <MX25LM51245G_AutoPollingMemReady+0x6e>
 80028c6:	2300      	movs	r3, #0
 80028c8:	e000      	b.n	80028cc <MX25LM51245G_AutoPollingMemReady+0x70>
 80028ca:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 80028cc:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_READ_STATUS_REG_CMD
                                 : MX25LM51245G_OCTA_READ_STATUS_REG_CMD;
 80028ce:	78fb      	ldrb	r3, [r7, #3]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d101      	bne.n	80028d8 <MX25LM51245G_AutoPollingMemReady+0x7c>
 80028d4:	2305      	movs	r3, #5
 80028d6:	e001      	b.n	80028dc <MX25LM51245G_AutoPollingMemReady+0x80>
 80028d8:	f240 53fa 	movw	r3, #1530	@ 0x5fa
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 80028dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
 80028de:	78fb      	ldrb	r3, [r7, #3]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d101      	bne.n	80028e8 <MX25LM51245G_AutoPollingMemReady+0x8c>
 80028e4:	2300      	movs	r3, #0
 80028e6:	e001      	b.n	80028ec <MX25LM51245G_AutoPollingMemReady+0x90>
 80028e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
 80028ee:	78bb      	ldrb	r3, [r7, #2]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d102      	bne.n	80028fa <MX25LM51245G_AutoPollingMemReady+0x9e>
 80028f4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80028f8:	e000      	b.n	80028fc <MX25LM51245G_AutoPollingMemReady+0xa0>
 80028fa:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
 80028fc:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 80028fe:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002902:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Address            = 0U;
 8002904:	2300      	movs	r3, #0
 8002906:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002908:	2300      	movs	r3, #0
 800290a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 800290c:	78fb      	ldrb	r3, [r7, #3]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d102      	bne.n	8002918 <MX25LM51245G_AutoPollingMemReady+0xbc>
 8002912:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002916:	e001      	b.n	800291c <MX25LM51245G_AutoPollingMemReady+0xc0>
 8002918:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800291c:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
 800291e:	78bb      	ldrb	r3, [r7, #2]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d102      	bne.n	800292a <MX25LM51245G_AutoPollingMemReady+0xce>
 8002924:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002928:	e000      	b.n	800292c <MX25LM51245G_AutoPollingMemReady+0xd0>
 800292a:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
 800292c:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25LM51245G_DTR_TRANSFER)
 800292e:	78fb      	ldrb	r3, [r7, #3]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d006      	beq.n	8002942 <MX25LM51245G_AutoPollingMemReady+0xe6>
 8002934:	78bb      	ldrb	r3, [r7, #2]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d101      	bne.n	800293e <MX25LM51245G_AutoPollingMemReady+0xe2>
 800293a:	2305      	movs	r3, #5
 800293c:	e002      	b.n	8002944 <MX25LM51245G_AutoPollingMemReady+0xe8>
 800293e:	2304      	movs	r3, #4
 8002940:	e000      	b.n	8002944 <MX25LM51245G_AutoPollingMemReady+0xe8>
 8002942:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
 8002944:	667b      	str	r3, [r7, #100]	@ 0x64
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
 8002946:	78bb      	ldrb	r3, [r7, #2]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d101      	bne.n	8002950 <MX25LM51245G_AutoPollingMemReady+0xf4>
 800294c:	2302      	movs	r3, #2
 800294e:	e000      	b.n	8002952 <MX25LM51245G_AutoPollingMemReady+0xf6>
 8002950:	2301      	movs	r3, #1
 8002952:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DQSMode            = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
 8002954:	78bb      	ldrb	r3, [r7, #2]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d102      	bne.n	8002960 <MX25LM51245G_AutoPollingMemReady+0x104>
 800295a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800295e:	e000      	b.n	8002962 <MX25LM51245G_AutoPollingMemReady+0x106>
 8002960:	2300      	movs	r3, #0
 8002962:	66bb      	str	r3, [r7, #104]	@ 0x68
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002964:	2300      	movs	r3, #0
 8002966:	66fb      	str	r3, [r7, #108]	@ 0x6c

  s_config.MatchValue         = 0U;
 8002968:	2300      	movs	r3, #0
 800296a:	60fb      	str	r3, [r7, #12]
  s_config.MatchMask          = MX25LM51245G_SR_WIP;
 800296c:	2301      	movs	r3, #1
 800296e:	613b      	str	r3, [r7, #16]
  s_config.MatchMode          = HAL_XSPI_MATCH_MODE_AND;
 8002970:	2300      	movs	r3, #0
 8002972:	617b      	str	r3, [r7, #20]
  s_config.IntervalTime      = MX25LM51245G_AUTOPOLLING_INTERVAL_TIME;
 8002974:	2310      	movs	r3, #16
 8002976:	61fb      	str	r3, [r7, #28]
  s_config.AutomaticStop = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
 8002978:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800297c:	61bb      	str	r3, [r7, #24]

  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800297e:	f107 0320 	add.w	r3, r7, #32
 8002982:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002986:	4619      	mov	r1, r3
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f012 fd85 	bl	8015498 <HAL_XSPI_Command>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d002      	beq.n	800299a <MX25LM51245G_AutoPollingMemReady+0x13e>
  {
    return MX25LM51245G_ERROR;
 8002994:	f04f 33ff 	mov.w	r3, #4294967295
 8002998:	e00e      	b.n	80029b8 <MX25LM51245G_AutoPollingMemReady+0x15c>
  }

  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800299a:	f107 030c 	add.w	r3, r7, #12
 800299e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029a2:	4619      	mov	r1, r3
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f012 ff1d 	bl	80157e4 <HAL_XSPI_AutoPolling>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d002      	beq.n	80029b6 <MX25LM51245G_AutoPollingMemReady+0x15a>
  {
    return MX25LM51245G_ERROR;
 80029b0:	f04f 33ff 	mov.w	r3, #4294967295
 80029b4:	e000      	b.n	80029b8 <MX25LM51245G_AutoPollingMemReady+0x15c>
  }

  return MX25LM51245G_OK;
 80029b6:	2300      	movs	r3, #0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3770      	adds	r7, #112	@ 0x70
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <MX25LM51245G_WriteEnable>:
  * @param  Mode Interface mode
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25LM51245G_WriteEnable(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b09c      	sub	sp, #112	@ 0x70
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	460b      	mov	r3, r1
 80029ca:	70fb      	strb	r3, [r7, #3]
 80029cc:	4613      	mov	r3, r2
 80029ce:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef     s_command = {0};
 80029d0:	f107 0320 	add.w	r3, r7, #32
 80029d4:	2250      	movs	r2, #80	@ 0x50
 80029d6:	2100      	movs	r1, #0
 80029d8:	4618      	mov	r0, r3
 80029da:	f015 fdd9 	bl	8018590 <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
 80029de:	f107 030c 	add.w	r3, r7, #12
 80029e2:	2200      	movs	r2, #0
 80029e4:	601a      	str	r2, [r3, #0]
 80029e6:	605a      	str	r2, [r3, #4]
 80029e8:	609a      	str	r2, [r3, #8]
 80029ea:	60da      	str	r2, [r3, #12]
 80029ec:	611a      	str	r2, [r3, #16]

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 80029ee:	78fb      	ldrb	r3, [r7, #3]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d105      	bne.n	8002a00 <MX25LM51245G_WriteEnable+0x40>
 80029f4:	78bb      	ldrb	r3, [r7, #2]
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d102      	bne.n	8002a00 <MX25LM51245G_WriteEnable+0x40>
  {
    return MX25LM51245G_ERROR;
 80029fa:	f04f 33ff 	mov.w	r3, #4294967295
 80029fe:	e0ab      	b.n	8002b58 <MX25LM51245G_WriteEnable+0x198>
  }

  /* Initialize the write enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8002a00:	2300      	movs	r3, #0
 8002a02:	623b      	str	r3, [r7, #32]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8002a04:	2300      	movs	r3, #0
 8002a06:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8002a08:	78fb      	ldrb	r3, [r7, #3]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <MX25LM51245G_WriteEnable+0x52>
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e000      	b.n	8002a14 <MX25LM51245G_WriteEnable+0x54>
 8002a12:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 8002a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8002a16:	78bb      	ldrb	r3, [r7, #2]
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d101      	bne.n	8002a20 <MX25LM51245G_WriteEnable+0x60>
 8002a1c:	2308      	movs	r3, #8
 8002a1e:	e000      	b.n	8002a22 <MX25LM51245G_WriteEnable+0x62>
 8002a20:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002a22:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002a24:	78fb      	ldrb	r3, [r7, #3]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <MX25LM51245G_WriteEnable+0x6e>
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	e000      	b.n	8002a30 <MX25LM51245G_WriteEnable+0x70>
 8002a2e:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002a30:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_WRITE_ENABLE_CMD
                                 : MX25LM51245G_OCTA_WRITE_ENABLE_CMD;
 8002a32:	78fb      	ldrb	r3, [r7, #3]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <MX25LM51245G_WriteEnable+0x7c>
 8002a38:	2306      	movs	r3, #6
 8002a3a:	e001      	b.n	8002a40 <MX25LM51245G_WriteEnable+0x80>
 8002a3c:	f240 63f9 	movw	r3, #1785	@ 0x6f9
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002a40:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8002a42:	2300      	movs	r3, #0
 8002a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002a46:	2300      	movs	r3, #0
 8002a48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DummyCycles        = 0U;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	667b      	str	r3, [r7, #100]	@ 0x64
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8002a52:	2300      	movs	r3, #0
 8002a54:	66bb      	str	r3, [r7, #104]	@ 0x68
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002a56:	2300      	movs	r3, #0
 8002a58:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002a5a:	f107 0320 	add.w	r3, r7, #32
 8002a5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a62:	4619      	mov	r1, r3
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f012 fd17 	bl	8015498 <HAL_XSPI_Command>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d002      	beq.n	8002a76 <MX25LM51245G_WriteEnable+0xb6>
  {
    return MX25LM51245G_ERROR;
 8002a70:	f04f 33ff 	mov.w	r3, #4294967295
 8002a74:	e070      	b.n	8002b58 <MX25LM51245G_WriteEnable+0x198>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_command.Instruction    = (Mode == MX25LM51245G_SPI_MODE)
                             ? MX25LM51245G_READ_STATUS_REG_CMD
                             : MX25LM51245G_OCTA_READ_STATUS_REG_CMD;
 8002a76:	78fb      	ldrb	r3, [r7, #3]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d101      	bne.n	8002a80 <MX25LM51245G_WriteEnable+0xc0>
 8002a7c:	2305      	movs	r3, #5
 8002a7e:	e001      	b.n	8002a84 <MX25LM51245G_WriteEnable+0xc4>
 8002a80:	f240 53fa 	movw	r3, #1530	@ 0x5fa
  s_command.Instruction    = (Mode == MX25LM51245G_SPI_MODE)
 8002a84:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode    = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
 8002a86:	78fb      	ldrb	r3, [r7, #3]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d101      	bne.n	8002a90 <MX25LM51245G_WriteEnable+0xd0>
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	e001      	b.n	8002a94 <MX25LM51245G_WriteEnable+0xd4>
 8002a90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AddressDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                             ? HAL_XSPI_ADDRESS_DTR_ENABLE
                             : HAL_XSPI_ADDRESS_DTR_DISABLE;
 8002a96:	78bb      	ldrb	r3, [r7, #2]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d102      	bne.n	8002aa2 <MX25LM51245G_WriteEnable+0xe2>
 8002a9c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002aa0:	e000      	b.n	8002aa4 <MX25LM51245G_WriteEnable+0xe4>
 8002aa2:	2300      	movs	r3, #0
  s_command.AddressDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002aa4:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.AddressWidth    = HAL_XSPI_ADDRESS_32_BITS;
 8002aa6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002aaa:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Address        = 0U;
 8002aac:	2300      	movs	r3, #0
 8002aae:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DataMode       = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 8002ab0:	78fb      	ldrb	r3, [r7, #3]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d102      	bne.n	8002abc <MX25LM51245G_WriteEnable+0xfc>
 8002ab6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002aba:	e001      	b.n	8002ac0 <MX25LM51245G_WriteEnable+0x100>
 8002abc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002ac0:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DataDTRMode    = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DATA_DTR_ENABLE : HAL_XSPI_DATA_DTR_DISABLE;
 8002ac2:	78bb      	ldrb	r3, [r7, #2]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d102      	bne.n	8002ace <MX25LM51245G_WriteEnable+0x10e>
 8002ac8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002acc:	e000      	b.n	8002ad0 <MX25LM51245G_WriteEnable+0x110>
 8002ace:	2300      	movs	r3, #0
 8002ad0:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DummyCycles    = (Mode == MX25LM51245G_SPI_MODE)
                             ? 0U
                             : ((Rate == MX25LM51245G_DTR_TRANSFER)
 8002ad2:	78fb      	ldrb	r3, [r7, #3]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d006      	beq.n	8002ae6 <MX25LM51245G_WriteEnable+0x126>
 8002ad8:	78bb      	ldrb	r3, [r7, #2]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d101      	bne.n	8002ae2 <MX25LM51245G_WriteEnable+0x122>
 8002ade:	2305      	movs	r3, #5
 8002ae0:	e002      	b.n	8002ae8 <MX25LM51245G_WriteEnable+0x128>
 8002ae2:	2304      	movs	r3, #4
 8002ae4:	e000      	b.n	8002ae8 <MX25LM51245G_WriteEnable+0x128>
 8002ae6:	2300      	movs	r3, #0
  s_command.DummyCycles    = (Mode == MX25LM51245G_SPI_MODE)
 8002ae8:	667b      	str	r3, [r7, #100]	@ 0x64
                                ? DUMMY_CYCLES_REG_OCTAL_DTR
                                : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength         = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
 8002aea:	78bb      	ldrb	r3, [r7, #2]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d101      	bne.n	8002af4 <MX25LM51245G_WriteEnable+0x134>
 8002af0:	2302      	movs	r3, #2
 8002af2:	e000      	b.n	8002af6 <MX25LM51245G_WriteEnable+0x136>
 8002af4:	2301      	movs	r3, #1
 8002af6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DQSMode        = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
 8002af8:	78bb      	ldrb	r3, [r7, #2]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d102      	bne.n	8002b04 <MX25LM51245G_WriteEnable+0x144>
 8002afe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002b02:	e000      	b.n	8002b06 <MX25LM51245G_WriteEnable+0x146>
 8002b04:	2300      	movs	r3, #0
 8002b06:	66bb      	str	r3, [r7, #104]	@ 0x68

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002b08:	f107 0320 	add.w	r3, r7, #32
 8002b0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b10:	4619      	mov	r1, r3
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f012 fcc0 	bl	8015498 <HAL_XSPI_Command>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d002      	beq.n	8002b24 <MX25LM51245G_WriteEnable+0x164>
  {
    return MX25LM51245G_ERROR;
 8002b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b22:	e019      	b.n	8002b58 <MX25LM51245G_WriteEnable+0x198>
  }

  s_config.MatchValue           = 2U;
 8002b24:	2302      	movs	r3, #2
 8002b26:	60fb      	str	r3, [r7, #12]
  s_config.MatchMask            = 2U;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	613b      	str	r3, [r7, #16]
  s_config.MatchMode       = HAL_XSPI_MATCH_MODE_AND;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	617b      	str	r3, [r7, #20]
  s_config.IntervalTime        = MX25LM51245G_AUTOPOLLING_INTERVAL_TIME;
 8002b30:	2310      	movs	r3, #16
 8002b32:	61fb      	str	r3, [r7, #28]
  s_config.AutomaticStop   = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
 8002b34:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b38:	61bb      	str	r3, [r7, #24]

  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002b3a:	f107 030c 	add.w	r3, r7, #12
 8002b3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b42:	4619      	mov	r1, r3
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f012 fe4d 	bl	80157e4 <HAL_XSPI_AutoPolling>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d002      	beq.n	8002b56 <MX25LM51245G_WriteEnable+0x196>
  {
    return MX25LM51245G_ERROR;
 8002b50:	f04f 33ff 	mov.w	r3, #4294967295
 8002b54:	e000      	b.n	8002b58 <MX25LM51245G_WriteEnable+0x198>
  }

  return MX25LM51245G_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3770      	adds	r7, #112	@ 0x70
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <MX25LM51245G_WriteCfg2Register>:
  * @param  Value Value to write to configuration register
  * @retval error status
  */
int32_t MX25LM51245G_WriteCfg2Register(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                       MX25LM51245G_Transfer_t Rate, uint32_t WriteAddr, uint8_t Value)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b098      	sub	sp, #96	@ 0x60
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	607b      	str	r3, [r7, #4]
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	72fb      	strb	r3, [r7, #11]
 8002b6e:	4613      	mov	r3, r2
 8002b70:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
 8002b72:	f107 0310 	add.w	r3, r7, #16
 8002b76:	2250      	movs	r2, #80	@ 0x50
 8002b78:	2100      	movs	r1, #0
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f015 fd08 	bl	8018590 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 8002b80:	7afb      	ldrb	r3, [r7, #11]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d105      	bne.n	8002b92 <MX25LM51245G_WriteCfg2Register+0x32>
 8002b86:	7abb      	ldrb	r3, [r7, #10]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d102      	bne.n	8002b92 <MX25LM51245G_WriteCfg2Register+0x32>
  {
    return MX25LM51245G_ERROR;
 8002b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b90:	e077      	b.n	8002c82 <MX25LM51245G_WriteCfg2Register+0x122>
  }

  /* Initialize the writing of configuration register 2 */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8002b92:	2300      	movs	r3, #0
 8002b94:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8002b96:	2300      	movs	r3, #0
 8002b98:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8002b9a:	7afb      	ldrb	r3, [r7, #11]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d101      	bne.n	8002ba4 <MX25LM51245G_WriteCfg2Register+0x44>
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e000      	b.n	8002ba6 <MX25LM51245G_WriteCfg2Register+0x46>
 8002ba4:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 8002ba6:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8002ba8:	7abb      	ldrb	r3, [r7, #10]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d101      	bne.n	8002bb2 <MX25LM51245G_WriteCfg2Register+0x52>
 8002bae:	2308      	movs	r3, #8
 8002bb0:	e000      	b.n	8002bb4 <MX25LM51245G_WriteCfg2Register+0x54>
 8002bb2:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002bb6:	7afb      	ldrb	r3, [r7, #11]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d101      	bne.n	8002bc0 <MX25LM51245G_WriteCfg2Register+0x60>
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	e000      	b.n	8002bc2 <MX25LM51245G_WriteCfg2Register+0x62>
 8002bc0:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002bc2:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_WRITE_CFG_REG2_CMD
                                 : MX25LM51245G_OCTA_WRITE_CFG_REG2_CMD;
 8002bc4:	7afb      	ldrb	r3, [r7, #11]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d101      	bne.n	8002bce <MX25LM51245G_WriteCfg2Register+0x6e>
 8002bca:	2372      	movs	r3, #114	@ 0x72
 8002bcc:	e001      	b.n	8002bd2 <MX25LM51245G_WriteCfg2Register+0x72>
 8002bce:	f247 238d 	movw	r3, #29325	@ 0x728d
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002bd2:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
 8002bd4:	7afb      	ldrb	r3, [r7, #11]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d102      	bne.n	8002be0 <MX25LM51245G_WriteCfg2Register+0x80>
 8002bda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bde:	e001      	b.n	8002be4 <MX25LM51245G_WriteCfg2Register+0x84>
 8002be0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
 8002be6:	7abb      	ldrb	r3, [r7, #10]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d102      	bne.n	8002bf2 <MX25LM51245G_WriteCfg2Register+0x92>
 8002bec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002bf0:	e000      	b.n	8002bf4 <MX25LM51245G_WriteCfg2Register+0x94>
 8002bf2:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002bf4:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 8002bf6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002bfa:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Address            = WriteAddr;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002c00:	2300      	movs	r3, #0
 8002c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 8002c04:	7afb      	ldrb	r3, [r7, #11]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d102      	bne.n	8002c10 <MX25LM51245G_WriteCfg2Register+0xb0>
 8002c0a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c0e:	e001      	b.n	8002c14 <MX25LM51245G_WriteCfg2Register+0xb4>
 8002c10:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002c14:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
 8002c16:	7abb      	ldrb	r3, [r7, #10]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d102      	bne.n	8002c22 <MX25LM51245G_WriteCfg2Register+0xc2>
 8002c1c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002c20:	e000      	b.n	8002c24 <MX25LM51245G_WriteCfg2Register+0xc4>
 8002c22:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002c24:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = 0U;
 8002c26:	2300      	movs	r3, #0
 8002c28:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength             = (Mode == MX25LM51245G_SPI_MODE) ? 1U : ((Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U);
 8002c2a:	7afb      	ldrb	r3, [r7, #11]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d006      	beq.n	8002c3e <MX25LM51245G_WriteCfg2Register+0xde>
 8002c30:	7abb      	ldrb	r3, [r7, #10]
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d101      	bne.n	8002c3a <MX25LM51245G_WriteCfg2Register+0xda>
 8002c36:	2302      	movs	r3, #2
 8002c38:	e002      	b.n	8002c40 <MX25LM51245G_WriteCfg2Register+0xe0>
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e000      	b.n	8002c40 <MX25LM51245G_WriteCfg2Register+0xe0>
 8002c3e:	2301      	movs	r3, #1
 8002c40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8002c42:	2300      	movs	r3, #0
 8002c44:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002c46:	2300      	movs	r3, #0
 8002c48:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002c4a:	f107 0310 	add.w	r3, r7, #16
 8002c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c52:	4619      	mov	r1, r3
 8002c54:	68f8      	ldr	r0, [r7, #12]
 8002c56:	f012 fc1f 	bl	8015498 <HAL_XSPI_Command>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d002      	beq.n	8002c66 <MX25LM51245G_WriteCfg2Register+0x106>
  {
    return MX25LM51245G_ERROR;
 8002c60:	f04f 33ff 	mov.w	r3, #4294967295
 8002c64:	e00d      	b.n	8002c82 <MX25LM51245G_WriteCfg2Register+0x122>
  }

  if (HAL_XSPI_Transmit(Ctx, &Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c6a:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f012 fca2 	bl	80155b8 <HAL_XSPI_Transmit>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d002      	beq.n	8002c80 <MX25LM51245G_WriteCfg2Register+0x120>
  {
    return MX25LM51245G_ERROR;
 8002c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c7e:	e000      	b.n	8002c82 <MX25LM51245G_WriteCfg2Register+0x122>
  }

  return MX25LM51245G_OK;
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3760      	adds	r7, #96	@ 0x60
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <MX25LM51245G_ReadCfg2Register>:
  * @param  Value configuration register 2 value pointer
  * @retval error status
  */
int32_t MX25LM51245G_ReadCfg2Register(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                      MX25LM51245G_Transfer_t Rate, uint32_t ReadAddr, uint8_t *Value)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b098      	sub	sp, #96	@ 0x60
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	60f8      	str	r0, [r7, #12]
 8002c92:	607b      	str	r3, [r7, #4]
 8002c94:	460b      	mov	r3, r1
 8002c96:	72fb      	strb	r3, [r7, #11]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
 8002c9c:	f107 0310 	add.w	r3, r7, #16
 8002ca0:	2250      	movs	r2, #80	@ 0x50
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f015 fc73 	bl	8018590 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 8002caa:	7afb      	ldrb	r3, [r7, #11]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d105      	bne.n	8002cbc <MX25LM51245G_ReadCfg2Register+0x32>
 8002cb0:	7abb      	ldrb	r3, [r7, #10]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d102      	bne.n	8002cbc <MX25LM51245G_ReadCfg2Register+0x32>
  {
    return MX25LM51245G_ERROR;
 8002cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cba:	e081      	b.n	8002dc0 <MX25LM51245G_ReadCfg2Register+0x136>
  }

  /* Initialize the reading of status register */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8002cc4:	7afb      	ldrb	r3, [r7, #11]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <MX25LM51245G_ReadCfg2Register+0x44>
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e000      	b.n	8002cd0 <MX25LM51245G_ReadCfg2Register+0x46>
 8002cce:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 8002cd0:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8002cd2:	7abb      	ldrb	r3, [r7, #10]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d101      	bne.n	8002cdc <MX25LM51245G_ReadCfg2Register+0x52>
 8002cd8:	2308      	movs	r3, #8
 8002cda:	e000      	b.n	8002cde <MX25LM51245G_ReadCfg2Register+0x54>
 8002cdc:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002cde:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002ce0:	7afb      	ldrb	r3, [r7, #11]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <MX25LM51245G_ReadCfg2Register+0x60>
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	e000      	b.n	8002cec <MX25LM51245G_ReadCfg2Register+0x62>
 8002cea:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002cec:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_READ_CFG_REG2_CMD
                                 : MX25LM51245G_OCTA_READ_CFG_REG2_CMD;
 8002cee:	7afb      	ldrb	r3, [r7, #11]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d101      	bne.n	8002cf8 <MX25LM51245G_ReadCfg2Register+0x6e>
 8002cf4:	2371      	movs	r3, #113	@ 0x71
 8002cf6:	e001      	b.n	8002cfc <MX25LM51245G_ReadCfg2Register+0x72>
 8002cf8:	f247 138e 	movw	r3, #29070	@ 0x718e
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002cfc:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
 8002cfe:	7afb      	ldrb	r3, [r7, #11]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d102      	bne.n	8002d0a <MX25LM51245G_ReadCfg2Register+0x80>
 8002d04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d08:	e001      	b.n	8002d0e <MX25LM51245G_ReadCfg2Register+0x84>
 8002d0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
 8002d10:	7abb      	ldrb	r3, [r7, #10]
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d102      	bne.n	8002d1c <MX25LM51245G_ReadCfg2Register+0x92>
 8002d16:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002d1a:	e000      	b.n	8002d1e <MX25LM51245G_ReadCfg2Register+0x94>
 8002d1c:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002d1e:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 8002d20:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002d24:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Address            = ReadAddr;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 8002d2e:	7afb      	ldrb	r3, [r7, #11]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d102      	bne.n	8002d3a <MX25LM51245G_ReadCfg2Register+0xb0>
 8002d34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d38:	e001      	b.n	8002d3e <MX25LM51245G_ReadCfg2Register+0xb4>
 8002d3a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002d3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
 8002d40:	7abb      	ldrb	r3, [r7, #10]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d102      	bne.n	8002d4c <MX25LM51245G_ReadCfg2Register+0xc2>
 8002d46:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002d4a:	e000      	b.n	8002d4e <MX25LM51245G_ReadCfg2Register+0xc4>
 8002d4c:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002d4e:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25LM51245G_DTR_TRANSFER)
 8002d50:	7afb      	ldrb	r3, [r7, #11]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d006      	beq.n	8002d64 <MX25LM51245G_ReadCfg2Register+0xda>
 8002d56:	7abb      	ldrb	r3, [r7, #10]
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d101      	bne.n	8002d60 <MX25LM51245G_ReadCfg2Register+0xd6>
 8002d5c:	2305      	movs	r3, #5
 8002d5e:	e002      	b.n	8002d66 <MX25LM51245G_ReadCfg2Register+0xdc>
 8002d60:	2304      	movs	r3, #4
 8002d62:	e000      	b.n	8002d66 <MX25LM51245G_ReadCfg2Register+0xdc>
 8002d64:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
 8002d66:	657b      	str	r3, [r7, #84]	@ 0x54
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
 8002d68:	7abb      	ldrb	r3, [r7, #10]
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d101      	bne.n	8002d72 <MX25LM51245G_ReadCfg2Register+0xe8>
 8002d6e:	2302      	movs	r3, #2
 8002d70:	e000      	b.n	8002d74 <MX25LM51245G_ReadCfg2Register+0xea>
 8002d72:	2301      	movs	r3, #1
 8002d74:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
 8002d76:	7abb      	ldrb	r3, [r7, #10]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d102      	bne.n	8002d82 <MX25LM51245G_ReadCfg2Register+0xf8>
 8002d7c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002d80:	e000      	b.n	8002d84 <MX25LM51245G_ReadCfg2Register+0xfa>
 8002d82:	2300      	movs	r3, #0
 8002d84:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002d86:	2300      	movs	r3, #0
 8002d88:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002d8a:	f107 0310 	add.w	r3, r7, #16
 8002d8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d92:	4619      	mov	r1, r3
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f012 fb7f 	bl	8015498 <HAL_XSPI_Command>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d002      	beq.n	8002da6 <MX25LM51245G_ReadCfg2Register+0x11c>
  {
    return MX25LM51245G_ERROR;
 8002da0:	f04f 33ff 	mov.w	r3, #4294967295
 8002da4:	e00c      	b.n	8002dc0 <MX25LM51245G_ReadCfg2Register+0x136>
  }

  /* Reception of the data */
  if (HAL_XSPI_Receive(Ctx, Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002da6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002daa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002dac:	68f8      	ldr	r0, [r7, #12]
 8002dae:	f012 fc76 	bl	801569e <HAL_XSPI_Receive>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d002      	beq.n	8002dbe <MX25LM51245G_ReadCfg2Register+0x134>
  {
    return MX25LM51245G_ERROR;
 8002db8:	f04f 33ff 	mov.w	r3, #4294967295
 8002dbc:	e000      	b.n	8002dc0 <MX25LM51245G_ReadCfg2Register+0x136>
  }

  return MX25LM51245G_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3760      	adds	r7, #96	@ 0x60
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <MX25LM51245G_ResetEnable>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25LM51245G_ResetEnable(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b096      	sub	sp, #88	@ 0x58
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	70fb      	strb	r3, [r7, #3]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef s_command = {0};
 8002dd8:	f107 0308 	add.w	r3, r7, #8
 8002ddc:	2250      	movs	r2, #80	@ 0x50
 8002dde:	2100      	movs	r1, #0
 8002de0:	4618      	mov	r0, r3
 8002de2:	f015 fbd5 	bl	8018590 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 8002de6:	78fb      	ldrb	r3, [r7, #3]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d105      	bne.n	8002df8 <MX25LM51245G_ResetEnable+0x30>
 8002dec:	78bb      	ldrb	r3, [r7, #2]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d102      	bne.n	8002df8 <MX25LM51245G_ResetEnable+0x30>
  {
    return MX25LM51245G_ERROR;
 8002df2:	f04f 33ff 	mov.w	r3, #4294967295
 8002df6:	e03b      	b.n	8002e70 <MX25LM51245G_ResetEnable+0xa8>
  }

  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	60bb      	str	r3, [r7, #8]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	60fb      	str	r3, [r7, #12]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8002e00:	78fb      	ldrb	r3, [r7, #3]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <MX25LM51245G_ResetEnable+0x42>
 8002e06:	2301      	movs	r3, #1
 8002e08:	e000      	b.n	8002e0c <MX25LM51245G_ResetEnable+0x44>
 8002e0a:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 8002e0c:	617b      	str	r3, [r7, #20]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8002e0e:	78bb      	ldrb	r3, [r7, #2]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d101      	bne.n	8002e18 <MX25LM51245G_ResetEnable+0x50>
 8002e14:	2308      	movs	r3, #8
 8002e16:	e000      	b.n	8002e1a <MX25LM51245G_ResetEnable+0x52>
 8002e18:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002e1a:	61fb      	str	r3, [r7, #28]
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002e1c:	78fb      	ldrb	r3, [r7, #3]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d101      	bne.n	8002e26 <MX25LM51245G_ResetEnable+0x5e>
 8002e22:	2300      	movs	r3, #0
 8002e24:	e000      	b.n	8002e28 <MX25LM51245G_ResetEnable+0x60>
 8002e26:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002e28:	61bb      	str	r3, [r7, #24]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_RESET_ENABLE_CMD
                                 : MX25LM51245G_OCTA_RESET_ENABLE_CMD;
 8002e2a:	78fb      	ldrb	r3, [r7, #3]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d101      	bne.n	8002e34 <MX25LM51245G_ResetEnable+0x6c>
 8002e30:	2366      	movs	r3, #102	@ 0x66
 8002e32:	e001      	b.n	8002e38 <MX25LM51245G_ResetEnable+0x70>
 8002e34:	f246 6399 	movw	r3, #26265	@ 0x6699
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002e38:	613b      	str	r3, [r7, #16]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
 8002e42:	2300      	movs	r3, #0
 8002e44:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DummyCycles        = 0U;
 8002e46:	2300      	movs	r3, #0
 8002e48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002e52:	f107 0308 	add.w	r3, r7, #8
 8002e56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	f012 fb1b 	bl	8015498 <HAL_XSPI_Command>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d002      	beq.n	8002e6e <MX25LM51245G_ResetEnable+0xa6>
  {
    return MX25LM51245G_ERROR;
 8002e68:	f04f 33ff 	mov.w	r3, #4294967295
 8002e6c:	e000      	b.n	8002e70 <MX25LM51245G_ResetEnable+0xa8>
  }

  return MX25LM51245G_OK;
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3758      	adds	r7, #88	@ 0x58
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <MX25LM51245G_ResetMemory>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25LM51245G_ResetMemory(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b096      	sub	sp, #88	@ 0x58
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	460b      	mov	r3, r1
 8002e82:	70fb      	strb	r3, [r7, #3]
 8002e84:	4613      	mov	r3, r2
 8002e86:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef s_command = {0};
 8002e88:	f107 0308 	add.w	r3, r7, #8
 8002e8c:	2250      	movs	r2, #80	@ 0x50
 8002e8e:	2100      	movs	r1, #0
 8002e90:	4618      	mov	r0, r3
 8002e92:	f015 fb7d 	bl	8018590 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 8002e96:	78fb      	ldrb	r3, [r7, #3]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d105      	bne.n	8002ea8 <MX25LM51245G_ResetMemory+0x30>
 8002e9c:	78bb      	ldrb	r3, [r7, #2]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d102      	bne.n	8002ea8 <MX25LM51245G_ResetMemory+0x30>
  {
    return MX25LM51245G_ERROR;
 8002ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ea6:	e03b      	b.n	8002f20 <MX25LM51245G_ResetMemory+0xa8>
  }

  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	60bb      	str	r3, [r7, #8]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8002eac:	2300      	movs	r3, #0
 8002eae:	60fb      	str	r3, [r7, #12]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8002eb0:	78fb      	ldrb	r3, [r7, #3]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <MX25LM51245G_ResetMemory+0x42>
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e000      	b.n	8002ebc <MX25LM51245G_ResetMemory+0x44>
 8002eba:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 8002ebc:	617b      	str	r3, [r7, #20]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8002ebe:	78bb      	ldrb	r3, [r7, #2]
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d101      	bne.n	8002ec8 <MX25LM51245G_ResetMemory+0x50>
 8002ec4:	2308      	movs	r3, #8
 8002ec6:	e000      	b.n	8002eca <MX25LM51245G_ResetMemory+0x52>
 8002ec8:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002eca:	61fb      	str	r3, [r7, #28]
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002ecc:	78fb      	ldrb	r3, [r7, #3]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <MX25LM51245G_ResetMemory+0x5e>
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	e000      	b.n	8002ed8 <MX25LM51245G_ResetMemory+0x60>
 8002ed6:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002ed8:	61bb      	str	r3, [r7, #24]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_RESET_MEMORY_CMD
                                 : MX25LM51245G_OCTA_RESET_MEMORY_CMD;
 8002eda:	78fb      	ldrb	r3, [r7, #3]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d101      	bne.n	8002ee4 <MX25LM51245G_ResetMemory+0x6c>
 8002ee0:	2399      	movs	r3, #153	@ 0x99
 8002ee2:	e001      	b.n	8002ee8 <MX25LM51245G_ResetMemory+0x70>
 8002ee4:	f649 1366 	movw	r3, #39270	@ 0x9966
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002ee8:	613b      	str	r3, [r7, #16]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8002eea:	2300      	movs	r3, #0
 8002eec:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DummyCycles        = 0U;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8002efa:	2300      	movs	r3, #0
 8002efc:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002efe:	2300      	movs	r3, #0
 8002f00:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002f02:	f107 0308 	add.w	r3, r7, #8
 8002f06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f012 fac3 	bl	8015498 <HAL_XSPI_Command>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d002      	beq.n	8002f1e <MX25LM51245G_ResetMemory+0xa6>
  {
    return MX25LM51245G_ERROR;
 8002f18:	f04f 33ff 	mov.w	r3, #4294967295
 8002f1c:	e000      	b.n	8002f20 <MX25LM51245G_ResetMemory+0xa8>
  }

  return MX25LM51245G_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3758      	adds	r7, #88	@ 0x58
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <ST7789H2_RegisterBusIO>:
  * @param  pObj Component object pointer.
  * @param  pIO  Component IO pointer.
  * @retval Error status.
  */
int32_t ST7789H2_RegisterBusIO(ST7789H2_Object_t *pObj, ST7789H2_IO_t *pIO)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d103      	bne.n	8002f40 <ST7789H2_RegisterBusIO+0x18>
  {
    ret = ST7789H2_ERROR;
 8002f38:	f04f 33ff 	mov.w	r3, #4294967295
 8002f3c:	60fb      	str	r3, [r7, #12]
 8002f3e:	e033      	b.n	8002fa8 <ST7789H2_RegisterBusIO+0x80>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685a      	ldr	r2, [r3, #4]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	891a      	ldrh	r2, [r3, #8]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	68da      	ldr	r2, [r3, #12]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	691a      	ldr	r2, [r3, #16]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	611a      	str	r2, [r3, #16]
    pObj->IO.SendData  = pIO->SendData;
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	695a      	ldr	r2, [r3, #20]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	699a      	ldr	r2, [r3, #24]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	619a      	str	r2, [r3, #24]

    pObj->Ctx.ReadReg   = ST7789H2_ReadRegWrap;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	4a0e      	ldr	r2, [pc, #56]	@ (8002fb4 <ST7789H2_RegisterBusIO+0x8c>)
 8002f7c:	621a      	str	r2, [r3, #32]
    pObj->Ctx.WriteReg  = ST7789H2_WriteRegWrap;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a0d      	ldr	r2, [pc, #52]	@ (8002fb8 <ST7789H2_RegisterBusIO+0x90>)
 8002f82:	61da      	str	r2, [r3, #28]
    pObj->Ctx.SendData  = ST7789H2_SendDataWrap;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a0d      	ldr	r2, [pc, #52]	@ (8002fbc <ST7789H2_RegisterBusIO+0x94>)
 8002f88:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.handle    = pObj;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (pObj->IO.Init != NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d004      	beq.n	8002fa2 <ST7789H2_RegisterBusIO+0x7a>
    {
      ret = pObj->IO.Init();
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4798      	blx	r3
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	e002      	b.n	8002fa8 <ST7789H2_RegisterBusIO+0x80>
    }
    else
    {
      ret = ST7789H2_ERROR;
 8002fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8002fa6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	08003f33 	.word	0x08003f33
 8002fb8:	08003f61 	.word	0x08003f61
 8002fbc:	08003f8f 	.word	0x08003f8f

08002fc0 <ST7789H2_Init>:
  * @param  ColorCoding Color coding.
  * @param  Orientation Orientation.
  * @retval Component status.
  */
int32_t ST7789H2_Init(ST7789H2_Object_t *pObj, uint32_t ColorCoding, uint32_t Orientation)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b08c      	sub	sp, #48	@ 0x30
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
  int32_t ret = ST7789H2_OK;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t parameter[28];

  if (pObj->IsInitialized == 0U)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	f040 8235 	bne.w	8003446 <ST7789H2_Init+0x486>
  {
    /* Sleep In Command */
    parameter[1] = 0;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	747b      	strb	r3, [r7, #17]
    parameter[0] = ST7789H2_SLEEP_IN;
 8002fe0:	2310      	movs	r3, #16
 8002fe2:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	331c      	adds	r3, #28
 8002fe8:	f107 0110 	add.w	r1, r7, #16
 8002fec:	2201      	movs	r2, #1
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f001 f823 	bl	800403a <st7789h2_send_data>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ff8:	4413      	add	r3, r2
 8002ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Wait for 10ms */
    ST7789H2_Delay(pObj, 10);
 8002ffc:	210a      	movs	r1, #10
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f000 ffd7 	bl	8003fb2 <ST7789H2_Delay>

    /* SW Reset Command */
    parameter[0] = ST7789H2_SW_RESET;
 8003004:	2301      	movs	r3, #1
 8003006:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	331c      	adds	r3, #28
 800300c:	f107 0110 	add.w	r1, r7, #16
 8003010:	2201      	movs	r2, #1
 8003012:	4618      	mov	r0, r3
 8003014:	f001 f811 	bl	800403a <st7789h2_send_data>
 8003018:	4602      	mov	r2, r0
 800301a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800301c:	4413      	add	r3, r2
 800301e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Wait for 200ms */
    ST7789H2_Delay(pObj, 200);
 8003020:	21c8      	movs	r1, #200	@ 0xc8
 8003022:	68f8      	ldr	r0, [r7, #12]
 8003024:	f000 ffc5 	bl	8003fb2 <ST7789H2_Delay>

    /* Sleep Out Command */
    parameter[0] = ST7789H2_SLEEP_OUT;
 8003028:	2311      	movs	r3, #17
 800302a:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	331c      	adds	r3, #28
 8003030:	f107 0110 	add.w	r1, r7, #16
 8003034:	2201      	movs	r2, #1
 8003036:	4618      	mov	r0, r3
 8003038:	f000 ffff 	bl	800403a <st7789h2_send_data>
 800303c:	4602      	mov	r2, r0
 800303e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003040:	4413      	add	r3, r2
 8003042:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Wait for 120ms */
    ST7789H2_Delay(pObj, 120);
 8003044:	2178      	movs	r1, #120	@ 0x78
 8003046:	68f8      	ldr	r0, [r7, #12]
 8003048:	f000 ffb3 	bl	8003fb2 <ST7789H2_Delay>

    /* Memory access control */
    if (Orientation == ST7789H2_ORIENTATION_PORTRAIT)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d102      	bne.n	8003058 <ST7789H2_Init+0x98>
    {
      parameter[0] = 0x00; /* MY = 0, MX = 0, MV = 0 */
 8003052:	2300      	movs	r3, #0
 8003054:	743b      	strb	r3, [r7, #16]
 8003056:	e00d      	b.n	8003074 <ST7789H2_Init+0xb4>
    }
    else if (Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d102      	bne.n	8003064 <ST7789H2_Init+0xa4>
    {
      parameter[0] = 0xA0; /* MY = 1, MX = 0, MV = 1 */
 800305e:	23a0      	movs	r3, #160	@ 0xa0
 8003060:	743b      	strb	r3, [r7, #16]
 8003062:	e007      	b.n	8003074 <ST7789H2_Init+0xb4>
    }
    else if (Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2b02      	cmp	r3, #2
 8003068:	d102      	bne.n	8003070 <ST7789H2_Init+0xb0>
    {
      parameter[0] = 0xC0; /* MY = 1, MX = 1, MV = 0 */
 800306a:	23c0      	movs	r3, #192	@ 0xc0
 800306c:	743b      	strb	r3, [r7, #16]
 800306e:	e001      	b.n	8003074 <ST7789H2_Init+0xb4>
    }
    else /* Orientation == ST7789H2_ORIENTATION_LANDSCAPE_ROT180 */
    {
      parameter[0] = 0x60; /* MY = 0, MX = 1, MV = 1 */
 8003070:	2360      	movs	r3, #96	@ 0x60
 8003072:	743b      	strb	r3, [r7, #16]
    }
    parameter[1] = 0x00;
 8003074:	2300      	movs	r3, #0
 8003076:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f103 001c 	add.w	r0, r3, #28
 800307e:	f107 0210 	add.w	r2, r7, #16
 8003082:	2301      	movs	r3, #1
 8003084:	2136      	movs	r1, #54	@ 0x36
 8003086:	f000 ffc3 	bl	8004010 <st7789h2_write_reg>
 800308a:	4602      	mov	r2, r0
 800308c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800308e:	4413      	add	r3, r2
 8003090:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Color mode 16bits/pixel */
    parameter[0] = (uint8_t) ColorCoding;
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	b2db      	uxtb	r3, r3
 8003096:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_COLOR_MODE, parameter, 1);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f103 001c 	add.w	r0, r3, #28
 800309e:	f107 0210 	add.w	r2, r7, #16
 80030a2:	2301      	movs	r3, #1
 80030a4:	213a      	movs	r1, #58	@ 0x3a
 80030a6:	f000 ffb3 	bl	8004010 <st7789h2_write_reg>
 80030aa:	4602      	mov	r2, r0
 80030ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ae:	4413      	add	r3, r2
 80030b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Display inversion On */
    parameter[0] = ST7789H2_DISPLAY_INVERSION_ON;
 80030b2:	2321      	movs	r3, #33	@ 0x21
 80030b4:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	331c      	adds	r3, #28
 80030ba:	f107 0110 	add.w	r1, r7, #16
 80030be:	2201      	movs	r2, #1
 80030c0:	4618      	mov	r0, r3
 80030c2:	f000 ffba 	bl	800403a <st7789h2_send_data>
 80030c6:	4602      	mov	r2, r0
 80030c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ca:	4413      	add	r3, r2
 80030cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set Column address CASET */
    if (Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d110      	bne.n	80030f6 <ST7789H2_Init+0x136>
    {
      parameter[0] = 0x00; /* XS[15:8] */
 80030d4:	2300      	movs	r3, #0
 80030d6:	743b      	strb	r3, [r7, #16]
      parameter[1] = 0x00;
 80030d8:	2300      	movs	r3, #0
 80030da:	747b      	strb	r3, [r7, #17]
      parameter[2] = 0x50; /* XS[7:0] */
 80030dc:	2350      	movs	r3, #80	@ 0x50
 80030de:	74bb      	strb	r3, [r7, #18]
      parameter[3] = 0x00;
 80030e0:	2300      	movs	r3, #0
 80030e2:	74fb      	strb	r3, [r7, #19]
      parameter[4] = 0x01; /* XE[15:8] */
 80030e4:	2301      	movs	r3, #1
 80030e6:	753b      	strb	r3, [r7, #20]
      parameter[5] = 0x00;
 80030e8:	2300      	movs	r3, #0
 80030ea:	757b      	strb	r3, [r7, #21]
      parameter[6] = 0x3F; /* XE[7:0] */
 80030ec:	233f      	movs	r3, #63	@ 0x3f
 80030ee:	75bb      	strb	r3, [r7, #22]
      parameter[7] = 0x00;
 80030f0:	2300      	movs	r3, #0
 80030f2:	75fb      	strb	r3, [r7, #23]
 80030f4:	e00f      	b.n	8003116 <ST7789H2_Init+0x156>
    }
    else
    {
      parameter[0] = 0x00; /* XS[15:8] */
 80030f6:	2300      	movs	r3, #0
 80030f8:	743b      	strb	r3, [r7, #16]
      parameter[1] = 0x00;
 80030fa:	2300      	movs	r3, #0
 80030fc:	747b      	strb	r3, [r7, #17]
      parameter[2] = 0x00; /* XS[7:0] */
 80030fe:	2300      	movs	r3, #0
 8003100:	74bb      	strb	r3, [r7, #18]
      parameter[3] = 0x00;
 8003102:	2300      	movs	r3, #0
 8003104:	74fb      	strb	r3, [r7, #19]
      parameter[4] = 0x00; /* XE[15:8] */
 8003106:	2300      	movs	r3, #0
 8003108:	753b      	strb	r3, [r7, #20]
      parameter[5] = 0x00;
 800310a:	2300      	movs	r3, #0
 800310c:	757b      	strb	r3, [r7, #21]
      parameter[6] = 0xEF; /* XE[7:0] */
 800310e:	23ef      	movs	r3, #239	@ 0xef
 8003110:	75bb      	strb	r3, [r7, #22]
      parameter[7] = 0x00;
 8003112:	2300      	movs	r3, #0
 8003114:	75fb      	strb	r3, [r7, #23]
    }
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_CASET, parameter, 4);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	f103 001c 	add.w	r0, r3, #28
 800311c:	f107 0210 	add.w	r2, r7, #16
 8003120:	2304      	movs	r3, #4
 8003122:	212a      	movs	r1, #42	@ 0x2a
 8003124:	f000 ff74 	bl	8004010 <st7789h2_write_reg>
 8003128:	4602      	mov	r2, r0
 800312a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800312c:	4413      	add	r3, r2
 800312e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set Row address RASET */
    if (Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b02      	cmp	r3, #2
 8003134:	d110      	bne.n	8003158 <ST7789H2_Init+0x198>
    {
      parameter[0] = 0x00; /* YS[15:8] */
 8003136:	2300      	movs	r3, #0
 8003138:	743b      	strb	r3, [r7, #16]
      parameter[1] = 0x00;
 800313a:	2300      	movs	r3, #0
 800313c:	747b      	strb	r3, [r7, #17]
      parameter[2] = 0x50; /* YS[7:0] */
 800313e:	2350      	movs	r3, #80	@ 0x50
 8003140:	74bb      	strb	r3, [r7, #18]
      parameter[3] = 0x00;
 8003142:	2300      	movs	r3, #0
 8003144:	74fb      	strb	r3, [r7, #19]
      parameter[4] = 0x01; /* YE[15:8] */
 8003146:	2301      	movs	r3, #1
 8003148:	753b      	strb	r3, [r7, #20]
      parameter[5] = 0x00;
 800314a:	2300      	movs	r3, #0
 800314c:	757b      	strb	r3, [r7, #21]
      parameter[6] = 0x3F; /* YE[7:0] */
 800314e:	233f      	movs	r3, #63	@ 0x3f
 8003150:	75bb      	strb	r3, [r7, #22]
      parameter[7] = 0x00;
 8003152:	2300      	movs	r3, #0
 8003154:	75fb      	strb	r3, [r7, #23]
 8003156:	e00f      	b.n	8003178 <ST7789H2_Init+0x1b8>
    }
    else
    {
      parameter[0] = 0x00; /* YS[15:8] */
 8003158:	2300      	movs	r3, #0
 800315a:	743b      	strb	r3, [r7, #16]
      parameter[1] = 0x00;
 800315c:	2300      	movs	r3, #0
 800315e:	747b      	strb	r3, [r7, #17]
      parameter[2] = 0x00; /* YS[7:0] */
 8003160:	2300      	movs	r3, #0
 8003162:	74bb      	strb	r3, [r7, #18]
      parameter[3] = 0x00;
 8003164:	2300      	movs	r3, #0
 8003166:	74fb      	strb	r3, [r7, #19]
      parameter[4] = 0x00; /* YE[15:8] */
 8003168:	2300      	movs	r3, #0
 800316a:	753b      	strb	r3, [r7, #20]
      parameter[5] = 0x00;
 800316c:	2300      	movs	r3, #0
 800316e:	757b      	strb	r3, [r7, #21]
      parameter[6] = 0xEF; /* YE[7:0] */
 8003170:	23ef      	movs	r3, #239	@ 0xef
 8003172:	75bb      	strb	r3, [r7, #22]
      parameter[7] = 0x00;
 8003174:	2300      	movs	r3, #0
 8003176:	75fb      	strb	r3, [r7, #23]
    }
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_RASET, parameter, 4);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f103 001c 	add.w	r0, r3, #28
 800317e:	f107 0210 	add.w	r2, r7, #16
 8003182:	2304      	movs	r3, #4
 8003184:	212b      	movs	r1, #43	@ 0x2b
 8003186:	f000 ff43 	bl	8004010 <st7789h2_write_reg>
 800318a:	4602      	mov	r2, r0
 800318c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800318e:	4413      	add	r3, r2
 8003190:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*--------------- ST7789H2 Frame rate setting ----------------------------*/
    /* PORCH control setting */
    parameter[0] = 0x0C;
 8003192:	230c      	movs	r3, #12
 8003194:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 8003196:	2300      	movs	r3, #0
 8003198:	747b      	strb	r3, [r7, #17]
    parameter[2] = 0x0C;
 800319a:	230c      	movs	r3, #12
 800319c:	74bb      	strb	r3, [r7, #18]
    parameter[3] = 0x00;
 800319e:	2300      	movs	r3, #0
 80031a0:	74fb      	strb	r3, [r7, #19]
    parameter[4] = 0x00;
 80031a2:	2300      	movs	r3, #0
 80031a4:	753b      	strb	r3, [r7, #20]
    parameter[5] = 0x00;
 80031a6:	2300      	movs	r3, #0
 80031a8:	757b      	strb	r3, [r7, #21]
    parameter[6] = 0x33;
 80031aa:	2333      	movs	r3, #51	@ 0x33
 80031ac:	75bb      	strb	r3, [r7, #22]
    parameter[7] = 0x00;
 80031ae:	2300      	movs	r3, #0
 80031b0:	75fb      	strb	r3, [r7, #23]
    parameter[8] = 0x33;
 80031b2:	2333      	movs	r3, #51	@ 0x33
 80031b4:	763b      	strb	r3, [r7, #24]
    parameter[9] = 0x00;
 80031b6:	2300      	movs	r3, #0
 80031b8:	767b      	strb	r3, [r7, #25]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_PORCH_CTRL, parameter, 5);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f103 001c 	add.w	r0, r3, #28
 80031c0:	f107 0210 	add.w	r2, r7, #16
 80031c4:	2305      	movs	r3, #5
 80031c6:	21b2      	movs	r1, #178	@ 0xb2
 80031c8:	f000 ff22 	bl	8004010 <st7789h2_write_reg>
 80031cc:	4602      	mov	r2, r0
 80031ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031d0:	4413      	add	r3, r2
 80031d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* GATE control setting */
    parameter[0] = 0x35;
 80031d4:	2335      	movs	r3, #53	@ 0x35
 80031d6:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 80031d8:	2300      	movs	r3, #0
 80031da:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_GATE_CTRL, parameter, 1);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f103 001c 	add.w	r0, r3, #28
 80031e2:	f107 0210 	add.w	r2, r7, #16
 80031e6:	2301      	movs	r3, #1
 80031e8:	21b7      	movs	r1, #183	@ 0xb7
 80031ea:	f000 ff11 	bl	8004010 <st7789h2_write_reg>
 80031ee:	4602      	mov	r2, r0
 80031f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031f2:	4413      	add	r3, r2
 80031f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*--------------- ST7789H2 Power setting ---------------------------------*/
    /* VCOM setting */
    parameter[0] = 0x1F;
 80031f6:	231f      	movs	r3, #31
 80031f8:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 80031fa:	2300      	movs	r3, #0
 80031fc:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_VCOM_SET, parameter, 1);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f103 001c 	add.w	r0, r3, #28
 8003204:	f107 0210 	add.w	r2, r7, #16
 8003208:	2301      	movs	r3, #1
 800320a:	21bb      	movs	r1, #187	@ 0xbb
 800320c:	f000 ff00 	bl	8004010 <st7789h2_write_reg>
 8003210:	4602      	mov	r2, r0
 8003212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003214:	4413      	add	r3, r2
 8003216:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* LCM Control setting */
    parameter[0] = 0x2C;
 8003218:	232c      	movs	r3, #44	@ 0x2c
 800321a:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 800321c:	2300      	movs	r3, #0
 800321e:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_LCM_CTRL, parameter, 1);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f103 001c 	add.w	r0, r3, #28
 8003226:	f107 0210 	add.w	r2, r7, #16
 800322a:	2301      	movs	r3, #1
 800322c:	21c0      	movs	r1, #192	@ 0xc0
 800322e:	f000 feef 	bl	8004010 <st7789h2_write_reg>
 8003232:	4602      	mov	r2, r0
 8003234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003236:	4413      	add	r3, r2
 8003238:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* VDV and VRH Command Enable */
    parameter[0] = 0x01;
 800323a:	2301      	movs	r3, #1
 800323c:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 800323e:	2300      	movs	r3, #0
 8003240:	747b      	strb	r3, [r7, #17]
    parameter[2] = 0xC3;
 8003242:	23c3      	movs	r3, #195	@ 0xc3
 8003244:	74bb      	strb	r3, [r7, #18]
    parameter[3] = 0x00;
 8003246:	2300      	movs	r3, #0
 8003248:	74fb      	strb	r3, [r7, #19]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_VDV_VRH_EN, parameter, 2);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f103 001c 	add.w	r0, r3, #28
 8003250:	f107 0210 	add.w	r2, r7, #16
 8003254:	2302      	movs	r3, #2
 8003256:	21c2      	movs	r1, #194	@ 0xc2
 8003258:	f000 feda 	bl	8004010 <st7789h2_write_reg>
 800325c:	4602      	mov	r2, r0
 800325e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003260:	4413      	add	r3, r2
 8003262:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* VDV Set */
    parameter[0] = 0x20;
 8003264:	2320      	movs	r3, #32
 8003266:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 8003268:	2300      	movs	r3, #0
 800326a:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_VDV_SET, parameter, 1);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f103 001c 	add.w	r0, r3, #28
 8003272:	f107 0210 	add.w	r2, r7, #16
 8003276:	2301      	movs	r3, #1
 8003278:	21c4      	movs	r1, #196	@ 0xc4
 800327a:	f000 fec9 	bl	8004010 <st7789h2_write_reg>
 800327e:	4602      	mov	r2, r0
 8003280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003282:	4413      	add	r3, r2
 8003284:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Frame Rate Control in normal mode */
    parameter[0] = 0x0F;
 8003286:	230f      	movs	r3, #15
 8003288:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 800328a:	2300      	movs	r3, #0
 800328c:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_FR_CTRL, parameter, 1);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f103 001c 	add.w	r0, r3, #28
 8003294:	f107 0210 	add.w	r2, r7, #16
 8003298:	2301      	movs	r3, #1
 800329a:	21c6      	movs	r1, #198	@ 0xc6
 800329c:	f000 feb8 	bl	8004010 <st7789h2_write_reg>
 80032a0:	4602      	mov	r2, r0
 80032a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032a4:	4413      	add	r3, r2
 80032a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Power Control */
    parameter[0] = 0xA4;
 80032a8:	23a4      	movs	r3, #164	@ 0xa4
 80032aa:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 80032ac:	2300      	movs	r3, #0
 80032ae:	747b      	strb	r3, [r7, #17]
    parameter[2] = 0xA1;
 80032b0:	23a1      	movs	r3, #161	@ 0xa1
 80032b2:	74bb      	strb	r3, [r7, #18]
    parameter[3] = 0x00;
 80032b4:	2300      	movs	r3, #0
 80032b6:	74fb      	strb	r3, [r7, #19]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_POWER_CTRL, parameter, 2);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f103 001c 	add.w	r0, r3, #28
 80032be:	f107 0210 	add.w	r2, r7, #16
 80032c2:	2302      	movs	r3, #2
 80032c4:	21d0      	movs	r1, #208	@ 0xd0
 80032c6:	f000 fea3 	bl	8004010 <st7789h2_write_reg>
 80032ca:	4602      	mov	r2, r0
 80032cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032ce:	4413      	add	r3, r2
 80032d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*--------------- ST7789H2 Gamma setting ---------------------------------*/
    /* Positive Voltage Gamma Control */
    parameter[0]  = 0xD0;
 80032d2:	23d0      	movs	r3, #208	@ 0xd0
 80032d4:	743b      	strb	r3, [r7, #16]
    parameter[1]  = 0x00;
 80032d6:	2300      	movs	r3, #0
 80032d8:	747b      	strb	r3, [r7, #17]
    parameter[2]  = 0x08;
 80032da:	2308      	movs	r3, #8
 80032dc:	74bb      	strb	r3, [r7, #18]
    parameter[3]  = 0x00;
 80032de:	2300      	movs	r3, #0
 80032e0:	74fb      	strb	r3, [r7, #19]
    parameter[4]  = 0x11;
 80032e2:	2311      	movs	r3, #17
 80032e4:	753b      	strb	r3, [r7, #20]
    parameter[5]  = 0x00;
 80032e6:	2300      	movs	r3, #0
 80032e8:	757b      	strb	r3, [r7, #21]
    parameter[6]  = 0x08;
 80032ea:	2308      	movs	r3, #8
 80032ec:	75bb      	strb	r3, [r7, #22]
    parameter[7]  = 0x00;
 80032ee:	2300      	movs	r3, #0
 80032f0:	75fb      	strb	r3, [r7, #23]
    parameter[8]  = 0x0C;
 80032f2:	230c      	movs	r3, #12
 80032f4:	763b      	strb	r3, [r7, #24]
    parameter[9]  = 0x00;
 80032f6:	2300      	movs	r3, #0
 80032f8:	767b      	strb	r3, [r7, #25]
    parameter[10] = 0x15;
 80032fa:	2315      	movs	r3, #21
 80032fc:	76bb      	strb	r3, [r7, #26]
    parameter[11] = 0x00;
 80032fe:	2300      	movs	r3, #0
 8003300:	76fb      	strb	r3, [r7, #27]
    parameter[12] = 0x39;
 8003302:	2339      	movs	r3, #57	@ 0x39
 8003304:	773b      	strb	r3, [r7, #28]
    parameter[13] = 0x00;
 8003306:	2300      	movs	r3, #0
 8003308:	777b      	strb	r3, [r7, #29]
    parameter[14] = 0x33;
 800330a:	2333      	movs	r3, #51	@ 0x33
 800330c:	77bb      	strb	r3, [r7, #30]
    parameter[15] = 0x00;
 800330e:	2300      	movs	r3, #0
 8003310:	77fb      	strb	r3, [r7, #31]
    parameter[16] = 0x50;
 8003312:	2350      	movs	r3, #80	@ 0x50
 8003314:	f887 3020 	strb.w	r3, [r7, #32]
    parameter[17] = 0x00;
 8003318:	2300      	movs	r3, #0
 800331a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    parameter[18] = 0x36;
 800331e:	2336      	movs	r3, #54	@ 0x36
 8003320:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    parameter[19] = 0x00;
 8003324:	2300      	movs	r3, #0
 8003326:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    parameter[20] = 0x13;
 800332a:	2313      	movs	r3, #19
 800332c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    parameter[21] = 0x00;
 8003330:	2300      	movs	r3, #0
 8003332:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    parameter[22] = 0x14;
 8003336:	2314      	movs	r3, #20
 8003338:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    parameter[23] = 0x00;
 800333c:	2300      	movs	r3, #0
 800333e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    parameter[24] = 0x29;
 8003342:	2329      	movs	r3, #41	@ 0x29
 8003344:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    parameter[25] = 0x00;
 8003348:	2300      	movs	r3, #0
 800334a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    parameter[26] = 0x2D;
 800334e:	232d      	movs	r3, #45	@ 0x2d
 8003350:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    parameter[27] = 0x00;
 8003354:	2300      	movs	r3, #0
 8003356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_PV_GAMMA_CTRL, parameter, 14);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f103 001c 	add.w	r0, r3, #28
 8003360:	f107 0210 	add.w	r2, r7, #16
 8003364:	230e      	movs	r3, #14
 8003366:	21e0      	movs	r1, #224	@ 0xe0
 8003368:	f000 fe52 	bl	8004010 <st7789h2_write_reg>
 800336c:	4602      	mov	r2, r0
 800336e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003370:	4413      	add	r3, r2
 8003372:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Negative Voltage Gamma Control */
    parameter[0]  = 0xD0;
 8003374:	23d0      	movs	r3, #208	@ 0xd0
 8003376:	743b      	strb	r3, [r7, #16]
    parameter[1]  = 0x00;
 8003378:	2300      	movs	r3, #0
 800337a:	747b      	strb	r3, [r7, #17]
    parameter[2]  = 0x08;
 800337c:	2308      	movs	r3, #8
 800337e:	74bb      	strb	r3, [r7, #18]
    parameter[3]  = 0x00;
 8003380:	2300      	movs	r3, #0
 8003382:	74fb      	strb	r3, [r7, #19]
    parameter[4]  = 0x10;
 8003384:	2310      	movs	r3, #16
 8003386:	753b      	strb	r3, [r7, #20]
    parameter[5]  = 0x00;
 8003388:	2300      	movs	r3, #0
 800338a:	757b      	strb	r3, [r7, #21]
    parameter[6]  = 0x08;
 800338c:	2308      	movs	r3, #8
 800338e:	75bb      	strb	r3, [r7, #22]
    parameter[7]  = 0x00;
 8003390:	2300      	movs	r3, #0
 8003392:	75fb      	strb	r3, [r7, #23]
    parameter[8]  = 0x06;
 8003394:	2306      	movs	r3, #6
 8003396:	763b      	strb	r3, [r7, #24]
    parameter[9]  = 0x00;
 8003398:	2300      	movs	r3, #0
 800339a:	767b      	strb	r3, [r7, #25]
    parameter[10] = 0x06;
 800339c:	2306      	movs	r3, #6
 800339e:	76bb      	strb	r3, [r7, #26]
    parameter[11] = 0x00;
 80033a0:	2300      	movs	r3, #0
 80033a2:	76fb      	strb	r3, [r7, #27]
    parameter[12] = 0x39;
 80033a4:	2339      	movs	r3, #57	@ 0x39
 80033a6:	773b      	strb	r3, [r7, #28]
    parameter[13] = 0x00;
 80033a8:	2300      	movs	r3, #0
 80033aa:	777b      	strb	r3, [r7, #29]
    parameter[14] = 0x44;
 80033ac:	2344      	movs	r3, #68	@ 0x44
 80033ae:	77bb      	strb	r3, [r7, #30]
    parameter[15] = 0x00;
 80033b0:	2300      	movs	r3, #0
 80033b2:	77fb      	strb	r3, [r7, #31]
    parameter[16] = 0x51;
 80033b4:	2351      	movs	r3, #81	@ 0x51
 80033b6:	f887 3020 	strb.w	r3, [r7, #32]
    parameter[17] = 0x00;
 80033ba:	2300      	movs	r3, #0
 80033bc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    parameter[18] = 0x0B;
 80033c0:	230b      	movs	r3, #11
 80033c2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    parameter[19] = 0x00;
 80033c6:	2300      	movs	r3, #0
 80033c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    parameter[20] = 0x16;
 80033cc:	2316      	movs	r3, #22
 80033ce:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    parameter[21] = 0x00;
 80033d2:	2300      	movs	r3, #0
 80033d4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    parameter[22] = 0x14;
 80033d8:	2314      	movs	r3, #20
 80033da:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    parameter[23] = 0x00;
 80033de:	2300      	movs	r3, #0
 80033e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    parameter[24] = 0x2F;
 80033e4:	232f      	movs	r3, #47	@ 0x2f
 80033e6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    parameter[25] = 0x00;
 80033ea:	2300      	movs	r3, #0
 80033ec:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    parameter[26] = 0x31;
 80033f0:	2331      	movs	r3, #49	@ 0x31
 80033f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    parameter[27] = 0x00;
 80033f6:	2300      	movs	r3, #0
 80033f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_NV_GAMMA_CTRL, parameter, 14);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f103 001c 	add.w	r0, r3, #28
 8003402:	f107 0210 	add.w	r2, r7, #16
 8003406:	230e      	movs	r3, #14
 8003408:	21e1      	movs	r1, #225	@ 0xe1
 800340a:	f000 fe01 	bl	8004010 <st7789h2_write_reg>
 800340e:	4602      	mov	r2, r0
 8003410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003412:	4413      	add	r3, r2
 8003414:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Tearing Effect Line On: Option (00h:VSYNC Interface OFF, 01h:VSYNC Interface ON) */
    parameter[0] = 0x01;
 8003416:	2301      	movs	r3, #1
 8003418:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 800341a:	2300      	movs	r3, #0
 800341c:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_TE_LINE_ON, parameter, 1);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	f103 001c 	add.w	r0, r3, #28
 8003424:	f107 0210 	add.w	r2, r7, #16
 8003428:	2301      	movs	r3, #1
 800342a:	2135      	movs	r1, #53	@ 0x35
 800342c:	f000 fdf0 	bl	8004010 <st7789h2_write_reg>
 8003430:	4602      	mov	r2, r0
 8003432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003434:	4413      	add	r3, r2
 8003436:	62fb      	str	r3, [r7, #44]	@ 0x2c

    pObj->IsInitialized = 1U;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    pObj->Orientation   = Orientation;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  if (ret != ST7789H2_OK)
 8003446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003448:	2b00      	cmp	r3, #0
 800344a:	d002      	beq.n	8003452 <ST7789H2_Init+0x492>
  {
    ret = ST7789H2_ERROR;
 800344c:	f04f 33ff 	mov.w	r3, #4294967295
 8003450:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  return ret;
 8003452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003454:	4618      	mov	r0, r3
 8003456:	3730      	adds	r7, #48	@ 0x30
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <ST7789H2_DeInit>:
  * @brief  De-Initialize the st7789h2 LCD Component.
  * @param  pObj pointer to component object.
  * @retval Component status.
  */
int32_t ST7789H2_DeInit(ST7789H2_Object_t *pObj)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  int32_t ret = ST7789H2_OK;
 8003464:	2300      	movs	r3, #0
 8003466:	60fb      	str	r3, [r7, #12]
  uint8_t parameter[2];

  if (pObj->IsInitialized != 0U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800346e:	2b00      	cmp	r3, #0
 8003470:	d01e      	beq.n	80034b0 <ST7789H2_DeInit+0x54>
  {
    ret += ST7789H2_DisplayOff(pObj);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 f879 	bl	800356a <ST7789H2_DisplayOff>
 8003478:	4602      	mov	r2, r0
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	4413      	add	r3, r2
 800347e:	60fb      	str	r3, [r7, #12]

    /* Power Off sequence ----------------------------------------------------*/
    /* Sleep In Command */
    parameter[1] = 0;
 8003480:	2300      	movs	r3, #0
 8003482:	727b      	strb	r3, [r7, #9]
    parameter[0] = ST7789H2_SLEEP_IN;
 8003484:	2310      	movs	r3, #16
 8003486:	723b      	strb	r3, [r7, #8]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	331c      	adds	r3, #28
 800348c:	f107 0108 	add.w	r1, r7, #8
 8003490:	2201      	movs	r2, #1
 8003492:	4618      	mov	r0, r3
 8003494:	f000 fdd1 	bl	800403a <st7789h2_send_data>
 8003498:	4602      	mov	r2, r0
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	4413      	add	r3, r2
 800349e:	60fb      	str	r3, [r7, #12]
    /* Wait for 10ms */
    ST7789H2_Delay(pObj, 10);
 80034a0:	210a      	movs	r1, #10
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 fd85 	bl	8003fb2 <ST7789H2_Delay>

    pObj->IsInitialized = 0;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  }

  if (ret != ST7789H2_OK)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d002      	beq.n	80034bc <ST7789H2_DeInit+0x60>
  {
    ret = ST7789H2_ERROR;
 80034b6:	f04f 33ff 	mov.w	r3, #4294967295
 80034ba:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80034bc:	68fb      	ldr	r3, [r7, #12]
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <ST7789H2_ReadID>:
  * @param  pObj pointer to component object.
  * @param  Id   pointer to component id.
  * @retval Component status.
  */
int32_t ST7789H2_ReadID(ST7789H2_Object_t *pObj, uint32_t *Id)
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b084      	sub	sp, #16
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
 80034ce:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t st7789h2_id[4] = {0};
 80034d0:	2300      	movs	r3, #0
 80034d2:	60bb      	str	r3, [r7, #8]

  /* Get ID from component */
  ret = st7789h2_read_reg(&pObj->Ctx, ST7789H2_READ_ID1, st7789h2_id, 2);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f103 001c 	add.w	r0, r3, #28
 80034da:	f107 0208 	add.w	r2, r7, #8
 80034de:	2302      	movs	r3, #2
 80034e0:	21da      	movs	r1, #218	@ 0xda
 80034e2:	f000 fd80 	bl	8003fe6 <st7789h2_read_reg>
 80034e6:	60f8      	str	r0, [r7, #12]

  *Id = (uint32_t)st7789h2_id[2] | ((uint32_t)st7789h2_id[3] << 8U);
 80034e8:	7abb      	ldrb	r3, [r7, #10]
 80034ea:	461a      	mov	r2, r3
 80034ec:	7afb      	ldrb	r3, [r7, #11]
 80034ee:	021b      	lsls	r3, r3, #8
 80034f0:	431a      	orrs	r2, r3
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	601a      	str	r2, [r3, #0]

  if (ret != ST7789H2_OK)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d002      	beq.n	8003502 <ST7789H2_ReadID+0x3c>
  {
    ret = ST7789H2_ERROR;
 80034fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003500:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003502:	68fb      	ldr	r3, [r7, #12]
}
 8003504:	4618      	mov	r0, r3
 8003506:	3710      	adds	r7, #16
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <ST7789H2_DisplayOn>:
  * @brief  Set the display on.
  * @param  pObj pointer to component object.
  * @retval Component status.
  */
int32_t ST7789H2_DisplayOn(ST7789H2_Object_t *pObj)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  int32_t ret = ST7789H2_OK;
 8003514:	2300      	movs	r3, #0
 8003516:	60fb      	str	r3, [r7, #12]
  uint8_t parameter[2];

  parameter[1] = 0x00U;
 8003518:	2300      	movs	r3, #0
 800351a:	727b      	strb	r3, [r7, #9]

  /* Display ON command */
  parameter[0] = ST7789H2_DISPLAY_ON;
 800351c:	2329      	movs	r3, #41	@ 0x29
 800351e:	723b      	strb	r3, [r7, #8]
  ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	331c      	adds	r3, #28
 8003524:	f107 0108 	add.w	r1, r7, #8
 8003528:	2201      	movs	r2, #1
 800352a:	4618      	mov	r0, r3
 800352c:	f000 fd85 	bl	800403a <st7789h2_send_data>
 8003530:	4602      	mov	r2, r0
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	4413      	add	r3, r2
 8003536:	60fb      	str	r3, [r7, #12]

  /* Sleep Out command */
  parameter[0] = ST7789H2_SLEEP_OUT;
 8003538:	2311      	movs	r3, #17
 800353a:	723b      	strb	r3, [r7, #8]
  ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	331c      	adds	r3, #28
 8003540:	f107 0108 	add.w	r1, r7, #8
 8003544:	2201      	movs	r2, #1
 8003546:	4618      	mov	r0, r3
 8003548:	f000 fd77 	bl	800403a <st7789h2_send_data>
 800354c:	4602      	mov	r2, r0
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4413      	add	r3, r2
 8003552:	60fb      	str	r3, [r7, #12]

  if (ret != ST7789H2_OK)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d002      	beq.n	8003560 <ST7789H2_DisplayOn+0x54>
  {
    ret = ST7789H2_ERROR;
 800355a:	f04f 33ff 	mov.w	r3, #4294967295
 800355e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003560:	68fb      	ldr	r3, [r7, #12]
}
 8003562:	4618      	mov	r0, r3
 8003564:	3710      	adds	r7, #16
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}

0800356a <ST7789H2_DisplayOff>:
  * @brief  Set the display off.
  * @param  pObj pointer to component object.
  * @retval Component status.
  */
int32_t ST7789H2_DisplayOff(ST7789H2_Object_t *pObj)
{
 800356a:	b580      	push	{r7, lr}
 800356c:	b084      	sub	sp, #16
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  int32_t ret = ST7789H2_OK;
 8003572:	2300      	movs	r3, #0
 8003574:	60fb      	str	r3, [r7, #12]
  uint8_t parameter[2];

  /* Display OFF command */
  parameter[0] = 0xFEU;
 8003576:	23fe      	movs	r3, #254	@ 0xfe
 8003578:	723b      	strb	r3, [r7, #8]
  parameter[1] = 0x00U;
 800357a:	2300      	movs	r3, #0
 800357c:	727b      	strb	r3, [r7, #9]
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_DISPLAY_OFF_PWR_SAVE, parameter, 1);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f103 001c 	add.w	r0, r3, #28
 8003584:	f107 0208 	add.w	r2, r7, #8
 8003588:	2301      	movs	r3, #1
 800358a:	21bd      	movs	r1, #189	@ 0xbd
 800358c:	f000 fd40 	bl	8004010 <st7789h2_write_reg>
 8003590:	4602      	mov	r2, r0
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	4413      	add	r3, r2
 8003596:	60fb      	str	r3, [r7, #12]

  /* Sleep In Command */
  parameter[0] = ST7789H2_SLEEP_IN;
 8003598:	2310      	movs	r3, #16
 800359a:	723b      	strb	r3, [r7, #8]
  ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	331c      	adds	r3, #28
 80035a0:	f107 0108 	add.w	r1, r7, #8
 80035a4:	2201      	movs	r2, #1
 80035a6:	4618      	mov	r0, r3
 80035a8:	f000 fd47 	bl	800403a <st7789h2_send_data>
 80035ac:	4602      	mov	r2, r0
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	4413      	add	r3, r2
 80035b2:	60fb      	str	r3, [r7, #12]

  /* Wait for 10ms */
  ST7789H2_Delay(pObj, 10);
 80035b4:	210a      	movs	r1, #10
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 fcfb 	bl	8003fb2 <ST7789H2_Delay>

  if (ret != ST7789H2_OK)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d002      	beq.n	80035c8 <ST7789H2_DisplayOff+0x5e>
  {
    ret = ST7789H2_ERROR;
 80035c2:	f04f 33ff 	mov.w	r3, #4294967295
 80035c6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80035c8:	68fb      	ldr	r3, [r7, #12]
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3710      	adds	r7, #16
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}

080035d2 <ST7789H2_SetBrightness>:
  * @param  pObj Pointer to component object.
  * @param  Brightness Display brightness to be set.
  * @retval Component status.
  */
int32_t ST7789H2_SetBrightness(const ST7789H2_Object_t *pObj, uint32_t Brightness)
{
 80035d2:	b480      	push	{r7}
 80035d4:	b083      	sub	sp, #12
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
 80035da:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return ST7789H2_ERROR;
 80035dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <ST7789H2_GetBrightness>:
  * @param  pObj Pointer to component object.
  * @param  Brightness Current display brightness.
  * @retval Component status.
  */
int32_t ST7789H2_GetBrightness(const ST7789H2_Object_t *pObj, const uint32_t *Brightness)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return ST7789H2_ERROR;
 80035f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr

08003606 <ST7789H2_SetOrientation>:
  * @param  pObj Pointer to component object.
  * @param  Orientation Display orientation to be set.
  * @retval Component status.
  */
int32_t ST7789H2_SetOrientation(ST7789H2_Object_t *pObj, uint32_t Orientation)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	b084      	sub	sp, #16
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
 800360e:	6039      	str	r1, [r7, #0]
  int32_t ret = ST7789H2_OK;
 8003610:	2300      	movs	r3, #0
 8003612:	60fb      	str	r3, [r7, #12]
  uint8_t   parameter[2];

  /* Memory access control */
  if (Orientation == ST7789H2_ORIENTATION_PORTRAIT)
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d102      	bne.n	8003620 <ST7789H2_SetOrientation+0x1a>
  {
    parameter[0] = 0x00U; /* MY = 0, MX = 0, MV = 0 */
 800361a:	2300      	movs	r3, #0
 800361c:	723b      	strb	r3, [r7, #8]
 800361e:	e00d      	b.n	800363c <ST7789H2_SetOrientation+0x36>
  }
  else if (Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d102      	bne.n	800362c <ST7789H2_SetOrientation+0x26>
  {
    parameter[0] = 0xA0U; /* MY = 1, MX = 0, MV = 1 */
 8003626:	23a0      	movs	r3, #160	@ 0xa0
 8003628:	723b      	strb	r3, [r7, #8]
 800362a:	e007      	b.n	800363c <ST7789H2_SetOrientation+0x36>
  }
  else if (Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	2b02      	cmp	r3, #2
 8003630:	d102      	bne.n	8003638 <ST7789H2_SetOrientation+0x32>
  {
    parameter[0] = 0xC0U; /* MY = 1, MX = 1, MV = 0 */
 8003632:	23c0      	movs	r3, #192	@ 0xc0
 8003634:	723b      	strb	r3, [r7, #8]
 8003636:	e001      	b.n	800363c <ST7789H2_SetOrientation+0x36>
  }
  else /* Orientation == ST7789H2_ORIENTATION_LANDSCAPE_ROT180 */
  {
    parameter[0] = 0x60U; /* MY = 0, MX = 1, MV = 1 */
 8003638:	2360      	movs	r3, #96	@ 0x60
 800363a:	723b      	strb	r3, [r7, #8]
  }
  parameter[1] = 0x00U;
 800363c:	2300      	movs	r3, #0
 800363e:	727b      	strb	r3, [r7, #9]
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f103 001c 	add.w	r0, r3, #28
 8003646:	f107 0208 	add.w	r2, r7, #8
 800364a:	2301      	movs	r3, #1
 800364c:	2136      	movs	r1, #54	@ 0x36
 800364e:	f000 fcdf 	bl	8004010 <st7789h2_write_reg>
 8003652:	4602      	mov	r2, r0
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	4413      	add	r3, r2
 8003658:	60fb      	str	r3, [r7, #12]

  pObj->Orientation = Orientation;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	631a      	str	r2, [r3, #48]	@ 0x30

  return ret;
 8003660:	68fb      	ldr	r3, [r7, #12]
}
 8003662:	4618      	mov	r0, r3
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}

0800366a <ST7789H2_GetOrientation>:
  * @param  pObj Pointer to component object.
  * @param  Orientation Current display orientation.
  * @retval Component status.
  */
int32_t ST7789H2_GetOrientation(ST7789H2_Object_t *pObj, uint32_t *Orientation)
{
 800366a:	b480      	push	{r7}
 800366c:	b085      	sub	sp, #20
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
 8003672:	6039      	str	r1, [r7, #0]
  int32_t ret = ST7789H2_OK;
 8003674:	2300      	movs	r3, #0
 8003676:	60fb      	str	r3, [r7, #12]

  *Orientation = pObj->Orientation;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	601a      	str	r2, [r3, #0]

  return ret;
 8003680:	68fb      	ldr	r3, [r7, #12]
}
 8003682:	4618      	mov	r0, r3
 8003684:	3714      	adds	r7, #20
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr

0800368e <ST7789H2_SetCursor>:
  * @param  Xpos X position on LCD.
  * @param  Ypos Y position on LCD.
  * @retval Component status.
  */
int32_t ST7789H2_SetCursor(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b088      	sub	sp, #32
 8003692:	af00      	add	r7, sp, #0
 8003694:	60f8      	str	r0, [r7, #12]
 8003696:	60b9      	str	r1, [r7, #8]
 8003698:	607a      	str	r2, [r7, #4]
  int32_t ret = ST7789H2_OK;
 800369a:	2300      	movs	r3, #0
 800369c:	61fb      	str	r3, [r7, #28]
  uint8_t parameter[8];

  /* CASET: Column Address Set */
  if (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d116      	bne.n	80036d4 <ST7789H2_SetCursor+0x46>
  {
    parameter[0] = (uint8_t)((Xpos + 0x50U) >> 8);  /* XS[15:8] */
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	3350      	adds	r3, #80	@ 0x50
 80036aa:	0a1b      	lsrs	r3, r3, #8
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 80036b0:	2300      	movs	r3, #0
 80036b2:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t)(Xpos + 0x50U);         /* XS[7:0] */
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	3350      	adds	r3, #80	@ 0x50
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 80036be:	2300      	movs	r3, #0
 80036c0:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x01;                            /* XE[15:8] */
 80036c2:	2301      	movs	r3, #1
 80036c4:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 80036c6:	2300      	movs	r3, #0
 80036c8:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0x3F;                            /* XE[7:0] */
 80036ca:	233f      	movs	r3, #63	@ 0x3f
 80036cc:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 80036ce:	2300      	movs	r3, #0
 80036d0:	76fb      	strb	r3, [r7, #27]
 80036d2:	e012      	b.n	80036fa <ST7789H2_SetCursor+0x6c>
  }
  else
  {
    parameter[0] = (uint8_t)(Xpos >> 8);  /* XS[15:8] */
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	0a1b      	lsrs	r3, r3, #8
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 80036dc:	2300      	movs	r3, #0
 80036de:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t) Xpos;        /* XS[7:0] */
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 80036e6:	2300      	movs	r3, #0
 80036e8:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x00;                  /* XE[15:8] */
 80036ea:	2300      	movs	r3, #0
 80036ec:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 80036ee:	2300      	movs	r3, #0
 80036f0:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0xEF;                  /* XE[7:0] */
 80036f2:	23ef      	movs	r3, #239	@ 0xef
 80036f4:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 80036f6:	2300      	movs	r3, #0
 80036f8:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_CASET, parameter, 4);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	f103 001c 	add.w	r0, r3, #28
 8003700:	f107 0214 	add.w	r2, r7, #20
 8003704:	2304      	movs	r3, #4
 8003706:	212a      	movs	r1, #42	@ 0x2a
 8003708:	f000 fc82 	bl	8004010 <st7789h2_write_reg>
 800370c:	4602      	mov	r2, r0
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	4413      	add	r3, r2
 8003712:	61fb      	str	r3, [r7, #28]

  /* RASET: Row Address Set */
  if (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003718:	2b02      	cmp	r3, #2
 800371a:	d116      	bne.n	800374a <ST7789H2_SetCursor+0xbc>
  {
    parameter[0] = (uint8_t)((Ypos + 0x50U) >> 8);  /* YS[15:8] */
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	3350      	adds	r3, #80	@ 0x50
 8003720:	0a1b      	lsrs	r3, r3, #8
 8003722:	b2db      	uxtb	r3, r3
 8003724:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003726:	2300      	movs	r3, #0
 8003728:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t)(Ypos + 0x50U);         /* YS[7:0] */
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	b2db      	uxtb	r3, r3
 800372e:	3350      	adds	r3, #80	@ 0x50
 8003730:	b2db      	uxtb	r3, r3
 8003732:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003734:	2300      	movs	r3, #0
 8003736:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x01;                            /* YE[15:8] */
 8003738:	2301      	movs	r3, #1
 800373a:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 800373c:	2300      	movs	r3, #0
 800373e:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0x3F;                            /* YE[7:0] */
 8003740:	233f      	movs	r3, #63	@ 0x3f
 8003742:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 8003744:	2300      	movs	r3, #0
 8003746:	76fb      	strb	r3, [r7, #27]
 8003748:	e012      	b.n	8003770 <ST7789H2_SetCursor+0xe2>
  }
  else
  {
    parameter[0] = (uint8_t)(Ypos >> 8);  /* YS[15:8] */
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	0a1b      	lsrs	r3, r3, #8
 800374e:	b2db      	uxtb	r3, r3
 8003750:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003752:	2300      	movs	r3, #0
 8003754:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t) Ypos;        /* YS[7:0] */
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	b2db      	uxtb	r3, r3
 800375a:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 800375c:	2300      	movs	r3, #0
 800375e:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x00;                  /* YE[15:8] */
 8003760:	2300      	movs	r3, #0
 8003762:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003764:	2300      	movs	r3, #0
 8003766:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0xEF;                  /* YE[7:0] */
 8003768:	23ef      	movs	r3, #239	@ 0xef
 800376a:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 800376c:	2300      	movs	r3, #0
 800376e:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_RASET, parameter, 4);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f103 001c 	add.w	r0, r3, #28
 8003776:	f107 0214 	add.w	r2, r7, #20
 800377a:	2304      	movs	r3, #4
 800377c:	212b      	movs	r1, #43	@ 0x2b
 800377e:	f000 fc47 	bl	8004010 <st7789h2_write_reg>
 8003782:	4602      	mov	r2, r0
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	4413      	add	r3, r2
 8003788:	61fb      	str	r3, [r7, #28]

  if (ret != ST7789H2_OK)
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d002      	beq.n	8003796 <ST7789H2_SetCursor+0x108>
  {
    ret = ST7789H2_ERROR;
 8003790:	f04f 33ff 	mov.w	r3, #4294967295
 8003794:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 8003796:	69fb      	ldr	r3, [r7, #28]
}
 8003798:	4618      	mov	r0, r3
 800379a:	3720      	adds	r7, #32
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <ST7789H2_DrawBitmap>:
  * @param  Ypos Y position on LCD.
  * @param  pBmp Pointer to bitmap.
  * @retval Component status.
  */
int32_t ST7789H2_DrawBitmap(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b08e      	sub	sp, #56	@ 0x38
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
 80037ac:	603b      	str	r3, [r7, #0]
  int32_t  ret = ST7789H2_OK;
 80037ae:	2300      	movs	r3, #0
 80037b0:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t index, size;
  uint32_t width, height;
  uint32_t Ystart, Ystop;

  /* Read file size */
  size = ((uint32_t)pBmp[5] << 24) | ((uint32_t)pBmp[4] << 16) | ((uint32_t)pBmp[3] << 8) | (uint32_t)pBmp[2];
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	3305      	adds	r3, #5
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	061a      	lsls	r2, r3, #24
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	3304      	adds	r3, #4
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	041b      	lsls	r3, r3, #16
 80037c2:	431a      	orrs	r2, r3
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	3303      	adds	r3, #3
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	021b      	lsls	r3, r3, #8
 80037cc:	4313      	orrs	r3, r2
 80037ce:	683a      	ldr	r2, [r7, #0]
 80037d0:	3202      	adds	r2, #2
 80037d2:	7812      	ldrb	r2, [r2, #0]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Get bitmap data address offset */
  index = ((uint32_t)pBmp[13] << 24) | ((uint32_t)pBmp[12] << 16) | ((uint32_t)pBmp[11] << 8) | (uint32_t)pBmp[10];
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	330d      	adds	r3, #13
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	061a      	lsls	r2, r3, #24
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	330c      	adds	r3, #12
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	041b      	lsls	r3, r3, #16
 80037e8:	431a      	orrs	r2, r3
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	330b      	adds	r3, #11
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	021b      	lsls	r3, r3, #8
 80037f2:	4313      	orrs	r3, r2
 80037f4:	683a      	ldr	r2, [r7, #0]
 80037f6:	320a      	adds	r2, #10
 80037f8:	7812      	ldrb	r2, [r2, #0]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Get image width */
  width = ((uint32_t)pBmp[21] << 24) | ((uint32_t)pBmp[20] << 16) | ((uint32_t)pBmp[19] << 8) | (uint32_t)pBmp[18];
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	3315      	adds	r3, #21
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	061a      	lsls	r2, r3, #24
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	3314      	adds	r3, #20
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	041b      	lsls	r3, r3, #16
 800380e:	431a      	orrs	r2, r3
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	3313      	adds	r3, #19
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	021b      	lsls	r3, r3, #8
 8003818:	4313      	orrs	r3, r2
 800381a:	683a      	ldr	r2, [r7, #0]
 800381c:	3212      	adds	r2, #18
 800381e:	7812      	ldrb	r2, [r2, #0]
 8003820:	4313      	orrs	r3, r2
 8003822:	623b      	str	r3, [r7, #32]
  width--;
 8003824:	6a3b      	ldr	r3, [r7, #32]
 8003826:	3b01      	subs	r3, #1
 8003828:	623b      	str	r3, [r7, #32]
  /* Get image height */
  height = ((uint32_t)pBmp[25] << 24) | ((uint32_t)pBmp[24] << 16) | ((uint32_t)pBmp[23] << 8) | (uint32_t)pBmp[22];
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	3319      	adds	r3, #25
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	061a      	lsls	r2, r3, #24
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	3318      	adds	r3, #24
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	041b      	lsls	r3, r3, #16
 800383a:	431a      	orrs	r2, r3
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	3317      	adds	r3, #23
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	021b      	lsls	r3, r3, #8
 8003844:	4313      	orrs	r3, r2
 8003846:	683a      	ldr	r2, [r7, #0]
 8003848:	3216      	adds	r2, #22
 800384a:	7812      	ldrb	r2, [r2, #0]
 800384c:	4313      	orrs	r3, r2
 800384e:	61fb      	str	r3, [r7, #28]
  height--;
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	3b01      	subs	r3, #1
 8003854:	61fb      	str	r3, [r7, #28]
  /* Get size of data */
  size = size - index;
 8003856:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	62bb      	str	r3, [r7, #40]	@ 0x28
  size = size / 2U;
 800385e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003860:	085b      	lsrs	r3, r3, #1
 8003862:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute new Y start and stop values */
  if (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003868:	2b00      	cmp	r3, #0
 800386a:	d10c      	bne.n	8003886 <ST7789H2_DrawBitmap+0xe6>
  {
    Ystart = 319U - (Ypos + height);
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	4413      	add	r3, r2
 8003872:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8003876:	3301      	adds	r3, #1
 8003878:	633b      	str	r3, [r7, #48]	@ 0x30
    Ystop  = 319U - Ypos;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8003880:	3301      	adds	r3, #1
 8003882:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003884:	e018      	b.n	80038b8 <ST7789H2_DrawBitmap+0x118>
  }
  else if (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388a:	2b02      	cmp	r3, #2
 800388c:	d10a      	bne.n	80038a4 <ST7789H2_DrawBitmap+0x104>
  {
    Ystart = 319U - (Ypos + 0x50U + height);
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	4413      	add	r3, r2
 8003894:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8003898:	633b      	str	r3, [r7, #48]	@ 0x30
    Ystop  = 319U - (Ypos + 0x50U);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80038a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038a2:	e009      	b.n	80038b8 <ST7789H2_DrawBitmap+0x118>
  }
  else
  {
    Ystart = 239U - (Ypos + height);
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	4413      	add	r3, r2
 80038aa:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80038ae:	633b      	str	r3, [r7, #48]	@ 0x30
    Ystop  = 239U - Ypos;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80038b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set GRAM Area - Partial Display Control */
  if (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d122      	bne.n	8003906 <ST7789H2_DrawBitmap+0x166>
  {
    parameter[0] = (uint8_t)((Xpos + 0x50U) >> 8);          /* XS[15:8] */
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	3350      	adds	r3, #80	@ 0x50
 80038c4:	0a1b      	lsrs	r3, r3, #8
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 80038ca:	2300      	movs	r3, #0
 80038cc:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t)(Xpos + 0x50U);                 /* XS[7:0] */
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	3350      	adds	r3, #80	@ 0x50
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 80038d8:	2300      	movs	r3, #0
 80038da:	75fb      	strb	r3, [r7, #23]
    parameter[4] = (uint8_t)((Xpos + width + 0x50U) >> 8);  /* XE[15:8] */
 80038dc:	68ba      	ldr	r2, [r7, #8]
 80038de:	6a3b      	ldr	r3, [r7, #32]
 80038e0:	4413      	add	r3, r2
 80038e2:	3350      	adds	r3, #80	@ 0x50
 80038e4:	0a1b      	lsrs	r3, r3, #8
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 80038ea:	2300      	movs	r3, #0
 80038ec:	767b      	strb	r3, [r7, #25]
    parameter[6] = (uint8_t)(Xpos + width + 0x50U);         /* XE[7:0] */
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	b2da      	uxtb	r2, r3
 80038f2:	6a3b      	ldr	r3, [r7, #32]
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	4413      	add	r3, r2
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	3350      	adds	r3, #80	@ 0x50
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 8003900:	2300      	movs	r3, #0
 8003902:	76fb      	strb	r3, [r7, #27]
 8003904:	e01b      	b.n	800393e <ST7789H2_DrawBitmap+0x19e>
  }
  else
  {
    parameter[0] = (uint8_t)(Xpos >> 8);            /* XS[15:8] */
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	0a1b      	lsrs	r3, r3, #8
 800390a:	b2db      	uxtb	r3, r3
 800390c:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 800390e:	2300      	movs	r3, #0
 8003910:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t) Xpos;                  /* XS[7:0] */
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	b2db      	uxtb	r3, r3
 8003916:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003918:	2300      	movs	r3, #0
 800391a:	75fb      	strb	r3, [r7, #23]
    parameter[4] = (uint8_t)((Xpos + width) >> 8);  /* XE[15:8] */
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	6a3b      	ldr	r3, [r7, #32]
 8003920:	4413      	add	r3, r2
 8003922:	0a1b      	lsrs	r3, r3, #8
 8003924:	b2db      	uxtb	r3, r3
 8003926:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003928:	2300      	movs	r3, #0
 800392a:	767b      	strb	r3, [r7, #25]
    parameter[6] = (uint8_t)(Xpos + width);         /* XE[7:0] */
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	b2da      	uxtb	r2, r3
 8003930:	6a3b      	ldr	r3, [r7, #32]
 8003932:	b2db      	uxtb	r3, r3
 8003934:	4413      	add	r3, r2
 8003936:	b2db      	uxtb	r3, r3
 8003938:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 800393a:	2300      	movs	r3, #0
 800393c:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_CASET, parameter, 4);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f103 001c 	add.w	r0, r3, #28
 8003944:	f107 0214 	add.w	r2, r7, #20
 8003948:	2304      	movs	r3, #4
 800394a:	212a      	movs	r1, #42	@ 0x2a
 800394c:	f000 fb60 	bl	8004010 <st7789h2_write_reg>
 8003950:	4602      	mov	r2, r0
 8003952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003954:	4413      	add	r3, r2
 8003956:	637b      	str	r3, [r7, #52]	@ 0x34
  parameter[0] = (uint8_t)(Ystart >> 8);  /* YS[15:8] */
 8003958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800395a:	0a1b      	lsrs	r3, r3, #8
 800395c:	b2db      	uxtb	r3, r3
 800395e:	753b      	strb	r3, [r7, #20]
  parameter[1] = 0x00;
 8003960:	2300      	movs	r3, #0
 8003962:	757b      	strb	r3, [r7, #21]
  parameter[2] = (uint8_t) Ystart;        /* YS[7:0] */
 8003964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003966:	b2db      	uxtb	r3, r3
 8003968:	75bb      	strb	r3, [r7, #22]
  parameter[3] = 0x00;
 800396a:	2300      	movs	r3, #0
 800396c:	75fb      	strb	r3, [r7, #23]
  parameter[4] = (uint8_t)(Ystop >> 8);   /* YE[15:8] */
 800396e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003970:	0a1b      	lsrs	r3, r3, #8
 8003972:	b2db      	uxtb	r3, r3
 8003974:	763b      	strb	r3, [r7, #24]
  parameter[5] = 0x00;
 8003976:	2300      	movs	r3, #0
 8003978:	767b      	strb	r3, [r7, #25]
  parameter[6] = (uint8_t) Ystop;         /* YE[7:0] */
 800397a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800397c:	b2db      	uxtb	r3, r3
 800397e:	76bb      	strb	r3, [r7, #26]
  parameter[7] = 0x00;
 8003980:	2300      	movs	r3, #0
 8003982:	76fb      	strb	r3, [r7, #27]
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_RASET, parameter, 4);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f103 001c 	add.w	r0, r3, #28
 800398a:	f107 0214 	add.w	r2, r7, #20
 800398e:	2304      	movs	r3, #4
 8003990:	212b      	movs	r1, #43	@ 0x2b
 8003992:	f000 fb3d 	bl	8004010 <st7789h2_write_reg>
 8003996:	4602      	mov	r2, r0
 8003998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800399a:	4413      	add	r3, r2
 800399c:	637b      	str	r3, [r7, #52]	@ 0x34
  if ((pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT) || (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180))
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d003      	beq.n	80039ae <ST7789H2_DrawBitmap+0x20e>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d117      	bne.n	80039de <ST7789H2_DrawBitmap+0x23e>
  {
    /* Memory access control: Invert MY */
    parameter[0] = (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT) ? 0x80U : 0x40U;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d101      	bne.n	80039ba <ST7789H2_DrawBitmap+0x21a>
 80039b6:	2380      	movs	r3, #128	@ 0x80
 80039b8:	e000      	b.n	80039bc <ST7789H2_DrawBitmap+0x21c>
 80039ba:	2340      	movs	r3, #64	@ 0x40
 80039bc:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00U;
 80039be:	2300      	movs	r3, #0
 80039c0:	757b      	strb	r3, [r7, #21]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f103 001c 	add.w	r0, r3, #28
 80039c8:	f107 0214 	add.w	r2, r7, #20
 80039cc:	2301      	movs	r3, #1
 80039ce:	2136      	movs	r1, #54	@ 0x36
 80039d0:	f000 fb1e 	bl	8004010 <st7789h2_write_reg>
 80039d4:	4602      	mov	r2, r0
 80039d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039d8:	4413      	add	r3, r2
 80039da:	637b      	str	r3, [r7, #52]	@ 0x34
 80039dc:	e016      	b.n	8003a0c <ST7789H2_DrawBitmap+0x26c>
  }
  else
  {
    /* Memory access control: Invert MX */
    parameter[0] = (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE) ? 0xE0U : 0x20U;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d101      	bne.n	80039ea <ST7789H2_DrawBitmap+0x24a>
 80039e6:	23e0      	movs	r3, #224	@ 0xe0
 80039e8:	e000      	b.n	80039ec <ST7789H2_DrawBitmap+0x24c>
 80039ea:	2320      	movs	r3, #32
 80039ec:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	757b      	strb	r3, [r7, #21]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f103 001c 	add.w	r0, r3, #28
 80039f8:	f107 0214 	add.w	r2, r7, #20
 80039fc:	2301      	movs	r3, #1
 80039fe:	2136      	movs	r1, #54	@ 0x36
 8003a00:	f000 fb06 	bl	8004010 <st7789h2_write_reg>
 8003a04:	4602      	mov	r2, r0
 8003a06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a08:	4413      	add	r3, r2
 8003a0a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Write GRAM */
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, &pBmp[index], size);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f103 001c 	add.w	r0, r3, #28
 8003a12:	683a      	ldr	r2, [r7, #0]
 8003a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a16:	441a      	add	r2, r3
 8003a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a1a:	212c      	movs	r1, #44	@ 0x2c
 8003a1c:	f000 faf8 	bl	8004010 <st7789h2_write_reg>
 8003a20:	4602      	mov	r2, r0
 8003a22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a24:	4413      	add	r3, r2
 8003a26:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Restore GRAM Area - Partial Display Control */
  if (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d110      	bne.n	8003a52 <ST7789H2_DrawBitmap+0x2b2>
  {
    parameter[0] = 0x00; /* XS[15:8] */
 8003a30:	2300      	movs	r3, #0
 8003a32:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003a34:	2300      	movs	r3, #0
 8003a36:	757b      	strb	r3, [r7, #21]
    parameter[2] = 0x50; /* XS[7:0] */
 8003a38:	2350      	movs	r3, #80	@ 0x50
 8003a3a:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x01; /* XE[15:8] */
 8003a40:	2301      	movs	r3, #1
 8003a42:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003a44:	2300      	movs	r3, #0
 8003a46:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0x3F; /* XE[7:0] */
 8003a48:	233f      	movs	r3, #63	@ 0x3f
 8003a4a:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	76fb      	strb	r3, [r7, #27]
 8003a50:	e00f      	b.n	8003a72 <ST7789H2_DrawBitmap+0x2d2>
  }
  else
  {
    parameter[0] = 0x00; /* XS[15:8] */
 8003a52:	2300      	movs	r3, #0
 8003a54:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003a56:	2300      	movs	r3, #0
 8003a58:	757b      	strb	r3, [r7, #21]
    parameter[2] = 0x00; /* XS[7:0] */
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x00; /* XE[15:8] */
 8003a62:	2300      	movs	r3, #0
 8003a64:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003a66:	2300      	movs	r3, #0
 8003a68:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0xEF; /* XE[7:0] */
 8003a6a:	23ef      	movs	r3, #239	@ 0xef
 8003a6c:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_CASET, parameter, 4);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f103 001c 	add.w	r0, r3, #28
 8003a78:	f107 0214 	add.w	r2, r7, #20
 8003a7c:	2304      	movs	r3, #4
 8003a7e:	212a      	movs	r1, #42	@ 0x2a
 8003a80:	f000 fac6 	bl	8004010 <st7789h2_write_reg>
 8003a84:	4602      	mov	r2, r0
 8003a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a88:	4413      	add	r3, r2
 8003a8a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d110      	bne.n	8003ab6 <ST7789H2_DrawBitmap+0x316>
  {
    parameter[0] = 0x00; /* YS[15:8] */
 8003a94:	2300      	movs	r3, #0
 8003a96:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	757b      	strb	r3, [r7, #21]
    parameter[2] = 0x50; /* YS[7:0] */
 8003a9c:	2350      	movs	r3, #80	@ 0x50
 8003a9e:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x01; /* YE[15:8] */
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0x3F; /* YE[7:0] */
 8003aac:	233f      	movs	r3, #63	@ 0x3f
 8003aae:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	76fb      	strb	r3, [r7, #27]
 8003ab4:	e00f      	b.n	8003ad6 <ST7789H2_DrawBitmap+0x336>
  }
  else
  {
    parameter[0] = 0x00; /* YS[15:8] */
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003aba:	2300      	movs	r3, #0
 8003abc:	757b      	strb	r3, [r7, #21]
    parameter[2] = 0x00; /* YS[7:0] */
 8003abe:	2300      	movs	r3, #0
 8003ac0:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x00; /* YE[15:8] */
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003aca:	2300      	movs	r3, #0
 8003acc:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0xEF; /* YE[7:0] */
 8003ace:	23ef      	movs	r3, #239	@ 0xef
 8003ad0:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_RASET, parameter, 4);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f103 001c 	add.w	r0, r3, #28
 8003adc:	f107 0214 	add.w	r2, r7, #20
 8003ae0:	2304      	movs	r3, #4
 8003ae2:	212b      	movs	r1, #43	@ 0x2b
 8003ae4:	f000 fa94 	bl	8004010 <st7789h2_write_reg>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aec:	4413      	add	r3, r2
 8003aee:	637b      	str	r3, [r7, #52]	@ 0x34
  if ((pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT) || (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180))
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d003      	beq.n	8003b00 <ST7789H2_DrawBitmap+0x360>
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d117      	bne.n	8003b30 <ST7789H2_DrawBitmap+0x390>
  {
    /* Memory access control: Re-invert MY */
    parameter[0] = (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT) ? 0x00U : 0xC0U;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d101      	bne.n	8003b0c <ST7789H2_DrawBitmap+0x36c>
 8003b08:	2300      	movs	r3, #0
 8003b0a:	e000      	b.n	8003b0e <ST7789H2_DrawBitmap+0x36e>
 8003b0c:	23c0      	movs	r3, #192	@ 0xc0
 8003b0e:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	757b      	strb	r3, [r7, #21]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f103 001c 	add.w	r0, r3, #28
 8003b1a:	f107 0214 	add.w	r2, r7, #20
 8003b1e:	2301      	movs	r3, #1
 8003b20:	2136      	movs	r1, #54	@ 0x36
 8003b22:	f000 fa75 	bl	8004010 <st7789h2_write_reg>
 8003b26:	4602      	mov	r2, r0
 8003b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b2a:	4413      	add	r3, r2
 8003b2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b2e:	e016      	b.n	8003b5e <ST7789H2_DrawBitmap+0x3be>
  }
  else
  {
    /* Memory access control: Re-invert MX */
    parameter[0] = (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE) ? 0xA0U : 0x60U;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d101      	bne.n	8003b3c <ST7789H2_DrawBitmap+0x39c>
 8003b38:	23a0      	movs	r3, #160	@ 0xa0
 8003b3a:	e000      	b.n	8003b3e <ST7789H2_DrawBitmap+0x39e>
 8003b3c:	2360      	movs	r3, #96	@ 0x60
 8003b3e:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	757b      	strb	r3, [r7, #21]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f103 001c 	add.w	r0, r3, #28
 8003b4a:	f107 0214 	add.w	r2, r7, #20
 8003b4e:	2301      	movs	r3, #1
 8003b50:	2136      	movs	r1, #54	@ 0x36
 8003b52:	f000 fa5d 	bl	8004010 <st7789h2_write_reg>
 8003b56:	4602      	mov	r2, r0
 8003b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b5a:	4413      	add	r3, r2
 8003b5c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  if (ret != ST7789H2_OK)
 8003b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d002      	beq.n	8003b6a <ST7789H2_DrawBitmap+0x3ca>
  {
    ret = ST7789H2_ERROR;
 8003b64:	f04f 33ff 	mov.w	r3, #4294967295
 8003b68:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  return ret;
 8003b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3738      	adds	r7, #56	@ 0x38
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <ST7789H2_FillRGBRect>:
  * @param  Width Width of the rectangle.
  * @param  Height Height of the rectangle.
  * @retval Component status.
  */
int32_t ST7789H2_FillRGBRect(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8003b74:	b590      	push	{r4, r7, lr}
 8003b76:	f5ad 7d01 	sub.w	sp, sp, #516	@ 0x204
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	f507 7400 	add.w	r4, r7, #512	@ 0x200
 8003b80:	f5a4 74fa 	sub.w	r4, r4, #500	@ 0x1f4
 8003b84:	6020      	str	r0, [r4, #0]
 8003b86:	f507 7000 	add.w	r0, r7, #512	@ 0x200
 8003b8a:	f5a0 70fc 	sub.w	r0, r0, #504	@ 0x1f8
 8003b8e:	6001      	str	r1, [r0, #0]
 8003b90:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 8003b94:	f5a1 71fe 	sub.w	r1, r1, #508	@ 0x1fc
 8003b98:	600a      	str	r2, [r1, #0]
 8003b9a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b9e:	f5a2 7200 	sub.w	r2, r2, #512	@ 0x200
 8003ba2:	6013      	str	r3, [r2, #0]
  int32_t  ret = ST7789H2_OK;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
  uint8_t  buffer[480];
  uint8_t *rect; 
  uint32_t i, j;

  rect = pData;
 8003baa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bae:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
  
  for(i = 0; i < Height; i++)
 8003bb8:	2300      	movs	r3, #0
 8003bba:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8003bbe:	e062      	b.n	8003c86 <ST7789H2_FillRGBRect+0x112>
  {
    /* Set Cursor */
    ret += ST7789H2_SetCursor(pObj, Xpos, Ypos + i);
 8003bc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bc4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003bce:	441a      	add	r2, r3
 8003bd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bd4:	f5a3 71fc 	sub.w	r1, r3, #504	@ 0x1f8
 8003bd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bdc:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8003be0:	6809      	ldr	r1, [r1, #0]
 8003be2:	6818      	ldr	r0, [r3, #0]
 8003be4:	f7ff fd53 	bl	800368e <ST7789H2_SetCursor>
 8003be8:	4602      	mov	r2, r0
 8003bea:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003bee:	4413      	add	r3, r2
 8003bf0:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc

    /* Sent a complete line */
    for(j = 0; j < Width; j++)
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8003bfa:	e025      	b.n	8003c48 <ST7789H2_FillRGBRect+0xd4>
    {
      buffer[2U*j]      = *rect;
 8003bfc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003c00:	005b      	lsls	r3, r3, #1
 8003c02:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 8003c06:	7811      	ldrb	r1, [r2, #0]
 8003c08:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c0c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003c10:	54d1      	strb	r1, [r2, r3]
      rect++;
 8003c12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c16:	3301      	adds	r3, #1
 8003c18:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
      buffer[(2U*j)+1U] = *rect;
 8003c1c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003c20:	005b      	lsls	r3, r3, #1
 8003c22:	3301      	adds	r3, #1
 8003c24:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 8003c28:	7811      	ldrb	r1, [r2, #0]
 8003c2a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c2e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003c32:	54d1      	strb	r1, [r2, r3]
      rect++;
 8003c34:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c38:	3301      	adds	r3, #1
 8003c3a:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
    for(j = 0; j < Width; j++)
 8003c3e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003c42:	3301      	adds	r3, #1
 8003c44:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8003c48:	f8d7 21f0 	ldr.w	r2, [r7, #496]	@ 0x1f0
 8003c4c:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d3d3      	bcc.n	8003bfc <ST7789H2_FillRGBRect+0x88>
    }
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, buffer, Width);
 8003c54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c58:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f103 001c 	add.w	r0, r3, #28
 8003c62:	f107 0210 	add.w	r2, r7, #16
 8003c66:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8003c6a:	212c      	movs	r1, #44	@ 0x2c
 8003c6c:	f000 f9d0 	bl	8004010 <st7789h2_write_reg>
 8003c70:	4602      	mov	r2, r0
 8003c72:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003c76:	4413      	add	r3, r2
 8003c78:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
  for(i = 0; i < Height; i++)
 8003c7c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003c80:	3301      	adds	r3, #1
 8003c82:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8003c86:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 8003c8a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d396      	bcc.n	8003bc0 <ST7789H2_FillRGBRect+0x4c>
  }

  if(ret != ST7789H2_OK)
 8003c92:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d003      	beq.n	8003ca2 <ST7789H2_FillRGBRect+0x12e>
  {
    ret = ST7789H2_ERROR;
 8003c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c9e:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
  }

  return ret;
 8003ca2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f507 7701 	add.w	r7, r7, #516	@ 0x204
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd90      	pop	{r4, r7, pc}

08003cb0 <ST7789H2_DrawHLine>:
  * @param  Length Length of the line.
  * @param  Color  Color of the line.
  * @retval Component status.
  */
int32_t ST7789H2_DrawHLine(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b088      	sub	sp, #32
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
 8003cbc:	603b      	str	r3, [r7, #0]
  int32_t  ret = ST7789H2_OK;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	61fb      	str	r3, [r7, #28]
  uint8_t  parameter[2];
  uint32_t i;

  /* Set Cursor */
  ret += ST7789H2_SetCursor(pObj, Xpos, Ypos);
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	68b9      	ldr	r1, [r7, #8]
 8003cc6:	68f8      	ldr	r0, [r7, #12]
 8003cc8:	f7ff fce1 	bl	800368e <ST7789H2_SetCursor>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	4413      	add	r3, r2
 8003cd2:	61fb      	str	r3, [r7, #28]

  /* Sent a complete line */
  parameter[0] = (uint8_t)(Color & 0xFFU);
 8003cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	753b      	strb	r3, [r7, #20]
  parameter[1] = (uint8_t)((Color >> 8) & 0xFFU);
 8003cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cdc:	0a1b      	lsrs	r3, r3, #8
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	757b      	strb	r3, [r7, #21]
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, parameter, 1);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f103 001c 	add.w	r0, r3, #28
 8003ce8:	f107 0214 	add.w	r2, r7, #20
 8003cec:	2301      	movs	r3, #1
 8003cee:	212c      	movs	r1, #44	@ 0x2c
 8003cf0:	f000 f98e 	bl	8004010 <st7789h2_write_reg>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	61fb      	str	r3, [r7, #28]
  for (i = 1; i < Length; i++)
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	61bb      	str	r3, [r7, #24]
 8003d00:	e00f      	b.n	8003d22 <ST7789H2_DrawHLine+0x72>
  {
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM_CONTINUE, parameter, 1);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f103 001c 	add.w	r0, r3, #28
 8003d08:	f107 0214 	add.w	r2, r7, #20
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	213c      	movs	r1, #60	@ 0x3c
 8003d10:	f000 f97e 	bl	8004010 <st7789h2_write_reg>
 8003d14:	4602      	mov	r2, r0
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	4413      	add	r3, r2
 8003d1a:	61fb      	str	r3, [r7, #28]
  for (i = 1; i < Length; i++)
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	3301      	adds	r3, #1
 8003d20:	61bb      	str	r3, [r7, #24]
 8003d22:	69ba      	ldr	r2, [r7, #24]
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d3eb      	bcc.n	8003d02 <ST7789H2_DrawHLine+0x52>
  }

  /* Workaround for last pixel */
  if ((Xpos + Length) == 240U)
 8003d2a:	68ba      	ldr	r2, [r7, #8]
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	4413      	add	r3, r2
 8003d30:	2bf0      	cmp	r3, #240	@ 0xf0
 8003d32:	d119      	bne.n	8003d68 <ST7789H2_DrawHLine+0xb8>
  {
    /* Write last pixel */
    ret += ST7789H2_SetCursor(pObj, (Xpos + Length - 1U), Ypos);
 8003d34:	68ba      	ldr	r2, [r7, #8]
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	4413      	add	r3, r2
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	687a      	ldr	r2, [r7, #4]
 8003d3e:	4619      	mov	r1, r3
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f7ff fca4 	bl	800368e <ST7789H2_SetCursor>
 8003d46:	4602      	mov	r2, r0
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	61fb      	str	r3, [r7, #28]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, parameter, 1);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	f103 001c 	add.w	r0, r3, #28
 8003d54:	f107 0214 	add.w	r2, r7, #20
 8003d58:	2301      	movs	r3, #1
 8003d5a:	212c      	movs	r1, #44	@ 0x2c
 8003d5c:	f000 f958 	bl	8004010 <st7789h2_write_reg>
 8003d60:	4602      	mov	r2, r0
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	4413      	add	r3, r2
 8003d66:	61fb      	str	r3, [r7, #28]
  }
  
  if (ret != ST7789H2_OK)
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d002      	beq.n	8003d74 <ST7789H2_DrawHLine+0xc4>
  {
    ret = ST7789H2_ERROR;
 8003d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d72:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 8003d74:	69fb      	ldr	r3, [r7, #28]
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3720      	adds	r7, #32
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}

08003d7e <ST7789H2_DrawVLine>:
  * @param  Length Length of the line.
  * @param  Color  Color of the line.
  * @retval Component status.
  */
int32_t ST7789H2_DrawVLine(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8003d7e:	b580      	push	{r7, lr}
 8003d80:	b086      	sub	sp, #24
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	60f8      	str	r0, [r7, #12]
 8003d86:	60b9      	str	r1, [r7, #8]
 8003d88:	607a      	str	r2, [r7, #4]
 8003d8a:	603b      	str	r3, [r7, #0]
  int32_t  ret = ST7789H2_OK;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	617b      	str	r3, [r7, #20]
  uint32_t i;

  /* Sent a complete line */
  for (i = 0; i < Length; i++)
 8003d90:	2300      	movs	r3, #0
 8003d92:	613b      	str	r3, [r7, #16]
 8003d94:	e00e      	b.n	8003db4 <ST7789H2_DrawVLine+0x36>
  {
    ret += ST7789H2_SetPixel(pObj, Xpos, (Ypos + i), Color);
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	441a      	add	r2, r3
 8003d9c:	6a3b      	ldr	r3, [r7, #32]
 8003d9e:	68b9      	ldr	r1, [r7, #8]
 8003da0:	68f8      	ldr	r0, [r7, #12]
 8003da2:	f000 f83f 	bl	8003e24 <ST7789H2_SetPixel>
 8003da6:	4602      	mov	r2, r0
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	4413      	add	r3, r2
 8003dac:	617b      	str	r3, [r7, #20]
  for (i = 0; i < Length; i++)
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	3301      	adds	r3, #1
 8003db2:	613b      	str	r3, [r7, #16]
 8003db4:	693a      	ldr	r2, [r7, #16]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d3ec      	bcc.n	8003d96 <ST7789H2_DrawVLine+0x18>
  }

  if (ret != ST7789H2_OK)
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d002      	beq.n	8003dc8 <ST7789H2_DrawVLine+0x4a>
  {
    ret = ST7789H2_ERROR;
 8003dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8003dc6:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003dc8:	697b      	ldr	r3, [r7, #20]
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3718      	adds	r7, #24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <ST7789H2_FillRect>:
  * @param  Height Height of the rectangle.
  * @param  Color  Color of the rectangle.
  * @retval Component status.
  */
int32_t ST7789H2_FillRect(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8003dd2:	b580      	push	{r7, lr}
 8003dd4:	b088      	sub	sp, #32
 8003dd6:	af02      	add	r7, sp, #8
 8003dd8:	60f8      	str	r0, [r7, #12]
 8003dda:	60b9      	str	r1, [r7, #8]
 8003ddc:	607a      	str	r2, [r7, #4]
 8003dde:	603b      	str	r3, [r7, #0]
  int32_t  ret = ST7789H2_OK;
 8003de0:	2300      	movs	r3, #0
 8003de2:	617b      	str	r3, [r7, #20]
  uint32_t i;

  for (i = 0U; i < Height; i++)
 8003de4:	2300      	movs	r3, #0
 8003de6:	613b      	str	r3, [r7, #16]
 8003de8:	e013      	b.n	8003e12 <ST7789H2_FillRect+0x40>
  {
    if (ST7789H2_DrawHLine(pObj, Xpos, (i + Ypos), Width, Color) != ST7789H2_OK)
 8003dea:	693a      	ldr	r2, [r7, #16]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	441a      	add	r2, r3
 8003df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df2:	9300      	str	r3, [sp, #0]
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	68b9      	ldr	r1, [r7, #8]
 8003df8:	68f8      	ldr	r0, [r7, #12]
 8003dfa:	f7ff ff59 	bl	8003cb0 <ST7789H2_DrawHLine>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d003      	beq.n	8003e0c <ST7789H2_FillRect+0x3a>
    {
      ret = ST7789H2_ERROR;
 8003e04:	f04f 33ff 	mov.w	r3, #4294967295
 8003e08:	617b      	str	r3, [r7, #20]
      break;
 8003e0a:	e006      	b.n	8003e1a <ST7789H2_FillRect+0x48>
  for (i = 0U; i < Height; i++)
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	3301      	adds	r3, #1
 8003e10:	613b      	str	r3, [r7, #16]
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	6a3b      	ldr	r3, [r7, #32]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d3e7      	bcc.n	8003dea <ST7789H2_FillRect+0x18>
    }
  }

  return ret;
 8003e1a:	697b      	ldr	r3, [r7, #20]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3718      	adds	r7, #24
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <ST7789H2_SetPixel>:
  * @param  Ypos Y position on LCD.
  * @param  Color Color of the pixel.
  * @retval Component status.
  */
int32_t ST7789H2_SetPixel(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	607a      	str	r2, [r7, #4]
 8003e30:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7789H2_OK;
 8003e32:	2300      	movs	r3, #0
 8003e34:	617b      	str	r3, [r7, #20]

  /* Set Cursor */
  ret += ST7789H2_SetCursor(pObj, Xpos, Ypos);
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	68b9      	ldr	r1, [r7, #8]
 8003e3a:	68f8      	ldr	r0, [r7, #12]
 8003e3c:	f7ff fc27 	bl	800368e <ST7789H2_SetCursor>
 8003e40:	4602      	mov	r2, r0
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	4413      	add	r3, r2
 8003e46:	617b      	str	r3, [r7, #20]

  /* write pixel */
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, (uint8_t *) &Color, 1);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f103 001c 	add.w	r0, r3, #28
 8003e4e:	463a      	mov	r2, r7
 8003e50:	2301      	movs	r3, #1
 8003e52:	212c      	movs	r1, #44	@ 0x2c
 8003e54:	f000 f8dc 	bl	8004010 <st7789h2_write_reg>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	617b      	str	r3, [r7, #20]

  if (ret != ST7789H2_OK)
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d002      	beq.n	8003e6c <ST7789H2_SetPixel+0x48>
  {
    ret = ST7789H2_ERROR;
 8003e66:	f04f 33ff 	mov.w	r3, #4294967295
 8003e6a:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003e6c:	697b      	ldr	r3, [r7, #20]
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3718      	adds	r7, #24
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}

08003e76 <ST7789H2_GetPixel>:
  * @param  Ypos Y position on LCD.
  * @param  Color Color of the pixel.
  * @retval Component status.
  */
int32_t ST7789H2_GetPixel(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8003e76:	b580      	push	{r7, lr}
 8003e78:	b088      	sub	sp, #32
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	60f8      	str	r0, [r7, #12]
 8003e7e:	60b9      	str	r1, [r7, #8]
 8003e80:	607a      	str	r2, [r7, #4]
 8003e82:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7789H2_OK;
 8003e84:	2300      	movs	r3, #0
 8003e86:	61fb      	str	r3, [r7, #28]
  uint8_t parameter[6] = {0};
 8003e88:	f107 0314 	add.w	r3, r7, #20
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]
 8003e90:	809a      	strh	r2, [r3, #4]

  /* Set Cursor */
  ret += ST7789H2_SetCursor(pObj, Xpos, Ypos);
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	68b9      	ldr	r1, [r7, #8]
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f7ff fbf9 	bl	800368e <ST7789H2_SetCursor>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	61fb      	str	r3, [r7, #28]

  /* read pixel */
  ret += st7789h2_read_reg(&pObj->Ctx, ST7789H2_READ_RAM, parameter, 3);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f103 001c 	add.w	r0, r3, #28
 8003eaa:	f107 0214 	add.w	r2, r7, #20
 8003eae:	2303      	movs	r3, #3
 8003eb0:	212e      	movs	r1, #46	@ 0x2e
 8003eb2:	f000 f898 	bl	8003fe6 <st7789h2_read_reg>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	4413      	add	r3, r2
 8003ebc:	61fb      	str	r3, [r7, #28]

  /* Set color in RGB565 format */
  *Color = ((((uint32_t)parameter[3] << 8) & 0xF800U) |
 8003ebe:	7dfb      	ldrb	r3, [r7, #23]
 8003ec0:	021b      	lsls	r3, r3, #8
 8003ec2:	f403 4278 	and.w	r2, r3, #63488	@ 0xf800
            (((uint32_t)parameter[2] << 3) & 0x07E0U) |
 8003ec6:	7dbb      	ldrb	r3, [r7, #22]
 8003ec8:	00db      	lsls	r3, r3, #3
 8003eca:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
  *Color = ((((uint32_t)parameter[3] << 8) & 0xF800U) |
 8003ece:	431a      	orrs	r2, r3
            (((uint32_t)parameter[5] >> 3) & 0x001FU));
 8003ed0:	7e7b      	ldrb	r3, [r7, #25]
 8003ed2:	08db      	lsrs	r3, r3, #3
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	f003 031f 	and.w	r3, r3, #31
            (((uint32_t)parameter[2] << 3) & 0x07E0U) |
 8003eda:	431a      	orrs	r2, r3
  *Color = ((((uint32_t)parameter[3] << 8) & 0xF800U) |
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	601a      	str	r2, [r3, #0]

  if (ret != ST7789H2_OK)
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d002      	beq.n	8003eec <ST7789H2_GetPixel+0x76>
  {
    ret = ST7789H2_ERROR;
 8003ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8003eea:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 8003eec:	69fb      	ldr	r3, [r7, #28]
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3720      	adds	r7, #32
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <ST7789H2_GetXSize>:
  * @param  pObj Pointer to component object.
  * @param  Xsize X size of LCD.
  * @retval Component status.
  */
int32_t ST7789H2_GetXSize(const ST7789H2_Object_t *pObj, uint32_t *XSize)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b083      	sub	sp, #12
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
 8003efe:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *XSize = 240;
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	22f0      	movs	r2, #240	@ 0xf0
 8003f04:	601a      	str	r2, [r3, #0]

  return ST7789H2_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <ST7789H2_GetYSize>:
  * @param  pObj Pointer to component object.
  * @param  Ysize Y size of LCD.
  * @retval Component status.
  */
int32_t ST7789H2_GetYSize(const ST7789H2_Object_t *pObj, uint32_t *YSize)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *YSize = 240;
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	22f0      	movs	r2, #240	@ 0xf0
 8003f22:	601a      	str	r2, [r3, #0]

  return ST7789H2_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	370c      	adds	r7, #12
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr

08003f32 <ST7789H2_ReadRegWrap>:
  * @param  pData   The target register value to be red.
  * @param  Length  Buffer size to be red.
  * @retval error status.
  */
static int32_t ST7789H2_ReadRegWrap(const void *handle, uint16_t Reg, uint8_t *pData, uint32_t Length)
{
 8003f32:	b590      	push	{r4, r7, lr}
 8003f34:	b087      	sub	sp, #28
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	60f8      	str	r0, [r7, #12]
 8003f3a:	607a      	str	r2, [r7, #4]
 8003f3c:	603b      	str	r3, [r7, #0]
 8003f3e:	460b      	mov	r3, r1
 8003f40:	817b      	strh	r3, [r7, #10]
  const ST7789H2_Object_t *pObj = (const ST7789H2_Object_t *)handle;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	691c      	ldr	r4, [r3, #16]
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	8918      	ldrh	r0, [r3, #8]
 8003f4e:	8979      	ldrh	r1, [r7, #10]
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	47a0      	blx	r4
 8003f56:	4603      	mov	r3, r0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	371c      	adds	r7, #28
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd90      	pop	{r4, r7, pc}

08003f60 <ST7789H2_WriteRegWrap>:
  * @param  pData  The target register value to be written.
  * @param  Length Buffer size to be written.
  * @retval error status.
  */
static int32_t ST7789H2_WriteRegWrap(const void *handle, uint16_t Reg, uint8_t *pData, uint32_t Length)
{
 8003f60:	b590      	push	{r4, r7, lr}
 8003f62:	b087      	sub	sp, #28
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	607a      	str	r2, [r7, #4]
 8003f6a:	603b      	str	r3, [r7, #0]
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	817b      	strh	r3, [r7, #10]
  const ST7789H2_Object_t *pObj = (const ST7789H2_Object_t *)handle;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	68dc      	ldr	r4, [r3, #12]
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	8918      	ldrh	r0, [r3, #8]
 8003f7c:	8979      	ldrh	r1, [r7, #10]
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	47a0      	blx	r4
 8003f84:	4603      	mov	r3, r0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	371c      	adds	r7, #28
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd90      	pop	{r4, r7, pc}

08003f8e <ST7789H2_SendDataWrap>:
  * @param  pData  The value to be written.
  * @param  Length Buffer size to be written.
  * @retval error status.
  */
static int32_t ST7789H2_SendDataWrap(const void *handle, uint8_t *pData, uint32_t Length)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b086      	sub	sp, #24
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	60f8      	str	r0, [r7, #12]
 8003f96:	60b9      	str	r1, [r7, #8]
 8003f98:	607a      	str	r2, [r7, #4]
  const ST7789H2_Object_t *pObj = (const ST7789H2_Object_t *)handle;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	617b      	str	r3, [r7, #20]

  return pObj->IO.SendData(pData, Length);
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	6879      	ldr	r1, [r7, #4]
 8003fa4:	68b8      	ldr	r0, [r7, #8]
 8003fa6:	4798      	blx	r3
 8003fa8:	4603      	mov	r3, r0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3718      	adds	r7, #24
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <ST7789H2_Delay>:
  * @brief  ST7789H2 delay
  * @param  Delay Delay in ms
  * @retval Component error status
  */
static void ST7789H2_Delay(const ST7789H2_Object_t *pObj, uint32_t Delay)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b084      	sub	sp, #16
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
 8003fba:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	699b      	ldr	r3, [r3, #24]
 8003fc0:	4798      	blx	r3
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	60fb      	str	r3, [r7, #12]
  while ((pObj->IO.GetTick() - tickstart) < Delay)
 8003fc6:	bf00      	nop
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	699b      	ldr	r3, [r3, #24]
 8003fcc:	4798      	blx	r3
 8003fce:	4603      	mov	r3, r0
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d8f5      	bhi.n	8003fc8 <ST7789H2_Delay+0x16>
  {
  }
}
 8003fdc:	bf00      	nop
 8003fde:	bf00      	nop
 8003fe0:	3710      	adds	r7, #16
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}

08003fe6 <st7789h2_read_reg>:
* Description   : Generic Reading function.
* Input         : Driver context, register Address, length of buffer
* Output        : Status.
*******************************************************************************/
int32_t st7789h2_read_reg(const ST7789H2_ctx_t *ctx, uint16_t reg, uint8_t *pdata, uint32_t length)
{
 8003fe6:	b590      	push	{r4, r7, lr}
 8003fe8:	b085      	sub	sp, #20
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	60f8      	str	r0, [r7, #12]
 8003fee:	607a      	str	r2, [r7, #4]
 8003ff0:	603b      	str	r3, [r7, #0]
 8003ff2:	460b      	mov	r3, r1
 8003ff4:	817b      	strh	r3, [r7, #10]
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	685c      	ldr	r4, [r3, #4]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	68d8      	ldr	r0, [r3, #12]
 8003ffe:	8979      	ldrh	r1, [r7, #10]
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	47a0      	blx	r4
 8004006:	4603      	mov	r3, r0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3714      	adds	r7, #20
 800400c:	46bd      	mov	sp, r7
 800400e:	bd90      	pop	{r4, r7, pc}

08004010 <st7789h2_write_reg>:
* Input         : Driver context, Register Address, data to be written,
*                 length of buffer.
* Output        : Status.
*******************************************************************************/
int32_t st7789h2_write_reg(const ST7789H2_ctx_t *ctx, uint16_t reg, uint8_t *pdata, uint32_t length)
{
 8004010:	b590      	push	{r4, r7, lr}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	607a      	str	r2, [r7, #4]
 800401a:	603b      	str	r3, [r7, #0]
 800401c:	460b      	mov	r3, r1
 800401e:	817b      	strh	r3, [r7, #10]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681c      	ldr	r4, [r3, #0]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	68d8      	ldr	r0, [r3, #12]
 8004028:	8979      	ldrh	r1, [r7, #10]
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	47a0      	blx	r4
 8004030:	4603      	mov	r3, r0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3714      	adds	r7, #20
 8004036:	46bd      	mov	sp, r7
 8004038:	bd90      	pop	{r4, r7, pc}

0800403a <st7789h2_send_data>:
* Description   : Generic Send function.
* Input         : Driver context, data to be written, length of buffer.
* Output        : Status.
*******************************************************************************/
int32_t st7789h2_send_data(const ST7789H2_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 800403a:	b580      	push	{r7, lr}
 800403c:	b084      	sub	sp, #16
 800403e:	af00      	add	r7, sp, #0
 8004040:	60f8      	str	r0, [r7, #12]
 8004042:	60b9      	str	r1, [r7, #8]
 8004044:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	68fa      	ldr	r2, [r7, #12]
 800404c:	68d0      	ldr	r0, [r2, #12]
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	68b9      	ldr	r1, [r7, #8]
 8004052:	4798      	blx	r3
 8004054:	4603      	mov	r3, r0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3710      	adds	r7, #16
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
	...

08004060 <BSP_LED_Init>:
  *            @arg  LED3
  *            @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b08c      	sub	sp, #48	@ 0x30
 8004064:	af00      	add	r7, sp, #0
 8004066:	4603      	mov	r3, r0
 8004068:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800406a:	2300      	movs	r3, #0
 800406c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if ((Led != LED1) && (Led != LED2) && (Led != LED3) && (Led != LED4))
 800406e:	79fb      	ldrb	r3, [r7, #7]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d00c      	beq.n	800408e <BSP_LED_Init+0x2e>
 8004074:	79fb      	ldrb	r3, [r7, #7]
 8004076:	2b01      	cmp	r3, #1
 8004078:	d009      	beq.n	800408e <BSP_LED_Init+0x2e>
 800407a:	79fb      	ldrb	r3, [r7, #7]
 800407c:	2b02      	cmp	r3, #2
 800407e:	d006      	beq.n	800408e <BSP_LED_Init+0x2e>
 8004080:	79fb      	ldrb	r3, [r7, #7]
 8004082:	2b03      	cmp	r3, #3
 8004084:	d003      	beq.n	800408e <BSP_LED_Init+0x2e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004086:	f06f 0301 	mvn.w	r3, #1
 800408a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800408c:	e06b      	b.n	8004166 <BSP_LED_Init+0x106>
  }
  else
  {
    switch (Led)
 800408e:	79fb      	ldrb	r3, [r7, #7]
 8004090:	2b03      	cmp	r3, #3
 8004092:	d026      	beq.n	80040e2 <BSP_LED_Init+0x82>
 8004094:	2b03      	cmp	r3, #3
 8004096:	dc34      	bgt.n	8004102 <BSP_LED_Init+0xa2>
 8004098:	2b01      	cmp	r3, #1
 800409a:	d002      	beq.n	80040a2 <BSP_LED_Init+0x42>
 800409c:	2b02      	cmp	r3, #2
 800409e:	d010      	beq.n	80040c2 <BSP_LED_Init+0x62>
 80040a0:	e02f      	b.n	8004102 <BSP_LED_Init+0xa2>
    {
      case LED2:
        /* Enable the LED2 GPIO clock */
        LED2_GPIO_CLK_ENABLE();
 80040a2:	4b33      	ldr	r3, [pc, #204]	@ (8004170 <BSP_LED_Init+0x110>)
 80040a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040a8:	4a31      	ldr	r2, [pc, #196]	@ (8004170 <BSP_LED_Init+0x110>)
 80040aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040ae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80040b2:	4b2f      	ldr	r3, [pc, #188]	@ (8004170 <BSP_LED_Init+0x110>)
 80040b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040bc:	617b      	str	r3, [r7, #20]
 80040be:	697b      	ldr	r3, [r7, #20]
        break;
 80040c0:	e02f      	b.n	8004122 <BSP_LED_Init+0xc2>
      case LED3:
        /* Enable the LED3 GPIO clock */
        LED3_GPIO_CLK_ENABLE();
 80040c2:	4b2b      	ldr	r3, [pc, #172]	@ (8004170 <BSP_LED_Init+0x110>)
 80040c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040c8:	4a29      	ldr	r2, [pc, #164]	@ (8004170 <BSP_LED_Init+0x110>)
 80040ca:	f043 0320 	orr.w	r3, r3, #32
 80040ce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80040d2:	4b27      	ldr	r3, [pc, #156]	@ (8004170 <BSP_LED_Init+0x110>)
 80040d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040d8:	f003 0320 	and.w	r3, r3, #32
 80040dc:	613b      	str	r3, [r7, #16]
 80040de:	693b      	ldr	r3, [r7, #16]
        break;
 80040e0:	e01f      	b.n	8004122 <BSP_LED_Init+0xc2>
      case LED4:
        /* Enable the LED4 GPIO clock */
        LED4_GPIO_CLK_ENABLE();
 80040e2:	4b23      	ldr	r3, [pc, #140]	@ (8004170 <BSP_LED_Init+0x110>)
 80040e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040e8:	4a21      	ldr	r2, [pc, #132]	@ (8004170 <BSP_LED_Init+0x110>)
 80040ea:	f043 0320 	orr.w	r3, r3, #32
 80040ee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80040f2:	4b1f      	ldr	r3, [pc, #124]	@ (8004170 <BSP_LED_Init+0x110>)
 80040f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040f8:	f003 0320 	and.w	r3, r3, #32
 80040fc:	60fb      	str	r3, [r7, #12]
 80040fe:	68fb      	ldr	r3, [r7, #12]
        break;
 8004100:	e00f      	b.n	8004122 <BSP_LED_Init+0xc2>
      case LED1:
      default:
        /* Enable the LED1 GPIO clock */
        LED1_GPIO_CLK_ENABLE();
 8004102:	4b1b      	ldr	r3, [pc, #108]	@ (8004170 <BSP_LED_Init+0x110>)
 8004104:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004108:	4a19      	ldr	r2, [pc, #100]	@ (8004170 <BSP_LED_Init+0x110>)
 800410a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800410e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004112:	4b17      	ldr	r3, [pc, #92]	@ (8004170 <BSP_LED_Init+0x110>)
 8004114:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800411c:	60bb      	str	r3, [r7, #8]
 800411e:	68bb      	ldr	r3, [r7, #8]
        break;
 8004120:	bf00      	nop
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8004122:	2301      	movs	r3, #1
 8004124:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8004126:	2300      	movs	r3, #0
 8004128:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800412a:	2302      	movs	r3, #2
 800412c:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Pin = LED_PIN [Led];
 800412e:	79fb      	ldrb	r3, [r7, #7]
 8004130:	4a10      	ldr	r2, [pc, #64]	@ (8004174 <BSP_LED_Init+0x114>)
 8004132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004136:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8004138:	79fb      	ldrb	r3, [r7, #7]
 800413a:	4a0f      	ldr	r2, [pc, #60]	@ (8004178 <BSP_LED_Init+0x118>)
 800413c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004140:	f107 0218 	add.w	r2, r7, #24
 8004144:	4611      	mov	r1, r2
 8004146:	4618      	mov	r0, r3
 8004148:	f006 f89a 	bl	800a280 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT [Led], (uint16_t)LED_PIN[Led], GPIO_PIN_SET);
 800414c:	79fb      	ldrb	r3, [r7, #7]
 800414e:	4a0a      	ldr	r2, [pc, #40]	@ (8004178 <BSP_LED_Init+0x118>)
 8004150:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004154:	79fb      	ldrb	r3, [r7, #7]
 8004156:	4a07      	ldr	r2, [pc, #28]	@ (8004174 <BSP_LED_Init+0x114>)
 8004158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800415c:	b29b      	uxth	r3, r3
 800415e:	2201      	movs	r2, #1
 8004160:	4619      	mov	r1, r3
 8004162:	f006 fabf 	bl	800a6e4 <HAL_GPIO_WritePin>
  }

  return ret;
 8004166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004168:	4618      	mov	r0, r3
 800416a:	3730      	adds	r7, #48	@ 0x30
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	44020c00 	.word	0x44020c00
 8004174:	08019dc8 	.word	0x08019dc8
 8004178:	200000cc 	.word	0x200000cc

0800417c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b08a      	sub	sp, #40	@ 0x28
 8004180:	af00      	add	r7, sp, #0
 8004182:	4603      	mov	r3, r0
 8004184:	460a      	mov	r2, r1
 8004186:	71fb      	strb	r3, [r7, #7]
 8004188:	4613      	mov	r3, r2
 800418a:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800418c:	2300      	movs	r3, #0
 800418e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef gpio_init_structure;
  static BSP_EXTI_LineCallback ButtonCallback[BUTTON_NBR] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTON_NBR] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTON_NBR] = {BUTTON_USER_EXTI_LINE};

  if (Button != BUTTON_USER)
 8004190:	79fb      	ldrb	r3, [r7, #7]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d003      	beq.n	800419e <BSP_PB_Init+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004196:	f06f 0301 	mvn.w	r3, #1
 800419a:	627b      	str	r3, [r7, #36]	@ 0x24
 800419c:	e05c      	b.n	8004258 <BSP_PB_Init+0xdc>
  }
  else
  {
    /* Enable the BUTTON clock*/
    BUTTON_USER_GPIO_CLK_ENABLE();
 800419e:	4b31      	ldr	r3, [pc, #196]	@ (8004264 <BSP_PB_Init+0xe8>)
 80041a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80041a4:	4a2f      	ldr	r2, [pc, #188]	@ (8004264 <BSP_PB_Init+0xe8>)
 80041a6:	f043 0304 	orr.w	r3, r3, #4
 80041aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80041ae:	4b2d      	ldr	r3, [pc, #180]	@ (8004264 <BSP_PB_Init+0xe8>)
 80041b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80041b4:	f003 0304 	and.w	r3, r3, #4
 80041b8:	60fb      	str	r3, [r7, #12]
 80041ba:	68fb      	ldr	r3, [r7, #12]

    gpio_init_structure.Pin = BUTTON_PIN [Button];
 80041bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80041c0:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_PULLDOWN;
 80041c2:	2302      	movs	r3, #2
 80041c4:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80041c6:	2302      	movs	r3, #2
 80041c8:	61fb      	str	r3, [r7, #28]

    if (ButtonMode == BUTTON_MODE_GPIO)
 80041ca:	79bb      	ldrb	r3, [r7, #6]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d10c      	bne.n	80041ea <BSP_PB_Init+0x6e>
    {
      /* Configure Button pin as input */
      gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80041d0:	2300      	movs	r3, #0
 80041d2:	617b      	str	r3, [r7, #20]
      HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80041d4:	79fb      	ldrb	r3, [r7, #7]
 80041d6:	4a24      	ldr	r2, [pc, #144]	@ (8004268 <BSP_PB_Init+0xec>)
 80041d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041dc:	f107 0210 	add.w	r2, r7, #16
 80041e0:	4611      	mov	r1, r2
 80041e2:	4618      	mov	r0, r3
 80041e4:	f006 f84c 	bl	800a280 <HAL_GPIO_Init>
 80041e8:	e036      	b.n	8004258 <BSP_PB_Init+0xdc>
    }
    else /* (ButtonMode == BUTTON_MODE_EXTI) */
    {
      /* Configure Button pin as input with External interrupt */
      gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80041ea:	4b20      	ldr	r3, [pc, #128]	@ (800426c <BSP_PB_Init+0xf0>)
 80041ec:	617b      	str	r3, [r7, #20]

      HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80041ee:	79fb      	ldrb	r3, [r7, #7]
 80041f0:	4a1d      	ldr	r2, [pc, #116]	@ (8004268 <BSP_PB_Init+0xec>)
 80041f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041f6:	f107 0210 	add.w	r2, r7, #16
 80041fa:	4611      	mov	r1, r2
 80041fc:	4618      	mov	r0, r3
 80041fe:	f006 f83f 	bl	800a280 <HAL_GPIO_Init>

      (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8004202:	79fa      	ldrb	r2, [r7, #7]
 8004204:	4613      	mov	r3, r2
 8004206:	005b      	lsls	r3, r3, #1
 8004208:	4413      	add	r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	4a18      	ldr	r2, [pc, #96]	@ (8004270 <BSP_PB_Init+0xf4>)
 800420e:	441a      	add	r2, r3
 8004210:	79fb      	ldrb	r3, [r7, #7]
 8004212:	4918      	ldr	r1, [pc, #96]	@ (8004274 <BSP_PB_Init+0xf8>)
 8004214:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004218:	4619      	mov	r1, r3
 800421a:	4610      	mov	r0, r2
 800421c:	f005 ffd3 	bl	800a1c6 <HAL_EXTI_GetHandle>
      (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8004220:	79fa      	ldrb	r2, [r7, #7]
 8004222:	4613      	mov	r3, r2
 8004224:	005b      	lsls	r3, r3, #1
 8004226:	4413      	add	r3, r2
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	4a11      	ldr	r2, [pc, #68]	@ (8004270 <BSP_PB_Init+0xf4>)
 800422c:	1898      	adds	r0, r3, r2
 800422e:	79fb      	ldrb	r3, [r7, #7]
 8004230:	4a11      	ldr	r2, [pc, #68]	@ (8004278 <BSP_PB_Init+0xfc>)
 8004232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004236:	461a      	mov	r2, r3
 8004238:	2100      	movs	r1, #0
 800423a:	f005 ff98 	bl	800a16e <HAL_EXTI_RegisterCallback>

      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800423e:	2018      	movs	r0, #24
 8004240:	79fb      	ldrb	r3, [r7, #7]
 8004242:	4a0e      	ldr	r2, [pc, #56]	@ (800427c <BSP_PB_Init+0x100>)
 8004244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004248:	2200      	movs	r2, #0
 800424a:	4619      	mov	r1, r3
 800424c:	f004 fe30 	bl	8008eb0 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8004250:	2318      	movs	r3, #24
 8004252:	4618      	mov	r0, r3
 8004254:	f004 fe46 	bl	8008ee4 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8004258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800425a:	4618      	mov	r0, r3
 800425c:	3728      	adds	r7, #40	@ 0x28
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	44020c00 	.word	0x44020c00
 8004268:	200000dc 	.word	0x200000dc
 800426c:	10110000 	.word	0x10110000
 8004270:	20000358 	.word	0x20000358
 8004274:	08019dd8 	.word	0x08019dd8
 8004278:	200000e0 	.word	0x200000e0
 800427c:	200000e4 	.word	0x200000e4

08004280 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
 8004286:	4603      	mov	r3, r0
 8004288:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800428a:	79fa      	ldrb	r2, [r7, #7]
 800428c:	4613      	mov	r3, r2
 800428e:	005b      	lsls	r3, r3, #1
 8004290:	4413      	add	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4a04      	ldr	r2, [pc, #16]	@ (80042a8 <BSP_PB_IRQHandler+0x28>)
 8004296:	4413      	add	r3, r2
 8004298:	4618      	mov	r0, r3
 800429a:	f005 ffa9 	bl	800a1f0 <HAL_EXTI_IRQHandler>
}
 800429e:	bf00      	nop
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	20000358 	.word	0x20000358

080042ac <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	4603      	mov	r3, r0
 80042b4:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);
  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80042b6:	bf00      	nop
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
	...

080042c4 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified LPUART peripheral.
  * @retval BSP status
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	4603      	mov	r3, r0
 80042cc:	6039      	str	r1, [r7, #0]
 80042ce:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80042d0:	2300      	movs	r3, #0
 80042d2:	60fb      	str	r3, [r7, #12]

  if (COM >= COM_NBR)
 80042d4:	79fb      	ldrb	r3, [r7, #7]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d003      	beq.n	80042e2 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80042da:	f06f 0301 	mvn.w	r3, #1
 80042de:	60fb      	str	r3, [r7, #12]
 80042e0:	e023      	b.n	800432a <BSP_COM_Init+0x66>
  }
  else
  {
    /* Set the COM Instance */
    hcom_uart[COM].Instance = COM_UART[COM];
 80042e2:	79fa      	ldrb	r2, [r7, #7]
 80042e4:	79fb      	ldrb	r3, [r7, #7]
 80042e6:	4913      	ldr	r1, [pc, #76]	@ (8004334 <BSP_COM_Init+0x70>)
 80042e8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80042ec:	4912      	ldr	r1, [pc, #72]	@ (8004338 <BSP_COM_Init+0x74>)
 80042ee:	2094      	movs	r0, #148	@ 0x94
 80042f0:	fb00 f303 	mul.w	r3, r0, r3
 80042f4:	440b      	add	r3, r1
 80042f6:	601a      	str	r2, [r3, #0]

    /* Init the UART Msp */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    USART1_MspInit(&hcom_uart[COM]);
 80042f8:	79fb      	ldrb	r3, [r7, #7]
 80042fa:	2294      	movs	r2, #148	@ 0x94
 80042fc:	fb02 f303 	mul.w	r3, r2, r3
 8004300:	4a0d      	ldr	r2, [pc, #52]	@ (8004338 <BSP_COM_Init+0x74>)
 8004302:	4413      	add	r3, r2
 8004304:	4618      	mov	r0, r3
 8004306:	f000 f869 	bl	80043dc <USART1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 800430a:	79fb      	ldrb	r3, [r7, #7]
 800430c:	2294      	movs	r2, #148	@ 0x94
 800430e:	fb02 f303 	mul.w	r3, r2, r3
 8004312:	4a09      	ldr	r2, [pc, #36]	@ (8004338 <BSP_COM_Init+0x74>)
 8004314:	4413      	add	r3, r2
 8004316:	6839      	ldr	r1, [r7, #0]
 8004318:	4618      	mov	r0, r3
 800431a:	f000 f80f 	bl	800433c <MX_USART1_Init>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	d002      	beq.n	800432a <BSP_COM_Init+0x66>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8004324:	f06f 0303 	mvn.w	r3, #3
 8004328:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800432a:	68fb      	ldr	r3, [r7, #12]
}
 800432c:	4618      	mov	r0, r3
 800432e:	3710      	adds	r7, #16
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	200000c8 	.word	0x200000c8
 8004338:	20000364 	.word	0x20000364

0800433c <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified LPUART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	6039      	str	r1, [r7, #0]
  /* UART configuration */
  huart->Init.BaudRate     = COM_Init->BaudRate;
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	605a      	str	r2, [r3, #4]
  huart->Init.Mode         = UART_MODE_TX_RX;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	220c      	movs	r2, #12
 8004352:	615a      	str	r2, [r3, #20]
  huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	895b      	ldrh	r3, [r3, #10]
 8004358:	461a      	mov	r2, r3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	685a      	ldr	r2, [r3, #4]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	7a1b      	ldrb	r3, [r3, #8]
 800436a:	461a      	mov	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	899b      	ldrh	r3, [r3, #12]
 8004374:	461a      	mov	r2, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004380:	61da      	str	r2, [r3, #28]

  return HAL_UART_Init(huart);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f010 fa7f 	bl	8014886 <HAL_UART_Init>
 8004388:	4603      	mov	r3, r0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3708      	adds	r7, #8
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
	...

08004394 <__io_putchar>:

/**
  * @brief  Retargets the C library printf function to the USART.
  */
PUTCHAR_PROTOTYPE
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 800439c:	4b09      	ldr	r3, [pc, #36]	@ (80043c4 <__io_putchar+0x30>)
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	461a      	mov	r2, r3
 80043a2:	2394      	movs	r3, #148	@ 0x94
 80043a4:	fb02 f303 	mul.w	r3, r2, r3
 80043a8:	4a07      	ldr	r2, [pc, #28]	@ (80043c8 <__io_putchar+0x34>)
 80043aa:	1898      	adds	r0, r3, r2
 80043ac:	1d39      	adds	r1, r7, #4
 80043ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80043b2:	2201      	movs	r2, #1
 80043b4:	f010 fac1 	bl	801493a <HAL_UART_Transmit>
  return ch;
 80043b8:	687b      	ldr	r3, [r7, #4]
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3708      	adds	r7, #8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	200003f8 	.word	0x200003f8
 80043c8:	20000364 	.word	0x20000364

080043cc <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  KEY EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80043d0:	2000      	movs	r0, #0
 80043d2:	f7ff ff6b 	bl	80042ac <BSP_PB_Callback>
}
 80043d6:	bf00      	nop
 80043d8:	bd80      	pop	{r7, pc}
	...

080043dc <USART1_MspInit>:
  * @brief  Initializes USART MSP.
  * @param  huart UART handle
  * @retval None
  */
static void USART1_MspInit(UART_HandleTypeDef *huart)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b08a      	sub	sp, #40	@ 0x28
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef gpio_init_structure;

  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80043e4:	4b27      	ldr	r3, [pc, #156]	@ (8004484 <USART1_MspInit+0xa8>)
 80043e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043ea:	4a26      	ldr	r2, [pc, #152]	@ (8004484 <USART1_MspInit+0xa8>)
 80043ec:	f043 0301 	orr.w	r3, r3, #1
 80043f0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80043f4:	4b23      	ldr	r3, [pc, #140]	@ (8004484 <USART1_MspInit+0xa8>)
 80043f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043fa:	f003 0301 	and.w	r3, r3, #1
 80043fe:	613b      	str	r3, [r7, #16]
 8004400:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8004402:	4b20      	ldr	r3, [pc, #128]	@ (8004484 <USART1_MspInit+0xa8>)
 8004404:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004408:	4a1e      	ldr	r2, [pc, #120]	@ (8004484 <USART1_MspInit+0xa8>)
 800440a:	f043 0301 	orr.w	r3, r3, #1
 800440e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004412:	4b1c      	ldr	r3, [pc, #112]	@ (8004484 <USART1_MspInit+0xa8>)
 8004414:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004418:	f003 0301 	and.w	r3, r3, #1
 800441c:	60fb      	str	r3, [r7, #12]
 800441e:	68fb      	ldr	r3, [r7, #12]

  /* Enable UART clock */
  COM1_CLK_ENABLE();
 8004420:	4b18      	ldr	r3, [pc, #96]	@ (8004484 <USART1_MspInit+0xa8>)
 8004422:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004426:	4a17      	ldr	r2, [pc, #92]	@ (8004484 <USART1_MspInit+0xa8>)
 8004428:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800442c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8004430:	4b14      	ldr	r3, [pc, #80]	@ (8004484 <USART1_MspInit+0xa8>)
 8004432:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004436:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800443a:	60bb      	str	r3, [r7, #8]
 800443c:	68bb      	ldr	r3, [r7, #8]

  /* Configure UART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 800443e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004442:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004444:	2302      	movs	r3, #2
 8004446:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8004448:	2302      	movs	r3, #2
 800444a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800444c:	2301      	movs	r3, #1
 800444e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8004450:	2307      	movs	r3, #7
 8004452:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8004454:	f107 0314 	add.w	r3, r7, #20
 8004458:	4619      	mov	r1, r3
 800445a:	480b      	ldr	r0, [pc, #44]	@ (8004488 <USART1_MspInit+0xac>)
 800445c:	f005 ff10 	bl	800a280 <HAL_GPIO_Init>

  /* Configure UART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8004460:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004464:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004466:	2302      	movs	r3, #2
 8004468:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800446a:	2307      	movs	r3, #7
 800446c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800446e:	f107 0314 	add.w	r3, r7, #20
 8004472:	4619      	mov	r1, r3
 8004474:	4804      	ldr	r0, [pc, #16]	@ (8004488 <USART1_MspInit+0xac>)
 8004476:	f005 ff03 	bl	800a280 <HAL_GPIO_Init>
}
 800447a:	bf00      	nop
 800447c:	3728      	adds	r7, #40	@ 0x28
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	44020c00 	.word	0x44020c00
 8004488:	42020000 	.word	0x42020000

0800448c <BSP_AUDIO_OUT_Init>:
  * @param  Instance Audio out instance.
  * @param  AudioInit Audio out init structure.
  * @retval BSP status.
  */
int32_t BSP_AUDIO_OUT_Init(uint32_t Instance, BSP_AUDIO_Init_t *AudioInit)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b094      	sub	sp, #80	@ 0x50
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  int32_t status = BSP_ERROR_NONE;
 8004496:	2300      	movs	r3, #0
 8004498:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (Instance >= AUDIO_OUT_INSTANCES_NBR)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d003      	beq.n	80044a8 <BSP_AUDIO_OUT_Init+0x1c>
  {
    status = BSP_ERROR_WRONG_PARAM;
 80044a0:	f06f 0301 	mvn.w	r3, #1
 80044a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044a6:	e104      	b.n	80046b2 <BSP_AUDIO_OUT_Init+0x226>
  }
  else if ((Instance == 0U) && ((AudioInit->BitsPerSample == AUDIO_RESOLUTION_32B)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d10b      	bne.n	80044c6 <BSP_AUDIO_OUT_Init+0x3a>
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	2b20      	cmp	r3, #32
 80044b4:	d003      	beq.n	80044be <BSP_AUDIO_OUT_Init+0x32>
                                || (AudioInit->BitsPerSample == AUDIO_RESOLUTION_8B)))
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	2b08      	cmp	r3, #8
 80044bc:	d103      	bne.n	80044c6 <BSP_AUDIO_OUT_Init+0x3a>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80044be:	f06f 030a 	mvn.w	r3, #10
 80044c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044c4:	e0f5      	b.n	80046b2 <BSP_AUDIO_OUT_Init+0x226>
  }
  else if ((Instance == 0U) && (Audio_In_Ctx[0].State != AUDIO_IN_STATE_RESET) &&
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d113      	bne.n	80044f4 <BSP_AUDIO_OUT_Init+0x68>
 80044cc:	4b7b      	ldr	r3, [pc, #492]	@ (80046bc <BSP_AUDIO_OUT_Init+0x230>)
 80044ce:	69db      	ldr	r3, [r3, #28]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d00f      	beq.n	80044f4 <BSP_AUDIO_OUT_Init+0x68>
           ((Audio_In_Ctx[0].SampleRate != AudioInit->SampleRate) ||
 80044d4:	4b79      	ldr	r3, [pc, #484]	@ (80046bc <BSP_AUDIO_OUT_Init+0x230>)
 80044d6:	685a      	ldr	r2, [r3, #4]
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
  else if ((Instance == 0U) && (Audio_In_Ctx[0].State != AUDIO_IN_STATE_RESET) &&
 80044dc:	429a      	cmp	r2, r3
 80044de:	d105      	bne.n	80044ec <BSP_AUDIO_OUT_Init+0x60>
            (Audio_In_Ctx[0].BitsPerSample != AudioInit->BitsPerSample)))
 80044e0:	4b76      	ldr	r3, [pc, #472]	@ (80046bc <BSP_AUDIO_OUT_Init+0x230>)
 80044e2:	689a      	ldr	r2, [r3, #8]
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
           ((Audio_In_Ctx[0].SampleRate != AudioInit->SampleRate) ||
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d003      	beq.n	80044f4 <BSP_AUDIO_OUT_Init+0x68>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80044ec:	f06f 030a 	mvn.w	r3, #10
 80044f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044f2:	e0de      	b.n	80046b2 <BSP_AUDIO_OUT_Init+0x226>
  }
  else if (Audio_Out_Ctx[Instance].State != AUDIO_OUT_STATE_RESET)
 80044f4:	4972      	ldr	r1, [pc, #456]	@ (80046c0 <BSP_AUDIO_OUT_Init+0x234>)
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	4613      	mov	r3, r2
 80044fa:	00db      	lsls	r3, r3, #3
 80044fc:	4413      	add	r3, r2
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	440b      	add	r3, r1
 8004502:	331c      	adds	r3, #28
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d003      	beq.n	8004512 <BSP_AUDIO_OUT_Init+0x86>
  {
    status = BSP_ERROR_BUSY;
 800450a:	f06f 0302 	mvn.w	r3, #2
 800450e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004510:	e0cf      	b.n	80046b2 <BSP_AUDIO_OUT_Init+0x226>
  }
  else
  {
    /* Un-reset audio codec if not currently used by audio in instances */
    if (Audio_In_Ctx[0].State == AUDIO_IN_STATE_RESET)
 8004512:	4b6a      	ldr	r3, [pc, #424]	@ (80046bc <BSP_AUDIO_OUT_Init+0x230>)
 8004514:	69db      	ldr	r3, [r3, #28]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d101      	bne.n	800451e <BSP_AUDIO_OUT_Init+0x92>
    {
      (void)CS42L51_PowerUp();
 800451a:	f000 fde9 	bl	80050f0 <CS42L51_PowerUp>
    }

    /* Fill audio out context structure */
    Audio_Out_Ctx[Instance].Device         = AudioInit->Device;
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	6819      	ldr	r1, [r3, #0]
 8004522:	4867      	ldr	r0, [pc, #412]	@ (80046c0 <BSP_AUDIO_OUT_Init+0x234>)
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	4613      	mov	r3, r2
 8004528:	00db      	lsls	r3, r3, #3
 800452a:	4413      	add	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4403      	add	r3, r0
 8004530:	3304      	adds	r3, #4
 8004532:	6019      	str	r1, [r3, #0]
    Audio_Out_Ctx[Instance].SampleRate     = AudioInit->SampleRate;
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	6859      	ldr	r1, [r3, #4]
 8004538:	4861      	ldr	r0, [pc, #388]	@ (80046c0 <BSP_AUDIO_OUT_Init+0x234>)
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	4613      	mov	r3, r2
 800453e:	00db      	lsls	r3, r3, #3
 8004540:	4413      	add	r3, r2
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	4403      	add	r3, r0
 8004546:	3308      	adds	r3, #8
 8004548:	6019      	str	r1, [r3, #0]
    Audio_Out_Ctx[Instance].BitsPerSample  = AudioInit->BitsPerSample;
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	6899      	ldr	r1, [r3, #8]
 800454e:	485c      	ldr	r0, [pc, #368]	@ (80046c0 <BSP_AUDIO_OUT_Init+0x234>)
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	4613      	mov	r3, r2
 8004554:	00db      	lsls	r3, r3, #3
 8004556:	4413      	add	r3, r2
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	4403      	add	r3, r0
 800455c:	330c      	adds	r3, #12
 800455e:	6019      	str	r1, [r3, #0]
    Audio_Out_Ctx[Instance].ChannelsNbr    = AudioInit->ChannelsNbr;
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	68d9      	ldr	r1, [r3, #12]
 8004564:	4856      	ldr	r0, [pc, #344]	@ (80046c0 <BSP_AUDIO_OUT_Init+0x234>)
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	4613      	mov	r3, r2
 800456a:	00db      	lsls	r3, r3, #3
 800456c:	4413      	add	r3, r2
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	4403      	add	r3, r0
 8004572:	3314      	adds	r3, #20
 8004574:	6019      	str	r1, [r3, #0]
    Audio_Out_Ctx[Instance].Volume         = AudioInit->Volume;
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	6919      	ldr	r1, [r3, #16]
 800457a:	4851      	ldr	r0, [pc, #324]	@ (80046c0 <BSP_AUDIO_OUT_Init+0x234>)
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	4613      	mov	r3, r2
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	4413      	add	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	4403      	add	r3, r0
 8004588:	3310      	adds	r3, #16
 800458a:	6019      	str	r1, [r3, #0]

    /* Probe the audio codec */
    if ((Audio_Out_Ctx[0].State == AUDIO_OUT_STATE_RESET) && \
 800458c:	4b4c      	ldr	r3, [pc, #304]	@ (80046c0 <BSP_AUDIO_OUT_Init+0x234>)
 800458e:	69db      	ldr	r3, [r3, #28]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d10b      	bne.n	80045ac <BSP_AUDIO_OUT_Init+0x120>
        (Audio_In_Ctx[0].State == AUDIO_IN_STATE_RESET))
 8004594:	4b49      	ldr	r3, [pc, #292]	@ (80046bc <BSP_AUDIO_OUT_Init+0x230>)
 8004596:	69db      	ldr	r3, [r3, #28]
    if ((Audio_Out_Ctx[0].State == AUDIO_OUT_STATE_RESET) && \
 8004598:	2b00      	cmp	r3, #0
 800459a:	d107      	bne.n	80045ac <BSP_AUDIO_OUT_Init+0x120>
    {
      if (CS42L51_Probe() != BSP_ERROR_NONE)
 800459c:	f000 fd58 	bl	8005050 <CS42L51_Probe>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d002      	beq.n	80045ac <BSP_AUDIO_OUT_Init+0x120>
      {
        status = BSP_ERROR_COMPONENT_FAILURE;
 80045a6:	f06f 0304 	mvn.w	r3, #4
 80045aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }

    if (status == BSP_ERROR_NONE)
 80045ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d17f      	bne.n	80046b2 <BSP_AUDIO_OUT_Init+0x226>
    {
      /* Set SAI instance */
      haudio_out_sai.Instance = AUDIO_OUT_SAI;
 80045b2:	4b44      	ldr	r3, [pc, #272]	@ (80046c4 <BSP_AUDIO_OUT_Init+0x238>)
 80045b4:	4a44      	ldr	r2, [pc, #272]	@ (80046c8 <BSP_AUDIO_OUT_Init+0x23c>)
 80045b6:	601a      	str	r2, [r3, #0]

      /* Configure the SAI PLL according to the requested audio frequency if not already done by other instances */
      if (Audio_In_Ctx[0].State == AUDIO_IN_STATE_RESET)
 80045b8:	4b40      	ldr	r3, [pc, #256]	@ (80046bc <BSP_AUDIO_OUT_Init+0x230>)
 80045ba:	69db      	ldr	r3, [r3, #28]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d10b      	bne.n	80045d8 <BSP_AUDIO_OUT_Init+0x14c>
      {
        if (MX_SAI2_ClockConfig(&haudio_out_sai, AudioInit->SampleRate) != HAL_OK)
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	4619      	mov	r1, r3
 80045c6:	483f      	ldr	r0, [pc, #252]	@ (80046c4 <BSP_AUDIO_OUT_Init+0x238>)
 80045c8:	f000 f94e 	bl	8004868 <MX_SAI2_ClockConfig>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d002      	beq.n	80045d8 <BSP_AUDIO_OUT_Init+0x14c>
        {
          status = BSP_ERROR_CLOCK_FAILURE;
 80045d2:	f06f 0308 	mvn.w	r3, #8
 80045d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }
      }
      if (status == BSP_ERROR_NONE)
 80045d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d102      	bne.n	80045e4 <BSP_AUDIO_OUT_Init+0x158>
      {
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 0)
        SAI_MspInit(&haudio_out_sai);
 80045de:	4839      	ldr	r0, [pc, #228]	@ (80046c4 <BSP_AUDIO_OUT_Init+0x238>)
 80045e0:	f000 fdb8 	bl	8005154 <SAI_MspInit>
          }
        }
#endif /* (USE_HAL_SAI_REGISTER_CALLBACKS == 0) */
      }

      if (status == BSP_ERROR_NONE)
 80045e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d163      	bne.n	80046b2 <BSP_AUDIO_OUT_Init+0x226>
      {
        /* Prepare SAI peripheral initialization */
        MX_SAI_Config_t mxSaiInit;
        mxSaiInit.AudioFrequency    = AudioInit->SampleRate;
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	60fb      	str	r3, [r7, #12]
        mxSaiInit.AudioMode         = SAI_MODEMASTER_TX;
 80045f0:	2300      	movs	r3, #0
 80045f2:	613b      	str	r3, [r7, #16]
        mxSaiInit.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80045f4:	2300      	movs	r3, #0
 80045f6:	61fb      	str	r3, [r7, #28]
        mxSaiInit.MonoStereoMode    = (AudioInit->ChannelsNbr == 1U) ? SAI_MONOMODE : SAI_STEREOMODE;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d102      	bne.n	8004606 <BSP_AUDIO_OUT_Init+0x17a>
 8004600:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004604:	e000      	b.n	8004608 <BSP_AUDIO_OUT_Init+0x17c>
 8004606:	2300      	movs	r3, #0
 8004608:	61bb      	str	r3, [r7, #24]
        if (AudioInit->BitsPerSample == AUDIO_RESOLUTION_24B)
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	2b18      	cmp	r3, #24
 8004610:	d106      	bne.n	8004620 <BSP_AUDIO_OUT_Init+0x194>
        {
          mxSaiInit.DataSize          = SAI_DATASIZE_24;
 8004612:	23c0      	movs	r3, #192	@ 0xc0
 8004614:	617b      	str	r3, [r7, #20]
          mxSaiInit.FrameLength       = 64;
 8004616:	2340      	movs	r3, #64	@ 0x40
 8004618:	62fb      	str	r3, [r7, #44]	@ 0x2c
          mxSaiInit.ActiveFrameLength = 32;
 800461a:	2320      	movs	r3, #32
 800461c:	633b      	str	r3, [r7, #48]	@ 0x30
 800461e:	e005      	b.n	800462c <BSP_AUDIO_OUT_Init+0x1a0>
        }
        else
        {
          mxSaiInit.DataSize          = SAI_DATASIZE_16;
 8004620:	2380      	movs	r3, #128	@ 0x80
 8004622:	617b      	str	r3, [r7, #20]
          mxSaiInit.FrameLength       = 32;
 8004624:	2320      	movs	r3, #32
 8004626:	62fb      	str	r3, [r7, #44]	@ 0x2c
          mxSaiInit.ActiveFrameLength = 16;
 8004628:	2310      	movs	r3, #16
 800462a:	633b      	str	r3, [r7, #48]	@ 0x30
        }
        mxSaiInit.OutputDrive       = SAI_OUTPUTDRIVE_ENABLE;
 800462c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004630:	627b      	str	r3, [r7, #36]	@ 0x24
        mxSaiInit.Synchro           = SAI_ASYNCHRONOUS;
 8004632:	2300      	movs	r3, #0
 8004634:	623b      	str	r3, [r7, #32]
        mxSaiInit.SynchroExt        = SAI_SYNCEXT_DISABLE;
 8004636:	2300      	movs	r3, #0
 8004638:	62bb      	str	r3, [r7, #40]	@ 0x28
        mxSaiInit.SlotActive        = SAI_SLOTACTIVE_0 | SAI_SLOTACTIVE_1;
 800463a:	2303      	movs	r3, #3
 800463c:	637b      	str	r3, [r7, #52]	@ 0x34

        /* SAI peripheral initialization */
        if (MX_SAI2_Init(&haudio_out_sai, &mxSaiInit) != HAL_OK)
 800463e:	f107 030c 	add.w	r3, r7, #12
 8004642:	4619      	mov	r1, r3
 8004644:	481f      	ldr	r0, [pc, #124]	@ (80046c4 <BSP_AUDIO_OUT_Init+0x238>)
 8004646:	f000 f9c7 	bl	80049d8 <MX_SAI2_Init>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d003      	beq.n	8004658 <BSP_AUDIO_OUT_Init+0x1cc>
        {
          status = BSP_ERROR_PERIPH_FAILURE;
 8004650:	f06f 0303 	mvn.w	r3, #3
 8004654:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004656:	e02c      	b.n	80046b2 <BSP_AUDIO_OUT_Init+0x226>
#endif /* (USE_HAL_SAI_REGISTER_CALLBACKS == 1) */
        else
        {
          /* Initialize audio codec */
          CS42L51_Init_t codec_init;
          codec_init.InputDevice  = (Audio_In_Ctx[0].State == AUDIO_IN_STATE_RESET)
 8004658:	4b18      	ldr	r3, [pc, #96]	@ (80046bc <BSP_AUDIO_OUT_Init+0x230>)
 800465a:	69db      	ldr	r3, [r3, #28]
                                    ? CS42L51_IN_NONE 
                                    : CS42L51_IN_MIC1;
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <BSP_AUDIO_OUT_Init+0x1d8>
 8004660:	2300      	movs	r3, #0
 8004662:	e001      	b.n	8004668 <BSP_AUDIO_OUT_Init+0x1dc>
 8004664:	f44f 7380 	mov.w	r3, #256	@ 0x100
          codec_init.InputDevice  = (Audio_In_Ctx[0].State == AUDIO_IN_STATE_RESET)
 8004668:	63bb      	str	r3, [r7, #56]	@ 0x38
          codec_init.OutputDevice = CS42L51_OUT_HEADPHONE;
 800466a:	2301      	movs	r3, #1
 800466c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          codec_init.Frequency    = AudioInit->SampleRate;
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	643b      	str	r3, [r7, #64]	@ 0x40
          codec_init.Resolution   = CS42L51_RESOLUTION_16B; /* Not used */
 8004674:	2305      	movs	r3, #5
 8004676:	647b      	str	r3, [r7, #68]	@ 0x44
          codec_init.Volume       = AudioInit->Volume;
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	64bb      	str	r3, [r7, #72]	@ 0x48
          if (Audio_Drv->Init(Audio_CompObj, &codec_init) < 0)
 800467e:	4b13      	ldr	r3, [pc, #76]	@ (80046cc <BSP_AUDIO_OUT_Init+0x240>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a12      	ldr	r2, [pc, #72]	@ (80046d0 <BSP_AUDIO_OUT_Init+0x244>)
 8004686:	6812      	ldr	r2, [r2, #0]
 8004688:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800468c:	4610      	mov	r0, r2
 800468e:	4798      	blx	r3
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	da03      	bge.n	800469e <BSP_AUDIO_OUT_Init+0x212>
          {
            status = BSP_ERROR_COMPONENT_FAILURE;
 8004696:	f06f 0304 	mvn.w	r3, #4
 800469a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800469c:	e009      	b.n	80046b2 <BSP_AUDIO_OUT_Init+0x226>
          }
          else
          {
            /* Update audio out context state */
            Audio_Out_Ctx[Instance].State = AUDIO_OUT_STATE_STOP;
 800469e:	4908      	ldr	r1, [pc, #32]	@ (80046c0 <BSP_AUDIO_OUT_Init+0x234>)
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	4613      	mov	r3, r2
 80046a4:	00db      	lsls	r3, r3, #3
 80046a6:	4413      	add	r3, r2
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	440b      	add	r3, r1
 80046ac:	331c      	adds	r3, #28
 80046ae:	2202      	movs	r2, #2
 80046b0:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
  return status;
 80046b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3750      	adds	r7, #80	@ 0x50
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	200003fc 	.word	0x200003fc
 80046c0:	200004e4 	.word	0x200004e4
 80046c4:	2000044c 	.word	0x2000044c
 80046c8:	40015804 	.word	0x40015804
 80046cc:	20000448 	.word	0x20000448
 80046d0:	20000444 	.word	0x20000444

080046d4 <BSP_AUDIO_OUT_IRQHandler>:
  * @param  Instance Audio out instance.
  * @param  Device Device of the audio out stream.
  * @retval None.
  */
void BSP_AUDIO_OUT_IRQHandler(uint32_t Instance, uint32_t Device)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Instance);
  UNUSED(Device);

  HAL_DMA_IRQHandler(haudio_out_sai.hdmatx);
 80046de:	4b05      	ldr	r3, [pc, #20]	@ (80046f4 <BSP_AUDIO_OUT_IRQHandler+0x20>)
 80046e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046e4:	4618      	mov	r0, r3
 80046e6:	f004 fd37 	bl	8009158 <HAL_DMA_IRQHandler>
}
 80046ea:	bf00      	nop
 80046ec:	3708      	adds	r7, #8
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	2000044c 	.word	0x2000044c

080046f8 <MX_SAI1_ClockConfig>:
  * @note   The SAI PLL configuration done within this function assumes that
  *         the SAI PLL input is HSI clock and that HSI is already enabled at 64 MHz.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_SAI1_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t SampleRate)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b0c8      	sub	sp, #288	@ 0x120
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004702:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004706:	6018      	str	r0, [r3, #0]
 8004708:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800470c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004710:	6019      	str	r1, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsai);

  HAL_StatusTypeDef ret = HAL_OK;
 8004712:	2300      	movs	r3, #0
 8004714:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  rcc_ex_clk_init_struct.PLL3.PLL3Source = RCC_PLL3_SOURCE_HSI;
 8004718:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800471c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004720:	2201      	movs	r2, #1
 8004722:	631a      	str	r2, [r3, #48]	@ 0x30
  rcc_ex_clk_init_struct.PLL3.PLL3RGE = RCC_PLL3_VCIRANGE_2;
 8004724:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004728:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800472c:	2208      	movs	r2, #8
 800472e:	649a      	str	r2, [r3, #72]	@ 0x48
  rcc_ex_clk_init_struct.PLL3.PLL3FRACN = 0;
 8004730:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004734:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004738:	2200      	movs	r2, #0
 800473a:	651a      	str	r2, [r3, #80]	@ 0x50
  rcc_ex_clk_init_struct.PLL3.PLL3ClockOut = RCC_PLL3_DIVP;
 800473c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004740:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004744:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004748:	655a      	str	r2, [r3, #84]	@ 0x54
  rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800474a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800474e:	f5a3 7188 	sub.w	r1, r3, #272	@ 0x110
 8004752:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004756:	f04f 0300 	mov.w	r3, #0
 800475a:	e9c1 2300 	strd	r2, r3, [r1]
  rcc_ex_clk_init_struct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3P;
 800475e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004762:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004766:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800476a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  rcc_ex_clk_init_struct.PLL3.PLL3Q = 28;
 800476e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004772:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004776:	221c      	movs	r2, #28
 8004778:	641a      	str	r2, [r3, #64]	@ 0x40
  rcc_ex_clk_init_struct.PLL3.PLL3R = 28;
 800477a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800477e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004782:	221c      	movs	r2, #28
 8004784:	645a      	str	r2, [r3, #68]	@ 0x44
  rcc_ex_clk_init_struct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8004786:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800478a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800478e:	2200      	movs	r2, #0
 8004790:	64da      	str	r2, [r3, #76]	@ 0x4c

  if ((SampleRate == AUDIO_FREQUENCY_11K) || (SampleRate == AUDIO_FREQUENCY_22K) || (SampleRate == AUDIO_FREQUENCY_44K))
 8004792:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004796:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d011      	beq.n	80047c8 <MX_SAI1_ClockConfig+0xd0>
 80047a4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80047a8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f245 6222 	movw	r2, #22050	@ 0x5622
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d008      	beq.n	80047c8 <MX_SAI1_ClockConfig+0xd0>
 80047b6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80047ba:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d112      	bne.n	80047ee <MX_SAI1_ClockConfig+0xf6>
  {
    /* SAI clock config:
    PLL3_VCO Input = HSI/PLL3M = 2 Mhz
    PLL3_VCO Output = PLL3_VCO Input * PLL3N = 192 Mhz
    SAI_CLK_x = PLL2_VCO Output/PLL3P = 192/17 = 11.294 Mhz */
    rcc_ex_clk_init_struct.PLL3.PLL3M = 32;
 80047c8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80047cc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80047d0:	2220      	movs	r2, #32
 80047d2:	635a      	str	r2, [r3, #52]	@ 0x34
    rcc_ex_clk_init_struct.PLL3.PLL3N = 96;
 80047d4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80047d8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80047dc:	2260      	movs	r2, #96	@ 0x60
 80047de:	639a      	str	r2, [r3, #56]	@ 0x38
    rcc_ex_clk_init_struct.PLL3.PLL3P = 17;
 80047e0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80047e4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80047e8:	2211      	movs	r2, #17
 80047ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80047ec:	e011      	b.n	8004812 <MX_SAI1_ClockConfig+0x11a>
  {
    /* SAI clock config:
    PLL3_VCO Input = HSI/PLL3M = 2 Mhz
    PLL3_VCO Output = PLL3_VCO Input * PLL2N = 344 Mhz
    SAI_CLK_x = PLL3_VCO Output/PLL3P = 344/7 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PLL3.PLL3M = 32;
 80047ee:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80047f2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80047f6:	2220      	movs	r2, #32
 80047f8:	635a      	str	r2, [r3, #52]	@ 0x34
    rcc_ex_clk_init_struct.PLL3.PLL3N = 172;
 80047fa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80047fe:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004802:	22ac      	movs	r2, #172	@ 0xac
 8004804:	639a      	str	r2, [r3, #56]	@ 0x38
    rcc_ex_clk_init_struct.PLL3.PLL3P = 7;
 8004806:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800480a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800480e:	2207      	movs	r2, #7
 8004810:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct) != HAL_OK)
 8004812:	f107 0310 	add.w	r3, r7, #16
 8004816:	4618      	mov	r0, r3
 8004818:	f007 fdb8 	bl	800c38c <HAL_RCCEx_PeriphCLKConfig>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d002      	beq.n	8004828 <MX_SAI1_ClockConfig+0x130>
  {
    ret = HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  }
  __HAL_RCC_SAI1_CLK_ENABLE();
 8004828:	4b0e      	ldr	r3, [pc, #56]	@ (8004864 <MX_SAI1_ClockConfig+0x16c>)
 800482a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800482e:	4a0d      	ldr	r2, [pc, #52]	@ (8004864 <MX_SAI1_ClockConfig+0x16c>)
 8004830:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004834:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8004838:	4b0a      	ldr	r3, [pc, #40]	@ (8004864 <MX_SAI1_ClockConfig+0x16c>)
 800483a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800483e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004842:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004846:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800484a:	601a      	str	r2, [r3, #0]
 800484c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004850:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004854:	681b      	ldr	r3, [r3, #0]

  return ret;
 8004856:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
}
 800485a:	4618      	mov	r0, r3
 800485c:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}
 8004864:	44020c00 	.word	0x44020c00

08004868 <MX_SAI2_ClockConfig>:
  * @note   The SAI PLL configuration done within this function assumes that
  *         the SAI PLL input is HSI clock and that HSI is already enabled at 64 MHz.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_SAI2_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t SampleRate)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b0c8      	sub	sp, #288	@ 0x120
 800486c:	af00      	add	r7, sp, #0
 800486e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004872:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004876:	6018      	str	r0, [r3, #0]
 8004878:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800487c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004880:	6019      	str	r1, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsai);

  HAL_StatusTypeDef ret = HAL_OK;
 8004882:	2300      	movs	r3, #0
 8004884:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  rcc_ex_clk_init_struct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSI;
 8004888:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800488c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004890:	2201      	movs	r2, #1
 8004892:	609a      	str	r2, [r3, #8]
  rcc_ex_clk_init_struct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8004894:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004898:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800489c:	2208      	movs	r2, #8
 800489e:	621a      	str	r2, [r3, #32]
  rcc_ex_clk_init_struct.PLL2.PLL2FRACN = 0;
 80048a0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80048a4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80048a8:	2200      	movs	r2, #0
 80048aa:	629a      	str	r2, [r3, #40]	@ 0x28
  rcc_ex_clk_init_struct.PLL2.PLL2ClockOut = RCC_PLL2_DIVP;
 80048ac:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80048b0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80048b4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80048b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 80048ba:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80048be:	f5a3 7188 	sub.w	r1, r3, #272	@ 0x110
 80048c2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80048c6:	f04f 0300 	mov.w	r3, #0
 80048ca:	e9c1 2300 	strd	r2, r3, [r1]
  rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLL2P;
 80048ce:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80048d2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80048d6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80048da:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  rcc_ex_clk_init_struct.PLL2.PLL2Q = 28;
 80048de:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80048e2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80048e6:	221c      	movs	r2, #28
 80048e8:	619a      	str	r2, [r3, #24]
  rcc_ex_clk_init_struct.PLL2.PLL2R = 28;
 80048ea:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80048ee:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80048f2:	221c      	movs	r2, #28
 80048f4:	61da      	str	r2, [r3, #28]
  rcc_ex_clk_init_struct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80048f6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80048fa:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80048fe:	2200      	movs	r2, #0
 8004900:	625a      	str	r2, [r3, #36]	@ 0x24

  if ((SampleRate == AUDIO_FREQUENCY_11K) || (SampleRate == AUDIO_FREQUENCY_22K) || (SampleRate == AUDIO_FREQUENCY_44K))
 8004902:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004906:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8004910:	4293      	cmp	r3, r2
 8004912:	d011      	beq.n	8004938 <MX_SAI2_ClockConfig+0xd0>
 8004914:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004918:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004922:	4293      	cmp	r3, r2
 8004924:	d008      	beq.n	8004938 <MX_SAI2_ClockConfig+0xd0>
 8004926:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800492a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8004934:	4293      	cmp	r3, r2
 8004936:	d112      	bne.n	800495e <MX_SAI2_ClockConfig+0xf6>
  {
    /* SAI clock config:
    PLL2_VCO Input = HSI/PLL2M = 2 Mhz
    PLL2_VCO Output = PLL2_VCO Input * PLL2N = 192 Mhz
    SAI_CLK_x = PLL2_VCO Output/PLL2P = 192/17 = 11.294 Mhz */
    rcc_ex_clk_init_struct.PLL2.PLL2M = 32;
 8004938:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800493c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004940:	2220      	movs	r2, #32
 8004942:	60da      	str	r2, [r3, #12]
    rcc_ex_clk_init_struct.PLL2.PLL2N = 96;
 8004944:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004948:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800494c:	2260      	movs	r2, #96	@ 0x60
 800494e:	611a      	str	r2, [r3, #16]
    rcc_ex_clk_init_struct.PLL2.PLL2P = 17;
 8004950:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004954:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004958:	2211      	movs	r2, #17
 800495a:	615a      	str	r2, [r3, #20]
 800495c:	e011      	b.n	8004982 <MX_SAI2_ClockConfig+0x11a>
  {
    /* SAI clock config:
    PLL2_VCO Input = HSI/PLL2M = 2 Mhz
    PLL2_VCO Output = PLL2_VCO Input * PLL2N = 344 Mhz
    SAI_CLK_x = PLL2_VCO Output/PLL2P = 344/7 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PLL2.PLL2M = 32;
 800495e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004962:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004966:	2220      	movs	r2, #32
 8004968:	60da      	str	r2, [r3, #12]
    rcc_ex_clk_init_struct.PLL2.PLL2N = 172;
 800496a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800496e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004972:	22ac      	movs	r2, #172	@ 0xac
 8004974:	611a      	str	r2, [r3, #16]
    rcc_ex_clk_init_struct.PLL2.PLL2P = 7;
 8004976:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800497a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800497e:	2207      	movs	r2, #7
 8004980:	615a      	str	r2, [r3, #20]
  }

  if (HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct) != HAL_OK)
 8004982:	f107 0310 	add.w	r3, r7, #16
 8004986:	4618      	mov	r0, r3
 8004988:	f007 fd00 	bl	800c38c <HAL_RCCEx_PeriphCLKConfig>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d002      	beq.n	8004998 <MX_SAI2_ClockConfig+0x130>
  {
    ret = HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  }
  __HAL_RCC_SAI2_CLK_ENABLE();
 8004998:	4b0e      	ldr	r3, [pc, #56]	@ (80049d4 <MX_SAI2_ClockConfig+0x16c>)
 800499a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800499e:	4a0d      	ldr	r2, [pc, #52]	@ (80049d4 <MX_SAI2_ClockConfig+0x16c>)
 80049a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80049a4:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80049a8:	4b0a      	ldr	r3, [pc, #40]	@ (80049d4 <MX_SAI2_ClockConfig+0x16c>)
 80049aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80049ae:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80049b2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80049b6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80049ba:	601a      	str	r2, [r3, #0]
 80049bc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80049c0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80049c4:	681b      	ldr	r3, [r3, #0]

  return ret;
 80049c6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	44020c00 	.word	0x44020c00

080049d8 <MX_SAI2_Init>:
  * @param  hsai SAI handle.
  * @param  MXInit SAI configuration structure.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_SAI2_Init(SAI_HandleTypeDef *hsai, MX_SAI_Config_t *MXInit)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049e2:	2300      	movs	r3, #0
 80049e4:	73fb      	strb	r3, [r7, #15]

  if (hsai->Instance == SAI2_Block_A)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a72      	ldr	r2, [pc, #456]	@ (8004bb4 <MX_SAI2_Init+0x1dc>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d178      	bne.n	8004ae2 <MX_SAI2_Init+0x10a>
  {
    /* Disable SAI peripheral to allow access to SAI internal registers */
    __HAL_SAI_DISABLE(hsai);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80049fe:	601a      	str	r2, [r3, #0]

    /* Configure SAI2_Block_A */
    hsai->Init.MonoStereoMode       = MXInit->MonoStereoMode;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	68da      	ldr	r2, [r3, #12]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsai->Init.AudioFrequency       = MXInit->AudioFrequency;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	621a      	str	r2, [r3, #32]
    hsai->Init.AudioMode            = MXInit->AudioMode;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	605a      	str	r2, [r3, #4]
    hsai->Init.NoDivider            = SAI_MASTERDIVIDER_ENABLE;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	619a      	str	r2, [r3, #24]
    hsai->Init.Protocol             = SAI_FREE_PROTOCOL;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	645a      	str	r2, [r3, #68]	@ 0x44
    hsai->Init.DataSize             = MXInit->DataSize;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	689a      	ldr	r2, [r3, #8]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	649a      	str	r2, [r3, #72]	@ 0x48
    hsai->Init.FirstBit             = SAI_FIRSTBIT_MSB;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->Init.ClockStrobing        = MXInit->ClockStrobing;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	691a      	ldr	r2, [r3, #16]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	651a      	str	r2, [r3, #80]	@ 0x50
    hsai->Init.Synchro              = MXInit->Synchro;
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	695a      	ldr	r2, [r3, #20]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	609a      	str	r2, [r3, #8]
    hsai->Init.OutputDrive          = MXInit->OutputDrive;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	699a      	ldr	r2, [r3, #24]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	615a      	str	r2, [r3, #20]
    hsai->Init.FIFOThreshold        = SAI_FIFOTHRESHOLD_1QF;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	61da      	str	r2, [r3, #28]
    hsai->Init.SynchroExt           = MXInit->SynchroExt;
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	69da      	ldr	r2, [r3, #28]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	60da      	str	r2, [r3, #12]
    hsai->Init.CompandingMode       = SAI_NOCOMPANDING;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	631a      	str	r2, [r3, #48]	@ 0x30
    hsai->Init.TriState             = SAI_OUTPUT_NOTRELEASED;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	635a      	str	r2, [r3, #52]	@ 0x34
    hsai->Init.Mckdiv               = 0U;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	625a      	str	r2, [r3, #36]	@ 0x24
    hsai->Init.MckOutput            = SAI_MCK_OUTPUT_ENABLE;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004a70:	611a      	str	r2, [r3, #16]
    hsai->Init.MckOverSampling      = SAI_MCK_OVERSAMPLING_DISABLE;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	629a      	str	r2, [r3, #40]	@ 0x28
    hsai->Init.PdmInit.Activation   = DISABLE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Configure SAI2_Block_A Frame */
    hsai->FrameInit.FrameLength       = MXInit->FrameLength;
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	6a1a      	ldr	r2, [r3, #32]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	655a      	str	r2, [r3, #84]	@ 0x54
    hsai->FrameInit.ActiveFrameLength = MXInit->ActiveFrameLength;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	659a      	str	r2, [r3, #88]	@ 0x58
    hsai->FrameInit.FSDefinition      = SAI_FS_CHANNEL_IDENTIFICATION;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004a96:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsai->FrameInit.FSPolarity        = SAI_FS_ACTIVE_LOW;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	661a      	str	r2, [r3, #96]	@ 0x60
    hsai->FrameInit.FSOffset          = SAI_FS_BEFOREFIRSTBIT;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004aa4:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Configure SAI2_Block_A Slot */
    hsai->SlotInit.FirstBitOffset     = 0;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	669a      	str	r2, [r3, #104]	@ 0x68
    if (MXInit->DataSize == AUDIO_RESOLUTION_24B)
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	2b18      	cmp	r3, #24
 8004ab2:	d103      	bne.n	8004abc <MX_SAI2_Init+0xe4>
    {
      hsai->SlotInit.SlotSize         = SAI_SLOTSIZE_32B;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2280      	movs	r2, #128	@ 0x80
 8004ab8:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004aba:	e002      	b.n	8004ac2 <MX_SAI2_Init+0xea>
    }
    else
    {
      hsai->SlotInit.SlotSize         = SAI_SLOTSIZE_16B;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2240      	movs	r2, #64	@ 0x40
 8004ac0:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    hsai->SlotInit.SlotNumber         = 2;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2202      	movs	r2, #2
 8004ac6:	671a      	str	r2, [r3, #112]	@ 0x70
    hsai->SlotInit.SlotActive         = MXInit->SlotActive;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	675a      	str	r2, [r3, #116]	@ 0x74

    if (HAL_SAI_Init(hsai) != HAL_OK)
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f00c fcb3 	bl	801143c <HAL_SAI_Init>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d065      	beq.n	8004ba8 <MX_SAI2_Init+0x1d0>
    {
      status = HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	73fb      	strb	r3, [r7, #15]
 8004ae0:	e062      	b.n	8004ba8 <MX_SAI2_Init+0x1d0>
    }
  }
  else /* (hsai->Instance == SAI2_Block_B) */
  {
    __HAL_SAI_DISABLE(hsai);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004af0:	601a      	str	r2, [r3, #0]

    /*****************************/
    /* SAI block used for record */
    /*****************************/
    /* Configure SAI2_Block_B used for receive */
    hsai->Init.AudioMode            = SAI_MODESLAVE_RX;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2203      	movs	r2, #3
 8004af6:	605a      	str	r2, [r3, #4]
    hsai->Init.Synchro              = SAI_SYNCHRONOUS;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	609a      	str	r2, [r3, #8]
    hsai->Init.SynchroExt           = SAI_SYNCEXT_DISABLE;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	60da      	str	r2, [r3, #12]
    hsai->Init.OutputDrive          = SAI_OUTPUTDRIVE_ENABLE;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004b0a:	615a      	str	r2, [r3, #20]
    hsai->Init.NoDivider            = SAI_MASTERDIVIDER_ENABLE;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	619a      	str	r2, [r3, #24]
    hsai->Init.FIFOThreshold        = SAI_FIFOTHRESHOLD_1QF;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2201      	movs	r2, #1
 8004b16:	61da      	str	r2, [r3, #28]
    hsai->Init.AudioFrequency       = SAI_AUDIO_FREQUENCY_MCKDIV;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	621a      	str	r2, [r3, #32]
    hsai->Init.Mckdiv               = 0U;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	625a      	str	r2, [r3, #36]	@ 0x24
    hsai->Init.MonoStereoMode       = SAI_MONOMODE;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004b2a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsai->Init.CompandingMode       = SAI_NOCOMPANDING;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	631a      	str	r2, [r3, #48]	@ 0x30
    hsai->Init.TriState             = SAI_OUTPUT_NOTRELEASED;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	635a      	str	r2, [r3, #52]	@ 0x34
    hsai->Init.Protocol             = SAI_FREE_PROTOCOL;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	645a      	str	r2, [r3, #68]	@ 0x44
    hsai->Init.DataSize             = MXInit->DataSize;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	689a      	ldr	r2, [r3, #8]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	649a      	str	r2, [r3, #72]	@ 0x48
    hsai->Init.FirstBit             = SAI_FIRSTBIT_MSB;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->Init.ClockStrobing        = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	651a      	str	r2, [r3, #80]	@ 0x50
    hsai->Init.PdmInit.Activation   = DISABLE;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    Frame Length: 64 or 32
    Frame active Length: 32 or 16
    FS Definition: Start frame + Channel Side identification
    FS Polarity: FS active Low
    FS Offset: FS asserted one bit before the first bit of slot 0 */
    hsai->FrameInit.FrameLength = MXInit->FrameLength;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	6a1a      	ldr	r2, [r3, #32]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	655a      	str	r2, [r3, #84]	@ 0x54
    hsai->FrameInit.ActiveFrameLength = MXInit->ActiveFrameLength;
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	659a      	str	r2, [r3, #88]	@ 0x58
    hsai->FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004b70:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	661a      	str	r2, [r3, #96]	@ 0x60
    hsai->FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004b7e:	665a      	str	r2, [r3, #100]	@ 0x64
    /* Configure SAI SAI2_Block_B Slot
    Slot First Bit Offset: 0
    Slot Size  : 16
    Slot Number: 2
    Slot Active: Slots 0 and 1 actives */
    hsai->SlotInit.FirstBitOffset = 0;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	669a      	str	r2, [r3, #104]	@ 0x68
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	66da      	str	r2, [r3, #108]	@ 0x6c
    hsai->SlotInit.SlotNumber = 2;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2202      	movs	r2, #2
 8004b90:	671a      	str	r2, [r3, #112]	@ 0x70
    hsai->SlotInit.SlotActive = SAI_SLOTACTIVE_0 | SAI_SLOTACTIVE_1;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2203      	movs	r2, #3
 8004b96:	675a      	str	r2, [r3, #116]	@ 0x74

    /**********************************/
    /* Initializes the SAI peripheral */
    /**********************************/
    if (HAL_SAI_Init(hsai) != HAL_OK)
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f00c fc4f 	bl	801143c <HAL_SAI_Init>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d001      	beq.n	8004ba8 <MX_SAI2_Init+0x1d0>
    {
      status = HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 8004ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3710      	adds	r7, #16
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	40015804 	.word	0x40015804

08004bb8 <BSP_AUDIO_IN_Init>:
  * @param  Instance  Audio IN instance: 0 for SAI, 1 for SAI PDM
  * @param  AudioInit Init structure
  * @retval BSP status
  */
int32_t BSP_AUDIO_IN_Init(uint32_t Instance, BSP_AUDIO_Init_t *AudioInit)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b094      	sub	sp, #80	@ 0x50
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (Instance >= AUDIO_IN_INSTANCES_NBR)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d903      	bls.n	8004bd4 <BSP_AUDIO_IN_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004bcc:	f06f 0301 	mvn.w	r3, #1
 8004bd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bd2:	e13f      	b.n	8004e54 <BSP_AUDIO_IN_Init+0x29c>
  }
  else
  {
    /* Store the audio record context */
    Audio_In_Ctx[Instance].Device          = AudioInit->Device;
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	6819      	ldr	r1, [r3, #0]
 8004bd8:	48a1      	ldr	r0, [pc, #644]	@ (8004e60 <BSP_AUDIO_IN_Init+0x2a8>)
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	4613      	mov	r3, r2
 8004bde:	00db      	lsls	r3, r3, #3
 8004be0:	4413      	add	r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	4403      	add	r3, r0
 8004be6:	6019      	str	r1, [r3, #0]
    Audio_In_Ctx[Instance].ChannelsNbr     = AudioInit->ChannelsNbr;
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	68d9      	ldr	r1, [r3, #12]
 8004bec:	489c      	ldr	r0, [pc, #624]	@ (8004e60 <BSP_AUDIO_IN_Init+0x2a8>)
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	4613      	mov	r3, r2
 8004bf2:	00db      	lsls	r3, r3, #3
 8004bf4:	4413      	add	r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	4403      	add	r3, r0
 8004bfa:	330c      	adds	r3, #12
 8004bfc:	6019      	str	r1, [r3, #0]
    Audio_In_Ctx[Instance].SampleRate      = AudioInit->SampleRate;
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	6859      	ldr	r1, [r3, #4]
 8004c02:	4897      	ldr	r0, [pc, #604]	@ (8004e60 <BSP_AUDIO_IN_Init+0x2a8>)
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	4613      	mov	r3, r2
 8004c08:	00db      	lsls	r3, r3, #3
 8004c0a:	4413      	add	r3, r2
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	4403      	add	r3, r0
 8004c10:	3304      	adds	r3, #4
 8004c12:	6019      	str	r1, [r3, #0]
    Audio_In_Ctx[Instance].BitsPerSample   = AudioInit->BitsPerSample;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	6899      	ldr	r1, [r3, #8]
 8004c18:	4891      	ldr	r0, [pc, #580]	@ (8004e60 <BSP_AUDIO_IN_Init+0x2a8>)
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	00db      	lsls	r3, r3, #3
 8004c20:	4413      	add	r3, r2
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	4403      	add	r3, r0
 8004c26:	3308      	adds	r3, #8
 8004c28:	6019      	str	r1, [r3, #0]
    Audio_In_Ctx[Instance].Volume          = AudioInit->Volume;
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	6919      	ldr	r1, [r3, #16]
 8004c2e:	488c      	ldr	r0, [pc, #560]	@ (8004e60 <BSP_AUDIO_IN_Init+0x2a8>)
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	4613      	mov	r3, r2
 8004c34:	00db      	lsls	r3, r3, #3
 8004c36:	4413      	add	r3, r2
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	4403      	add	r3, r0
 8004c3c:	3318      	adds	r3, #24
 8004c3e:	6019      	str	r1, [r3, #0]
    Audio_In_Ctx[Instance].State           = AUDIO_IN_STATE_RESET;
 8004c40:	4987      	ldr	r1, [pc, #540]	@ (8004e60 <BSP_AUDIO_IN_Init+0x2a8>)
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	4613      	mov	r3, r2
 8004c46:	00db      	lsls	r3, r3, #3
 8004c48:	4413      	add	r3, r2
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	440b      	add	r3, r1
 8004c4e:	331c      	adds	r3, #28
 8004c50:	2200      	movs	r2, #0
 8004c52:	601a      	str	r2, [r3, #0]

    /* Un-reset audio codec if not currently used by audio out instances */
    if ((Audio_Out_Ctx[0].State == AUDIO_OUT_STATE_RESET) && (Instance == 0U))
 8004c54:	4b83      	ldr	r3, [pc, #524]	@ (8004e64 <BSP_AUDIO_IN_Init+0x2ac>)
 8004c56:	69db      	ldr	r3, [r3, #28]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d10c      	bne.n	8004c76 <BSP_AUDIO_IN_Init+0xbe>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d109      	bne.n	8004c76 <BSP_AUDIO_IN_Init+0xbe>
    {
      (void)CS42L51_PowerUp();
 8004c62:	f000 fa45 	bl	80050f0 <CS42L51_PowerUp>

      /* Initialize the codec internal registers */
      if (CS42L51_Probe() != BSP_ERROR_NONE)
 8004c66:	f000 f9f3 	bl	8005050 <CS42L51_Probe>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d002      	beq.n	8004c76 <BSP_AUDIO_IN_Init+0xbe>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8004c70:	f06f 0304 	mvn.w	r3, #4
 8004c74:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }

    if (ret == BSP_ERROR_NONE)
 8004c76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	f040 80e1 	bne.w	8004e40 <BSP_AUDIO_IN_Init+0x288>
    {
      if (Instance == 0U)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	f040 80a0 	bne.w	8004dc6 <BSP_AUDIO_IN_Init+0x20e>
      {
        if (Audio_In_Ctx[Instance].Device != AUDIO_IN_DEVICE_ANALOG_MIC)
 8004c86:	4976      	ldr	r1, [pc, #472]	@ (8004e60 <BSP_AUDIO_IN_Init+0x2a8>)
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	00db      	lsls	r3, r3, #3
 8004c8e:	4413      	add	r3, r2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	440b      	add	r3, r1
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d003      	beq.n	8004ca2 <BSP_AUDIO_IN_Init+0xea>
        {
          ret = BSP_ERROR_WRONG_PARAM;
 8004c9a:	f06f 0301 	mvn.w	r3, #1
 8004c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ca0:	e0ce      	b.n	8004e40 <BSP_AUDIO_IN_Init+0x288>
        }
        /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */
        else if (MX_SAI2_ClockConfig(&haudio_in_sai, AudioInit->SampleRate) != HAL_OK)
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	486f      	ldr	r0, [pc, #444]	@ (8004e68 <BSP_AUDIO_IN_Init+0x2b0>)
 8004caa:	f7ff fddd 	bl	8004868 <MX_SAI2_ClockConfig>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d003      	beq.n	8004cbc <BSP_AUDIO_IN_Init+0x104>
        {
          ret = BSP_ERROR_CLOCK_FAILURE;
 8004cb4:	f06f 0308 	mvn.w	r3, #8
 8004cb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cba:	e0c1      	b.n	8004e40 <BSP_AUDIO_IN_Init+0x288>
        }
        else
        {
          haudio_in_sai.Instance    = AUDIO_IN_SAI;
 8004cbc:	4b6a      	ldr	r3, [pc, #424]	@ (8004e68 <BSP_AUDIO_IN_Init+0x2b0>)
 8004cbe:	4a6b      	ldr	r2, [pc, #428]	@ (8004e6c <BSP_AUDIO_IN_Init+0x2b4>)
 8004cc0:	601a      	str	r2, [r3, #0]
          haudio_out_sai.Instance   = AUDIO_OUT_SAI;
 8004cc2:	4b6b      	ldr	r3, [pc, #428]	@ (8004e70 <BSP_AUDIO_IN_Init+0x2b8>)
 8004cc4:	4a6b      	ldr	r2, [pc, #428]	@ (8004e74 <BSP_AUDIO_IN_Init+0x2bc>)
 8004cc6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 0)
          SAI_MspInit(&haudio_in_sai);
 8004cc8:	4867      	ldr	r0, [pc, #412]	@ (8004e68 <BSP_AUDIO_IN_Init+0x2b0>)
 8004cca:	f000 fa43 	bl	8005154 <SAI_MspInit>
          {
#endif /* (USE_HAL_SAI_REGISTER_CALLBACKS == 0) */
          MX_SAI_Config_t mx_config;

          /* Prepare haudio_in_sai handle */
          mx_config.AudioFrequency        = Audio_In_Ctx[Instance].SampleRate;
 8004cce:	4964      	ldr	r1, [pc, #400]	@ (8004e60 <BSP_AUDIO_IN_Init+0x2a8>)
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	00db      	lsls	r3, r3, #3
 8004cd6:	4413      	add	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	440b      	add	r3, r1
 8004cdc:	3304      	adds	r3, #4
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	60fb      	str	r3, [r7, #12]
          mx_config.AudioMode             = SAI_MODESLAVE_RX;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	613b      	str	r3, [r7, #16]
          mx_config.ClockStrobing         = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	61fb      	str	r3, [r7, #28]
          mx_config.MonoStereoMode        = (AudioInit->ChannelsNbr == 1U) ? SAI_MONOMODE : SAI_STEREOMODE;
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d102      	bne.n	8004cf8 <BSP_AUDIO_IN_Init+0x140>
 8004cf2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004cf6:	e000      	b.n	8004cfa <BSP_AUDIO_IN_Init+0x142>
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	61bb      	str	r3, [r7, #24]
          mx_config.DataSize              = SAI_DATASIZE_16;
 8004cfc:	2380      	movs	r3, #128	@ 0x80
 8004cfe:	617b      	str	r3, [r7, #20]
          mx_config.FrameLength           = 32;
 8004d00:	2320      	movs	r3, #32
 8004d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
          mx_config.ActiveFrameLength     = 16;
 8004d04:	2310      	movs	r3, #16
 8004d06:	633b      	str	r3, [r7, #48]	@ 0x30
          mx_config.OutputDrive           = SAI_OUTPUTDRIVE_ENABLE;
 8004d08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004d0c:	627b      	str	r3, [r7, #36]	@ 0x24
          mx_config.Synchro               = SAI_SYNCHRONOUS;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	623b      	str	r3, [r7, #32]
          mx_config.SynchroExt            = SAI_SYNCEXT_DISABLE;
 8004d12:	2300      	movs	r3, #0
 8004d14:	62bb      	str	r3, [r7, #40]	@ 0x28
          mx_config.SlotActive            = SAI_SLOTACTIVE_0;
 8004d16:	2301      	movs	r3, #1
 8004d18:	637b      	str	r3, [r7, #52]	@ 0x34

            if(MX_SAI2_Init(&haudio_in_sai, &mx_config) != HAL_OK)
 8004d1a:	f107 030c 	add.w	r3, r7, #12
 8004d1e:	4619      	mov	r1, r3
 8004d20:	4851      	ldr	r0, [pc, #324]	@ (8004e68 <BSP_AUDIO_IN_Init+0x2b0>)
 8004d22:	f7ff fe59 	bl	80049d8 <MX_SAI2_Init>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d003      	beq.n	8004d34 <BSP_AUDIO_IN_Init+0x17c>
            {
              /* Return BSP_ERROR_PERIPH_FAILURE when operations are not correctly done */
              ret = BSP_ERROR_PERIPH_FAILURE;
 8004d2c:	f06f 0303 	mvn.w	r3, #3
 8004d30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d32:	e011      	b.n	8004d58 <BSP_AUDIO_IN_Init+0x1a0>
            }
            else
            {
              /* Prepare haudio_out_sai handle */
              mx_config.AudioMode         = SAI_MODEMASTER_TX;
 8004d34:	2300      	movs	r3, #0
 8004d36:	613b      	str	r3, [r7, #16]
              mx_config.Synchro           = SAI_ASYNCHRONOUS;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	623b      	str	r3, [r7, #32]
              mx_config.SlotActive        = SAI_SLOTACTIVE_0 | SAI_SLOTACTIVE_1;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	637b      	str	r3, [r7, #52]	@ 0x34

              if(MX_SAI2_Init(&haudio_out_sai, &mx_config) != HAL_OK)
 8004d40:	f107 030c 	add.w	r3, r7, #12
 8004d44:	4619      	mov	r1, r3
 8004d46:	484a      	ldr	r0, [pc, #296]	@ (8004e70 <BSP_AUDIO_IN_Init+0x2b8>)
 8004d48:	f7ff fe46 	bl	80049d8 <MX_SAI2_Init>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d002      	beq.n	8004d58 <BSP_AUDIO_IN_Init+0x1a0>
              {
                /* Return BSP_ERROR_PERIPH_FAILURE when operations are not correctly done */
                ret = BSP_ERROR_PERIPH_FAILURE;
 8004d52:	f06f 0303 	mvn.w	r3, #3
 8004d56:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }
              }
            }
#endif /* (USE_HAL_SAI_REGISTER_CALLBACKS == 1) */
#if (USE_AUDIO_CODEC_CS42L51 == 1)
          if (ret == BSP_ERROR_NONE)
 8004d58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d170      	bne.n	8004e40 <BSP_AUDIO_IN_Init+0x288>
          {
            CS42L51_Init_t codec_init;

            /* Fill codec_init structure */
            codec_init.OutputDevice = (Audio_Out_Ctx[0].State == AUDIO_OUT_STATE_RESET)
 8004d5e:	4b41      	ldr	r3, [pc, #260]	@ (8004e64 <BSP_AUDIO_IN_Init+0x2ac>)
 8004d60:	69db      	ldr	r3, [r3, #28]
                                      ? CS42L51_OUT_NONE
                                      : CS42L51_OUT_HEADPHONE;
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	bf14      	ite	ne
 8004d66:	2301      	movne	r3, #1
 8004d68:	2300      	moveq	r3, #0
 8004d6a:	b2db      	uxtb	r3, r3
            codec_init.OutputDevice = (Audio_Out_Ctx[0].State == AUDIO_OUT_STATE_RESET)
 8004d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
            codec_init.Frequency    = AudioInit->SampleRate;
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	643b      	str	r3, [r7, #64]	@ 0x40
            codec_init.Resolution   = CS42L51_RESOLUTION_16B; /* Not used */
 8004d74:	2305      	movs	r3, #5
 8004d76:	647b      	str	r3, [r7, #68]	@ 0x44
            codec_init.Volume       = AudioInit->Volume;
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	64bb      	str	r3, [r7, #72]	@ 0x48
            codec_init.InputDevice  = (AudioInit->Device == AUDIO_IN_DEVICE_ANALOG_MIC)
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
                                      ? CS42L51_IN_MIC1
                                      : CS42L51_IN_NONE;
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d102      	bne.n	8004d8c <BSP_AUDIO_IN_Init+0x1d4>
 8004d86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004d8a:	e000      	b.n	8004d8e <BSP_AUDIO_IN_Init+0x1d6>
 8004d8c:	2300      	movs	r3, #0
            codec_init.InputDevice  = (AudioInit->Device == AUDIO_IN_DEVICE_ANALOG_MIC)
 8004d8e:	63bb      	str	r3, [r7, #56]	@ 0x38

            /* Initialize the codec internal registers */
            if (Audio_Drv->Init(Audio_CompObj, &codec_init) < 0)
 8004d90:	4b39      	ldr	r3, [pc, #228]	@ (8004e78 <BSP_AUDIO_IN_Init+0x2c0>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a39      	ldr	r2, [pc, #228]	@ (8004e7c <BSP_AUDIO_IN_Init+0x2c4>)
 8004d98:	6812      	ldr	r2, [r2, #0]
 8004d9a:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8004d9e:	4610      	mov	r0, r2
 8004da0:	4798      	blx	r3
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	da03      	bge.n	8004db0 <BSP_AUDIO_IN_Init+0x1f8>
            {
              ret = BSP_ERROR_COMPONENT_FAILURE;
 8004da8:	f06f 0304 	mvn.w	r3, #4
 8004dac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dae:	e047      	b.n	8004e40 <BSP_AUDIO_IN_Init+0x288>
            }
            else
            {
              /* Update audio in context state */
              Audio_In_Ctx[Instance].State = AUDIO_IN_STATE_STOP;
 8004db0:	492b      	ldr	r1, [pc, #172]	@ (8004e60 <BSP_AUDIO_IN_Init+0x2a8>)
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	4613      	mov	r3, r2
 8004db6:	00db      	lsls	r3, r3, #3
 8004db8:	4413      	add	r3, r2
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	440b      	add	r3, r1
 8004dbe:	331c      	adds	r3, #28
 8004dc0:	2202      	movs	r2, #2
 8004dc2:	601a      	str	r2, [r3, #0]
 8004dc4:	e03c      	b.n	8004e40 <BSP_AUDIO_IN_Init+0x288>
    }
    else /* (Instance == 1U) */
    {
      /* SAI1 gets its clock from SAI1_Block_A
      PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */
      if (MX_SAI1_ClockConfig(&haudio_in_sai, AudioInit->SampleRate) != HAL_OK)
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	4619      	mov	r1, r3
 8004dcc:	4826      	ldr	r0, [pc, #152]	@ (8004e68 <BSP_AUDIO_IN_Init+0x2b0>)
 8004dce:	f7ff fc93 	bl	80046f8 <MX_SAI1_ClockConfig>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d003      	beq.n	8004de0 <BSP_AUDIO_IN_Init+0x228>
      {
        ret = BSP_ERROR_CLOCK_FAILURE;
 8004dd8:	f06f 0308 	mvn.w	r3, #8
 8004ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dde:	e02f      	b.n	8004e40 <BSP_AUDIO_IN_Init+0x288>
      }
      else
      {
        haudio_in_sai.Instance = AUDIO_IN_SAI_PDM;
 8004de0:	4b21      	ldr	r3, [pc, #132]	@ (8004e68 <BSP_AUDIO_IN_Init+0x2b0>)
 8004de2:	4a27      	ldr	r2, [pc, #156]	@ (8004e80 <BSP_AUDIO_IN_Init+0x2c8>)
 8004de4:	601a      	str	r2, [r3, #0]
          {
            ret = BSP_ERROR_PERIPH_FAILURE;
          }
        }
#else
        SAI_MspInit(&haudio_in_sai);
 8004de6:	4820      	ldr	r0, [pc, #128]	@ (8004e68 <BSP_AUDIO_IN_Init+0x2b0>)
 8004de8:	f000 f9b4 	bl	8005154 <SAI_MspInit>
#endif /* (USE_HAL_SAI_REGISTER_CALLBACKS == 1U) */
        MX_SAI_Config_t mx_config;

        /* Prepare haudio_in_sai handle */
        mx_config.MonoStereoMode    = SAI_STEREOMODE;
 8004dec:	2300      	movs	r3, #0
 8004dee:	61bb      	str	r3, [r7, #24]
        mx_config.DataSize          = SAI_DATASIZE_8;
 8004df0:	2340      	movs	r3, #64	@ 0x40
 8004df2:	617b      	str	r3, [r7, #20]
        mx_config.FrameLength       = 16;
 8004df4:	2310      	movs	r3, #16
 8004df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        mx_config.ActiveFrameLength = 1;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	633b      	str	r3, [r7, #48]	@ 0x30
        mx_config.OutputDrive       = SAI_OUTPUTDRIVE_DISABLE;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	627b      	str	r3, [r7, #36]	@ 0x24
        mx_config.SlotActive        = (AudioInit->ChannelsNbr == 1U) ? SAI_SLOTACTIVE_0 : SAI_SLOTACTIVE_ALL;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	68db      	ldr	r3, [r3, #12]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d101      	bne.n	8004e0c <BSP_AUDIO_IN_Init+0x254>
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e001      	b.n	8004e10 <BSP_AUDIO_IN_Init+0x258>
 8004e0c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004e10:	637b      	str	r3, [r7, #52]	@ 0x34
        mx_config.AudioFrequency    = AudioInit->SampleRate;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	60fb      	str	r3, [r7, #12]
        mx_config.AudioMode         = SAI_MODEMASTER_RX;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	613b      	str	r3, [r7, #16]
        mx_config.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	61fb      	str	r3, [r7, #28]
        mx_config.Synchro           = SAI_ASYNCHRONOUS;
 8004e20:	2300      	movs	r3, #0
 8004e22:	623b      	str	r3, [r7, #32]
        mx_config.SynchroExt        = SAI_SYNCEXT_DISABLE;
 8004e24:	2300      	movs	r3, #0
 8004e26:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (MX_SAI1_Init(&haudio_in_sai, &mx_config) != HAL_OK)
 8004e28:	f107 030c 	add.w	r3, r7, #12
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	480e      	ldr	r0, [pc, #56]	@ (8004e68 <BSP_AUDIO_IN_Init+0x2b0>)
 8004e30:	f000 f846 	bl	8004ec0 <MX_SAI1_Init>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d002      	beq.n	8004e40 <BSP_AUDIO_IN_Init+0x288>
        {
          /* Return BSP_ERROR_PERIPH_FAILURE when operations are not correctly done */
          ret = BSP_ERROR_PERIPH_FAILURE;
 8004e3a:	f06f 0303 	mvn.w	r3, #3
 8004e3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }
  }

  /* Update BSP AUDIO IN state */
  Audio_In_Ctx[Instance].State = AUDIO_IN_STATE_STOP;
 8004e40:	4907      	ldr	r1, [pc, #28]	@ (8004e60 <BSP_AUDIO_IN_Init+0x2a8>)
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	4613      	mov	r3, r2
 8004e46:	00db      	lsls	r3, r3, #3
 8004e48:	4413      	add	r3, r2
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	440b      	add	r3, r1
 8004e4e:	331c      	adds	r3, #28
 8004e50:	2202      	movs	r2, #2
 8004e52:	601a      	str	r2, [r3, #0]
}

/* Return BSP status */
return ret;
 8004e54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3750      	adds	r7, #80	@ 0x50
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	200003fc 	.word	0x200003fc
 8004e64:	200004e4 	.word	0x200004e4
 8004e68:	20000508 	.word	0x20000508
 8004e6c:	40015824 	.word	0x40015824
 8004e70:	2000044c 	.word	0x2000044c
 8004e74:	40015804 	.word	0x40015804
 8004e78:	20000448 	.word	0x20000448
 8004e7c:	20000444 	.word	0x20000444
 8004e80:	40015404 	.word	0x40015404

08004e84 <BSP_AUDIO_IN_IRQHandler>:
  *         - AUDIO_IN_DEVICE_DIGITAL_MIC
  *         - AUDIO_IN_DEVICE_DIGITAL_MIC1
  * @retval None
  */
void BSP_AUDIO_IN_IRQHandler(uint32_t Instance, uint32_t InputDevice)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b082      	sub	sp, #8
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  if (((Instance == 0U) || (Instance == 1U)) && \
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d002      	beq.n	8004e9a <BSP_AUDIO_IN_IRQHandler+0x16>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d10b      	bne.n	8004eb2 <BSP_AUDIO_IN_IRQHandler+0x2e>
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d002      	beq.n	8004ea6 <BSP_AUDIO_IN_IRQHandler+0x22>
      ((InputDevice == AUDIO_IN_DEVICE_DIGITAL_MIC) || (InputDevice == AUDIO_IN_DEVICE_ANALOG_MIC)))
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d105      	bne.n	8004eb2 <BSP_AUDIO_IN_IRQHandler+0x2e>
  {
    HAL_DMA_IRQHandler(haudio_in_sai.hdmarx);
 8004ea6:	4b05      	ldr	r3, [pc, #20]	@ (8004ebc <BSP_AUDIO_IN_IRQHandler+0x38>)
 8004ea8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004eac:	4618      	mov	r0, r3
 8004eae:	f004 f953 	bl	8009158 <HAL_DMA_IRQHandler>
  }
}
 8004eb2:	bf00      	nop
 8004eb4:	3708      	adds	r7, #8
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	20000508 	.word	0x20000508

08004ec0 <MX_SAI1_Init>:
  * @param  MXConfig SAI configuration structure
  * @note   Being __weak it can be overwritten by the application
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SAI1_Init(SAI_HandleTypeDef *hsai, MX_SAI_Config_t *MXConfig)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	73fb      	strb	r3, [r7, #15]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(hsai);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004edc:	601a      	str	r2, [r3, #0]

  /* Configure SAI1_Block_A */
  hsai->Init.AudioFrequency         = SAI_AUDIO_FREQUENCY_MCKDIV;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	621a      	str	r2, [r3, #32]
  hsai->Init.MonoStereoMode         = MXConfig->MonoStereoMode;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	68da      	ldr	r2, [r3, #12]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai->Init.AudioMode              = MXConfig->AudioMode;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	685a      	ldr	r2, [r3, #4]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	605a      	str	r2, [r3, #4]
  hsai->Init.NoDivider              = SAI_MASTERDIVIDER_DISABLE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004efa:	619a      	str	r2, [r3, #24]
  hsai->Init.Protocol               = SAI_FREE_PROTOCOL;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.DataSize               = MXConfig->DataSize;
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	689a      	ldr	r2, [r3, #8]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->Init.FirstBit               = SAI_FIRSTBIT_LSB;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f10:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->Init.ClockStrobing          = MXConfig->ClockStrobing;
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	691a      	ldr	r2, [r3, #16]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->Init.Synchro                = MXConfig->Synchro;
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	695a      	ldr	r2, [r3, #20]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	609a      	str	r2, [r3, #8]
  hsai->Init.OutputDrive            = MXConfig->OutputDrive;
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	699a      	ldr	r2, [r3, #24]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	615a      	str	r2, [r3, #20]
  hsai->Init.FIFOThreshold          = SAI_FIFOTHRESHOLD_1QF;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	61da      	str	r2, [r3, #28]
  hsai->Init.SynchroExt             = MXConfig->SynchroExt;
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	69da      	ldr	r2, [r3, #28]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	60da      	str	r2, [r3, #12]
  hsai->Init.CompandingMode         = SAI_NOCOMPANDING;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.TriState               = SAI_OUTPUT_NOTRELEASED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Set Mckdiv according sample rate */
  if ((MXConfig->AudioFrequency == AUDIO_FREQUENCY_8K) || (MXConfig->AudioFrequency == AUDIO_FREQUENCY_16K) ||
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8004f4c:	d009      	beq.n	8004f62 <MX_SAI1_Init+0xa2>
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8004f56:	d004      	beq.n	8004f62 <MX_SAI1_Init+0xa2>
      (MXConfig->AudioFrequency == AUDIO_FREQUENCY_32K))
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
  if ((MXConfig->AudioFrequency == AUDIO_FREQUENCY_8K) || (MXConfig->AudioFrequency == AUDIO_FREQUENCY_16K) ||
 8004f5c:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8004f60:	d103      	bne.n	8004f6a <MX_SAI1_Init+0xaa>
  {
    /* Set PDM clock to 1024KHz so Mckdiv to 24 (Fsai/(Fpdm*2)) */
    hsai->Init.Mckdiv = 24U;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2218      	movs	r2, #24
 8004f66:	625a      	str	r2, [r3, #36]	@ 0x24
 8004f68:	e02c      	b.n	8004fc4 <MX_SAI1_Init+0x104>
  }
  else if ((MXConfig->AudioFrequency == AUDIO_FREQUENCY_48K) || (MXConfig->AudioFrequency == AUDIO_FREQUENCY_96K) ||
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d009      	beq.n	8004f8a <MX_SAI1_Init+0xca>
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a2e      	ldr	r2, [pc, #184]	@ (8005034 <MX_SAI1_Init+0x174>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d004      	beq.n	8004f8a <MX_SAI1_Init+0xca>
           (MXConfig->AudioFrequency == AUDIO_FREQUENCY_192K))
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
  else if ((MXConfig->AudioFrequency == AUDIO_FREQUENCY_48K) || (MXConfig->AudioFrequency == AUDIO_FREQUENCY_96K) ||
 8004f84:	4a2c      	ldr	r2, [pc, #176]	@ (8005038 <MX_SAI1_Init+0x178>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d103      	bne.n	8004f92 <MX_SAI1_Init+0xd2>
  {
    /* Set PDM clock to 3072KHz so Mckdiv to 8 (Fsai/(Fpdm*2)) */
    hsai->Init.Mckdiv = 8U;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2208      	movs	r2, #8
 8004f8e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004f90:	e018      	b.n	8004fc4 <MX_SAI1_Init+0x104>
  }
  else if ((MXConfig->AudioFrequency == AUDIO_FREQUENCY_11K) || (MXConfig->AudioFrequency == AUDIO_FREQUENCY_22K) ||
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d00b      	beq.n	8004fb6 <MX_SAI1_Init+0xf6>
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d005      	beq.n	8004fb6 <MX_SAI1_Init+0xf6>
           (MXConfig->AudioFrequency == AUDIO_FREQUENCY_44K))
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	681b      	ldr	r3, [r3, #0]
  else if ((MXConfig->AudioFrequency == AUDIO_FREQUENCY_11K) || (MXConfig->AudioFrequency == AUDIO_FREQUENCY_22K) ||
 8004fae:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d103      	bne.n	8004fbe <MX_SAI1_Init+0xfe>
  {
    /* Set PDM clock to 1411,2KHz so Mckdiv to 4 (Fsai/(Fpdm*2)) */
    hsai->Init.Mckdiv = 4U;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2204      	movs	r2, #4
 8004fba:	625a      	str	r2, [r3, #36]	@ 0x24
 8004fbc:	e002      	b.n	8004fc4 <MX_SAI1_Init+0x104>
  }
  else /* AUDIO_FREQUENCY_88K or AUDIO_FREQUENCY_196K */
  {
    /* Set PDM clock to 2822,4KHz so Mckdiv to 2 (Fsai/(Fpdm*2)) */
    hsai->Init.Mckdiv = 2U;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2202      	movs	r2, #2
 8004fc2:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  hsai->Init.PdmInit.Activation     = ENABLE;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai->Init.PdmInit.MicPairsNbr    = 1;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai->Init.PdmInit.ClockEnable    = SAI_PDM_CLOCK1_ENABLE;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004fd8:	641a      	str	r2, [r3, #64]	@ 0x40


  /* Configure SAI_Block_x Frame */
  hsai->FrameInit.FrameLength       = MXConfig->FrameLength;
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	6a1a      	ldr	r2, [r3, #32]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->FrameInit.ActiveFrameLength = MXConfig->ActiveFrameLength;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai->FrameInit.FSDefinition      = SAI_FS_STARTFRAME;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity        = SAI_FS_ACTIVE_HIGH;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004ff6:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset          = SAI_FS_FIRSTBIT;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Configure SAI Block_x Slot */
  hsai->SlotInit.FirstBitOffset     = 0;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotSize           = SAI_SLOTSIZE_DATASIZE;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai->SlotInit.SlotNumber         = 2;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2202      	movs	r2, #2
 800500e:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive         = MXConfig->SlotActive;
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	675a      	str	r2, [r3, #116]	@ 0x74

  if (HAL_SAI_Init(hsai) != HAL_OK)
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f00c fa0f 	bl	801143c <HAL_SAI_Init>
 800501e:	4603      	mov	r3, r0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d001      	beq.n	8005028 <MX_SAI1_Init+0x168>
  {
    ret = HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005028:	7bfb      	ldrb	r3, [r7, #15]
}
 800502a:	4618      	mov	r0, r3
 800502c:	3710      	adds	r7, #16
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	00017700 	.word	0x00017700
 8005038:	0002ee00 	.word	0x0002ee00

0800503c <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(uint32_t Instance)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Instance);

  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8005044:	bf00      	nop
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <CS42L51_Probe>:
/**
  * @brief  Register Bus IOs if component ID is OK
  * @retval error status
  */
static int32_t CS42L51_Probe(void)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b088      	sub	sp, #32
 8005054:	af00      	add	r7, sp, #0
  int32_t                   ret = BSP_ERROR_NONE;
 8005056:	2300      	movs	r3, #0
 8005058:	61fb      	str	r3, [r7, #28]
  CS42L51_IO_t              IOCtx;
  static CS42L51_Object_t   CS42L51Obj;
  uint32_t                  cs42l51_id;

  /* Configure the audio driver */
  IOCtx.Address     = AUDIO_I2C_ADDRESS;
 800505a:	2394      	movs	r3, #148	@ 0x94
 800505c:	81bb      	strh	r3, [r7, #12]
  IOCtx.Init        = BSP_I2C4_Init;
 800505e:	4b1b      	ldr	r3, [pc, #108]	@ (80050cc <CS42L51_Probe+0x7c>)
 8005060:	607b      	str	r3, [r7, #4]
  IOCtx.DeInit      = BSP_I2C4_DeInit;
 8005062:	4b1b      	ldr	r3, [pc, #108]	@ (80050d0 <CS42L51_Probe+0x80>)
 8005064:	60bb      	str	r3, [r7, #8]
  IOCtx.ReadReg     = BSP_I2C4_ReadReg;
 8005066:	4b1b      	ldr	r3, [pc, #108]	@ (80050d4 <CS42L51_Probe+0x84>)
 8005068:	617b      	str	r3, [r7, #20]
  IOCtx.WriteReg    = BSP_I2C4_WriteReg;
 800506a:	4b1b      	ldr	r3, [pc, #108]	@ (80050d8 <CS42L51_Probe+0x88>)
 800506c:	613b      	str	r3, [r7, #16]
  IOCtx.GetTick     = BSP_GetTick;
 800506e:	4b1b      	ldr	r3, [pc, #108]	@ (80050dc <CS42L51_Probe+0x8c>)
 8005070:	61bb      	str	r3, [r7, #24]

  if (CS42L51_RegisterBusIO(&CS42L51Obj, &IOCtx) != CS42L51_OK)
 8005072:	1d3b      	adds	r3, r7, #4
 8005074:	4619      	mov	r1, r3
 8005076:	481a      	ldr	r0, [pc, #104]	@ (80050e0 <CS42L51_Probe+0x90>)
 8005078:	f7fc fff4 	bl	8002064 <CS42L51_RegisterBusIO>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d003      	beq.n	800508a <CS42L51_Probe+0x3a>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8005082:	f06f 0307 	mvn.w	r3, #7
 8005086:	61fb      	str	r3, [r7, #28]
 8005088:	e01a      	b.n	80050c0 <CS42L51_Probe+0x70>
  }
  else if (CS42L51_ReadID(&CS42L51Obj, &cs42l51_id) != CS42L51_OK)
 800508a:	463b      	mov	r3, r7
 800508c:	4619      	mov	r1, r3
 800508e:	4814      	ldr	r0, [pc, #80]	@ (80050e0 <CS42L51_Probe+0x90>)
 8005090:	f7fc fcd6 	bl	8001a40 <CS42L51_ReadID>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	d003      	beq.n	80050a2 <CS42L51_Probe+0x52>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800509a:	f06f 0304 	mvn.w	r3, #4
 800509e:	61fb      	str	r3, [r7, #28]
 80050a0:	e00e      	b.n	80050c0 <CS42L51_Probe+0x70>
  }
  else if ((cs42l51_id & CS42L51_ID_MASK) != CS42L51_ID)
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80050a8:	2bd8      	cmp	r3, #216	@ 0xd8
 80050aa:	d003      	beq.n	80050b4 <CS42L51_Probe+0x64>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80050ac:	f06f 0306 	mvn.w	r3, #6
 80050b0:	61fb      	str	r3, [r7, #28]
 80050b2:	e005      	b.n	80050c0 <CS42L51_Probe+0x70>
  }
  else
  {
    Audio_Drv = (AUDIO_Drv_t *) &CS42L51_Driver;
 80050b4:	4b0b      	ldr	r3, [pc, #44]	@ (80050e4 <CS42L51_Probe+0x94>)
 80050b6:	4a0c      	ldr	r2, [pc, #48]	@ (80050e8 <CS42L51_Probe+0x98>)
 80050b8:	601a      	str	r2, [r3, #0]
    Audio_CompObj = &CS42L51Obj;
 80050ba:	4b0c      	ldr	r3, [pc, #48]	@ (80050ec <CS42L51_Probe+0x9c>)
 80050bc:	4a08      	ldr	r2, [pc, #32]	@ (80050e0 <CS42L51_Probe+0x90>)
 80050be:	601a      	str	r2, [r3, #0]
  }

  return ret;
 80050c0:	69fb      	ldr	r3, [r7, #28]
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3720      	adds	r7, #32
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	080057b5 	.word	0x080057b5
 80050d0:	08005829 	.word	0x08005829
 80050d4:	08005951 	.word	0x08005951
 80050d8:	080058f5 	.word	0x080058f5
 80050dc:	080059ad 	.word	0x080059ad
 80050e0:	200006c0 	.word	0x200006c0
 80050e4:	20000448 	.word	0x20000448
 80050e8:	20000004 	.word	0x20000004
 80050ec:	20000444 	.word	0x20000444

080050f0 <CS42L51_PowerUp>:
/**
  * @brief  Un-reset CS42L51.
  * @retval BSP status.
  */
static int32_t CS42L51_PowerUp(void)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b086      	sub	sp, #24
 80050f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  AUDIO_NRST_ENABLE();
 80050f6:	4b15      	ldr	r3, [pc, #84]	@ (800514c <CS42L51_PowerUp+0x5c>)
 80050f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050fc:	4a13      	ldr	r2, [pc, #76]	@ (800514c <CS42L51_PowerUp+0x5c>)
 80050fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005102:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005106:	4b11      	ldr	r3, [pc, #68]	@ (800514c <CS42L51_PowerUp+0x5c>)
 8005108:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800510c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005110:	603b      	str	r3, [r7, #0]
 8005112:	683b      	ldr	r3, [r7, #0]

  /* Configure the CS42L51 reset pin */
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8005114:	2301      	movs	r3, #1
 8005116:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8005118:	2302      	movs	r3, #2
 800511a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800511c:	2302      	movs	r3, #2
 800511e:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pin = AUDIO_NRST_PIN;
 8005120:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005124:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(AUDIO_NRST_GPIO_PORT, &gpio_init_structure);
 8005126:	1d3b      	adds	r3, r7, #4
 8005128:	4619      	mov	r1, r3
 800512a:	4809      	ldr	r0, [pc, #36]	@ (8005150 <CS42L51_PowerUp+0x60>)
 800512c:	f005 f8a8 	bl	800a280 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(AUDIO_NRST_GPIO_PORT, AUDIO_NRST_PIN, GPIO_PIN_SET);
 8005130:	2201      	movs	r2, #1
 8005132:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005136:	4806      	ldr	r0, [pc, #24]	@ (8005150 <CS42L51_PowerUp+0x60>)
 8005138:	f005 fad4 	bl	800a6e4 <HAL_GPIO_WritePin>

  /* Wait 1ms according CS42L51 datasheet */
  HAL_Delay(1);
 800513c:	2001      	movs	r0, #1
 800513e:	f002 fe7b 	bl	8007e38 <HAL_Delay>

  return BSP_ERROR_NONE;
 8005142:	2300      	movs	r3, #0
}
 8005144:	4618      	mov	r0, r3
 8005146:	3718      	adds	r7, #24
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	44020c00 	.word	0x44020c00
 8005150:	42022000 	.word	0x42022000

08005154 <SAI_MspInit>:
  * @brief  Initialize BSP_AUDIO_OUT MSP.
  * @param  hsai  SAI handle
  * @retval None
  */
static void SAI_MspInit(SAI_HandleTypeDef *hsai)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b094      	sub	sp, #80	@ 0x50
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  static DMA_NodeTypeDef TxNode, RxNode;
  static DMA_NodeConfTypeDef dmaNodeConfig;

  /* Enable SAI clock */
  AUDIO_OUT_SAI_CLK_ENABLE();
 800515c:	4b58      	ldr	r3, [pc, #352]	@ (80052c0 <SAI_MspInit+0x16c>)
 800515e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005162:	4a57      	ldr	r2, [pc, #348]	@ (80052c0 <SAI_MspInit+0x16c>)
 8005164:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005168:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800516c:	4b54      	ldr	r3, [pc, #336]	@ (80052c0 <SAI_MspInit+0x16c>)
 800516e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005172:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005176:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

  /* Enable GPIO clock */
  AUDIO_OUT_SAI_MCLK_ENABLE();
 800517a:	4b51      	ldr	r3, [pc, #324]	@ (80052c0 <SAI_MspInit+0x16c>)
 800517c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005180:	4a4f      	ldr	r2, [pc, #316]	@ (80052c0 <SAI_MspInit+0x16c>)
 8005182:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005186:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800518a:	4b4d      	ldr	r3, [pc, #308]	@ (80052c0 <SAI_MspInit+0x16c>)
 800518c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005194:	637b      	str	r3, [r7, #52]	@ 0x34
 8005196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
  AUDIO_OUT_SAI_SCK_ENABLE();
 8005198:	4b49      	ldr	r3, [pc, #292]	@ (80052c0 <SAI_MspInit+0x16c>)
 800519a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800519e:	4a48      	ldr	r2, [pc, #288]	@ (80052c0 <SAI_MspInit+0x16c>)
 80051a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051a4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80051a8:	4b45      	ldr	r3, [pc, #276]	@ (80052c0 <SAI_MspInit+0x16c>)
 80051aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80051b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
  AUDIO_OUT_SAI_SD_ENABLE();
 80051b6:	4b42      	ldr	r3, [pc, #264]	@ (80052c0 <SAI_MspInit+0x16c>)
 80051b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051bc:	4a40      	ldr	r2, [pc, #256]	@ (80052c0 <SAI_MspInit+0x16c>)
 80051be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051c2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80051c6:	4b3e      	ldr	r3, [pc, #248]	@ (80052c0 <SAI_MspInit+0x16c>)
 80051c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  AUDIO_OUT_SAI_FS_ENABLE();
 80051d4:	4b3a      	ldr	r3, [pc, #232]	@ (80052c0 <SAI_MspInit+0x16c>)
 80051d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051da:	4a39      	ldr	r2, [pc, #228]	@ (80052c0 <SAI_MspInit+0x16c>)
 80051dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051e0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80051e4:	4b36      	ldr	r3, [pc, #216]	@ (80052c0 <SAI_MspInit+0x16c>)
 80051e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAI_FS_PIN;
 80051f2:	2380      	movs	r3, #128	@ 0x80
 80051f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80051f6:	2302      	movs	r3, #2
 80051f8:	643b      	str	r3, [r7, #64]	@ 0x40
  gpio_init_structure.Pull = GPIO_NOPULL;
 80051fa:	2300      	movs	r3, #0
 80051fc:	647b      	str	r3, [r7, #68]	@ 0x44
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051fe:	2303      	movs	r3, #3
 8005200:	64bb      	str	r3, [r7, #72]	@ 0x48
  gpio_init_structure.Alternate = AUDIO_OUT_SAI_FS_AF;
 8005202:	230a      	movs	r3, #10
 8005204:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(AUDIO_OUT_SAI_FS_GPIO_PORT, &gpio_init_structure);
 8005206:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800520a:	4619      	mov	r1, r3
 800520c:	482d      	ldr	r0, [pc, #180]	@ (80052c4 <SAI_MspInit+0x170>)
 800520e:	f005 f837 	bl	800a280 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAI_SCK_PIN;
 8005212:	2320      	movs	r3, #32
 8005214:	63fb      	str	r3, [r7, #60]	@ 0x3c
  gpio_init_structure.Alternate = AUDIO_OUT_SAI_SCK_AF;
 8005216:	230a      	movs	r3, #10
 8005218:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(AUDIO_OUT_SAI_SCK_GPIO_PORT, &gpio_init_structure);
 800521a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800521e:	4619      	mov	r1, r3
 8005220:	4828      	ldr	r0, [pc, #160]	@ (80052c4 <SAI_MspInit+0x170>)
 8005222:	f005 f82d 	bl	800a280 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAI_SD_PIN;
 8005226:	2340      	movs	r3, #64	@ 0x40
 8005228:	63fb      	str	r3, [r7, #60]	@ 0x3c
  gpio_init_structure.Alternate = AUDIO_OUT_SAI_SD_AF;
 800522a:	230a      	movs	r3, #10
 800522c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(AUDIO_OUT_SAI_SD_GPIO_PORT, &gpio_init_structure);
 800522e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005232:	4619      	mov	r1, r3
 8005234:	4823      	ldr	r0, [pc, #140]	@ (80052c4 <SAI_MspInit+0x170>)
 8005236:	f005 f823 	bl	800a280 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAI_MCLK_PIN;
 800523a:	2310      	movs	r3, #16
 800523c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  gpio_init_structure.Alternate = AUDIO_OUT_SAI_MCLK_AF;
 800523e:	230a      	movs	r3, #10
 8005240:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(AUDIO_OUT_SAI_MCLK_GPIO_PORT, &gpio_init_structure);
 8005242:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005246:	4619      	mov	r1, r3
 8005248:	481e      	ldr	r0, [pc, #120]	@ (80052c4 <SAI_MspInit+0x170>)
 800524a:	f005 f819 	bl	800a280 <HAL_GPIO_Init>

  if (hsai->Instance == AUDIO_OUT_SAI)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a1d      	ldr	r2, [pc, #116]	@ (80052c8 <SAI_MspInit+0x174>)
 8005254:	4293      	cmp	r3, r2
 8005256:	f040 80b7 	bne.w	80053c8 <SAI_MspInit+0x274>
  {
    /* Configure the hDmaSaiTx handle parameters */
    AUDIO_OUT_SAI_DMA_CLK_ENABLE();
 800525a:	4b19      	ldr	r3, [pc, #100]	@ (80052c0 <SAI_MspInit+0x16c>)
 800525c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005260:	4a17      	ldr	r2, [pc, #92]	@ (80052c0 <SAI_MspInit+0x16c>)
 8005262:	f043 0301 	orr.w	r3, r3, #1
 8005266:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800526a:	4b15      	ldr	r3, [pc, #84]	@ (80052c0 <SAI_MspInit+0x16c>)
 800526c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005270:	f003 0301 	and.w	r3, r3, #1
 8005274:	627b      	str	r3, [r7, #36]	@ 0x24
 8005276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    if (SAITxQueue.Head == NULL)
 8005278:	4b14      	ldr	r3, [pc, #80]	@ (80052cc <SAI_MspInit+0x178>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d16c      	bne.n	800535a <SAI_MspInit+0x206>
    {
      /* DMA for Tx */
      /* Set node type */
      dmaNodeConfig.NodeType                            = DMA_GPDMA_LINEAR_NODE;
 8005280:	4b13      	ldr	r3, [pc, #76]	@ (80052d0 <SAI_MspInit+0x17c>)
 8005282:	2221      	movs	r2, #33	@ 0x21
 8005284:	601a      	str	r2, [r3, #0]
      /* Set common node parameters */
      dmaNodeConfig.Init.Request                        = AUDIO_OUT_SAI_DMA_REQUEST;
 8005286:	4b12      	ldr	r3, [pc, #72]	@ (80052d0 <SAI_MspInit+0x17c>)
 8005288:	2237      	movs	r2, #55	@ 0x37
 800528a:	605a      	str	r2, [r3, #4]
      dmaNodeConfig.Init.BlkHWRequest                   = DMA_BREQ_SINGLE_BURST;
 800528c:	4b10      	ldr	r3, [pc, #64]	@ (80052d0 <SAI_MspInit+0x17c>)
 800528e:	2200      	movs	r2, #0
 8005290:	609a      	str	r2, [r3, #8]
      dmaNodeConfig.Init.Direction                      = DMA_MEMORY_TO_PERIPH;
 8005292:	4b0f      	ldr	r3, [pc, #60]	@ (80052d0 <SAI_MspInit+0x17c>)
 8005294:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005298:	60da      	str	r2, [r3, #12]
      dmaNodeConfig.Init.SrcInc                         = DMA_SINC_INCREMENTED;
 800529a:	4b0d      	ldr	r3, [pc, #52]	@ (80052d0 <SAI_MspInit+0x17c>)
 800529c:	2208      	movs	r2, #8
 800529e:	611a      	str	r2, [r3, #16]
      dmaNodeConfig.Init.DestInc                        = DMA_DINC_FIXED;
 80052a0:	4b0b      	ldr	r3, [pc, #44]	@ (80052d0 <SAI_MspInit+0x17c>)
 80052a2:	2200      	movs	r2, #0
 80052a4:	615a      	str	r2, [r3, #20]
      if (Audio_Out_Ctx[0].BitsPerSample == AUDIO_RESOLUTION_16B)
 80052a6:	4b0b      	ldr	r3, [pc, #44]	@ (80052d4 <SAI_MspInit+0x180>)
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	2b10      	cmp	r3, #16
 80052ac:	d114      	bne.n	80052d8 <SAI_MspInit+0x184>
      {
        dmaNodeConfig.Init.SrcDataWidth                 = DMA_SRC_DATAWIDTH_HALFWORD;
 80052ae:	4b08      	ldr	r3, [pc, #32]	@ (80052d0 <SAI_MspInit+0x17c>)
 80052b0:	2201      	movs	r2, #1
 80052b2:	619a      	str	r2, [r3, #24]
        dmaNodeConfig.Init.DestDataWidth                = DMA_DEST_DATAWIDTH_HALFWORD;
 80052b4:	4b06      	ldr	r3, [pc, #24]	@ (80052d0 <SAI_MspInit+0x17c>)
 80052b6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80052ba:	61da      	str	r2, [r3, #28]
 80052bc:	e013      	b.n	80052e6 <SAI_MspInit+0x192>
 80052be:	bf00      	nop
 80052c0:	44020c00 	.word	0x44020c00
 80052c4:	42022000 	.word	0x42022000
 80052c8:	40015804 	.word	0x40015804
 80052cc:	20000690 	.word	0x20000690
 80052d0:	200006e8 	.word	0x200006e8
 80052d4:	200004e4 	.word	0x200004e4
      }
      else /* AUDIO_RESOLUTION_24b */
      {
        dmaNodeConfig.Init.SrcDataWidth                 = DMA_SRC_DATAWIDTH_WORD;
 80052d8:	4b6f      	ldr	r3, [pc, #444]	@ (8005498 <SAI_MspInit+0x344>)
 80052da:	2202      	movs	r2, #2
 80052dc:	619a      	str	r2, [r3, #24]
        dmaNodeConfig.Init.DestDataWidth                = DMA_DEST_DATAWIDTH_WORD;
 80052de:	4b6e      	ldr	r3, [pc, #440]	@ (8005498 <SAI_MspInit+0x344>)
 80052e0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80052e4:	61da      	str	r2, [r3, #28]
      }
      dmaNodeConfig.Init.SrcBurstLength                 = 1;
 80052e6:	4b6c      	ldr	r3, [pc, #432]	@ (8005498 <SAI_MspInit+0x344>)
 80052e8:	2201      	movs	r2, #1
 80052ea:	625a      	str	r2, [r3, #36]	@ 0x24
      dmaNodeConfig.Init.DestBurstLength                = 1;
 80052ec:	4b6a      	ldr	r3, [pc, #424]	@ (8005498 <SAI_MspInit+0x344>)
 80052ee:	2201      	movs	r2, #1
 80052f0:	629a      	str	r2, [r3, #40]	@ 0x28
      dmaNodeConfig.Init.Priority                       = DMA_HIGH_PRIORITY;
 80052f2:	4b69      	ldr	r3, [pc, #420]	@ (8005498 <SAI_MspInit+0x344>)
 80052f4:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80052f8:	621a      	str	r2, [r3, #32]
      dmaNodeConfig.Init.TransferEventMode              = DMA_TCEM_BLOCK_TRANSFER;
 80052fa:	4b67      	ldr	r3, [pc, #412]	@ (8005498 <SAI_MspInit+0x344>)
 80052fc:	2200      	movs	r2, #0
 80052fe:	631a      	str	r2, [r3, #48]	@ 0x30
      dmaNodeConfig.Init.TransferAllocatedPort          = DMA_SRC_ALLOCATED_PORT0 | DMA_DEST_ALLOCATED_PORT1;
 8005300:	4b65      	ldr	r3, [pc, #404]	@ (8005498 <SAI_MspInit+0x344>)
 8005302:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005306:	62da      	str	r2, [r3, #44]	@ 0x2c
      dmaNodeConfig.Init.Mode                           = DMA_NORMAL;
 8005308:	4b63      	ldr	r3, [pc, #396]	@ (8005498 <SAI_MspInit+0x344>)
 800530a:	2200      	movs	r2, #0
 800530c:	635a      	str	r2, [r3, #52]	@ 0x34
      /* Set node data handling parameters */
      dmaNodeConfig.DataHandlingConfig.DataExchange     = DMA_EXCHANGE_NONE;
 800530e:	4b62      	ldr	r3, [pc, #392]	@ (8005498 <SAI_MspInit+0x344>)
 8005310:	2200      	movs	r2, #0
 8005312:	639a      	str	r2, [r3, #56]	@ 0x38
      dmaNodeConfig.DataHandlingConfig.DataAlignment    = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 8005314:	4b60      	ldr	r3, [pc, #384]	@ (8005498 <SAI_MspInit+0x344>)
 8005316:	2200      	movs	r2, #0
 8005318:	63da      	str	r2, [r3, #60]	@ 0x3c
      /* Set node trigger parameters */
      dmaNodeConfig.TriggerConfig.TriggerPolarity       = DMA_TRIG_POLARITY_MASKED;
 800531a:	4b5f      	ldr	r3, [pc, #380]	@ (8005498 <SAI_MspInit+0x344>)
 800531c:	2200      	movs	r2, #0
 800531e:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Build NodeTx */
      if (HAL_DMAEx_List_BuildNode(&dmaNodeConfig, &TxNode) != HAL_OK)
 8005320:	495e      	ldr	r1, [pc, #376]	@ (800549c <SAI_MspInit+0x348>)
 8005322:	485d      	ldr	r0, [pc, #372]	@ (8005498 <SAI_MspInit+0x344>)
 8005324:	f004 f9a6 	bl	8009674 <HAL_DMAEx_List_BuildNode>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d002      	beq.n	8005334 <SAI_MspInit+0x1e0>
      {
        BSP_AUDIO_IN_Error_CallBack(0);
 800532e:	2000      	movs	r0, #0
 8005330:	f7ff fe84 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
      }

      /* Insert NodeTx to SAI queue */
      if (HAL_DMAEx_List_InsertNode_Tail(&SAITxQueue, &TxNode) != HAL_OK)
 8005334:	4959      	ldr	r1, [pc, #356]	@ (800549c <SAI_MspInit+0x348>)
 8005336:	485a      	ldr	r0, [pc, #360]	@ (80054a0 <SAI_MspInit+0x34c>)
 8005338:	f004 f9b2 	bl	80096a0 <HAL_DMAEx_List_InsertNode_Tail>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d002      	beq.n	8005348 <SAI_MspInit+0x1f4>
      {
        BSP_AUDIO_IN_Error_CallBack(0);
 8005342:	2000      	movs	r0, #0
 8005344:	f7ff fe7a 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
      }

      /* Set queue circular mode for sai queue */
      if (HAL_DMAEx_List_SetCircularMode(&SAITxQueue) != HAL_OK)
 8005348:	4855      	ldr	r0, [pc, #340]	@ (80054a0 <SAI_MspInit+0x34c>)
 800534a:	f004 fa21 	bl	8009790 <HAL_DMAEx_List_SetCircularMode>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d002      	beq.n	800535a <SAI_MspInit+0x206>
      {
        BSP_AUDIO_IN_Error_CallBack(0);
 8005354:	2000      	movs	r0, #0
 8005356:	f7ff fe71 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
      }
    }

    /* DMA for Tx */
    hDmaSaiTx.Instance                         = AUDIO_OUT_SAI_DMA_CHANNEL;
 800535a:	4b52      	ldr	r3, [pc, #328]	@ (80054a4 <SAI_MspInit+0x350>)
 800535c:	4a52      	ldr	r2, [pc, #328]	@ (80054a8 <SAI_MspInit+0x354>)
 800535e:	601a      	str	r2, [r3, #0]

    hDmaSaiTx.InitLinkedList.Priority          = DMA_HIGH_PRIORITY;
 8005360:	4b50      	ldr	r3, [pc, #320]	@ (80054a4 <SAI_MspInit+0x350>)
 8005362:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8005366:	639a      	str	r2, [r3, #56]	@ 0x38
    hDmaSaiTx.InitLinkedList.LinkStepMode      = DMA_LSM_FULL_EXECUTION;
 8005368:	4b4e      	ldr	r3, [pc, #312]	@ (80054a4 <SAI_MspInit+0x350>)
 800536a:	2200      	movs	r2, #0
 800536c:	63da      	str	r2, [r3, #60]	@ 0x3c
    hDmaSaiTx.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT1;
 800536e:	4b4d      	ldr	r3, [pc, #308]	@ (80054a4 <SAI_MspInit+0x350>)
 8005370:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005374:	641a      	str	r2, [r3, #64]	@ 0x40
    hDmaSaiTx.InitLinkedList.TransferEventMode = DMA_TCEM_LAST_LL_ITEM_TRANSFER;
 8005376:	4b4b      	ldr	r3, [pc, #300]	@ (80054a4 <SAI_MspInit+0x350>)
 8005378:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 800537c:	645a      	str	r2, [r3, #68]	@ 0x44
    hDmaSaiTx.InitLinkedList.LinkedListMode    = DMA_LINKEDLIST_CIRCULAR;
 800537e:	4b49      	ldr	r3, [pc, #292]	@ (80054a4 <SAI_MspInit+0x350>)
 8005380:	2281      	movs	r2, #129	@ 0x81
 8005382:	649a      	str	r2, [r3, #72]	@ 0x48

    /* DMA linked list init */
    if (HAL_DMAEx_List_Init(&hDmaSaiTx) != HAL_OK)
 8005384:	4847      	ldr	r0, [pc, #284]	@ (80054a4 <SAI_MspInit+0x350>)
 8005386:	f004 f849 	bl	800941c <HAL_DMAEx_List_Init>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d002      	beq.n	8005396 <SAI_MspInit+0x242>
    {
      BSP_AUDIO_IN_Error_CallBack(0);
 8005390:	2000      	movs	r0, #0
 8005392:	f7ff fe53 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
    }

    /* Link SAI queue to DMA channel */
    if (HAL_DMAEx_List_LinkQ(&hDmaSaiTx, &SAITxQueue) != HAL_OK)
 8005396:	4942      	ldr	r1, [pc, #264]	@ (80054a0 <SAI_MspInit+0x34c>)
 8005398:	4842      	ldr	r0, [pc, #264]	@ (80054a4 <SAI_MspInit+0x350>)
 800539a:	f004 fa59 	bl	8009850 <HAL_DMAEx_List_LinkQ>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d002      	beq.n	80053aa <SAI_MspInit+0x256>
    {
      BSP_AUDIO_IN_Error_CallBack(0);
 80053a4:	2000      	movs	r0, #0
 80053a6:	f7ff fe49 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
    }

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hDmaSaiTx);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a3d      	ldr	r2, [pc, #244]	@ (80054a4 <SAI_MspInit+0x350>)
 80053ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80053b2:	4a3c      	ldr	r2, [pc, #240]	@ (80054a4 <SAI_MspInit+0x350>)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	65d3      	str	r3, [r2, #92]	@ 0x5c

    /* SAI DMA IRQ Channel configuration */
    HAL_NVIC_SetPriority(AUDIO_OUT_SAI_DMA_IRQ, BSP_AUDIO_OUT_IT_PRIORITY, 0);
 80053b8:	2200      	movs	r2, #0
 80053ba:	210e      	movs	r1, #14
 80053bc:	201d      	movs	r0, #29
 80053be:	f003 fd77 	bl	8008eb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(AUDIO_OUT_SAI_DMA_IRQ);
 80053c2:	201d      	movs	r0, #29
 80053c4:	f003 fd8e 	bl	8008ee4 <HAL_NVIC_EnableIRQ>

  }

  /* Audio In Msp initialization */
  if (hsai->Instance == AUDIO_IN_SAI)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a37      	ldr	r2, [pc, #220]	@ (80054ac <SAI_MspInit+0x358>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	f040 80ee 	bne.w	80055b0 <SAI_MspInit+0x45c>
  {
    /* Enable SAI clock */
    AUDIO_IN_SAI_CLK_ENABLE();
 80053d4:	4b36      	ldr	r3, [pc, #216]	@ (80054b0 <SAI_MspInit+0x35c>)
 80053d6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80053da:	4a35      	ldr	r2, [pc, #212]	@ (80054b0 <SAI_MspInit+0x35c>)
 80053dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80053e0:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80053e4:	4b32      	ldr	r3, [pc, #200]	@ (80054b0 <SAI_MspInit+0x35c>)
 80053e6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80053ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053ee:	623b      	str	r3, [r7, #32]
 80053f0:	6a3b      	ldr	r3, [r7, #32]

    /* Enable SD GPIO clock */
    AUDIO_IN_SAI_SD_ENABLE();
 80053f2:	4b2f      	ldr	r3, [pc, #188]	@ (80054b0 <SAI_MspInit+0x35c>)
 80053f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053f8:	4a2d      	ldr	r2, [pc, #180]	@ (80054b0 <SAI_MspInit+0x35c>)
 80053fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053fe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005402:	4b2b      	ldr	r3, [pc, #172]	@ (80054b0 <SAI_MspInit+0x35c>)
 8005404:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800540c:	61fb      	str	r3, [r7, #28]
 800540e:	69fb      	ldr	r3, [r7, #28]
    /* CODEC_SAI pin configuration: SD pin */
    gpio_init_structure.Pin = AUDIO_IN_SAI_SD_PIN;
 8005410:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005414:	63fb      	str	r3, [r7, #60]	@ 0x3c
    gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8005416:	2302      	movs	r3, #2
 8005418:	643b      	str	r3, [r7, #64]	@ 0x40
    gpio_init_structure.Pull = GPIO_NOPULL;
 800541a:	2300      	movs	r3, #0
 800541c:	647b      	str	r3, [r7, #68]	@ 0x44
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800541e:	2302      	movs	r3, #2
 8005420:	64bb      	str	r3, [r7, #72]	@ 0x48
    gpio_init_structure.Alternate = AUDIO_IN_SAI_AF;
 8005422:	230a      	movs	r3, #10
 8005424:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(AUDIO_IN_SAI_SD_GPIO_PORT, &gpio_init_structure);
 8005426:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800542a:	4619      	mov	r1, r3
 800542c:	4821      	ldr	r0, [pc, #132]	@ (80054b4 <SAI_MspInit+0x360>)
 800542e:	f004 ff27 	bl	800a280 <HAL_GPIO_Init>

    /* Enable the DMA clock */
    AUDIO_IN_SAI_DMA_CLK_ENABLE();
 8005432:	4b1f      	ldr	r3, [pc, #124]	@ (80054b0 <SAI_MspInit+0x35c>)
 8005434:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005438:	4a1d      	ldr	r2, [pc, #116]	@ (80054b0 <SAI_MspInit+0x35c>)
 800543a:	f043 0301 	orr.w	r3, r3, #1
 800543e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8005442:	4b1b      	ldr	r3, [pc, #108]	@ (80054b0 <SAI_MspInit+0x35c>)
 8005444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	61bb      	str	r3, [r7, #24]
 800544e:	69bb      	ldr	r3, [r7, #24]

    if (SAIRxQueue.Head == NULL)
 8005450:	4b19      	ldr	r3, [pc, #100]	@ (80054b8 <SAI_MspInit+0x364>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d174      	bne.n	8005542 <SAI_MspInit+0x3ee>
    {
      /* DMA for Rx */
      /* Set node type */
      dmaNodeConfig.NodeType                            = DMA_GPDMA_LINEAR_NODE;
 8005458:	4b0f      	ldr	r3, [pc, #60]	@ (8005498 <SAI_MspInit+0x344>)
 800545a:	2221      	movs	r2, #33	@ 0x21
 800545c:	601a      	str	r2, [r3, #0]
      /* Set common node parameters */
      dmaNodeConfig.Init.Request                        = AUDIO_IN_SAI_DMA_REQUEST;
 800545e:	4b0e      	ldr	r3, [pc, #56]	@ (8005498 <SAI_MspInit+0x344>)
 8005460:	2238      	movs	r2, #56	@ 0x38
 8005462:	605a      	str	r2, [r3, #4]
      dmaNodeConfig.Init.BlkHWRequest                   = DMA_BREQ_SINGLE_BURST;
 8005464:	4b0c      	ldr	r3, [pc, #48]	@ (8005498 <SAI_MspInit+0x344>)
 8005466:	2200      	movs	r2, #0
 8005468:	609a      	str	r2, [r3, #8]
      dmaNodeConfig.Init.Direction                      = DMA_PERIPH_TO_MEMORY;
 800546a:	4b0b      	ldr	r3, [pc, #44]	@ (8005498 <SAI_MspInit+0x344>)
 800546c:	2200      	movs	r2, #0
 800546e:	60da      	str	r2, [r3, #12]
      dmaNodeConfig.Init.SrcInc                         = DMA_SINC_FIXED;
 8005470:	4b09      	ldr	r3, [pc, #36]	@ (8005498 <SAI_MspInit+0x344>)
 8005472:	2200      	movs	r2, #0
 8005474:	611a      	str	r2, [r3, #16]
      dmaNodeConfig.Init.DestInc                        = DMA_DINC_INCREMENTED;
 8005476:	4b08      	ldr	r3, [pc, #32]	@ (8005498 <SAI_MspInit+0x344>)
 8005478:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800547c:	615a      	str	r2, [r3, #20]
      if (Audio_In_Ctx[0].BitsPerSample == AUDIO_RESOLUTION_16B)
 800547e:	4b0f      	ldr	r3, [pc, #60]	@ (80054bc <SAI_MspInit+0x368>)
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	2b10      	cmp	r3, #16
 8005484:	d11c      	bne.n	80054c0 <SAI_MspInit+0x36c>
      {
        dmaNodeConfig.Init.SrcDataWidth                 = DMA_SRC_DATAWIDTH_HALFWORD;
 8005486:	4b04      	ldr	r3, [pc, #16]	@ (8005498 <SAI_MspInit+0x344>)
 8005488:	2201      	movs	r2, #1
 800548a:	619a      	str	r2, [r3, #24]
        dmaNodeConfig.Init.DestDataWidth                = DMA_DEST_DATAWIDTH_HALFWORD;
 800548c:	4b02      	ldr	r3, [pc, #8]	@ (8005498 <SAI_MspInit+0x344>)
 800548e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005492:	61da      	str	r2, [r3, #28]
 8005494:	e01b      	b.n	80054ce <SAI_MspInit+0x37a>
 8005496:	bf00      	nop
 8005498:	200006e8 	.word	0x200006e8
 800549c:	20000754 	.word	0x20000754
 80054a0:	20000690 	.word	0x20000690
 80054a4:	200005a0 	.word	0x200005a0
 80054a8:	40020150 	.word	0x40020150
 80054ac:	40015824 	.word	0x40015824
 80054b0:	44020c00 	.word	0x44020c00
 80054b4:	42021800 	.word	0x42021800
 80054b8:	200006a8 	.word	0x200006a8
 80054bc:	200003fc 	.word	0x200003fc
      }
      else /* AUDIO_RESOLUTION_24b */
      {
        dmaNodeConfig.Init.SrcDataWidth                 = DMA_SRC_DATAWIDTH_WORD;
 80054c0:	4bac      	ldr	r3, [pc, #688]	@ (8005774 <SAI_MspInit+0x620>)
 80054c2:	2202      	movs	r2, #2
 80054c4:	619a      	str	r2, [r3, #24]
        dmaNodeConfig.Init.DestDataWidth                = DMA_DEST_DATAWIDTH_WORD;
 80054c6:	4bab      	ldr	r3, [pc, #684]	@ (8005774 <SAI_MspInit+0x620>)
 80054c8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80054cc:	61da      	str	r2, [r3, #28]
      }
      dmaNodeConfig.Init.SrcBurstLength                 = 1;
 80054ce:	4ba9      	ldr	r3, [pc, #676]	@ (8005774 <SAI_MspInit+0x620>)
 80054d0:	2201      	movs	r2, #1
 80054d2:	625a      	str	r2, [r3, #36]	@ 0x24
      dmaNodeConfig.Init.DestBurstLength                = 1;
 80054d4:	4ba7      	ldr	r3, [pc, #668]	@ (8005774 <SAI_MspInit+0x620>)
 80054d6:	2201      	movs	r2, #1
 80054d8:	629a      	str	r2, [r3, #40]	@ 0x28
      dmaNodeConfig.Init.Priority                       = DMA_HIGH_PRIORITY;
 80054da:	4ba6      	ldr	r3, [pc, #664]	@ (8005774 <SAI_MspInit+0x620>)
 80054dc:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80054e0:	621a      	str	r2, [r3, #32]
      dmaNodeConfig.Init.TransferEventMode              = DMA_TCEM_BLOCK_TRANSFER;
 80054e2:	4ba4      	ldr	r3, [pc, #656]	@ (8005774 <SAI_MspInit+0x620>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	631a      	str	r2, [r3, #48]	@ 0x30
      dmaNodeConfig.Init.TransferAllocatedPort          = DMA_SRC_ALLOCATED_PORT0 | DMA_DEST_ALLOCATED_PORT1;
 80054e8:	4ba2      	ldr	r3, [pc, #648]	@ (8005774 <SAI_MspInit+0x620>)
 80054ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80054ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      dmaNodeConfig.Init.Mode                           = DMA_NORMAL;
 80054f0:	4ba0      	ldr	r3, [pc, #640]	@ (8005774 <SAI_MspInit+0x620>)
 80054f2:	2200      	movs	r2, #0
 80054f4:	635a      	str	r2, [r3, #52]	@ 0x34
      /* Set node data handling parameters */
      dmaNodeConfig.DataHandlingConfig.DataExchange     = DMA_EXCHANGE_NONE;
 80054f6:	4b9f      	ldr	r3, [pc, #636]	@ (8005774 <SAI_MspInit+0x620>)
 80054f8:	2200      	movs	r2, #0
 80054fa:	639a      	str	r2, [r3, #56]	@ 0x38
      dmaNodeConfig.DataHandlingConfig.DataAlignment    = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 80054fc:	4b9d      	ldr	r3, [pc, #628]	@ (8005774 <SAI_MspInit+0x620>)
 80054fe:	2200      	movs	r2, #0
 8005500:	63da      	str	r2, [r3, #60]	@ 0x3c
      /* Set node trigger parameters */
      dmaNodeConfig.TriggerConfig.TriggerPolarity       = DMA_TRIG_POLARITY_MASKED;
 8005502:	4b9c      	ldr	r3, [pc, #624]	@ (8005774 <SAI_MspInit+0x620>)
 8005504:	2200      	movs	r2, #0
 8005506:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Build NodeRx */
      if (HAL_DMAEx_List_BuildNode(&dmaNodeConfig, &RxNode) != HAL_OK)
 8005508:	499b      	ldr	r1, [pc, #620]	@ (8005778 <SAI_MspInit+0x624>)
 800550a:	489a      	ldr	r0, [pc, #616]	@ (8005774 <SAI_MspInit+0x620>)
 800550c:	f004 f8b2 	bl	8009674 <HAL_DMAEx_List_BuildNode>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d002      	beq.n	800551c <SAI_MspInit+0x3c8>
      {
        BSP_AUDIO_IN_Error_CallBack(0);
 8005516:	2000      	movs	r0, #0
 8005518:	f7ff fd90 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
      }

      /* Insert NodeTx to SAI queue */
      if (HAL_DMAEx_List_InsertNode_Tail(&SAIRxQueue, &RxNode) != HAL_OK)
 800551c:	4996      	ldr	r1, [pc, #600]	@ (8005778 <SAI_MspInit+0x624>)
 800551e:	4897      	ldr	r0, [pc, #604]	@ (800577c <SAI_MspInit+0x628>)
 8005520:	f004 f8be 	bl	80096a0 <HAL_DMAEx_List_InsertNode_Tail>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d002      	beq.n	8005530 <SAI_MspInit+0x3dc>
      {
        BSP_AUDIO_IN_Error_CallBack(0);
 800552a:	2000      	movs	r0, #0
 800552c:	f7ff fd86 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
      }

      /* Set queue circular mode for sai queue */
      if (HAL_DMAEx_List_SetCircularMode(&SAIRxQueue) != HAL_OK)
 8005530:	4892      	ldr	r0, [pc, #584]	@ (800577c <SAI_MspInit+0x628>)
 8005532:	f004 f92d 	bl	8009790 <HAL_DMAEx_List_SetCircularMode>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d002      	beq.n	8005542 <SAI_MspInit+0x3ee>
      {
        BSP_AUDIO_IN_Error_CallBack(0);
 800553c:	2000      	movs	r0, #0
 800553e:	f7ff fd7d 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
      }
    }

    /* DMA for Rx */
    hDmaSaiRx.Instance                         = AUDIO_IN_SAI_DMA_CHANNEL;
 8005542:	4b8f      	ldr	r3, [pc, #572]	@ (8005780 <SAI_MspInit+0x62c>)
 8005544:	4a8f      	ldr	r2, [pc, #572]	@ (8005784 <SAI_MspInit+0x630>)
 8005546:	601a      	str	r2, [r3, #0]

    hDmaSaiRx.InitLinkedList.Priority          = DMA_HIGH_PRIORITY;
 8005548:	4b8d      	ldr	r3, [pc, #564]	@ (8005780 <SAI_MspInit+0x62c>)
 800554a:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800554e:	639a      	str	r2, [r3, #56]	@ 0x38
    hDmaSaiRx.InitLinkedList.LinkStepMode      = DMA_LSM_FULL_EXECUTION;
 8005550:	4b8b      	ldr	r3, [pc, #556]	@ (8005780 <SAI_MspInit+0x62c>)
 8005552:	2200      	movs	r2, #0
 8005554:	63da      	str	r2, [r3, #60]	@ 0x3c
    hDmaSaiRx.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT1;
 8005556:	4b8a      	ldr	r3, [pc, #552]	@ (8005780 <SAI_MspInit+0x62c>)
 8005558:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800555c:	641a      	str	r2, [r3, #64]	@ 0x40
    hDmaSaiRx.InitLinkedList.TransferEventMode = DMA_TCEM_LAST_LL_ITEM_TRANSFER;
 800555e:	4b88      	ldr	r3, [pc, #544]	@ (8005780 <SAI_MspInit+0x62c>)
 8005560:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 8005564:	645a      	str	r2, [r3, #68]	@ 0x44
    hDmaSaiRx.InitLinkedList.LinkedListMode    = DMA_LINKEDLIST_CIRCULAR;
 8005566:	4b86      	ldr	r3, [pc, #536]	@ (8005780 <SAI_MspInit+0x62c>)
 8005568:	2281      	movs	r2, #129	@ 0x81
 800556a:	649a      	str	r2, [r3, #72]	@ 0x48

    /* DMA linked list init */
    if (HAL_DMAEx_List_Init(&hDmaSaiRx) != HAL_OK)
 800556c:	4884      	ldr	r0, [pc, #528]	@ (8005780 <SAI_MspInit+0x62c>)
 800556e:	f003 ff55 	bl	800941c <HAL_DMAEx_List_Init>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d002      	beq.n	800557e <SAI_MspInit+0x42a>
    {
      BSP_AUDIO_IN_Error_CallBack(0);
 8005578:	2000      	movs	r0, #0
 800557a:	f7ff fd5f 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
    }

    /* Link SAI queue to DMA channel */
    if (HAL_DMAEx_List_LinkQ(&hDmaSaiRx, &SAIRxQueue) != HAL_OK)
 800557e:	497f      	ldr	r1, [pc, #508]	@ (800577c <SAI_MspInit+0x628>)
 8005580:	487f      	ldr	r0, [pc, #508]	@ (8005780 <SAI_MspInit+0x62c>)
 8005582:	f004 f965 	bl	8009850 <HAL_DMAEx_List_LinkQ>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d002      	beq.n	8005592 <SAI_MspInit+0x43e>
    {
      BSP_AUDIO_IN_Error_CallBack(0);
 800558c:	2000      	movs	r0, #0
 800558e:	f7ff fd55 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
    }

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hDmaSaiRx);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a7a      	ldr	r2, [pc, #488]	@ (8005780 <SAI_MspInit+0x62c>)
 8005596:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800559a:	4a79      	ldr	r2, [pc, #484]	@ (8005780 <SAI_MspInit+0x62c>)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	65d3      	str	r3, [r2, #92]	@ 0x5c

    /* SAI DMA IRQ Channel configuration */
    HAL_NVIC_SetPriority(AUDIO_IN_SAI_DMA_IRQ, BSP_AUDIO_IN_IT_PRIORITY, 0);
 80055a0:	2200      	movs	r2, #0
 80055a2:	210f      	movs	r1, #15
 80055a4:	201c      	movs	r0, #28
 80055a6:	f003 fc83 	bl	8008eb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(AUDIO_IN_SAI_DMA_IRQ);
 80055aa:	201c      	movs	r0, #28
 80055ac:	f003 fc9a 	bl	8008ee4 <HAL_NVIC_EnableIRQ>
  }

  if (hsai->Instance == AUDIO_IN_SAI_PDM)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a74      	ldr	r2, [pc, #464]	@ (8005788 <SAI_MspInit+0x634>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	f040 80f7 	bne.w	80057aa <SAI_MspInit+0x656>
  {
    /* Enable SAI clock */
    AUDIO_IN_SAI_PDM_CLK_ENABLE();
 80055bc:	4b73      	ldr	r3, [pc, #460]	@ (800578c <SAI_MspInit+0x638>)
 80055be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80055c2:	4a72      	ldr	r2, [pc, #456]	@ (800578c <SAI_MspInit+0x638>)
 80055c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80055c8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80055cc:	4b6f      	ldr	r3, [pc, #444]	@ (800578c <SAI_MspInit+0x638>)
 80055ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80055d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80055d6:	617b      	str	r3, [r7, #20]
 80055d8:	697b      	ldr	r3, [r7, #20]

    AUDIO_IN_SAI_PDM_CLK_IN_ENABLE();
 80055da:	4b6c      	ldr	r3, [pc, #432]	@ (800578c <SAI_MspInit+0x638>)
 80055dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055e0:	4a6a      	ldr	r2, [pc, #424]	@ (800578c <SAI_MspInit+0x638>)
 80055e2:	f043 0308 	orr.w	r3, r3, #8
 80055e6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80055ea:	4b68      	ldr	r3, [pc, #416]	@ (800578c <SAI_MspInit+0x638>)
 80055ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055f0:	f003 0308 	and.w	r3, r3, #8
 80055f4:	613b      	str	r3, [r7, #16]
 80055f6:	693b      	ldr	r3, [r7, #16]
    AUDIO_IN_SAI_PDM_DATA_IN_ENABLE();
 80055f8:	4b64      	ldr	r3, [pc, #400]	@ (800578c <SAI_MspInit+0x638>)
 80055fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055fe:	4a63      	ldr	r2, [pc, #396]	@ (800578c <SAI_MspInit+0x638>)
 8005600:	f043 0308 	orr.w	r3, r3, #8
 8005604:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005608:	4b60      	ldr	r3, [pc, #384]	@ (800578c <SAI_MspInit+0x638>)
 800560a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800560e:	f003 0308 	and.w	r3, r3, #8
 8005612:	60fb      	str	r3, [r7, #12]
 8005614:	68fb      	ldr	r3, [r7, #12]

    gpio_init_structure.Pin = AUDIO_IN_SAI_PDM_CLK_IN_PIN;
 8005616:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800561a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800561c:	2302      	movs	r3, #2
 800561e:	643b      	str	r3, [r7, #64]	@ 0x40
    gpio_init_structure.Pull = GPIO_NOPULL;
 8005620:	2300      	movs	r3, #0
 8005622:	647b      	str	r3, [r7, #68]	@ 0x44
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005624:	2303      	movs	r3, #3
 8005626:	64bb      	str	r3, [r7, #72]	@ 0x48
    gpio_init_structure.Alternate = AUDIO_IN_SAI_PDM_DATA_CLK_AF;
 8005628:	2302      	movs	r3, #2
 800562a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(AUDIO_IN_SAI_PDM_CLK_IN_PORT, &gpio_init_structure);
 800562c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005630:	4619      	mov	r1, r3
 8005632:	4857      	ldr	r0, [pc, #348]	@ (8005790 <SAI_MspInit+0x63c>)
 8005634:	f004 fe24 	bl	800a280 <HAL_GPIO_Init>

    gpio_init_structure.Pin = AUDIO_IN_SAI_PDM_DATA_IN_PIN;
 8005638:	2340      	movs	r3, #64	@ 0x40
 800563a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(AUDIO_IN_SAI_PDM_DATA_IN_PORT, &gpio_init_structure);
 800563c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005640:	4619      	mov	r1, r3
 8005642:	4853      	ldr	r0, [pc, #332]	@ (8005790 <SAI_MspInit+0x63c>)
 8005644:	f004 fe1c 	bl	800a280 <HAL_GPIO_Init>

    /* Enable the DMA clock */
    AUDIO_IN_SAI_PDM_DMA_CLK_ENABLE();
 8005648:	4b50      	ldr	r3, [pc, #320]	@ (800578c <SAI_MspInit+0x638>)
 800564a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800564e:	4a4f      	ldr	r2, [pc, #316]	@ (800578c <SAI_MspInit+0x638>)
 8005650:	f043 0301 	orr.w	r3, r3, #1
 8005654:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8005658:	4b4c      	ldr	r3, [pc, #304]	@ (800578c <SAI_MspInit+0x638>)
 800565a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800565e:	f003 0301 	and.w	r3, r3, #1
 8005662:	60bb      	str	r3, [r7, #8]
 8005664:	68bb      	ldr	r3, [r7, #8]

    if (SAIRxQueue.Head == NULL)
 8005666:	4b45      	ldr	r3, [pc, #276]	@ (800577c <SAI_MspInit+0x628>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d152      	bne.n	8005714 <SAI_MspInit+0x5c0>
    {
      /* DMA for Rx */
      /* Set node type */
      dmaNodeConfig.NodeType                            = DMA_GPDMA_LINEAR_NODE;
 800566e:	4b41      	ldr	r3, [pc, #260]	@ (8005774 <SAI_MspInit+0x620>)
 8005670:	2221      	movs	r2, #33	@ 0x21
 8005672:	601a      	str	r2, [r3, #0]
      /* Set common node parameters */
      dmaNodeConfig.Init.Request                        = AUDIO_IN_SAI_PDM_DMA_REQUEST;
 8005674:	4b3f      	ldr	r3, [pc, #252]	@ (8005774 <SAI_MspInit+0x620>)
 8005676:	2235      	movs	r2, #53	@ 0x35
 8005678:	605a      	str	r2, [r3, #4]
      dmaNodeConfig.Init.BlkHWRequest                   = DMA_BREQ_SINGLE_BURST;
 800567a:	4b3e      	ldr	r3, [pc, #248]	@ (8005774 <SAI_MspInit+0x620>)
 800567c:	2200      	movs	r2, #0
 800567e:	609a      	str	r2, [r3, #8]
      dmaNodeConfig.Init.Direction                      = DMA_PERIPH_TO_MEMORY;
 8005680:	4b3c      	ldr	r3, [pc, #240]	@ (8005774 <SAI_MspInit+0x620>)
 8005682:	2200      	movs	r2, #0
 8005684:	60da      	str	r2, [r3, #12]
      dmaNodeConfig.Init.SrcInc                         = DMA_SINC_FIXED;
 8005686:	4b3b      	ldr	r3, [pc, #236]	@ (8005774 <SAI_MspInit+0x620>)
 8005688:	2200      	movs	r2, #0
 800568a:	611a      	str	r2, [r3, #16]
      dmaNodeConfig.Init.DestInc                        = DMA_DINC_INCREMENTED;
 800568c:	4b39      	ldr	r3, [pc, #228]	@ (8005774 <SAI_MspInit+0x620>)
 800568e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8005692:	615a      	str	r2, [r3, #20]
      dmaNodeConfig.Init.SrcDataWidth                   = DMA_SRC_DATAWIDTH_BYTE;
 8005694:	4b37      	ldr	r3, [pc, #220]	@ (8005774 <SAI_MspInit+0x620>)
 8005696:	2200      	movs	r2, #0
 8005698:	619a      	str	r2, [r3, #24]
      dmaNodeConfig.Init.DestDataWidth                  = DMA_DEST_DATAWIDTH_BYTE;
 800569a:	4b36      	ldr	r3, [pc, #216]	@ (8005774 <SAI_MspInit+0x620>)
 800569c:	2200      	movs	r2, #0
 800569e:	61da      	str	r2, [r3, #28]
      dmaNodeConfig.Init.SrcBurstLength                 = 1;
 80056a0:	4b34      	ldr	r3, [pc, #208]	@ (8005774 <SAI_MspInit+0x620>)
 80056a2:	2201      	movs	r2, #1
 80056a4:	625a      	str	r2, [r3, #36]	@ 0x24
      dmaNodeConfig.Init.DestBurstLength                = 1;
 80056a6:	4b33      	ldr	r3, [pc, #204]	@ (8005774 <SAI_MspInit+0x620>)
 80056a8:	2201      	movs	r2, #1
 80056aa:	629a      	str	r2, [r3, #40]	@ 0x28
      dmaNodeConfig.Init.Priority                       = DMA_HIGH_PRIORITY;
 80056ac:	4b31      	ldr	r3, [pc, #196]	@ (8005774 <SAI_MspInit+0x620>)
 80056ae:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80056b2:	621a      	str	r2, [r3, #32]
      dmaNodeConfig.Init.TransferEventMode              = DMA_TCEM_BLOCK_TRANSFER;
 80056b4:	4b2f      	ldr	r3, [pc, #188]	@ (8005774 <SAI_MspInit+0x620>)
 80056b6:	2200      	movs	r2, #0
 80056b8:	631a      	str	r2, [r3, #48]	@ 0x30
      dmaNodeConfig.Init.TransferAllocatedPort          = DMA_SRC_ALLOCATED_PORT0 | DMA_DEST_ALLOCATED_PORT1;
 80056ba:	4b2e      	ldr	r3, [pc, #184]	@ (8005774 <SAI_MspInit+0x620>)
 80056bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80056c0:	62da      	str	r2, [r3, #44]	@ 0x2c
      dmaNodeConfig.Init.Mode                           = DMA_NORMAL;
 80056c2:	4b2c      	ldr	r3, [pc, #176]	@ (8005774 <SAI_MspInit+0x620>)
 80056c4:	2200      	movs	r2, #0
 80056c6:	635a      	str	r2, [r3, #52]	@ 0x34
      /* Set node data handling parameters */
      dmaNodeConfig.DataHandlingConfig.DataExchange     = DMA_EXCHANGE_NONE;
 80056c8:	4b2a      	ldr	r3, [pc, #168]	@ (8005774 <SAI_MspInit+0x620>)
 80056ca:	2200      	movs	r2, #0
 80056cc:	639a      	str	r2, [r3, #56]	@ 0x38
      dmaNodeConfig.DataHandlingConfig.DataAlignment    = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 80056ce:	4b29      	ldr	r3, [pc, #164]	@ (8005774 <SAI_MspInit+0x620>)
 80056d0:	2200      	movs	r2, #0
 80056d2:	63da      	str	r2, [r3, #60]	@ 0x3c
      /* Set node trigger parameters */
      dmaNodeConfig.TriggerConfig.TriggerPolarity       = DMA_TRIG_POLARITY_MASKED;
 80056d4:	4b27      	ldr	r3, [pc, #156]	@ (8005774 <SAI_MspInit+0x620>)
 80056d6:	2200      	movs	r2, #0
 80056d8:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Build NodeRx */
      if (HAL_DMAEx_List_BuildNode(&dmaNodeConfig, &RxNode) != HAL_OK)
 80056da:	4927      	ldr	r1, [pc, #156]	@ (8005778 <SAI_MspInit+0x624>)
 80056dc:	4825      	ldr	r0, [pc, #148]	@ (8005774 <SAI_MspInit+0x620>)
 80056de:	f003 ffc9 	bl	8009674 <HAL_DMAEx_List_BuildNode>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d002      	beq.n	80056ee <SAI_MspInit+0x59a>
      {
        BSP_AUDIO_IN_Error_CallBack(0);
 80056e8:	2000      	movs	r0, #0
 80056ea:	f7ff fca7 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
      }

      /* Insert NodeTx to SAI queue */
      if (HAL_DMAEx_List_InsertNode_Tail(&SAIRxQueue, &RxNode) != HAL_OK)
 80056ee:	4922      	ldr	r1, [pc, #136]	@ (8005778 <SAI_MspInit+0x624>)
 80056f0:	4822      	ldr	r0, [pc, #136]	@ (800577c <SAI_MspInit+0x628>)
 80056f2:	f003 ffd5 	bl	80096a0 <HAL_DMAEx_List_InsertNode_Tail>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d002      	beq.n	8005702 <SAI_MspInit+0x5ae>
      {
        BSP_AUDIO_IN_Error_CallBack(0);
 80056fc:	2000      	movs	r0, #0
 80056fe:	f7ff fc9d 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
      }

      /* Set queue circular mode for sai queue */
      if (HAL_DMAEx_List_SetCircularMode(&SAIRxQueue) != HAL_OK)
 8005702:	481e      	ldr	r0, [pc, #120]	@ (800577c <SAI_MspInit+0x628>)
 8005704:	f004 f844 	bl	8009790 <HAL_DMAEx_List_SetCircularMode>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d002      	beq.n	8005714 <SAI_MspInit+0x5c0>
      {
        BSP_AUDIO_IN_Error_CallBack(0);
 800570e:	2000      	movs	r0, #0
 8005710:	f7ff fc94 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
      }
    }

    /* DMA for Rx */
    hDmaSaiRx.Instance                         = AUDIO_IN_SAI_PDM_DMA_CHANNEL;
 8005714:	4b1a      	ldr	r3, [pc, #104]	@ (8005780 <SAI_MspInit+0x62c>)
 8005716:	4a1f      	ldr	r2, [pc, #124]	@ (8005794 <SAI_MspInit+0x640>)
 8005718:	601a      	str	r2, [r3, #0]

    hDmaSaiRx.InitLinkedList.Priority          = DMA_HIGH_PRIORITY;
 800571a:	4b19      	ldr	r3, [pc, #100]	@ (8005780 <SAI_MspInit+0x62c>)
 800571c:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8005720:	639a      	str	r2, [r3, #56]	@ 0x38
    hDmaSaiRx.InitLinkedList.LinkStepMode      = DMA_LSM_FULL_EXECUTION;
 8005722:	4b17      	ldr	r3, [pc, #92]	@ (8005780 <SAI_MspInit+0x62c>)
 8005724:	2200      	movs	r2, #0
 8005726:	63da      	str	r2, [r3, #60]	@ 0x3c
    hDmaSaiRx.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT1;
 8005728:	4b15      	ldr	r3, [pc, #84]	@ (8005780 <SAI_MspInit+0x62c>)
 800572a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800572e:	641a      	str	r2, [r3, #64]	@ 0x40
    hDmaSaiRx.InitLinkedList.TransferEventMode = DMA_TCEM_LAST_LL_ITEM_TRANSFER;
 8005730:	4b13      	ldr	r3, [pc, #76]	@ (8005780 <SAI_MspInit+0x62c>)
 8005732:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 8005736:	645a      	str	r2, [r3, #68]	@ 0x44
    hDmaSaiRx.InitLinkedList.LinkedListMode    = DMA_LINKEDLIST_CIRCULAR;
 8005738:	4b11      	ldr	r3, [pc, #68]	@ (8005780 <SAI_MspInit+0x62c>)
 800573a:	2281      	movs	r2, #129	@ 0x81
 800573c:	649a      	str	r2, [r3, #72]	@ 0x48

    /* DMA linked list init */
    if (HAL_DMAEx_List_Init(&hDmaSaiRx) != HAL_OK)
 800573e:	4810      	ldr	r0, [pc, #64]	@ (8005780 <SAI_MspInit+0x62c>)
 8005740:	f003 fe6c 	bl	800941c <HAL_DMAEx_List_Init>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d002      	beq.n	8005750 <SAI_MspInit+0x5fc>
    {
      BSP_AUDIO_IN_Error_CallBack(0);
 800574a:	2000      	movs	r0, #0
 800574c:	f7ff fc76 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
    }

    /* Link SAI queue to DMA channel */
    if (HAL_DMAEx_List_LinkQ(&hDmaSaiRx, &SAIRxQueue) != HAL_OK)
 8005750:	490a      	ldr	r1, [pc, #40]	@ (800577c <SAI_MspInit+0x628>)
 8005752:	480b      	ldr	r0, [pc, #44]	@ (8005780 <SAI_MspInit+0x62c>)
 8005754:	f004 f87c 	bl	8009850 <HAL_DMAEx_List_LinkQ>
 8005758:	4603      	mov	r3, r0
 800575a:	2b00      	cmp	r3, #0
 800575c:	d002      	beq.n	8005764 <SAI_MspInit+0x610>
    {
      BSP_AUDIO_IN_Error_CallBack(0);
 800575e:	2000      	movs	r0, #0
 8005760:	f7ff fc6c 	bl	800503c <BSP_AUDIO_IN_Error_CallBack>
    }

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hDmaSaiRx);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a06      	ldr	r2, [pc, #24]	@ (8005780 <SAI_MspInit+0x62c>)
 8005768:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800576c:	4a04      	ldr	r2, [pc, #16]	@ (8005780 <SAI_MspInit+0x62c>)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	e012      	b.n	8005798 <SAI_MspInit+0x644>
 8005772:	bf00      	nop
 8005774:	200006e8 	.word	0x200006e8
 8005778:	20000778 	.word	0x20000778
 800577c:	200006a8 	.word	0x200006a8
 8005780:	20000618 	.word	0x20000618
 8005784:	400200d0 	.word	0x400200d0
 8005788:	40015404 	.word	0x40015404
 800578c:	44020c00 	.word	0x44020c00
 8005790:	42020c00 	.word	0x42020c00
 8005794:	400201d0 	.word	0x400201d0
 8005798:	65d3      	str	r3, [r2, #92]	@ 0x5c

    /* SAI DMA IRQ Channel configuration */
    HAL_NVIC_SetPriority(AUDIO_IN_SAI_PDM_DMA_IRQ, BSP_AUDIO_IN_IT_PRIORITY, 0);
 800579a:	2200      	movs	r2, #0
 800579c:	210f      	movs	r1, #15
 800579e:	201e      	movs	r0, #30
 80057a0:	f003 fb86 	bl	8008eb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(AUDIO_IN_SAI_PDM_DMA_IRQ);
 80057a4:	201e      	movs	r0, #30
 80057a6:	f003 fb9d 	bl	8008ee4 <HAL_NVIC_EnableIRQ>
  }
}
 80057aa:	bf00      	nop
 80057ac:	3750      	adds	r7, #80	@ 0x50
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	bf00      	nop

080057b4 <BSP_I2C4_Init>:
/**
  * @brief  Initializes I2C4 HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_Init(void)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b082      	sub	sp, #8
 80057b8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80057ba:	2300      	movs	r3, #0
 80057bc:	607b      	str	r3, [r7, #4]

  hbus_i2c4.Instance = BUS_I2C4;
 80057be:	4b16      	ldr	r3, [pc, #88]	@ (8005818 <BSP_I2C4_Init+0x64>)
 80057c0:	4a16      	ldr	r2, [pc, #88]	@ (800581c <BSP_I2C4_Init+0x68>)
 80057c2:	601a      	str	r2, [r3, #0]

  if (I2c4InitCounter == 0U)
 80057c4:	4b16      	ldr	r3, [pc, #88]	@ (8005820 <BSP_I2C4_Init+0x6c>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d11f      	bne.n	800580c <BSP_I2C4_Init+0x58>
  {
    I2c4InitCounter++;
 80057cc:	4b14      	ldr	r3, [pc, #80]	@ (8005820 <BSP_I2C4_Init+0x6c>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	3301      	adds	r3, #1
 80057d2:	4a13      	ldr	r2, [pc, #76]	@ (8005820 <BSP_I2C4_Init+0x6c>)
 80057d4:	6013      	str	r3, [r2, #0]

    if (HAL_I2C_GetState(&hbus_i2c4) == HAL_I2C_STATE_RESET)
 80057d6:	4810      	ldr	r0, [pc, #64]	@ (8005818 <BSP_I2C4_Init+0x64>)
 80057d8:	f005 faba 	bl	800ad50 <HAL_I2C_GetState>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d114      	bne.n	800580c <BSP_I2C4_Init+0x58>
        BspI2cSemaphore = osSemaphoreCreate(osSemaphore(BSP_I2C_SEM), 1);
      }
#endif /* BSP_USE_CMSIS_OS */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C4 Msp */
      I2C4_MspInit(&hbus_i2c4);
 80057e2:	480d      	ldr	r0, [pc, #52]	@ (8005818 <BSP_I2C4_Init+0x64>)
 80057e4:	f000 fb60 	bl	8005ea8 <I2C4_MspInit>
        }
      }
      if (ret == BSP_ERROR_NONE)
      {
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      if (MX_I2C4_Init(&hbus_i2c4, I2C_GetTiming(HAL_RCC_GetPCLK1Freq(), BUS_I2C4_FREQUENCY)) != HAL_OK)
 80057e8:	f006 fd8e 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 80057ec:	4603      	mov	r3, r0
 80057ee:	490d      	ldr	r1, [pc, #52]	@ (8005824 <BSP_I2C4_Init+0x70>)
 80057f0:	4618      	mov	r0, r3
 80057f2:	f000 f8e3 	bl	80059bc <I2C_GetTiming>
 80057f6:	4603      	mov	r3, r0
 80057f8:	4619      	mov	r1, r3
 80057fa:	4807      	ldr	r0, [pc, #28]	@ (8005818 <BSP_I2C4_Init+0x64>)
 80057fc:	f000 f838 	bl	8005870 <MX_I2C4_Init>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d002      	beq.n	800580c <BSP_I2C4_Init+0x58>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8005806:	f06f 0307 	mvn.w	r3, #7
 800580a:	607b      	str	r3, [r7, #4]
#if (USE_HAL_I2C_REGISTER_CALLBACKS > 0)
    }
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
return ret;
 800580c:	687b      	ldr	r3, [r7, #4]
}
 800580e:	4618      	mov	r0, r3
 8005810:	3708      	adds	r7, #8
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop
 8005818:	200011a4 	.word	0x200011a4
 800581c:	44002c00 	.word	0x44002c00
 8005820:	2000079c 	.word	0x2000079c
 8005824:	000186a0 	.word	0x000186a0

08005828 <BSP_I2C4_DeInit>:
/**
  * @brief  DeInitializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_DeInit(void)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
  int32_t ret  = BSP_ERROR_NONE;
 800582e:	2300      	movs	r3, #0
 8005830:	607b      	str	r3, [r7, #4]

  I2c4InitCounter--;
 8005832:	4b0d      	ldr	r3, [pc, #52]	@ (8005868 <BSP_I2C4_DeInit+0x40>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3b01      	subs	r3, #1
 8005838:	4a0b      	ldr	r2, [pc, #44]	@ (8005868 <BSP_I2C4_DeInit+0x40>)
 800583a:	6013      	str	r3, [r2, #0]

  if (I2c4InitCounter == 0U)
 800583c:	4b0a      	ldr	r3, [pc, #40]	@ (8005868 <BSP_I2C4_DeInit+0x40>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d10b      	bne.n	800585c <BSP_I2C4_DeInit+0x34>
  {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
    I2C4_MspDeInit(&hbus_i2c4);
 8005844:	4809      	ldr	r0, [pc, #36]	@ (800586c <BSP_I2C4_DeInit+0x44>)
 8005846:	f000 fb9b 	bl	8005f80 <I2C4_MspDeInit>
#endif /* (USE_HAL_I2C_REGISTER_CALLBACKS == 0) */

    /* Init the I2C */
    if (HAL_I2C_DeInit(&hbus_i2c4) != HAL_OK)
 800584a:	4808      	ldr	r0, [pc, #32]	@ (800586c <BSP_I2C4_DeInit+0x44>)
 800584c:	f005 f80f 	bl	800a86e <HAL_I2C_DeInit>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d002      	beq.n	800585c <BSP_I2C4_DeInit+0x34>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8005856:	f06f 0307 	mvn.w	r3, #7
 800585a:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 800585c:	687b      	ldr	r3, [r7, #4]
}
 800585e:	4618      	mov	r0, r3
 8005860:	3708      	adds	r7, #8
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	2000079c 	.word	0x2000079c
 800586c:	200011a4 	.word	0x200011a4

08005870 <MX_I2C4_Init>:
  * @param  hI2c I2C handle
  * @param  timing I2C timing
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_I2C4_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800587a:	2300      	movs	r3, #0
 800587c:	73fb      	strb	r3, [r7, #15]

  hI2c->Init.Timing           = timing;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	683a      	ldr	r2, [r7, #0]
 8005882:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2201      	movs	r2, #1
 800588e:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2200      	movs	r2, #0
 800589a:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(hI2c) != HAL_OK)
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f004 ff42 	bl	800a738 <HAL_I2C_Init>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d002      	beq.n	80058c0 <MX_I2C4_Init+0x50>
  {
    status = HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	73fb      	strb	r3, [r7, #15]
 80058be:	e014      	b.n	80058ea <MX_I2C4_Init+0x7a>
  }
  else
  {
    uint32_t analog_filter;

    analog_filter = I2C_ANALOGFILTER_ENABLE;
 80058c0:	2300      	movs	r3, #0
 80058c2:	60bb      	str	r3, [r7, #8]
    if (HAL_I2CEx_ConfigAnalogFilter(hI2c, analog_filter) != HAL_OK)
 80058c4:	68b9      	ldr	r1, [r7, #8]
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f005 fd1e 	bl	800b308 <HAL_I2CEx_ConfigAnalogFilter>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d002      	beq.n	80058d8 <MX_I2C4_Init+0x68>
    {
      status = HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	73fb      	strb	r3, [r7, #15]
 80058d6:	e008      	b.n	80058ea <MX_I2C4_Init+0x7a>
    }
    else
    {
      if (HAL_I2CEx_ConfigDigitalFilter(hI2c, I2C_DIGITAL_FILTER_COEF) != HAL_OK)
 80058d8:	2100      	movs	r1, #0
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f005 fd5f 	bl	800b39e <HAL_I2CEx_ConfigDigitalFilter>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d001      	beq.n	80058ea <MX_I2C4_Init+0x7a>
      {
        status = HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return status;
 80058ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3710      	adds	r7, #16
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <BSP_I2C4_WriteReg>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval BSP status
  */
int32_t BSP_I2C4_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b088      	sub	sp, #32
 80058f8:	af02      	add	r7, sp, #8
 80058fa:	60ba      	str	r2, [r7, #8]
 80058fc:	461a      	mov	r2, r3
 80058fe:	4603      	mov	r3, r0
 8005900:	81fb      	strh	r3, [r7, #14]
 8005902:	460b      	mov	r3, r1
 8005904:	81bb      	strh	r3, [r7, #12]
 8005906:	4613      	mov	r3, r2
 8005908:	80fb      	strh	r3, [r7, #6]

#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif /* BSP_USE_CMSIS_OS */
  if (I2C4_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
 800590a:	89b9      	ldrh	r1, [r7, #12]
 800590c:	89f8      	ldrh	r0, [r7, #14]
 800590e:	88fb      	ldrh	r3, [r7, #6]
 8005910:	9300      	str	r3, [sp, #0]
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	2201      	movs	r2, #1
 8005916:	f000 fb57 	bl	8005fc8 <I2C4_WriteReg>
 800591a:	4603      	mov	r3, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d102      	bne.n	8005926 <BSP_I2C4_WriteReg+0x32>
  {
    ret = BSP_ERROR_NONE;
 8005920:	2300      	movs	r3, #0
 8005922:	617b      	str	r3, [r7, #20]
 8005924:	e00c      	b.n	8005940 <BSP_I2C4_WriteReg+0x4c>
  }
  else
  {
    if (HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 8005926:	4809      	ldr	r0, [pc, #36]	@ (800594c <BSP_I2C4_WriteReg+0x58>)
 8005928:	f005 fa20 	bl	800ad6c <HAL_I2C_GetError>
 800592c:	4603      	mov	r3, r0
 800592e:	2b04      	cmp	r3, #4
 8005930:	d103      	bne.n	800593a <BSP_I2C4_WriteReg+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8005932:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8005936:	617b      	str	r3, [r7, #20]
 8005938:	e002      	b.n	8005940 <BSP_I2C4_WriteReg+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 800593a:	f06f 0303 	mvn.w	r3, #3
 800593e:	617b      	str	r3, [r7, #20]
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif /* BSP_USE_CMSIS_OS */

  return ret;
 8005940:	697b      	ldr	r3, [r7, #20]
}
 8005942:	4618      	mov	r0, r3
 8005944:	3718      	adds	r7, #24
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	200011a4 	.word	0x200011a4

08005950 <BSP_I2C4_ReadReg>:
  * @param  pData   Pointer to data buffer
  * @param  Length  Length of the data
  * @retval BSP status
  */
int32_t BSP_I2C4_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b088      	sub	sp, #32
 8005954:	af02      	add	r7, sp, #8
 8005956:	60ba      	str	r2, [r7, #8]
 8005958:	461a      	mov	r2, r3
 800595a:	4603      	mov	r3, r0
 800595c:	81fb      	strh	r3, [r7, #14]
 800595e:	460b      	mov	r3, r1
 8005960:	81bb      	strh	r3, [r7, #12]
 8005962:	4613      	mov	r3, r2
 8005964:	80fb      	strh	r3, [r7, #6]

#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif /* BSP_USE_CMSIS_OS */
  if (I2C4_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
 8005966:	89b9      	ldrh	r1, [r7, #12]
 8005968:	89f8      	ldrh	r0, [r7, #14]
 800596a:	88fb      	ldrh	r3, [r7, #6]
 800596c:	9300      	str	r3, [sp, #0]
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	2201      	movs	r2, #1
 8005972:	f000 fb4f 	bl	8006014 <I2C4_ReadReg>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d102      	bne.n	8005982 <BSP_I2C4_ReadReg+0x32>
  {
    ret = BSP_ERROR_NONE;
 800597c:	2300      	movs	r3, #0
 800597e:	617b      	str	r3, [r7, #20]
 8005980:	e00c      	b.n	800599c <BSP_I2C4_ReadReg+0x4c>
  }
  else
  {
    if (HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 8005982:	4809      	ldr	r0, [pc, #36]	@ (80059a8 <BSP_I2C4_ReadReg+0x58>)
 8005984:	f005 f9f2 	bl	800ad6c <HAL_I2C_GetError>
 8005988:	4603      	mov	r3, r0
 800598a:	2b04      	cmp	r3, #4
 800598c:	d103      	bne.n	8005996 <BSP_I2C4_ReadReg+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800598e:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8005992:	617b      	str	r3, [r7, #20]
 8005994:	e002      	b.n	800599c <BSP_I2C4_ReadReg+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8005996:	f06f 0303 	mvn.w	r3, #3
 800599a:	617b      	str	r3, [r7, #20]
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif /* BSP_USE_CMSIS_OS */

  return ret;
 800599c:	697b      	ldr	r3, [r7, #20]
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3718      	adds	r7, #24
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	200011a4 	.word	0x200011a4

080059ac <BSP_GetTick>:
/**
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 80059b0:	f002 fa36 	bl	8007e20 <HAL_GetTick>
 80059b4:	4603      	mov	r3, r0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	bd80      	pop	{r7, pc}
	...

080059bc <I2C_GetTiming>:
  * @param  clock_src_freq I2C clock source in Hz.
  * @param  i2c_freq Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_freq, uint32_t i2c_freq)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b086      	sub	sp, #24
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0;
 80059c6:	2300      	movs	r3, #0
 80059c8:	617b      	str	r3, [r7, #20]
  uint32_t speed;
  uint32_t idx;

  if ((clock_src_freq != 0U) && (i2c_freq != 0U))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d06b      	beq.n	8005aa8 <I2C_GetTiming+0xec>
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d068      	beq.n	8005aa8 <I2C_GetTiming+0xec>
  {
    for (speed = 0 ; speed <= (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 80059d6:	2300      	movs	r3, #0
 80059d8:	613b      	str	r3, [r7, #16]
 80059da:	e060      	b.n	8005a9e <I2C_GetTiming+0xe2>
    {
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 80059dc:	4a35      	ldr	r2, [pc, #212]	@ (8005ab4 <I2C_GetTiming+0xf8>)
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	212c      	movs	r1, #44	@ 0x2c
 80059e2:	fb01 f303 	mul.w	r3, r1, r3
 80059e6:	4413      	add	r3, r2
 80059e8:	3304      	adds	r3, #4
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	683a      	ldr	r2, [r7, #0]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d352      	bcc.n	8005a98 <I2C_GetTiming+0xdc>
          (i2c_freq <= I2C_Charac[speed].freq_max))
 80059f2:	4a30      	ldr	r2, [pc, #192]	@ (8005ab4 <I2C_GetTiming+0xf8>)
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	212c      	movs	r1, #44	@ 0x2c
 80059f8:	fb01 f303 	mul.w	r3, r1, r3
 80059fc:	4413      	add	r3, r2
 80059fe:	3308      	adds	r3, #8
 8005a00:	681b      	ldr	r3, [r3, #0]
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 8005a02:	683a      	ldr	r2, [r7, #0]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d847      	bhi.n	8005a98 <I2C_GetTiming+0xdc>
      {
        I2C_Compute_PRESC_SCLDEL_SDADEL(clock_src_freq, speed);
 8005a08:	6939      	ldr	r1, [r7, #16]
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f000 f856 	bl	8005abc <I2C_Compute_PRESC_SCLDEL_SDADEL>
        idx = I2C_Compute_SCLL_SCLH(clock_src_freq, speed);
 8005a10:	6939      	ldr	r1, [r7, #16]
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 f940 	bl	8005c98 <I2C_Compute_SCLL_SCLH>
 8005a18:	60f8      	str	r0, [r7, #12]

        if (idx < I2C_VALID_TIMING_NBR)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a1e:	d842      	bhi.n	8005aa6 <I2C_GetTiming+0xea>
        {
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) | \
 8005a20:	4925      	ldr	r1, [pc, #148]	@ (8005ab8 <I2C_GetTiming+0xfc>)
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	4613      	mov	r3, r2
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	4413      	add	r3, r2
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	440b      	add	r3, r1
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	0719      	lsls	r1, r3, #28
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) | \
 8005a32:	4821      	ldr	r0, [pc, #132]	@ (8005ab8 <I2C_GetTiming+0xfc>)
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	4613      	mov	r3, r2
 8005a38:	009b      	lsls	r3, r3, #2
 8005a3a:	4413      	add	r3, r2
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	4403      	add	r3, r0
 8005a40:	3304      	adds	r3, #4
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	051b      	lsls	r3, r3, #20
 8005a46:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) | \
 8005a4a:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) | \
 8005a4c:	481a      	ldr	r0, [pc, #104]	@ (8005ab8 <I2C_GetTiming+0xfc>)
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	4613      	mov	r3, r2
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	4413      	add	r3, r2
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	4403      	add	r3, r0
 8005a5a:	3308      	adds	r3, #8
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	041b      	lsls	r3, r3, #16
 8005a60:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) | \
 8005a64:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) | \
 8005a66:	4814      	ldr	r0, [pc, #80]	@ (8005ab8 <I2C_GetTiming+0xfc>)
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	4613      	mov	r3, r2
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	4413      	add	r3, r2
 8005a70:	009b      	lsls	r3, r3, #2
 8005a72:	4403      	add	r3, r0
 8005a74:	330c      	adds	r3, #12
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	021b      	lsls	r3, r3, #8
 8005a7a:	b29b      	uxth	r3, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) | \
 8005a7c:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].scll & 0xFFU) << 0);
 8005a7e:	480e      	ldr	r0, [pc, #56]	@ (8005ab8 <I2C_GetTiming+0xfc>)
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	4613      	mov	r3, r2
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	4413      	add	r3, r2
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	4403      	add	r3, r0
 8005a8c:	3310      	adds	r3, #16
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	b2db      	uxtb	r3, r3
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) | \
 8005a92:	430b      	orrs	r3, r1
 8005a94:	617b      	str	r3, [r7, #20]
        }
        break;
 8005a96:	e006      	b.n	8005aa6 <I2C_GetTiming+0xea>
    for (speed = 0 ; speed <= (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	613b      	str	r3, [r7, #16]
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	d99b      	bls.n	80059dc <I2C_GetTiming+0x20>
 8005aa4:	e000      	b.n	8005aa8 <I2C_GetTiming+0xec>
        break;
 8005aa6:	bf00      	nop
      }
    }
  }

  return ret;
 8005aa8:	697b      	ldr	r3, [r7, #20]
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3718      	adds	r7, #24
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	08019ddc 	.word	0x08019ddc
 8005ab8:	200007a0 	.word	0x200007a0

08005abc <I2C_Compute_PRESC_SCLDEL_SDADEL>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval None.
  */
static void I2C_Compute_PRESC_SCLDEL_SDADEL(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b08f      	sub	sp, #60	@ 0x3c
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	6039      	str	r1, [r7, #0]
  uint32_t prev_presc = I2C_PRESC_MAX;
 8005ac6:	2310      	movs	r3, #16
 8005ac8:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t scldel;
  uint32_t sdadel;
  uint32_t tafdel_min;
  uint32_t tafdel_max;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U)) / clock_src_freq;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	085a      	lsrs	r2, r3, #1
 8005ace:	4b6e      	ldr	r3, [pc, #440]	@ (8005c88 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1cc>)
 8005ad0:	4413      	add	r3, r2
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ad8:	61fb      	str	r3, [r7, #28]

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 8005ada:	2332      	movs	r3, #50	@ 0x32
 8005adc:	61bb      	str	r3, [r7, #24]
  tafdel_max = I2C_ANALOG_FILTER_DELAY_MAX;
 8005ade:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8005ae2:	617b      	str	r3, [r7, #20]

  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8005ae4:	4a69      	ldr	r2, [pc, #420]	@ (8005c8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	212c      	movs	r1, #44	@ 0x2c
 8005aea:	fb01 f303 	mul.w	r3, r1, r3
 8005aee:	4413      	add	r3, r2
 8005af0:	3324      	adds	r3, #36	@ 0x24
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4618      	mov	r0, r3
 8005af6:	4a65      	ldr	r2, [pc, #404]	@ (8005c8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	212c      	movs	r1, #44	@ 0x2c
 8005afc:	fb01 f303 	mul.w	r3, r1, r3
 8005b00:	4413      	add	r3, r2
 8005b02:	330c      	adds	r3, #12
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	18c2      	adds	r2, r0, r3
                (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 8005b08:	69bb      	ldr	r3, [r7, #24]
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8005b0a:	1ad2      	subs	r2, r2, r3
                (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 8005b0c:	495f      	ldr	r1, [pc, #380]	@ (8005c8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	202c      	movs	r0, #44	@ 0x2c
 8005b12:	fb00 f303 	mul.w	r3, r0, r3
 8005b16:	440b      	add	r3, r1
 8005b18:	3328      	adds	r3, #40	@ 0x28
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	3303      	adds	r3, #3
 8005b1e:	69f9      	ldr	r1, [r7, #28]
 8005b20:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	633b      	str	r3, [r7, #48]	@ 0x30

  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8005b28:	4a58      	ldr	r2, [pc, #352]	@ (8005c8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	212c      	movs	r1, #44	@ 0x2c
 8005b2e:	fb01 f303 	mul.w	r3, r1, r3
 8005b32:	4413      	add	r3, r2
 8005b34:	3310      	adds	r3, #16
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4618      	mov	r0, r3
 8005b3a:	4a54      	ldr	r2, [pc, #336]	@ (8005c8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	212c      	movs	r1, #44	@ 0x2c
 8005b40:	fb01 f303 	mul.w	r3, r1, r3
 8005b44:	4413      	add	r3, r2
 8005b46:	3320      	adds	r3, #32
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	1ac2      	subs	r2, r0, r3
                (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 8005b4c:	697b      	ldr	r3, [r7, #20]
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8005b4e:	1ad2      	subs	r2, r2, r3
                (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 8005b50:	494e      	ldr	r1, [pc, #312]	@ (8005c8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	202c      	movs	r0, #44	@ 0x2c
 8005b56:	fb00 f303 	mul.w	r3, r0, r3
 8005b5a:	440b      	add	r3, r1
 8005b5c:	3328      	adds	r3, #40	@ 0x28
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	3304      	adds	r3, #4
 8005b62:	69f9      	ldr	r1, [r7, #28]
 8005b64:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c


  /* {[tr+ tSU;DAT(min)] / [tPRESC]} - 1 <= SCLDEL */
  tscldel_min = (int32_t)I2C_Charac[I2C_speed].trise + (int32_t)I2C_Charac[I2C_speed].sudat_min;
 8005b6c:	4a47      	ldr	r2, [pc, #284]	@ (8005c8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	212c      	movs	r1, #44	@ 0x2c
 8005b72:	fb01 f303 	mul.w	r3, r1, r3
 8005b76:	4413      	add	r3, r2
 8005b78:	3320      	adds	r3, #32
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	4a43      	ldr	r2, [pc, #268]	@ (8005c8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	212c      	movs	r1, #44	@ 0x2c
 8005b84:	fb01 f303 	mul.w	r3, r1, r3
 8005b88:	4413      	add	r3, r2
 8005b8a:	3314      	adds	r3, #20
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4403      	add	r3, r0
 8005b90:	613b      	str	r3, [r7, #16]

  if (tsdadel_min <= 0)
 8005b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	dc01      	bgt.n	8005b9c <I2C_Compute_PRESC_SCLDEL_SDADEL+0xe0>
  {
    tsdadel_min = 0;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  if (tsdadel_max <= 0)
 8005b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	dc01      	bgt.n	8005ba6 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xea>
  {
    tsdadel_max = 0;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005baa:	e062      	b.n	8005c72 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1b6>
  {
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8005bac:	2300      	movs	r3, #0
 8005bae:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bb0:	e059      	b.n	8005c66 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1aa>
    {
      /* TSCLDEL = (SCLDEL+1) * (PRESC+1) * TI2CCLK */
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 8005bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bb8:	3201      	adds	r2, #1
 8005bba:	fb03 f202 	mul.w	r2, r3, r2
 8005bbe:	69fb      	ldr	r3, [r7, #28]
 8005bc0:	fb02 f303 	mul.w	r3, r2, r3
 8005bc4:	60fb      	str	r3, [r7, #12]

      if (tscldel >= (uint32_t)tscldel_min)
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	68fa      	ldr	r2, [r7, #12]
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d348      	bcc.n	8005c60 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1a4>
      {
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8005bce:	2300      	movs	r3, #0
 8005bd0:	623b      	str	r3, [r7, #32]
 8005bd2:	e042      	b.n	8005c5a <I2C_Compute_PRESC_SCLDEL_SDADEL+0x19e>
        {
          /* TSDADEL = SDADEL * (PRESC+1) * TI2CCLK */
          uint32_t tsdadel = (sdadel * (presc + 1U)) * ti2cclk;
 8005bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	6a3a      	ldr	r2, [r7, #32]
 8005bda:	fb03 f202 	mul.w	r2, r3, r2
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	fb02 f303 	mul.w	r3, r2, r3
 8005be4:	60bb      	str	r3, [r7, #8]

          if ((tsdadel >= (uint32_t)tsdadel_min) && (tsdadel <= (uint32_t)tsdadel_max))
 8005be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be8:	68ba      	ldr	r2, [r7, #8]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d332      	bcc.n	8005c54 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
 8005bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf0:	68ba      	ldr	r2, [r7, #8]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d82e      	bhi.n	8005c54 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
          {
            if (presc != prev_presc)
 8005bf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d02a      	beq.n	8005c54 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
            {
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 8005bfe:	4b24      	ldr	r3, [pc, #144]	@ (8005c90 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	4924      	ldr	r1, [pc, #144]	@ (8005c94 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8005c04:	4613      	mov	r3, r2
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	4413      	add	r3, r2
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	440b      	add	r3, r1
 8005c0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c10:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tscldel = scldel;
 8005c12:	4b1f      	ldr	r3, [pc, #124]	@ (8005c90 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	491f      	ldr	r1, [pc, #124]	@ (8005c94 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8005c18:	4613      	mov	r3, r2
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	4413      	add	r3, r2
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	440b      	add	r3, r1
 8005c22:	3304      	adds	r3, #4
 8005c24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c26:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tsdadel = sdadel;
 8005c28:	4b19      	ldr	r3, [pc, #100]	@ (8005c90 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	4919      	ldr	r1, [pc, #100]	@ (8005c94 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8005c2e:	4613      	mov	r3, r2
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	4413      	add	r3, r2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	440b      	add	r3, r1
 8005c38:	3308      	adds	r3, #8
 8005c3a:	6a3a      	ldr	r2, [r7, #32]
 8005c3c:	601a      	str	r2, [r3, #0]
              prev_presc = presc;
 8005c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c40:	637b      	str	r3, [r7, #52]	@ 0x34
              I2c_valid_timing_nbr ++;
 8005c42:	4b13      	ldr	r3, [pc, #76]	@ (8005c90 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	3301      	adds	r3, #1
 8005c48:	4a11      	ldr	r2, [pc, #68]	@ (8005c90 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8005c4a:	6013      	str	r3, [r2, #0]

              if (I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 8005c4c:	4b10      	ldr	r3, [pc, #64]	@ (8005c90 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2b7f      	cmp	r3, #127	@ 0x7f
 8005c52:	d812      	bhi.n	8005c7a <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1be>
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8005c54:	6a3b      	ldr	r3, [r7, #32]
 8005c56:	3301      	adds	r3, #1
 8005c58:	623b      	str	r3, [r7, #32]
 8005c5a:	6a3b      	ldr	r3, [r7, #32]
 8005c5c:	2b0f      	cmp	r3, #15
 8005c5e:	d9b9      	bls.n	8005bd4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x118>
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8005c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c62:	3301      	adds	r3, #1
 8005c64:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c68:	2b0f      	cmp	r3, #15
 8005c6a:	d9a2      	bls.n	8005bb2 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf6>
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8005c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c6e:	3301      	adds	r3, #1
 8005c70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c74:	2b0f      	cmp	r3, #15
 8005c76:	d999      	bls.n	8005bac <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf0>
 8005c78:	e000      	b.n	8005c7c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1c0>
              {
                return;
 8005c7a:	bf00      	nop
          }
        }
      }
    }
  }
}
 8005c7c:	373c      	adds	r7, #60	@ 0x3c
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	3b9aca00 	.word	0x3b9aca00
 8005c8c:	08019ddc 	.word	0x08019ddc
 8005c90:	200011a0 	.word	0x200011a0
 8005c94:	200007a0 	.word	0x200007a0

08005c98 <I2C_Compute_SCLL_SCLH>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval config index (0 to I2C_VALID_TIMING_NBR], 0xFFFFFFFF for no valid config.
  */
static uint32_t I2C_Compute_SCLL_SCLH(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b093      	sub	sp, #76	@ 0x4c
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0xFFFFFFFFU;
 8005ca2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ca6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t clk_max;
  uint32_t scll;
  uint32_t sclh;
  uint32_t tafdel_min;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U)) / clock_src_freq;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	085a      	lsrs	r2, r3, #1
 8005cac:	4b7a      	ldr	r3, [pc, #488]	@ (8005e98 <I2C_Compute_SCLL_SCLH+0x200>)
 8005cae:	4413      	add	r3, r2
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ti2cspeed   = (SEC2NSEC + (I2C_Charac[I2C_speed].freq / 2U)) / I2C_Charac[I2C_speed].freq;
 8005cb8:	4a78      	ldr	r2, [pc, #480]	@ (8005e9c <I2C_Compute_SCLL_SCLH+0x204>)
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	212c      	movs	r1, #44	@ 0x2c
 8005cbe:	fb01 f303 	mul.w	r3, r1, r3
 8005cc2:	4413      	add	r3, r2
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	085a      	lsrs	r2, r3, #1
 8005cc8:	4b73      	ldr	r3, [pc, #460]	@ (8005e98 <I2C_Compute_SCLL_SCLH+0x200>)
 8005cca:	4413      	add	r3, r2
 8005ccc:	4973      	ldr	r1, [pc, #460]	@ (8005e9c <I2C_Compute_SCLL_SCLH+0x204>)
 8005cce:	683a      	ldr	r2, [r7, #0]
 8005cd0:	202c      	movs	r0, #44	@ 0x2c
 8005cd2:	fb00 f202 	mul.w	r2, r0, r2
 8005cd6:	440a      	add	r2, r1
 8005cd8:	6812      	ldr	r2, [r2, #0]
 8005cda:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cde:	62bb      	str	r3, [r7, #40]	@ 0x28

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 8005ce0:	2332      	movs	r3, #50	@ 0x32
 8005ce2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* tDNF = DNF x tI2CCLK */
  dnf_delay = I2C_Charac[I2C_speed].dnf * ti2cclk;
 8005ce4:	4a6d      	ldr	r2, [pc, #436]	@ (8005e9c <I2C_Compute_SCLL_SCLH+0x204>)
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	212c      	movs	r1, #44	@ 0x2c
 8005cea:	fb01 f303 	mul.w	r3, r1, r3
 8005cee:	4413      	add	r3, r2
 8005cf0:	3328      	adds	r3, #40	@ 0x28
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cf6:	fb02 f303 	mul.w	r3, r2, r3
 8005cfa:	623b      	str	r3, [r7, #32]

  clk_max = SEC2NSEC / I2C_Charac[I2C_speed].freq_min;
 8005cfc:	4a67      	ldr	r2, [pc, #412]	@ (8005e9c <I2C_Compute_SCLL_SCLH+0x204>)
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	212c      	movs	r1, #44	@ 0x2c
 8005d02:	fb01 f303 	mul.w	r3, r1, r3
 8005d06:	4413      	add	r3, r2
 8005d08:	3304      	adds	r3, #4
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a62      	ldr	r2, [pc, #392]	@ (8005e98 <I2C_Compute_SCLL_SCLH+0x200>)
 8005d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d12:	61fb      	str	r3, [r7, #28]
  clk_min = SEC2NSEC / I2C_Charac[I2C_speed].freq_max;
 8005d14:	4a61      	ldr	r2, [pc, #388]	@ (8005e9c <I2C_Compute_SCLL_SCLH+0x204>)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	212c      	movs	r1, #44	@ 0x2c
 8005d1a:	fb01 f303 	mul.w	r3, r1, r3
 8005d1e:	4413      	add	r3, r2
 8005d20:	3308      	adds	r3, #8
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a5c      	ldr	r2, [pc, #368]	@ (8005e98 <I2C_Compute_SCLL_SCLH+0x200>)
 8005d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d2a:	61bb      	str	r3, [r7, #24]

  prev_error = ti2cspeed;
 8005d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d2e:	643b      	str	r3, [r7, #64]	@ 0x40

  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8005d30:	2300      	movs	r3, #0
 8005d32:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d34:	e0a3      	b.n	8005e7e <I2C_Compute_SCLL_SCLH+0x1e6>
  {
    /* tPRESC = (PRESC+1) x tI2CCLK*/
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 8005d36:	495a      	ldr	r1, [pc, #360]	@ (8005ea0 <I2C_Compute_SCLL_SCLH+0x208>)
 8005d38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005d3a:	4613      	mov	r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	4413      	add	r3, r2
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	440b      	add	r3, r1
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	1c5a      	adds	r2, r3, #1
 8005d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d4a:	fb02 f303 	mul.w	r3, r2, r3
 8005d4e:	617b      	str	r3, [r7, #20]

    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8005d50:	2300      	movs	r3, #0
 8005d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d54:	e08c      	b.n	8005e70 <I2C_Compute_SCLL_SCLH+0x1d8>
    {
      /* tLOW(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLL+1) x tPRESC ] */
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 8005d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d58:	6a3b      	ldr	r3, [r7, #32]
 8005d5a:	441a      	add	r2, r3
 8005d5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d5e:	3301      	adds	r3, #1
 8005d60:	6979      	ldr	r1, [r7, #20]
 8005d62:	fb03 f101 	mul.w	r1, r3, r1
 8005d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d68:	005b      	lsls	r3, r3, #1
 8005d6a:	440b      	add	r3, r1
 8005d6c:	4413      	add	r3, r2
 8005d6e:	613b      	str	r3, [r7, #16]


      /* The I2CCLK period tI2CCLK must respect the following conditions:
      tI2CCLK < (tLOW - tfilters) / 4 and tI2CCLK < tHIGH */
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 8005d70:	4a4a      	ldr	r2, [pc, #296]	@ (8005e9c <I2C_Compute_SCLL_SCLH+0x204>)
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	212c      	movs	r1, #44	@ 0x2c
 8005d76:	fb01 f303 	mul.w	r3, r1, r3
 8005d7a:	4413      	add	r3, r2
 8005d7c:	3318      	adds	r3, #24
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d971      	bls.n	8005e6a <I2C_Compute_SCLL_SCLH+0x1d2>
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8a:	1ad2      	subs	r2, r2, r3
 8005d8c:	6a3b      	ldr	r3, [r7, #32]
 8005d8e:	1ad3      	subs	r3, r2, r3
 8005d90:	089b      	lsrs	r3, r3, #2
 8005d92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d268      	bcs.n	8005e6a <I2C_Compute_SCLL_SCLH+0x1d2>
      {
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8005d98:	2300      	movs	r3, #0
 8005d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d9c:	e062      	b.n	8005e64 <I2C_Compute_SCLL_SCLH+0x1cc>
        {
          /* tHIGH(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLH+1) x tPRESC] */
          uint32_t tscl_h = tafdel_min + dnf_delay + (2U * ti2cclk) + ((sclh + 1U) * tpresc);
 8005d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005da0:	6a3b      	ldr	r3, [r7, #32]
 8005da2:	441a      	add	r2, r3
 8005da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005da6:	3301      	adds	r3, #1
 8005da8:	6979      	ldr	r1, [r7, #20]
 8005daa:	fb03 f101 	mul.w	r1, r3, r1
 8005dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db0:	005b      	lsls	r3, r3, #1
 8005db2:	440b      	add	r3, r1
 8005db4:	4413      	add	r3, r2
 8005db6:	60fb      	str	r3, [r7, #12]

          /* tSCL = tf + tLOW + tr + tHIGH */
          uint32_t tscl = tscl_l + tscl_h + I2C_Charac[I2C_speed].trise + I2C_Charac[I2C_speed].tfall;
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	441a      	add	r2, r3
 8005dbe:	4937      	ldr	r1, [pc, #220]	@ (8005e9c <I2C_Compute_SCLL_SCLH+0x204>)
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	202c      	movs	r0, #44	@ 0x2c
 8005dc4:	fb00 f303 	mul.w	r3, r0, r3
 8005dc8:	440b      	add	r3, r1
 8005dca:	3320      	adds	r3, #32
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	441a      	add	r2, r3
 8005dd0:	4932      	ldr	r1, [pc, #200]	@ (8005e9c <I2C_Compute_SCLL_SCLH+0x204>)
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	202c      	movs	r0, #44	@ 0x2c
 8005dd6:	fb00 f303 	mul.w	r3, r0, r3
 8005dda:	440b      	add	r3, r1
 8005ddc:	3324      	adds	r3, #36	@ 0x24
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4413      	add	r3, r2
 8005de2:	60bb      	str	r3, [r7, #8]

          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= I2C_Charac[I2C_speed].hscl_min)
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d338      	bcc.n	8005e5e <I2C_Compute_SCLL_SCLH+0x1c6>
 8005dec:	68ba      	ldr	r2, [r7, #8]
 8005dee:	69fb      	ldr	r3, [r7, #28]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d834      	bhi.n	8005e5e <I2C_Compute_SCLL_SCLH+0x1c6>
 8005df4:	4a29      	ldr	r2, [pc, #164]	@ (8005e9c <I2C_Compute_SCLL_SCLH+0x204>)
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	212c      	movs	r1, #44	@ 0x2c
 8005dfa:	fb01 f303 	mul.w	r3, r1, r3
 8005dfe:	4413      	add	r3, r2
 8005e00:	331c      	adds	r3, #28
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d329      	bcc.n	8005e5e <I2C_Compute_SCLL_SCLH+0x1c6>
              && (ti2cclk < tscl_h))
 8005e0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d225      	bcs.n	8005e5e <I2C_Compute_SCLL_SCLH+0x1c6>
          {
            int32_t error = (int32_t)tscl - (int32_t)ti2cspeed;
 8005e12:	68ba      	ldr	r2, [r7, #8]
 8005e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e16:	1ad3      	subs	r3, r2, r3
 8005e18:	633b      	str	r3, [r7, #48]	@ 0x30

            if (error < 0)
 8005e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	da02      	bge.n	8005e26 <I2C_Compute_SCLL_SCLH+0x18e>
            {
              error = -error;
 8005e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e22:	425b      	negs	r3, r3
 8005e24:	633b      	str	r3, [r7, #48]	@ 0x30
            }

            /* look for the timings with the lowest clock error */
            if ((uint32_t)error < prev_error)
 8005e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d917      	bls.n	8005e5e <I2C_Compute_SCLL_SCLH+0x1c6>
            {
              prev_error = (uint32_t)error;
 8005e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e30:	643b      	str	r3, [r7, #64]	@ 0x40
              I2c_valid_timing[count].scll = scll;
 8005e32:	491b      	ldr	r1, [pc, #108]	@ (8005ea0 <I2C_Compute_SCLL_SCLH+0x208>)
 8005e34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e36:	4613      	mov	r3, r2
 8005e38:	009b      	lsls	r3, r3, #2
 8005e3a:	4413      	add	r3, r2
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	440b      	add	r3, r1
 8005e40:	3310      	adds	r3, #16
 8005e42:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005e44:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[count].sclh = sclh;
 8005e46:	4916      	ldr	r1, [pc, #88]	@ (8005ea0 <I2C_Compute_SCLL_SCLH+0x208>)
 8005e48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e4a:	4613      	mov	r3, r2
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	4413      	add	r3, r2
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	440b      	add	r3, r1
 8005e54:	330c      	adds	r3, #12
 8005e56:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005e58:	601a      	str	r2, [r3, #0]
              ret = count;
 8005e5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e5c:	647b      	str	r3, [r7, #68]	@ 0x44
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8005e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e60:	3301      	adds	r3, #1
 8005e62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e66:	2bff      	cmp	r3, #255	@ 0xff
 8005e68:	d999      	bls.n	8005d9e <I2C_Compute_SCLL_SCLH+0x106>
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8005e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e72:	2bff      	cmp	r3, #255	@ 0xff
 8005e74:	f67f af6f 	bls.w	8005d56 <I2C_Compute_SCLL_SCLH+0xbe>
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8005e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e7e:	4b09      	ldr	r3, [pc, #36]	@ (8005ea4 <I2C_Compute_SCLL_SCLH+0x20c>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e84:	429a      	cmp	r2, r3
 8005e86:	f4ff af56 	bcc.w	8005d36 <I2C_Compute_SCLL_SCLH+0x9e>
        }
      }
    }
  }

  return ret;
 8005e8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	374c      	adds	r7, #76	@ 0x4c
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr
 8005e98:	3b9aca00 	.word	0x3b9aca00
 8005e9c:	08019ddc 	.word	0x08019ddc
 8005ea0:	200007a0 	.word	0x200007a0
 8005ea4:	200011a0 	.word	0x200011a0

08005ea8 <I2C4_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C4_MspInit(I2C_HandleTypeDef *hI2c)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b08a      	sub	sp, #40	@ 0x28
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /*** Configure the GPIOs ***/
  /* Enable SCL GPIO clock */
  BUS_I2C4_SCL_GPIO_CLK_ENABLE();
 8005eb0:	4b31      	ldr	r3, [pc, #196]	@ (8005f78 <I2C4_MspInit+0xd0>)
 8005eb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005eb6:	4a30      	ldr	r2, [pc, #192]	@ (8005f78 <I2C4_MspInit+0xd0>)
 8005eb8:	f043 0302 	orr.w	r3, r3, #2
 8005ebc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005ec0:	4b2d      	ldr	r3, [pc, #180]	@ (8005f78 <I2C4_MspInit+0xd0>)
 8005ec2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ec6:	f003 0302 	and.w	r3, r3, #2
 8005eca:	613b      	str	r3, [r7, #16]
 8005ecc:	693b      	ldr	r3, [r7, #16]
  /* Enable SDA GPIO clock */
  BUS_I2C4_SDA_GPIO_CLK_ENABLE();
 8005ece:	4b2a      	ldr	r3, [pc, #168]	@ (8005f78 <I2C4_MspInit+0xd0>)
 8005ed0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ed4:	4a28      	ldr	r2, [pc, #160]	@ (8005f78 <I2C4_MspInit+0xd0>)
 8005ed6:	f043 0302 	orr.w	r3, r3, #2
 8005eda:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005ede:	4b26      	ldr	r3, [pc, #152]	@ (8005f78 <I2C4_MspInit+0xd0>)
 8005ee0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ee4:	f003 0302 	and.w	r3, r3, #2
 8005ee8:	60fb      	str	r3, [r7, #12]
 8005eea:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin               = BUS_I2C4_SCL_PIN;
 8005eec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ef0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode              = GPIO_MODE_AF_OD;
 8005ef2:	2312      	movs	r3, #18
 8005ef4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull              = GPIO_PULLUP;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed             = GPIO_SPEED_FREQ_HIGH;
 8005efa:	2302      	movs	r3, #2
 8005efc:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate         = BUS_I2C4_SCL_AF;
 8005efe:	2306      	movs	r3, #6
 8005f00:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUS_I2C4_SCL_GPIO_PORT, &gpio_init_structure);
 8005f02:	f107 0314 	add.w	r3, r7, #20
 8005f06:	4619      	mov	r1, r3
 8005f08:	481c      	ldr	r0, [pc, #112]	@ (8005f7c <I2C4_MspInit+0xd4>)
 8005f0a:	f004 f9b9 	bl	800a280 <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin               = BUS_I2C4_SDA_PIN;
 8005f0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005f12:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode              = GPIO_MODE_AF_OD;
 8005f14:	2312      	movs	r3, #18
 8005f16:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull              = GPIO_PULLUP;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed             = GPIO_SPEED_FREQ_HIGH;
 8005f1c:	2302      	movs	r3, #2
 8005f1e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate         = BUS_I2C4_SDA_AF;
 8005f20:	2306      	movs	r3, #6
 8005f22:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUS_I2C4_SDA_GPIO_PORT, &gpio_init_structure);
 8005f24:	f107 0314 	add.w	r3, r7, #20
 8005f28:	4619      	mov	r1, r3
 8005f2a:	4814      	ldr	r0, [pc, #80]	@ (8005f7c <I2C4_MspInit+0xd4>)
 8005f2c:	f004 f9a8 	bl	800a280 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C4_CLK_ENABLE();
 8005f30:	4b11      	ldr	r3, [pc, #68]	@ (8005f78 <I2C4_MspInit+0xd0>)
 8005f32:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005f36:	4a10      	ldr	r2, [pc, #64]	@ (8005f78 <I2C4_MspInit+0xd0>)
 8005f38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f3c:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8005f40:	4b0d      	ldr	r3, [pc, #52]	@ (8005f78 <I2C4_MspInit+0xd0>)
 8005f42:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f4a:	60bb      	str	r3, [r7, #8]
 8005f4c:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C4_FORCE_RESET();
 8005f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8005f78 <I2C4_MspInit+0xd0>)
 8005f50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f54:	4a08      	ldr	r2, [pc, #32]	@ (8005f78 <I2C4_MspInit+0xd0>)
 8005f56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f5a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Release the I2C peripheral clock reset */
  BUS_I2C4_RELEASE_RESET();
 8005f5e:	4b06      	ldr	r3, [pc, #24]	@ (8005f78 <I2C4_MspInit+0xd0>)
 8005f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f64:	4a04      	ldr	r2, [pc, #16]	@ (8005f78 <I2C4_MspInit+0xd0>)
 8005f66:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f6a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
}
 8005f6e:	bf00      	nop
 8005f70:	3728      	adds	r7, #40	@ 0x28
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	44020c00 	.word	0x44020c00
 8005f7c:	42020400 	.word	0x42020400

08005f80 <I2C4_MspDeInit>:
  * @brief  DeInitializes I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C4_MspDeInit(I2C_HandleTypeDef *hI2c)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b088      	sub	sp, #32
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = BUS_I2C4_SCL_PIN;
 8005f88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005f8c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SCL_GPIO_PORT, gpio_init_structure.Pin);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	4619      	mov	r1, r3
 8005f92:	480b      	ldr	r0, [pc, #44]	@ (8005fc0 <I2C4_MspDeInit+0x40>)
 8005f94:	f004 fad2 	bl	800a53c <HAL_GPIO_DeInit>
  gpio_init_structure.Pin = BUS_I2C4_SDA_PIN;
 8005f98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005f9c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SDA_GPIO_PORT, gpio_init_structure.Pin);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	4807      	ldr	r0, [pc, #28]	@ (8005fc0 <I2C4_MspDeInit+0x40>)
 8005fa4:	f004 faca 	bl	800a53c <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C4_CLK_DISABLE();
 8005fa8:	4b06      	ldr	r3, [pc, #24]	@ (8005fc4 <I2C4_MspDeInit+0x44>)
 8005faa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005fae:	4a05      	ldr	r2, [pc, #20]	@ (8005fc4 <I2C4_MspDeInit+0x44>)
 8005fb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fb4:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
}
 8005fb8:	bf00      	nop
 8005fba:	3720      	adds	r7, #32
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	42020400 	.word	0x42020400
 8005fc4:	44020c00 	.word	0x44020c00

08005fc8 <I2C4_WriteReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b088      	sub	sp, #32
 8005fcc:	af04      	add	r7, sp, #16
 8005fce:	607b      	str	r3, [r7, #4]
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	81fb      	strh	r3, [r7, #14]
 8005fd4:	460b      	mov	r3, r1
 8005fd6:	81bb      	strh	r3, [r7, #12]
 8005fd8:	4613      	mov	r3, r2
 8005fda:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Write(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 10000) == HAL_OK)
 8005fdc:	8978      	ldrh	r0, [r7, #10]
 8005fde:	89ba      	ldrh	r2, [r7, #12]
 8005fe0:	89f9      	ldrh	r1, [r7, #14]
 8005fe2:	f242 7310 	movw	r3, #10000	@ 0x2710
 8005fe6:	9302      	str	r3, [sp, #8]
 8005fe8:	8b3b      	ldrh	r3, [r7, #24]
 8005fea:	9301      	str	r3, [sp, #4]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	9300      	str	r3, [sp, #0]
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	4807      	ldr	r0, [pc, #28]	@ (8006010 <I2C4_WriteReg+0x48>)
 8005ff4:	f004 fc7e 	bl	800a8f4 <HAL_I2C_Mem_Write>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d101      	bne.n	8006002 <I2C4_WriteReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8005ffe:	2300      	movs	r3, #0
 8006000:	e001      	b.n	8006006 <I2C4_WriteReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8006002:	f06f 0307 	mvn.w	r3, #7
}
 8006006:	4618      	mov	r0, r3
 8006008:	3710      	adds	r7, #16
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	200011a4 	.word	0x200011a4

08006014 <I2C4_ReadReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b088      	sub	sp, #32
 8006018:	af04      	add	r7, sp, #16
 800601a:	607b      	str	r3, [r7, #4]
 800601c:	4603      	mov	r3, r0
 800601e:	81fb      	strh	r3, [r7, #14]
 8006020:	460b      	mov	r3, r1
 8006022:	81bb      	strh	r3, [r7, #12]
 8006024:	4613      	mov	r3, r2
 8006026:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Read(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 10000) == HAL_OK)
 8006028:	8978      	ldrh	r0, [r7, #10]
 800602a:	89ba      	ldrh	r2, [r7, #12]
 800602c:	89f9      	ldrh	r1, [r7, #14]
 800602e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8006032:	9302      	str	r3, [sp, #8]
 8006034:	8b3b      	ldrh	r3, [r7, #24]
 8006036:	9301      	str	r3, [sp, #4]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	9300      	str	r3, [sp, #0]
 800603c:	4603      	mov	r3, r0
 800603e:	4807      	ldr	r0, [pc, #28]	@ (800605c <I2C4_ReadReg+0x48>)
 8006040:	f004 fd6c 	bl	800ab1c <HAL_I2C_Mem_Read>
 8006044:	4603      	mov	r3, r0
 8006046:	2b00      	cmp	r3, #0
 8006048:	d101      	bne.n	800604e <I2C4_ReadReg+0x3a>
  {
    return BSP_ERROR_NONE;
 800604a:	2300      	movs	r3, #0
 800604c:	e001      	b.n	8006052 <I2C4_ReadReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 800604e:	f06f 0307 	mvn.w	r3, #7
}
 8006052:	4618      	mov	r0, r3
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	200011a4 	.word	0x200011a4

08006060 <BSP_LCD_Init>:
  * @param  Orientation LCD_ORIENTATION_PORTRAIT, LCD_ORIENTATION_PORTRAIT_ROT180
  *         LCD_ORIENTATION_LANDSCAPE or LCD_ORIENTATION_LANDSCAPE_ROT180
  * @retval BSP status
  */
int32_t BSP_LCD_Init(uint32_t Instance, uint32_t Orientation)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if ((Orientation > LCD_ORIENTATION_PORTRAIT) || (Instance >= LCD_INSTANCES_NBR))
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	2b03      	cmp	r3, #3
 800606e:	d802      	bhi.n	8006076 <BSP_LCD_Init+0x16>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d003      	beq.n	800607e <BSP_LCD_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006076:	f06f 0301 	mvn.w	r3, #1
 800607a:	60fb      	str	r3, [r7, #12]
 800607c:	e023      	b.n	80060c6 <BSP_LCD_Init+0x66>
  }
  else
  {
    Lcd_Ctx[Instance].PixelFormat = LCD_PIXEL_FORMAT_RGB565;
 800607e:	4a14      	ldr	r2, [pc, #80]	@ (80060d0 <BSP_LCD_Init+0x70>)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	011b      	lsls	r3, r3, #4
 8006084:	4413      	add	r3, r2
 8006086:	3308      	adds	r3, #8
 8006088:	2202      	movs	r2, #2
 800608a:	601a      	str	r2, [r3, #0]
    Lcd_Ctx[Instance].XSize       = LCD_DEFAULT_WIDTH;
 800608c:	4a10      	ldr	r2, [pc, #64]	@ (80060d0 <BSP_LCD_Init+0x70>)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	011b      	lsls	r3, r3, #4
 8006092:	4413      	add	r3, r2
 8006094:	22f0      	movs	r2, #240	@ 0xf0
 8006096:	601a      	str	r2, [r3, #0]
    Lcd_Ctx[Instance].YSize       = LCD_DEFAULT_HEIGHT;
 8006098:	4a0d      	ldr	r2, [pc, #52]	@ (80060d0 <BSP_LCD_Init+0x70>)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	011b      	lsls	r3, r3, #4
 800609e:	4413      	add	r3, r2
 80060a0:	3304      	adds	r3, #4
 80060a2:	22f0      	movs	r2, #240	@ 0xf0
 80060a4:	601a      	str	r2, [r3, #0]

    /* Initialize LCD special pins GPIOs */
    ST7789H2_PowerUp();
 80060a6:	f000 f8a5 	bl	80061f4 <ST7789H2_PowerUp>

    if (ST7789H2_Probe(Orientation) != BSP_ERROR_NONE)
 80060aa:	6838      	ldr	r0, [r7, #0]
 80060ac:	f000 f91c 	bl	80062e8 <ST7789H2_Probe>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d003      	beq.n	80060be <BSP_LCD_Init+0x5e>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80060b6:	f06f 0306 	mvn.w	r3, #6
 80060ba:	60fb      	str	r3, [r7, #12]
 80060bc:	e003      	b.n	80060c6 <BSP_LCD_Init+0x66>
    }
    else
    {
      ret = BSP_LCD_DisplayOn(Instance);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 f866 	bl	8006190 <BSP_LCD_DisplayOn>
 80060c4:	60f8      	str	r0, [r7, #12]
    }
  }

  return ret;
 80060c6:	68fb      	ldr	r3, [r7, #12]
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}
 80060d0:	20001258 	.word	0x20001258

080060d4 <MX_FMC_BANK1_Init>:
  * @brief  Initializes LCD IOs.
  * @param  hsram SRAM handle
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_FMC_BANK1_Init(SRAM_HandleTypeDef *hsram)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b082      	sub	sp, #8
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  static FMC_NORSRAM_TimingTypeDef  sram_timing = {0};

  /* SRAM device configuration */
  hsram->Init.DataAddressMux         = FMC_DATA_ADDRESS_MUX_DISABLE;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	60da      	str	r2, [r3, #12]
  hsram->Init.MemoryType             = FMC_MEMORY_TYPE_SRAM;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	611a      	str	r2, [r3, #16]
  hsram->Init.MemoryDataWidth        = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2210      	movs	r2, #16
 80060ec:	615a      	str	r2, [r3, #20]
  hsram->Init.BurstAccessMode        = FMC_BURST_ACCESS_MODE_DISABLE;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	619a      	str	r2, [r3, #24]
  hsram->Init.WaitSignalPolarity     = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	61da      	str	r2, [r3, #28]
  hsram->Init.WaitSignalActive       = FMC_WAIT_TIMING_BEFORE_WS;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	621a      	str	r2, [r3, #32]
  hsram->Init.WriteOperation         = FMC_WRITE_OPERATION_ENABLE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006106:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram->Init.WaitSignal             = FMC_WAIT_SIGNAL_DISABLE;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2200      	movs	r2, #0
 800610c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram->Init.ExtendedMode           = FMC_EXTENDED_MODE_DISABLE;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram->Init.AsynchronousWait       = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram->Init.WriteBurst             = FMC_WRITE_BURST_DISABLE;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram->Init.ContinuousClock        = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram->Init.WriteFifo              = FMC_WRITE_FIFO_DISABLE;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800612c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram->Init.PageSize               = FMC_PAGE_SIZE_NONE;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	641a      	str	r2, [r3, #64]	@ 0x40
  hsram->Init.NBLSetupTime           = FMC_NBL_SETUPTIME_0;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	645a      	str	r2, [r3, #68]	@ 0x44
  hsram->Init.MaxChipSelectPulse     = DISABLE;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  hsram->Init.MaxChipSelectPulseTime = 1;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2201      	movs	r2, #1
 8006146:	64da      	str	r2, [r3, #76]	@ 0x4c

  sram_timing.AddressSetupTime       = 10;
 8006148:	4b10      	ldr	r3, [pc, #64]	@ (800618c <MX_FMC_BANK1_Init+0xb8>)
 800614a:	220a      	movs	r2, #10
 800614c:	601a      	str	r2, [r3, #0]
  sram_timing.AddressHoldTime        = 7;
 800614e:	4b0f      	ldr	r3, [pc, #60]	@ (800618c <MX_FMC_BANK1_Init+0xb8>)
 8006150:	2207      	movs	r2, #7
 8006152:	605a      	str	r2, [r3, #4]
  sram_timing.DataSetupTime          = 7;
 8006154:	4b0d      	ldr	r3, [pc, #52]	@ (800618c <MX_FMC_BANK1_Init+0xb8>)
 8006156:	2207      	movs	r2, #7
 8006158:	609a      	str	r2, [r3, #8]
  sram_timing.DataHoldTime           = 2;
 800615a:	4b0c      	ldr	r3, [pc, #48]	@ (800618c <MX_FMC_BANK1_Init+0xb8>)
 800615c:	2202      	movs	r2, #2
 800615e:	60da      	str	r2, [r3, #12]
  sram_timing.BusTurnAroundDuration  = 4;
 8006160:	4b0a      	ldr	r3, [pc, #40]	@ (800618c <MX_FMC_BANK1_Init+0xb8>)
 8006162:	2204      	movs	r2, #4
 8006164:	611a      	str	r2, [r3, #16]
  sram_timing.CLKDivision            = 2;
 8006166:	4b09      	ldr	r3, [pc, #36]	@ (800618c <MX_FMC_BANK1_Init+0xb8>)
 8006168:	2202      	movs	r2, #2
 800616a:	615a      	str	r2, [r3, #20]
  sram_timing.DataLatency            = 2;
 800616c:	4b07      	ldr	r3, [pc, #28]	@ (800618c <MX_FMC_BANK1_Init+0xb8>)
 800616e:	2202      	movs	r2, #2
 8006170:	619a      	str	r2, [r3, #24]
  sram_timing.AccessMode             = FMC_ACCESS_MODE_A;
 8006172:	4b06      	ldr	r3, [pc, #24]	@ (800618c <MX_FMC_BANK1_Init+0xb8>)
 8006174:	2200      	movs	r2, #0
 8006176:	61da      	str	r2, [r3, #28]

  return HAL_SRAM_Init(hsram, &sram_timing, &sram_timing);
 8006178:	4a04      	ldr	r2, [pc, #16]	@ (800618c <MX_FMC_BANK1_Init+0xb8>)
 800617a:	4904      	ldr	r1, [pc, #16]	@ (800618c <MX_FMC_BANK1_Init+0xb8>)
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f00e faf3 	bl	8014768 <HAL_SRAM_Init>
 8006182:	4603      	mov	r3, r0
}
 8006184:	4618      	mov	r0, r3
 8006186:	3708      	adds	r7, #8
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}
 800618c:	20001268 	.word	0x20001268

08006190 <BSP_LCD_DisplayOn>:
  * @brief  Enables the display.
  * @param  Instance    LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_DisplayOn(uint32_t Instance)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8006198:	2300      	movs	r3, #0
 800619a:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d003      	beq.n	80061aa <BSP_LCD_DisplayOn+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80061a2:	f06f 0301 	mvn.w	r3, #1
 80061a6:	60fb      	str	r3, [r7, #12]
 80061a8:	e01b      	b.n	80061e2 <BSP_LCD_DisplayOn+0x52>
  }
  else if (Lcd_Drv[Instance]->DisplayOn != NULL)
 80061aa:	4a10      	ldr	r2, [pc, #64]	@ (80061ec <BSP_LCD_DisplayOn+0x5c>)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d011      	beq.n	80061dc <BSP_LCD_DisplayOn+0x4c>
  {
    if (Lcd_Drv[Instance]->DisplayOn(Lcd_CompObj[Instance]) != BSP_ERROR_NONE)
 80061b8:	4a0c      	ldr	r2, [pc, #48]	@ (80061ec <BSP_LCD_DisplayOn+0x5c>)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	490b      	ldr	r1, [pc, #44]	@ (80061f0 <BSP_LCD_DisplayOn+0x60>)
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80061ca:	4610      	mov	r0, r2
 80061cc:	4798      	blx	r3
 80061ce:	4603      	mov	r3, r0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d006      	beq.n	80061e2 <BSP_LCD_DisplayOn+0x52>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80061d4:	f06f 0304 	mvn.w	r3, #4
 80061d8:	60fb      	str	r3, [r7, #12]
 80061da:	e002      	b.n	80061e2 <BSP_LCD_DisplayOn+0x52>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80061dc:	f06f 030a 	mvn.w	r3, #10
 80061e0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80061e2:	68fb      	ldr	r3, [r7, #12]
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	200011fc 	.word	0x200011fc
 80061f0:	200011f8 	.word	0x200011f8

080061f4 <ST7789H2_PowerUp>:
/**
  * @brief  Reset ST7789H2 and activate backlight.
  * @retval None
  */
static void ST7789H2_PowerUp(void)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b088      	sub	sp, #32
 80061f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIOs clock */
  LCD_RESET_GPIO_CLK_ENABLE();
 80061fa:	4b37      	ldr	r3, [pc, #220]	@ (80062d8 <ST7789H2_PowerUp+0xe4>)
 80061fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006200:	4a35      	ldr	r2, [pc, #212]	@ (80062d8 <ST7789H2_PowerUp+0xe4>)
 8006202:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006206:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800620a:	4b33      	ldr	r3, [pc, #204]	@ (80062d8 <ST7789H2_PowerUp+0xe4>)
 800620c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006210:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006214:	60bb      	str	r3, [r7, #8]
 8006216:	68bb      	ldr	r3, [r7, #8]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8006218:	4b2f      	ldr	r3, [pc, #188]	@ (80062d8 <ST7789H2_PowerUp+0xe4>)
 800621a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800621e:	4a2e      	ldr	r2, [pc, #184]	@ (80062d8 <ST7789H2_PowerUp+0xe4>)
 8006220:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006224:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006228:	4b2b      	ldr	r3, [pc, #172]	@ (80062d8 <ST7789H2_PowerUp+0xe4>)
 800622a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800622e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006232:	607b      	str	r3, [r7, #4]
 8006234:	687b      	ldr	r3, [r7, #4]
  LCD_PWR_ON_GPIO_CLK_ENABLE();
 8006236:	4b28      	ldr	r3, [pc, #160]	@ (80062d8 <ST7789H2_PowerUp+0xe4>)
 8006238:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800623c:	4a26      	ldr	r2, [pc, #152]	@ (80062d8 <ST7789H2_PowerUp+0xe4>)
 800623e:	f043 0304 	orr.w	r3, r3, #4
 8006242:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006246:	4b24      	ldr	r3, [pc, #144]	@ (80062d8 <ST7789H2_PowerUp+0xe4>)
 8006248:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800624c:	f003 0304 	and.w	r3, r3, #4
 8006250:	603b      	str	r3, [r7, #0]
 8006252:	683b      	ldr	r3, [r7, #0]

  /* Initialize and configure the ST7789H2 power pin */
  gpio_init_structure.Pin       = LCD_PWR_ON_PIN;
 8006254:	2340      	movs	r3, #64	@ 0x40
 8006256:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8006258:	2301      	movs	r3, #1
 800625a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800625c:	2303      	movs	r3, #3
 800625e:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8006260:	2301      	movs	r3, #1
 8006262:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LCD_PWR_ON_GPIO_PORT, &gpio_init_structure);
 8006264:	f107 030c 	add.w	r3, r7, #12
 8006268:	4619      	mov	r1, r3
 800626a:	481c      	ldr	r0, [pc, #112]	@ (80062dc <ST7789H2_PowerUp+0xe8>)
 800626c:	f004 f808 	bl	800a280 <HAL_GPIO_Init>

  /* Power on the ST7789H2 */
  HAL_GPIO_WritePin(LCD_PWR_ON_GPIO_PORT, LCD_PWR_ON_PIN, GPIO_PIN_RESET);
 8006270:	2200      	movs	r2, #0
 8006272:	2140      	movs	r1, #64	@ 0x40
 8006274:	4819      	ldr	r0, [pc, #100]	@ (80062dc <ST7789H2_PowerUp+0xe8>)
 8006276:	f004 fa35 	bl	800a6e4 <HAL_GPIO_WritePin>

  /* Initialize and configure the ST7789H2 reset pin */
  gpio_init_structure.Pin       = LCD_RESET_PIN;
 800627a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800627e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT, &gpio_init_structure);
 8006280:	f107 030c 	add.w	r3, r7, #12
 8006284:	4619      	mov	r1, r3
 8006286:	4816      	ldr	r0, [pc, #88]	@ (80062e0 <ST7789H2_PowerUp+0xec>)
 8006288:	f003 fffa 	bl	800a280 <HAL_GPIO_Init>

  /* Reset the ST7789H2 */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_RESET);
 800628c:	2200      	movs	r2, #0
 800628e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006292:	4813      	ldr	r0, [pc, #76]	@ (80062e0 <ST7789H2_PowerUp+0xec>)
 8006294:	f004 fa26 	bl	800a6e4 <HAL_GPIO_WritePin>
  HAL_Delay(1); /* wait at least 10us according ST7789H2 datasheet */
 8006298:	2001      	movs	r0, #1
 800629a:	f001 fdcd 	bl	8007e38 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_SET);
 800629e:	2201      	movs	r2, #1
 80062a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80062a4:	480e      	ldr	r0, [pc, #56]	@ (80062e0 <ST7789H2_PowerUp+0xec>)
 80062a6:	f004 fa1d 	bl	800a6e4 <HAL_GPIO_WritePin>
  HAL_Delay(120); /* wait maximum 120ms according ST7789H2 datasheet */
 80062aa:	2078      	movs	r0, #120	@ 0x78
 80062ac:	f001 fdc4 	bl	8007e38 <HAL_Delay>

  /* Initialize GPIO for backlight control and enable backlight */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;
 80062b0:	2308      	movs	r3, #8
 80062b2:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull      = GPIO_PULLDOWN;
 80062b4:	2302      	movs	r3, #2
 80062b6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 80062b8:	f107 030c 	add.w	r3, r7, #12
 80062bc:	4619      	mov	r1, r3
 80062be:	4809      	ldr	r0, [pc, #36]	@ (80062e4 <ST7789H2_PowerUp+0xf0>)
 80062c0:	f003 ffde 	bl	800a280 <HAL_GPIO_Init>

  /* Backlight control signal assertion */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 80062c4:	2201      	movs	r2, #1
 80062c6:	2108      	movs	r1, #8
 80062c8:	4806      	ldr	r0, [pc, #24]	@ (80062e4 <ST7789H2_PowerUp+0xf0>)
 80062ca:	f004 fa0b 	bl	800a6e4 <HAL_GPIO_WritePin>
}
 80062ce:	bf00      	nop
 80062d0:	3720      	adds	r7, #32
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}
 80062d6:	bf00      	nop
 80062d8:	44020c00 	.word	0x44020c00
 80062dc:	42020800 	.word	0x42020800
 80062e0:	42021c00 	.word	0x42021c00
 80062e4:	42022000 	.word	0x42022000

080062e8 <ST7789H2_Probe>:
  * @param  Orientation LCD_ORIENTATION_PORTRAIT, LCD_ORIENTATION_LANDSCAPE,
  *                     LCD_ORIENTATION_PORTRAIT_ROT180 or LCD_ORIENTATION_LANDSCAPE_ROT180.
  * @retval BSP status.
  */
static int32_t ST7789H2_Probe(uint32_t Orientation)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b08c      	sub	sp, #48	@ 0x30
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  ST7789H2_IO_t            IOCtx;
  uint32_t                 st7789h2_id;
  static ST7789H2_Object_t ST7789H2Obj;

  /* Configure the LCD driver */
  IOCtx.Address     = LCD_FMC_ADDRESS;
 80062f0:	2301      	movs	r3, #1
 80062f2:	833b      	strh	r3, [r7, #24]
  IOCtx.Init        = LCD_FMC_Init;
 80062f4:	4b24      	ldr	r3, [pc, #144]	@ (8006388 <ST7789H2_Probe+0xa0>)
 80062f6:	613b      	str	r3, [r7, #16]
  IOCtx.DeInit      = LCD_FMC_DeInit;
 80062f8:	4b24      	ldr	r3, [pc, #144]	@ (800638c <ST7789H2_Probe+0xa4>)
 80062fa:	617b      	str	r3, [r7, #20]
  IOCtx.ReadReg     = LCD_FMC_ReadReg16;
 80062fc:	4b24      	ldr	r3, [pc, #144]	@ (8006390 <ST7789H2_Probe+0xa8>)
 80062fe:	623b      	str	r3, [r7, #32]
  IOCtx.WriteReg    = LCD_FMC_WriteReg16;
 8006300:	4b24      	ldr	r3, [pc, #144]	@ (8006394 <ST7789H2_Probe+0xac>)
 8006302:	61fb      	str	r3, [r7, #28]
  IOCtx.SendData    = LCD_FMC_Send;
 8006304:	4b24      	ldr	r3, [pc, #144]	@ (8006398 <ST7789H2_Probe+0xb0>)
 8006306:	627b      	str	r3, [r7, #36]	@ 0x24
  IOCtx.GetTick     = LCD_FMC_GetTick;
 8006308:	4b24      	ldr	r3, [pc, #144]	@ (800639c <ST7789H2_Probe+0xb4>)
 800630a:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (ST7789H2_RegisterBusIO(&ST7789H2Obj, &IOCtx) != ST7789H2_OK)
 800630c:	f107 0310 	add.w	r3, r7, #16
 8006310:	4619      	mov	r1, r3
 8006312:	4823      	ldr	r0, [pc, #140]	@ (80063a0 <ST7789H2_Probe+0xb8>)
 8006314:	f7fc fe08 	bl	8002f28 <ST7789H2_RegisterBusIO>
 8006318:	4603      	mov	r3, r0
 800631a:	2b00      	cmp	r3, #0
 800631c:	d003      	beq.n	8006326 <ST7789H2_Probe+0x3e>
  {
    status = BSP_ERROR_BUS_FAILURE;
 800631e:	f06f 0307 	mvn.w	r3, #7
 8006322:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006324:	e02a      	b.n	800637c <ST7789H2_Probe+0x94>
  }
  else if (ST7789H2_ReadID(&ST7789H2Obj, &st7789h2_id) != ST7789H2_OK)
 8006326:	f107 030c 	add.w	r3, r7, #12
 800632a:	4619      	mov	r1, r3
 800632c:	481c      	ldr	r0, [pc, #112]	@ (80063a0 <ST7789H2_Probe+0xb8>)
 800632e:	f7fd f8ca 	bl	80034c6 <ST7789H2_ReadID>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d003      	beq.n	8006340 <ST7789H2_Probe+0x58>
  {
    status = BSP_ERROR_COMPONENT_FAILURE;
 8006338:	f06f 0304 	mvn.w	r3, #4
 800633c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800633e:	e01d      	b.n	800637c <ST7789H2_Probe+0x94>
  }
  else if (st7789h2_id != ST7789H2_ID)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2b85      	cmp	r3, #133	@ 0x85
 8006344:	d003      	beq.n	800634e <ST7789H2_Probe+0x66>
  {
    status = BSP_ERROR_UNKNOWN_COMPONENT;
 8006346:	f06f 0306 	mvn.w	r3, #6
 800634a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800634c:	e016      	b.n	800637c <ST7789H2_Probe+0x94>
  }
  else
  {
    Lcd_CompObj[0] = &ST7789H2Obj;
 800634e:	4b15      	ldr	r3, [pc, #84]	@ (80063a4 <ST7789H2_Probe+0xbc>)
 8006350:	4a13      	ldr	r2, [pc, #76]	@ (80063a0 <ST7789H2_Probe+0xb8>)
 8006352:	601a      	str	r2, [r3, #0]
    Lcd_Drv[0] = (LCD_Drv_t *) &ST7789H2_Driver;
 8006354:	4b14      	ldr	r3, [pc, #80]	@ (80063a8 <ST7789H2_Probe+0xc0>)
 8006356:	4a15      	ldr	r2, [pc, #84]	@ (80063ac <ST7789H2_Probe+0xc4>)
 8006358:	601a      	str	r2, [r3, #0]

    if (Lcd_Drv[0]->Init(Lcd_CompObj[0], ST7789H2_FORMAT_RBG565, Orientation) < 0)
 800635a:	4b13      	ldr	r3, [pc, #76]	@ (80063a8 <ST7789H2_Probe+0xc0>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a10      	ldr	r2, [pc, #64]	@ (80063a4 <ST7789H2_Probe+0xbc>)
 8006362:	6810      	ldr	r0, [r2, #0]
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	2105      	movs	r1, #5
 8006368:	4798      	blx	r3
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	da03      	bge.n	8006378 <ST7789H2_Probe+0x90>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 8006370:	f06f 0304 	mvn.w	r3, #4
 8006374:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006376:	e001      	b.n	800637c <ST7789H2_Probe+0x94>
    }
    else
    {
      status = BSP_ERROR_NONE;
 8006378:	2300      	movs	r3, #0
 800637a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }

  return status;
 800637c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800637e:	4618      	mov	r0, r3
 8006380:	3730      	adds	r7, #48	@ 0x30
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}
 8006386:	bf00      	nop
 8006388:	080063b1 	.word	0x080063b1
 800638c:	08006409 	.word	0x08006409
 8006390:	080064ad 	.word	0x080064ad
 8006394:	0800642d 	.word	0x0800642d
 8006398:	08006531 	.word	0x08006531
 800639c:	08006597 	.word	0x08006597
 80063a0:	20001288 	.word	0x20001288
 80063a4:	200011f8 	.word	0x200011f8
 80063a8:	200011fc 	.word	0x200011fc
 80063ac:	2000007c 	.word	0x2000007c

080063b0 <LCD_FMC_Init>:
/**
  * @brief  Initialize FMC.
  * @retval BSP status.
  */
static int32_t LCD_FMC_Init(void)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b082      	sub	sp, #8
 80063b4:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 80063b6:	2300      	movs	r3, #0
 80063b8:	607b      	str	r3, [r7, #4]

  hlcd_sram[0].Instance    = FMC_NORSRAM_DEVICE;
 80063ba:	4b10      	ldr	r3, [pc, #64]	@ (80063fc <LCD_FMC_Init+0x4c>)
 80063bc:	4a10      	ldr	r2, [pc, #64]	@ (8006400 <LCD_FMC_Init+0x50>)
 80063be:	601a      	str	r2, [r3, #0]
  hlcd_sram[0].Extended    = FMC_NORSRAM_EXTENDED_DEVICE;
 80063c0:	4b0e      	ldr	r3, [pc, #56]	@ (80063fc <LCD_FMC_Init+0x4c>)
 80063c2:	4a10      	ldr	r2, [pc, #64]	@ (8006404 <LCD_FMC_Init+0x54>)
 80063c4:	605a      	str	r2, [r3, #4]
  hlcd_sram[0].Init.NSBank = FMC_NORSRAM_BANK1;
 80063c6:	4b0d      	ldr	r3, [pc, #52]	@ (80063fc <LCD_FMC_Init+0x4c>)
 80063c8:	2200      	movs	r2, #0
 80063ca:	609a      	str	r2, [r3, #8]

  if (HAL_SRAM_GetState(&hlcd_sram[0]) == HAL_SRAM_STATE_RESET)
 80063cc:	480b      	ldr	r0, [pc, #44]	@ (80063fc <LCD_FMC_Init+0x4c>)
 80063ce:	f00e fa4c 	bl	801486a <HAL_SRAM_GetState>
 80063d2:	4603      	mov	r3, r0
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d10b      	bne.n	80063f0 <LCD_FMC_Init+0x40>
      }
    }
    if (status == BSP_ERROR_NONE)
#else
    /* Init the FMC Msp */
    FMC_BANK1_MspInit(&hlcd_sram[0]);
 80063d8:	4808      	ldr	r0, [pc, #32]	@ (80063fc <LCD_FMC_Init+0x4c>)
 80063da:	f000 f8e3 	bl	80065a4 <FMC_BANK1_MspInit>
#endif /* (USE_HAL_SRAM_REGISTER_CALLBACKS == 1) */
    {
      if (MX_FMC_BANK1_Init(&hlcd_sram[0]) != HAL_OK)
 80063de:	4807      	ldr	r0, [pc, #28]	@ (80063fc <LCD_FMC_Init+0x4c>)
 80063e0:	f7ff fe78 	bl	80060d4 <MX_FMC_BANK1_Init>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d002      	beq.n	80063f0 <LCD_FMC_Init+0x40>
      {
        status = BSP_ERROR_BUS_FAILURE;
 80063ea:	f06f 0307 	mvn.w	r3, #7
 80063ee:	607b      	str	r3, [r7, #4]
      }
    }
  }

  return status;
 80063f0:	687b      	ldr	r3, [r7, #4]
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3708      	adds	r7, #8
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
 80063fa:	bf00      	nop
 80063fc:	20001200 	.word	0x20001200
 8006400:	47000400 	.word	0x47000400
 8006404:	47000504 	.word	0x47000504

08006408 <LCD_FMC_DeInit>:
/**
  * @brief  DeInitialize BSP FMC.
  * @retval BSP status.
  */
static int32_t LCD_FMC_DeInit(void)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b082      	sub	sp, #8
 800640c:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 800640e:	2300      	movs	r3, #0
 8006410:	607b      	str	r3, [r7, #4]

#if (USE_HAL_SRAM_REGISTER_CALLBACKS == 0)
  FMC_BANK1_MspDeInit(&hlcd_sram[0]);
 8006412:	4805      	ldr	r0, [pc, #20]	@ (8006428 <LCD_FMC_DeInit+0x20>)
 8006414:	f000 f95a 	bl	80066cc <FMC_BANK1_MspDeInit>
#endif /* (USE_HAL_SRAM_REGISTER_CALLBACKS == 0) */

  /* De-Init the FMC */
  (void)HAL_SRAM_DeInit(&hlcd_sram[0]);
 8006418:	4803      	ldr	r0, [pc, #12]	@ (8006428 <LCD_FMC_DeInit+0x20>)
 800641a:	f00e f9f5 	bl	8014808 <HAL_SRAM_DeInit>

  return status;
 800641e:	687b      	ldr	r3, [r7, #4]
}
 8006420:	4618      	mov	r0, r3
 8006422:	3708      	adds	r7, #8
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}
 8006428:	20001200 	.word	0x20001200

0800642c <LCD_FMC_WriteReg16>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status.
  */
static int32_t LCD_FMC_WriteReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint32_t Length)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	60ba      	str	r2, [r7, #8]
 8006434:	607b      	str	r3, [r7, #4]
 8006436:	4603      	mov	r3, r0
 8006438:	81fb      	strh	r3, [r7, #14]
 800643a:	460b      	mov	r3, r1
 800643c:	81bb      	strh	r3, [r7, #12]
  int32_t  ret = BSP_ERROR_NONE;
 800643e:	2300      	movs	r3, #0
 8006440:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 8006442:	2300      	movs	r3, #0
 8006444:	613b      	str	r3, [r7, #16]

  if ((DevAddr != LCD_FMC_ADDRESS) || (pData == NULL) || (Length == 0U))
 8006446:	89fb      	ldrh	r3, [r7, #14]
 8006448:	2b01      	cmp	r3, #1
 800644a:	d105      	bne.n	8006458 <LCD_FMC_WriteReg16+0x2c>
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d002      	beq.n	8006458 <LCD_FMC_WriteReg16+0x2c>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d103      	bne.n	8006460 <LCD_FMC_WriteReg16+0x34>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006458:	f06f 0301 	mvn.w	r3, #1
 800645c:	617b      	str	r3, [r7, #20]
 800645e:	e01c      	b.n	800649a <LCD_FMC_WriteReg16+0x6e>
  }
  else
  {
    /* Write register address */
    *(uint16_t *)LCD_REGISTER_ADDR = Reg;
 8006460:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8006464:	89bb      	ldrh	r3, [r7, #12]
 8006466:	8013      	strh	r3, [r2, #0]
    while (i < (2U * Length))
 8006468:	e012      	b.n	8006490 <LCD_FMC_WriteReg16+0x64>
    {
      /* Write register value */
      *(uint16_t *)LCD_DATA_ADDR = (((uint16_t)pData[i + 1U] << 8U) & 0xFF00U) | ((uint16_t)pData[i] & 0x00FFU);
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	3301      	adds	r3, #1
 800646e:	68ba      	ldr	r2, [r7, #8]
 8006470:	4413      	add	r3, r2
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	021b      	lsls	r3, r3, #8
 8006476:	b29b      	uxth	r3, r3
 8006478:	68b9      	ldr	r1, [r7, #8]
 800647a:	693a      	ldr	r2, [r7, #16]
 800647c:	440a      	add	r2, r1
 800647e:	7812      	ldrb	r2, [r2, #0]
 8006480:	4611      	mov	r1, r2
 8006482:	4a09      	ldr	r2, [pc, #36]	@ (80064a8 <LCD_FMC_WriteReg16+0x7c>)
 8006484:	430b      	orrs	r3, r1
 8006486:	b29b      	uxth	r3, r3
 8006488:	8013      	strh	r3, [r2, #0]
      /* Update data pointer */
      i += 2U;
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	3302      	adds	r3, #2
 800648e:	613b      	str	r3, [r7, #16]
    while (i < (2U * Length))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	005b      	lsls	r3, r3, #1
 8006494:	693a      	ldr	r2, [r7, #16]
 8006496:	429a      	cmp	r2, r3
 8006498:	d3e7      	bcc.n	800646a <LCD_FMC_WriteReg16+0x3e>
    }
  }

  /* BSP status */
  return ret;
 800649a:	697b      	ldr	r3, [r7, #20]
}
 800649c:	4618      	mov	r0, r3
 800649e:	371c      	adds	r7, #28
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr
 80064a8:	60000002 	.word	0x60000002

080064ac <LCD_FMC_ReadReg16>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status.
  */
static int32_t LCD_FMC_ReadReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint32_t Length)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b089      	sub	sp, #36	@ 0x24
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	60ba      	str	r2, [r7, #8]
 80064b4:	607b      	str	r3, [r7, #4]
 80064b6:	4603      	mov	r3, r0
 80064b8:	81fb      	strh	r3, [r7, #14]
 80064ba:	460b      	mov	r3, r1
 80064bc:	81bb      	strh	r3, [r7, #12]
  int32_t  ret = BSP_ERROR_NONE;
 80064be:	2300      	movs	r3, #0
 80064c0:	61fb      	str	r3, [r7, #28]
  uint32_t i = 0;
 80064c2:	2300      	movs	r3, #0
 80064c4:	61bb      	str	r3, [r7, #24]
  uint16_t tmp;

  if ((DevAddr != LCD_FMC_ADDRESS) || (pData == NULL) || (Length == 0U))
 80064c6:	89fb      	ldrh	r3, [r7, #14]
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d105      	bne.n	80064d8 <LCD_FMC_ReadReg16+0x2c>
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d002      	beq.n	80064d8 <LCD_FMC_ReadReg16+0x2c>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d103      	bne.n	80064e0 <LCD_FMC_ReadReg16+0x34>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80064d8:	f06f 0301 	mvn.w	r3, #1
 80064dc:	61fb      	str	r3, [r7, #28]
 80064de:	e01e      	b.n	800651e <LCD_FMC_ReadReg16+0x72>
  }
  else
  {
    /* Write register address */
    *(uint16_t *)LCD_REGISTER_ADDR = Reg;
 80064e0:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 80064e4:	89bb      	ldrh	r3, [r7, #12]
 80064e6:	8013      	strh	r3, [r2, #0]
    while (i < (2U * Length))
 80064e8:	e014      	b.n	8006514 <LCD_FMC_ReadReg16+0x68>
    {
      tmp = *(uint16_t *)LCD_DATA_ADDR;
 80064ea:	4b10      	ldr	r3, [pc, #64]	@ (800652c <LCD_FMC_ReadReg16+0x80>)
 80064ec:	881b      	ldrh	r3, [r3, #0]
 80064ee:	82fb      	strh	r3, [r7, #22]
      pData[i]    = (uint8_t) tmp;
 80064f0:	68ba      	ldr	r2, [r7, #8]
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	4413      	add	r3, r2
 80064f6:	8afa      	ldrh	r2, [r7, #22]
 80064f8:	b2d2      	uxtb	r2, r2
 80064fa:	701a      	strb	r2, [r3, #0]
      pData[i + 1U] = (uint8_t)(tmp >> 8U);
 80064fc:	8afb      	ldrh	r3, [r7, #22]
 80064fe:	0a1b      	lsrs	r3, r3, #8
 8006500:	b299      	uxth	r1, r3
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	3301      	adds	r3, #1
 8006506:	68ba      	ldr	r2, [r7, #8]
 8006508:	4413      	add	r3, r2
 800650a:	b2ca      	uxtb	r2, r1
 800650c:	701a      	strb	r2, [r3, #0]
      /* Update data pointer */
      i += 2U;
 800650e:	69bb      	ldr	r3, [r7, #24]
 8006510:	3302      	adds	r3, #2
 8006512:	61bb      	str	r3, [r7, #24]
    while (i < (2U * Length))
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	005b      	lsls	r3, r3, #1
 8006518:	69ba      	ldr	r2, [r7, #24]
 800651a:	429a      	cmp	r2, r3
 800651c:	d3e5      	bcc.n	80064ea <LCD_FMC_ReadReg16+0x3e>
    }
  }

  /* BSP status */
  return ret;
 800651e:	69fb      	ldr	r3, [r7, #28]
}
 8006520:	4618      	mov	r0, r3
 8006522:	3724      	adds	r7, #36	@ 0x24
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr
 800652c:	60000002 	.word	0x60000002

08006530 <LCD_FMC_Send>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status.
  */
static int32_t LCD_FMC_Send(uint8_t *pData, uint32_t Length)
{
 8006530:	b480      	push	{r7}
 8006532:	b085      	sub	sp, #20
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
 8006538:	6039      	str	r1, [r7, #0]
  int32_t  ret = BSP_ERROR_NONE;
 800653a:	2300      	movs	r3, #0
 800653c:	60fb      	str	r3, [r7, #12]
  uint32_t i = 0;
 800653e:	2300      	movs	r3, #0
 8006540:	60bb      	str	r3, [r7, #8]

  if ((pData == NULL) || (Length == 0U))
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d002      	beq.n	800654e <LCD_FMC_Send+0x1e>
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d117      	bne.n	800657e <LCD_FMC_Send+0x4e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800654e:	f06f 0301 	mvn.w	r3, #1
 8006552:	60fb      	str	r3, [r7, #12]
 8006554:	e018      	b.n	8006588 <LCD_FMC_Send+0x58>
  else
  {
    while (i < (2U * Length))
    {
      /* Send value */
      *(uint16_t *)LCD_REGISTER_ADDR = (((uint16_t)pData[i + 1U] << 8U) & 0xFF00U) | ((uint16_t)pData[i] & 0x00FFU);
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	3301      	adds	r3, #1
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	4413      	add	r3, r2
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	021b      	lsls	r3, r3, #8
 8006562:	b29b      	uxth	r3, r3
 8006564:	6879      	ldr	r1, [r7, #4]
 8006566:	68ba      	ldr	r2, [r7, #8]
 8006568:	440a      	add	r2, r1
 800656a:	7812      	ldrb	r2, [r2, #0]
 800656c:	4611      	mov	r1, r2
 800656e:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8006572:	430b      	orrs	r3, r1
 8006574:	b29b      	uxth	r3, r3
 8006576:	8013      	strh	r3, [r2, #0]
      /* Update data pointer */
      i += 2U;
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	3302      	adds	r3, #2
 800657c:	60bb      	str	r3, [r7, #8]
    while (i < (2U * Length))
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	005b      	lsls	r3, r3, #1
 8006582:	68ba      	ldr	r2, [r7, #8]
 8006584:	429a      	cmp	r2, r3
 8006586:	d3e6      	bcc.n	8006556 <LCD_FMC_Send+0x26>
    }
  }

  /* BSP status */
  return ret;
 8006588:	68fb      	ldr	r3, [r7, #12]
}
 800658a:	4618      	mov	r0, r3
 800658c:	3714      	adds	r7, #20
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr

08006596 <LCD_FMC_GetTick>:
/**
  * @brief  Provide a tick value in millisecond.
  * @retval Tick value.
  */
static int32_t LCD_FMC_GetTick(void)
{
 8006596:	b580      	push	{r7, lr}
 8006598:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 800659a:	f001 fc41 	bl	8007e20 <HAL_GetTick>
 800659e:	4603      	mov	r3, r0
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <FMC_BANK1_MspInit>:

/**
  * @brief  Initializes FMC_BANK1 MSP.
  */
static void FMC_BANK1_MspInit(SRAM_HandleTypeDef *hsram)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b08c      	sub	sp, #48	@ 0x30
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsram);

  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80065ac:	4b42      	ldr	r3, [pc, #264]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 80065ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065b2:	4a41      	ldr	r2, [pc, #260]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 80065b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80065bc:	4b3e      	ldr	r3, [pc, #248]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 80065be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065c6:	61bb      	str	r3, [r7, #24]
 80065c8:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80065ca:	4b3b      	ldr	r3, [pc, #236]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 80065cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065d0:	4a39      	ldr	r2, [pc, #228]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 80065d2:	f043 0304 	orr.w	r3, r3, #4
 80065d6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80065da:	4b37      	ldr	r3, [pc, #220]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 80065dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065e0:	f003 0304 	and.w	r3, r3, #4
 80065e4:	617b      	str	r3, [r7, #20]
 80065e6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80065e8:	4b33      	ldr	r3, [pc, #204]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 80065ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065ee:	4a32      	ldr	r2, [pc, #200]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 80065f0:	f043 0308 	orr.w	r3, r3, #8
 80065f4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80065f8:	4b2f      	ldr	r3, [pc, #188]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 80065fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065fe:	f003 0308 	and.w	r3, r3, #8
 8006602:	613b      	str	r3, [r7, #16]
 8006604:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006606:	4b2c      	ldr	r3, [pc, #176]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 8006608:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800660c:	4a2a      	ldr	r2, [pc, #168]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 800660e:	f043 0310 	orr.w	r3, r3, #16
 8006612:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006616:	4b28      	ldr	r3, [pc, #160]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 8006618:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800661c:	f003 0310 	and.w	r3, r3, #16
 8006620:	60fb      	str	r3, [r7, #12]
 8006622:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8006624:	4b24      	ldr	r3, [pc, #144]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 8006626:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800662a:	4a23      	ldr	r2, [pc, #140]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 800662c:	f043 0320 	orr.w	r3, r3, #32
 8006630:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006634:	4b20      	ldr	r3, [pc, #128]	@ (80066b8 <FMC_BANK1_MspInit+0x114>)
 8006636:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800663a:	f003 0320 	and.w	r3, r3, #32
 800663e:	60bb      	str	r3, [r7, #8]
 8006640:	68bb      	ldr	r3, [r7, #8]

  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8006642:	2302      	movs	r3, #2
 8006644:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8006646:	2303      	movs	r3, #3
 8006648:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = GPIO_AF9_FMC;
 800664a:	2309      	movs	r3, #9
 800664c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800664e:	2301      	movs	r3, #1
 8006650:	627b      	str	r3, [r7, #36]	@ 0x24

  /*## NE configuration #######*/
  /* NE1 : LCD */
  gpio_init_structure.Pin = GPIO_PIN_7;
 8006652:	2380      	movs	r3, #128	@ 0x80
 8006654:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8006656:	f107 031c 	add.w	r3, r7, #28
 800665a:	4619      	mov	r1, r3
 800665c:	4817      	ldr	r0, [pc, #92]	@ (80066bc <FMC_BANK1_MspInit+0x118>)
 800665e:	f003 fe0f 	bl	800a280 <HAL_GPIO_Init>

  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8006662:	230c      	movs	r3, #12
 8006664:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8006666:	2300      	movs	r3, #0
 8006668:	627b      	str	r3, [r7, #36]	@ 0x24

  /*## NOE and NWE configuration #######*/
  gpio_init_structure.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 800666a:	2330      	movs	r3, #48	@ 0x30
 800666c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800666e:	f107 031c 	add.w	r3, r7, #28
 8006672:	4619      	mov	r1, r3
 8006674:	4812      	ldr	r0, [pc, #72]	@ (80066c0 <FMC_BANK1_MspInit+0x11c>)
 8006676:	f003 fe03 	bl	800a280 <HAL_GPIO_Init>

  /*## RS configuration #######*/
  gpio_init_structure.Pin = GPIO_PIN_0;
 800667a:	2301      	movs	r3, #1
 800667c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800667e:	f107 031c 	add.w	r3, r7, #28
 8006682:	4619      	mov	r1, r3
 8006684:	480f      	ldr	r0, [pc, #60]	@ (80066c4 <FMC_BANK1_MspInit+0x120>)
 8006686:	f003 fdfb 	bl	800a280 <HAL_GPIO_Init>

  /*## Data Bus #######*/
  /* GPIOD configuration */
  gpio_init_structure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_8 | GPIO_PIN_9 | \
 800668a:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800668e:	61fb      	str	r3, [r7, #28]
                            GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8006690:	f107 031c 	add.w	r3, r7, #28
 8006694:	4619      	mov	r1, r3
 8006696:	480a      	ldr	r0, [pc, #40]	@ (80066c0 <FMC_BANK1_MspInit+0x11c>)
 8006698:	f003 fdf2 	bl	800a280 <HAL_GPIO_Init>

  /* GPIOE configuration */
  gpio_init_structure.Pin = GPIO_PIN_7  | GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 | \
 800669c:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80066a0:	61fb      	str	r3, [r7, #28]
                            GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | \
                            GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80066a2:	f107 031c 	add.w	r3, r7, #28
 80066a6:	4619      	mov	r1, r3
 80066a8:	4807      	ldr	r0, [pc, #28]	@ (80066c8 <FMC_BANK1_MspInit+0x124>)
 80066aa:	f003 fde9 	bl	800a280 <HAL_GPIO_Init>
}
 80066ae:	bf00      	nop
 80066b0:	3730      	adds	r7, #48	@ 0x30
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	44020c00 	.word	0x44020c00
 80066bc:	42020800 	.word	0x42020800
 80066c0:	42020c00 	.word	0x42020c00
 80066c4:	42021400 	.word	0x42021400
 80066c8:	42021000 	.word	0x42021000

080066cc <FMC_BANK1_MspDeInit>:

/**
  * @brief  Initializes FMC_BANK1 MSP.
  */
static void FMC_BANK1_MspDeInit(SRAM_HandleTypeDef *hsram)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b088      	sub	sp, #32
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsram);

  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_7;
 80066d4:	2380      	movs	r3, #128	@ 0x80
 80066d6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(GPIOC, gpio_init_structure.Pin);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	4619      	mov	r1, r3
 80066dc:	4812      	ldr	r0, [pc, #72]	@ (8006728 <FMC_BANK1_MspDeInit+0x5c>)
 80066de:	f003 ff2d 	bl	800a53c <HAL_GPIO_DeInit>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | \
 80066e2:	f24c 7333 	movw	r3, #50995	@ 0xc733
 80066e6:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;

  HAL_GPIO_DeInit(GPIOD, gpio_init_structure.Pin);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	4619      	mov	r1, r3
 80066ec:	480f      	ldr	r0, [pc, #60]	@ (800672c <FMC_BANK1_MspDeInit+0x60>)
 80066ee:	f003 ff25 	bl	800a53c <HAL_GPIO_DeInit>

  /* GPIOE configuration */
  gpio_init_structure.Pin   = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
 80066f2:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80066f6:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_DeInit(GPIOE, gpio_init_structure.Pin);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	4619      	mov	r1, r3
 80066fc:	480c      	ldr	r0, [pc, #48]	@ (8006730 <FMC_BANK1_MspDeInit+0x64>)
 80066fe:	f003 ff1d 	bl	800a53c <HAL_GPIO_DeInit>

  /* GPIOF configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0;
 8006702:	2301      	movs	r3, #1
 8006704:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(GPIOF, gpio_init_structure.Pin);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	4619      	mov	r1, r3
 800670a:	480a      	ldr	r0, [pc, #40]	@ (8006734 <FMC_BANK1_MspDeInit+0x68>)
 800670c:	f003 ff16 	bl	800a53c <HAL_GPIO_DeInit>

  /* Disable FMC clock */
  __HAL_RCC_FMC_CLK_DISABLE();
 8006710:	4b09      	ldr	r3, [pc, #36]	@ (8006738 <FMC_BANK1_MspDeInit+0x6c>)
 8006712:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006716:	4a08      	ldr	r2, [pc, #32]	@ (8006738 <FMC_BANK1_MspDeInit+0x6c>)
 8006718:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800671c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006720:	bf00      	nop
 8006722:	3720      	adds	r7, #32
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}
 8006728:	42020800 	.word	0x42020800
 800672c:	42020c00 	.word	0x42020c00
 8006730:	42021000 	.word	0x42021000
 8006734:	42021400 	.word	0x42021400
 8006738:	44020c00 	.word	0x44020c00

0800673c <BSP_OSPI_NOR_Init>:
  * @param  Instance   OSPI Instance
  * @param  Init       OSPI Init structure
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_Init(uint32_t Instance, BSP_OSPI_NOR_Init_t *Init)
{
 800673c:	b590      	push	{r4, r7, lr}
 800673e:	b095      	sub	sp, #84	@ 0x54
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
 8006744:	6039      	str	r1, [r7, #0]
  int32_t ret;
  BSP_OSPI_NOR_Info_t pInfo;
  MX_OSPI_InitTypeDef ospi_init;

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d003      	beq.n	8006754 <BSP_OSPI_NOR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800674c:	f06f 0301 	mvn.w	r3, #1
 8006750:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006752:	e083      	b.n	800685c <BSP_OSPI_NOR_Init+0x120>
  }
  else
  {
    /* Check if the instance is already initialized */
    if (Ospi_Nor_Ctx[Instance].IsInitialized == OSPI_ACCESS_NONE)
 8006754:	4944      	ldr	r1, [pc, #272]	@ (8006868 <BSP_OSPI_NOR_Init+0x12c>)
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	4613      	mov	r3, r2
 800675a:	005b      	lsls	r3, r3, #1
 800675c:	4413      	add	r3, r2
 800675e:	440b      	add	r3, r1
 8006760:	781b      	ldrb	r3, [r3, #0]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d178      	bne.n	8006858 <BSP_OSPI_NOR_Init+0x11c>
    {
#if (USE_HAL_XSPI_REGISTER_CALLBACKS == 0)
      /* Msp OSPI initialization */
      OSPI_NOR_MspInit(&hospi_nor[Instance]);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	225c      	movs	r2, #92	@ 0x5c
 800676a:	fb02 f303 	mul.w	r3, r2, r3
 800676e:	4a3f      	ldr	r2, [pc, #252]	@ (800686c <BSP_OSPI_NOR_Init+0x130>)
 8006770:	4413      	add	r3, r2
 8006772:	4618      	mov	r0, r3
 8006774:	f000 f94e 	bl	8006a14 <OSPI_NOR_MspInit>
        }
      }
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */

      /* Get Flash information of one memory */
      (void)MX25LM51245G_GetFlashInfo(&pInfo);
 8006778:	f107 031c 	add.w	r3, r7, #28
 800677c:	4618      	mov	r0, r3
 800677e:	f7fc f83e 	bl	80027fe <MX25LM51245G_GetFlashInfo>

      /* Fill config structure */
      ospi_init.ClockPrescaler = 1;
 8006782:	2301      	movs	r3, #1
 8006784:	613b      	str	r3, [r7, #16]
      ospi_init.MemorySize     = (uint32_t)POSITION_VAL((uint32_t)pInfo.FlashSize);
 8006786:	69fb      	ldr	r3, [r7, #28]
 8006788:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800678a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800678c:	fa93 f3a3 	rbit	r3, r3
 8006790:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006792:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006794:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006796:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006798:	2b00      	cmp	r3, #0
 800679a:	d101      	bne.n	80067a0 <BSP_OSPI_NOR_Init+0x64>
    return 32U;
 800679c:	2320      	movs	r3, #32
 800679e:	e003      	b.n	80067a8 <BSP_OSPI_NOR_Init+0x6c>
  return __builtin_clz(value);
 80067a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067a2:	fab3 f383 	clz	r3, r3
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	60fb      	str	r3, [r7, #12]
      ospi_init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 80067aa:	2300      	movs	r3, #0
 80067ac:	617b      	str	r3, [r7, #20]
      ospi_init.TransferRate   = (uint32_t)Init->TransferRate;
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	785b      	ldrb	r3, [r3, #1]
 80067b2:	61bb      	str	r3, [r7, #24]

      /* STM32 OSPI interface initialization */
      if (MX_OSPI_NOR_Init(&hospi_nor[Instance], &ospi_init) != HAL_OK)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	225c      	movs	r2, #92	@ 0x5c
 80067b8:	fb02 f303 	mul.w	r3, r2, r3
 80067bc:	4a2b      	ldr	r2, [pc, #172]	@ (800686c <BSP_OSPI_NOR_Init+0x130>)
 80067be:	4413      	add	r3, r2
 80067c0:	f107 020c 	add.w	r2, r7, #12
 80067c4:	4611      	mov	r1, r2
 80067c6:	4618      	mov	r0, r3
 80067c8:	f000 f852 	bl	8006870 <MX_OSPI_NOR_Init>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d003      	beq.n	80067da <BSP_OSPI_NOR_Init+0x9e>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 80067d2:	f06f 0303 	mvn.w	r3, #3
 80067d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067d8:	e040      	b.n	800685c <BSP_OSPI_NOR_Init+0x120>
      }
      else
      {
        /* OSPI Delay Block enable */
        OSPI1_DLYB_Enable(Instance);
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f000 fda8 	bl	8007330 <OSPI1_DLYB_Enable>

        /* OSPI memory reset */
        if (OSPI_NOR_ResetMemory(Instance) != BSP_ERROR_NONE)
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 fa99 	bl	8006d18 <OSPI_NOR_ResetMemory>
 80067e6:	4603      	mov	r3, r0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d003      	beq.n	80067f4 <BSP_OSPI_NOR_Init+0xb8>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 80067ec:	f06f 0304 	mvn.w	r3, #4
 80067f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067f2:	e033      	b.n	800685c <BSP_OSPI_NOR_Init+0x120>
        }/* Check if memory is ready */
        else if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	225c      	movs	r2, #92	@ 0x5c
 80067f8:	fb02 f303 	mul.w	r3, r2, r3
 80067fc:	4a1b      	ldr	r2, [pc, #108]	@ (800686c <BSP_OSPI_NOR_Init+0x130>)
 80067fe:	1898      	adds	r0, r3, r2
 8006800:	4919      	ldr	r1, [pc, #100]	@ (8006868 <BSP_OSPI_NOR_Init+0x12c>)
 8006802:	687a      	ldr	r2, [r7, #4]
 8006804:	4613      	mov	r3, r2
 8006806:	005b      	lsls	r3, r3, #1
 8006808:	4413      	add	r3, r2
 800680a:	440b      	add	r3, r1
 800680c:	3301      	adds	r3, #1
 800680e:	7819      	ldrb	r1, [r3, #0]
 8006810:	4c15      	ldr	r4, [pc, #84]	@ (8006868 <BSP_OSPI_NOR_Init+0x12c>)
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	4613      	mov	r3, r2
 8006816:	005b      	lsls	r3, r3, #1
 8006818:	4413      	add	r3, r2
 800681a:	4423      	add	r3, r4
 800681c:	3302      	adds	r3, #2
 800681e:	781b      	ldrb	r3, [r3, #0]
 8006820:	461a      	mov	r2, r3
 8006822:	f7fc f81b 	bl	800285c <MX25LM51245G_AutoPollingMemReady>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d003      	beq.n	8006834 <BSP_OSPI_NOR_Init+0xf8>
                                                  Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 800682c:	f06f 0304 	mvn.w	r3, #4
 8006830:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006832:	e013      	b.n	800685c <BSP_OSPI_NOR_Init+0x120>
        }/* Configure the memory */
        else if (BSP_OSPI_NOR_ConfigFlash(Instance, Init->InterfaceMode, Init->TransferRate) != BSP_ERROR_NONE)
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	7819      	ldrb	r1, [r3, #0]
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	785b      	ldrb	r3, [r3, #1]
 800683c:	461a      	mov	r2, r3
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 f85c 	bl	80068fc <BSP_OSPI_NOR_ConfigFlash>
 8006844:	4603      	mov	r3, r0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d003      	beq.n	8006852 <BSP_OSPI_NOR_Init+0x116>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 800684a:	f06f 0304 	mvn.w	r3, #4
 800684e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006850:	e004      	b.n	800685c <BSP_OSPI_NOR_Init+0x120>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8006852:	2300      	movs	r3, #0
 8006854:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006856:	e001      	b.n	800685c <BSP_OSPI_NOR_Init+0x120>
        }
      }
    }
    else
    {
      ret = BSP_ERROR_NONE;
 8006858:	2300      	movs	r3, #0
 800685a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
  }

  /* Return BSP status */
  return ret;
 800685c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800685e:	4618      	mov	r0, r3
 8006860:	3754      	adds	r7, #84	@ 0x54
 8006862:	46bd      	mov	sp, r7
 8006864:	bd90      	pop	{r4, r7, pc}
 8006866:	bf00      	nop
 8006868:	20001318 	.word	0x20001318
 800686c:	200012bc 	.word	0x200012bc

08006870 <MX_OSPI_NOR_Init>:
  * @param  hospi          OSPI handle
  * @param  Init           OSPI config structure
  * @retval BSP status
  */
__weak HAL_StatusTypeDef MX_OSPI_NOR_Init(XSPI_HandleTypeDef *hospi, MX_OSPI_InitTypeDef *Init)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b082      	sub	sp, #8
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
  /* OctoSPI initialization */
  hospi->Instance = OCTOSPI1;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a1e      	ldr	r2, [pc, #120]	@ (80068f8 <MX_OSPI_NOR_Init+0x88>)
 800687e:	601a      	str	r2, [r3, #0]

  hospi->Init.FifoThresholdByte       = 1;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	605a      	str	r2, [r3, #4]
  hospi->Init.MemoryMode              = HAL_XSPI_SINGLE_MEM;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2200      	movs	r2, #0
 800688a:	609a      	str	r2, [r3, #8]
  hospi->Init.MemorySize              = Init->MemorySize; /* 512 MBits */
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	611a      	str	r2, [r3, #16]
  hospi->Init.ChipSelectHighTimeCycle = 2;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2202      	movs	r2, #2
 8006898:	615a      	str	r2, [r3, #20]
  hospi->Init.FreeRunningClock        = HAL_XSPI_FREERUNCLK_DISABLE;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	619a      	str	r2, [r3, #24]
  hospi->Init.ClockMode               = HAL_XSPI_CLOCK_MODE_0;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	61da      	str	r2, [r3, #28]
  hospi->Init.WrapSize                = HAL_XSPI_WRAP_NOT_SUPPORTED;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	621a      	str	r2, [r3, #32]
  hospi->Init.ClockPrescaler          = Init->ClockPrescaler;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	685a      	ldr	r2, [r3, #4]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi->Init.SampleShifting          = Init->SampleShifting;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	689a      	ldr	r2, [r3, #8]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi->Init.ChipSelectBoundary      = 0;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2200      	movs	r2, #0
 80068c0:	631a      	str	r2, [r3, #48]	@ 0x30

  if (Init->TransferRate == (uint32_t) BSP_OSPI_NOR_DTR_TRANSFER)
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d108      	bne.n	80068dc <MX_OSPI_NOR_Init+0x6c>
  {
    hospi->Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80068d0:	60da      	str	r2, [r3, #12]
    hospi->Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068d8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80068da:	e005      	b.n	80068e8 <MX_OSPI_NOR_Init+0x78>
  }
  else
  {
    hospi->Init.MemoryType            = HAL_XSPI_MEMTYPE_MICRON;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	60da      	str	r2, [r3, #12]
    hospi->Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2200      	movs	r2, #0
 80068e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  return HAL_XSPI_Init(hospi);
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f00e fcf3 	bl	80152d4 <HAL_XSPI_Init>
 80068ee:	4603      	mov	r3, r0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3708      	adds	r7, #8
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	47001400 	.word	0x47001400

080068fc <BSP_OSPI_NOR_ConfigFlash>:
  * @param  Mode      OSPI mode
  * @param  Rate      OSPI transfer rate
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_ConfigFlash(uint32_t Instance, BSP_OSPI_NOR_Interface_t Mode, BSP_OSPI_NOR_Transfer_t Rate)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	460b      	mov	r3, r1
 8006906:	70fb      	strb	r3, [r7, #3]
 8006908:	4613      	mov	r3, r2
 800690a:	70bb      	strb	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 800690c:	2300      	movs	r3, #0
 800690e:	60fb      	str	r3, [r7, #12]

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <BSP_OSPI_NOR_ConfigFlash+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006916:	f06f 0301 	mvn.w	r3, #1
 800691a:	60fb      	str	r3, [r7, #12]
 800691c:	e072      	b.n	8006a04 <BSP_OSPI_NOR_ConfigFlash+0x108>
  }
  else
  {
    /* Check if MMP mode locked ************************************************/
    if (Ospi_Nor_Ctx[Instance].IsInitialized == OSPI_ACCESS_MMP)
 800691e:	493c      	ldr	r1, [pc, #240]	@ (8006a10 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	4613      	mov	r3, r2
 8006924:	005b      	lsls	r3, r3, #1
 8006926:	4413      	add	r3, r2
 8006928:	440b      	add	r3, r1
 800692a:	781b      	ldrb	r3, [r3, #0]
 800692c:	2b02      	cmp	r3, #2
 800692e:	d103      	bne.n	8006938 <BSP_OSPI_NOR_ConfigFlash+0x3c>
    {
      ret = BSP_ERROR_OSPI_MMP_LOCK_FAILURE;
 8006930:	f06f 0319 	mvn.w	r3, #25
 8006934:	60fb      	str	r3, [r7, #12]
 8006936:	e065      	b.n	8006a04 <BSP_OSPI_NOR_ConfigFlash+0x108>
    }
    else
    {
      /* Setup Flash interface ***************************************************/
      switch (Ospi_Nor_Ctx[Instance].InterfaceMode)
 8006938:	4935      	ldr	r1, [pc, #212]	@ (8006a10 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	4613      	mov	r3, r2
 800693e:	005b      	lsls	r3, r3, #1
 8006940:	4413      	add	r3, r2
 8006942:	440b      	add	r3, r1
 8006944:	3301      	adds	r3, #1
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	2b01      	cmp	r3, #1
 800694a:	d12b      	bne.n	80069a4 <BSP_OSPI_NOR_ConfigFlash+0xa8>
      {
        case BSP_OSPI_NOR_OPI_MODE :  /* 8-8-8 commands */
          if ((Mode != BSP_OSPI_NOR_OPI_MODE) || (Rate != Ospi_Nor_Ctx[Instance].TransferRate))
 800694c:	78fb      	ldrb	r3, [r7, #3]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d10a      	bne.n	8006968 <BSP_OSPI_NOR_ConfigFlash+0x6c>
 8006952:	492f      	ldr	r1, [pc, #188]	@ (8006a10 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	4613      	mov	r3, r2
 8006958:	005b      	lsls	r3, r3, #1
 800695a:	4413      	add	r3, r2
 800695c:	440b      	add	r3, r1
 800695e:	3302      	adds	r3, #2
 8006960:	781b      	ldrb	r3, [r3, #0]
 8006962:	78ba      	ldrb	r2, [r7, #2]
 8006964:	429a      	cmp	r2, r3
 8006966:	d02d      	beq.n	80069c4 <BSP_OSPI_NOR_ConfigFlash+0xc8>
          {
            /* Exit OPI mode */
            ret = OSPI_NOR_ExitOPIMode(Instance);
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f000 fc31 	bl	80071d0 <OSPI_NOR_ExitOPIMode>
 800696e:	60f8      	str	r0, [r7, #12]

            if ((ret == BSP_ERROR_NONE) && (Mode == BSP_OSPI_NOR_OPI_MODE))
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d126      	bne.n	80069c4 <BSP_OSPI_NOR_ConfigFlash+0xc8>
 8006976:	78fb      	ldrb	r3, [r7, #3]
 8006978:	2b01      	cmp	r3, #1
 800697a:	d123      	bne.n	80069c4 <BSP_OSPI_NOR_ConfigFlash+0xc8>
            {

              if (Ospi_Nor_Ctx[Instance].TransferRate == BSP_OSPI_NOR_STR_TRANSFER)
 800697c:	4924      	ldr	r1, [pc, #144]	@ (8006a10 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	4613      	mov	r3, r2
 8006982:	005b      	lsls	r3, r3, #1
 8006984:	4413      	add	r3, r2
 8006986:	440b      	add	r3, r1
 8006988:	3302      	adds	r3, #2
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d104      	bne.n	800699a <BSP_OSPI_NOR_ConfigFlash+0x9e>
              {
                /* Enter DTR OPI mode */
                ret = OSPI_NOR_EnterDOPIMode(Instance);
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 fa75 	bl	8006e80 <OSPI_NOR_EnterDOPIMode>
 8006996:	60f8      	str	r0, [r7, #12]
                /* Enter STR OPI mode */
                ret = OSPI_NOR_EnterSOPIMode(Instance);
              }
            }
          }
          break;
 8006998:	e014      	b.n	80069c4 <BSP_OSPI_NOR_ConfigFlash+0xc8>
                ret = OSPI_NOR_EnterSOPIMode(Instance);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 fb56 	bl	800704c <OSPI_NOR_EnterSOPIMode>
 80069a0:	60f8      	str	r0, [r7, #12]
          break;
 80069a2:	e00f      	b.n	80069c4 <BSP_OSPI_NOR_ConfigFlash+0xc8>

        case BSP_OSPI_NOR_SPI_MODE :  /* 1-1-1 commands, Power on H/W default setting */
        default :
          if (Mode == BSP_OSPI_NOR_OPI_MODE)
 80069a4:	78fb      	ldrb	r3, [r7, #3]
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d10e      	bne.n	80069c8 <BSP_OSPI_NOR_ConfigFlash+0xcc>
          {
            if (Rate == BSP_OSPI_NOR_STR_TRANSFER)
 80069aa:	78bb      	ldrb	r3, [r7, #2]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d104      	bne.n	80069ba <BSP_OSPI_NOR_ConfigFlash+0xbe>
            {
              /* Enter STR OPI mode */
              ret = OSPI_NOR_EnterSOPIMode(Instance);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 fb4b 	bl	800704c <OSPI_NOR_EnterSOPIMode>
 80069b6:	60f8      	str	r0, [r7, #12]
            {
              /* Enter DTR OPI mode */
              ret = OSPI_NOR_EnterDOPIMode(Instance);
            }
          }
          break;
 80069b8:	e006      	b.n	80069c8 <BSP_OSPI_NOR_ConfigFlash+0xcc>
              ret = OSPI_NOR_EnterDOPIMode(Instance);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 fa60 	bl	8006e80 <OSPI_NOR_EnterDOPIMode>
 80069c0:	60f8      	str	r0, [r7, #12]
          break;
 80069c2:	e001      	b.n	80069c8 <BSP_OSPI_NOR_ConfigFlash+0xcc>
          break;
 80069c4:	bf00      	nop
 80069c6:	e000      	b.n	80069ca <BSP_OSPI_NOR_ConfigFlash+0xce>
          break;
 80069c8:	bf00      	nop
      }

      /* Update OSPI context if all operations are well done */
      if (ret == BSP_ERROR_NONE)
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d119      	bne.n	8006a04 <BSP_OSPI_NOR_ConfigFlash+0x108>
      {
        /* Update current status parameter *****************************************/
        Ospi_Nor_Ctx[Instance].IsInitialized = OSPI_ACCESS_INDIRECT;
 80069d0:	490f      	ldr	r1, [pc, #60]	@ (8006a10 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	4613      	mov	r3, r2
 80069d6:	005b      	lsls	r3, r3, #1
 80069d8:	4413      	add	r3, r2
 80069da:	440b      	add	r3, r1
 80069dc:	2201      	movs	r2, #1
 80069de:	701a      	strb	r2, [r3, #0]
        Ospi_Nor_Ctx[Instance].InterfaceMode = Mode;
 80069e0:	490b      	ldr	r1, [pc, #44]	@ (8006a10 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	4613      	mov	r3, r2
 80069e6:	005b      	lsls	r3, r3, #1
 80069e8:	4413      	add	r3, r2
 80069ea:	440b      	add	r3, r1
 80069ec:	3301      	adds	r3, #1
 80069ee:	78fa      	ldrb	r2, [r7, #3]
 80069f0:	701a      	strb	r2, [r3, #0]
        Ospi_Nor_Ctx[Instance].TransferRate  = Rate;
 80069f2:	4907      	ldr	r1, [pc, #28]	@ (8006a10 <BSP_OSPI_NOR_ConfigFlash+0x114>)
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	4613      	mov	r3, r2
 80069f8:	005b      	lsls	r3, r3, #1
 80069fa:	4413      	add	r3, r2
 80069fc:	440b      	add	r3, r1
 80069fe:	3302      	adds	r3, #2
 8006a00:	78ba      	ldrb	r2, [r7, #2]
 8006a02:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Return BSP status */
  return ret;
 8006a04:	68fb      	ldr	r3, [r7, #12]
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3710      	adds	r7, #16
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
 8006a0e:	bf00      	nop
 8006a10:	20001318 	.word	0x20001318

08006a14 <OSPI_NOR_MspInit>:
  * @brief  Initializes the OSPI MSP.
  * @param  hospi OSPI handle
  * @retval None
  */
static void OSPI_NOR_MspInit(XSPI_HandleTypeDef *hospi)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b094      	sub	sp, #80	@ 0x50
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]

  /* hospi unused argument(s) compilation warning */
  UNUSED(hospi);

  /* Enable the OctoSPI memory interface clock */
  OSPI_NOR_CLK_ENABLE();
 8006a1c:	4bb7      	ldr	r3, [pc, #732]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a22:	4ab6      	ldr	r2, [pc, #728]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a24:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a28:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006a2c:	4bb3      	ldr	r3, [pc, #716]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a36:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

  /* Reset the OctoSPI memory interface */
  OSPI_NOR_FORCE_RESET();
 8006a3a:	4bb0      	ldr	r3, [pc, #704]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a3e:	4aaf      	ldr	r2, [pc, #700]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a40:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a44:	66d3      	str	r3, [r2, #108]	@ 0x6c
  OSPI_NOR_RELEASE_RESET();
 8006a46:	4bad      	ldr	r3, [pc, #692]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a4a:	4aac      	ldr	r2, [pc, #688]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a4c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006a50:	66d3      	str	r3, [r2, #108]	@ 0x6c

  /* Enable GPIO clocks */
  OSPI_NOR_CLK_GPIO_CLK_ENABLE();
 8006a52:	4baa      	ldr	r3, [pc, #680]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a58:	4aa8      	ldr	r2, [pc, #672]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a5a:	f043 0320 	orr.w	r3, r3, #32
 8006a5e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006a62:	4ba6      	ldr	r3, [pc, #664]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a68:	f003 0320 	and.w	r3, r3, #32
 8006a6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
  OSPI_NOR_DQS_GPIO_CLK_ENABLE();
 8006a70:	4ba2      	ldr	r3, [pc, #648]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a76:	4aa1      	ldr	r2, [pc, #644]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a78:	f043 0302 	orr.w	r3, r3, #2
 8006a7c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006a80:	4b9e      	ldr	r3, [pc, #632]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a86:	f003 0302 	and.w	r3, r3, #2
 8006a8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
  OSPI_NOR_CS_GPIO_CLK_ENABLE();
 8006a8e:	4b9b      	ldr	r3, [pc, #620]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a94:	4a99      	ldr	r2, [pc, #612]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006a96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a9a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006a9e:	4b97      	ldr	r3, [pc, #604]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006aa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006aa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  OSPI_NOR_D0_GPIO_CLK_ENABLE();
 8006aac:	4b93      	ldr	r3, [pc, #588]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006aae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ab2:	4a92      	ldr	r2, [pc, #584]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006ab4:	f043 0302 	orr.w	r3, r3, #2
 8006ab8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006abc:	4b8f      	ldr	r3, [pc, #572]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006abe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ac2:	f003 0302 	and.w	r3, r3, #2
 8006ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  OSPI_NOR_D1_GPIO_CLK_ENABLE();
 8006aca:	4b8c      	ldr	r3, [pc, #560]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006acc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ad0:	4a8a      	ldr	r2, [pc, #552]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006ad2:	f043 0308 	orr.w	r3, r3, #8
 8006ad6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006ada:	4b88      	ldr	r3, [pc, #544]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006adc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ae0:	f003 0308 	and.w	r3, r3, #8
 8006ae4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  OSPI_NOR_D2_GPIO_CLK_ENABLE();
 8006ae8:	4b84      	ldr	r3, [pc, #528]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006aea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006aee:	4a83      	ldr	r2, [pc, #524]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006af0:	f043 0304 	orr.w	r3, r3, #4
 8006af4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006af8:	4b80      	ldr	r3, [pc, #512]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006afa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006afe:	f003 0304 	and.w	r3, r3, #4
 8006b02:	623b      	str	r3, [r7, #32]
 8006b04:	6a3b      	ldr	r3, [r7, #32]
  OSPI_NOR_D3_GPIO_CLK_ENABLE();
 8006b06:	4b7d      	ldr	r3, [pc, #500]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b0c:	4a7b      	ldr	r2, [pc, #492]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b0e:	f043 0308 	orr.w	r3, r3, #8
 8006b12:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006b16:	4b79      	ldr	r3, [pc, #484]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b1c:	f003 0308 	and.w	r3, r3, #8
 8006b20:	61fb      	str	r3, [r7, #28]
 8006b22:	69fb      	ldr	r3, [r7, #28]
  OSPI_NOR_D4_GPIO_CLK_ENABLE();
 8006b24:	4b75      	ldr	r3, [pc, #468]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b2a:	4a74      	ldr	r2, [pc, #464]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b30:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006b34:	4b71      	ldr	r3, [pc, #452]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b3e:	61bb      	str	r3, [r7, #24]
 8006b40:	69bb      	ldr	r3, [r7, #24]
  OSPI_NOR_D5_GPIO_CLK_ENABLE();
 8006b42:	4b6e      	ldr	r3, [pc, #440]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b48:	4a6c      	ldr	r2, [pc, #432]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b4e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006b52:	4b6a      	ldr	r3, [pc, #424]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b5c:	617b      	str	r3, [r7, #20]
 8006b5e:	697b      	ldr	r3, [r7, #20]
  OSPI_NOR_D6_GPIO_CLK_ENABLE();
 8006b60:	4b66      	ldr	r3, [pc, #408]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b66:	4a65      	ldr	r2, [pc, #404]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b6c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006b70:	4b62      	ldr	r3, [pc, #392]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b7a:	613b      	str	r3, [r7, #16]
 8006b7c:	693b      	ldr	r3, [r7, #16]
  OSPI_NOR_D7_GPIO_CLK_ENABLE();
 8006b7e:	4b5f      	ldr	r3, [pc, #380]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b84:	4a5d      	ldr	r2, [pc, #372]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b86:	f043 0304 	orr.w	r3, r3, #4
 8006b8a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006b8e:	4b5b      	ldr	r3, [pc, #364]	@ (8006cfc <OSPI_NOR_MspInit+0x2e8>)
 8006b90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b94:	f003 0304 	and.w	r3, r3, #4
 8006b98:	60fb      	str	r3, [r7, #12]
 8006b9a:	68fb      	ldr	r3, [r7, #12]

  /* Activate HSLV */
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_CS_GPIO_PORT, OSPI_NOR_CS_PIN);
 8006b9c:	2140      	movs	r1, #64	@ 0x40
 8006b9e:	4858      	ldr	r0, [pc, #352]	@ (8006d00 <OSPI_NOR_MspInit+0x2ec>)
 8006ba0:	f003 fdb8 	bl	800a714 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_CLK_GPIO_PORT, OSPI_NOR_CLK_PIN);
 8006ba4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006ba8:	4856      	ldr	r0, [pc, #344]	@ (8006d04 <OSPI_NOR_MspInit+0x2f0>)
 8006baa:	f003 fdb3 	bl	800a714 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D0_GPIO_PORT, OSPI_NOR_D0_PIN);
 8006bae:	2102      	movs	r1, #2
 8006bb0:	4855      	ldr	r0, [pc, #340]	@ (8006d08 <OSPI_NOR_MspInit+0x2f4>)
 8006bb2:	f003 fdaf 	bl	800a714 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D1_GPIO_PORT, OSPI_NOR_D1_PIN);
 8006bb6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006bba:	4854      	ldr	r0, [pc, #336]	@ (8006d0c <OSPI_NOR_MspInit+0x2f8>)
 8006bbc:	f003 fdaa 	bl	800a714 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D2_GPIO_PORT, OSPI_NOR_D3_PIN);
 8006bc0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006bc4:	4852      	ldr	r0, [pc, #328]	@ (8006d10 <OSPI_NOR_MspInit+0x2fc>)
 8006bc6:	f003 fda5 	bl	800a714 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D3_GPIO_PORT, OSPI_NOR_D3_PIN);
 8006bca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006bce:	484f      	ldr	r0, [pc, #316]	@ (8006d0c <OSPI_NOR_MspInit+0x2f8>)
 8006bd0:	f003 fda0 	bl	800a714 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D4_GPIO_PORT, OSPI_NOR_D4_PIN);
 8006bd4:	2104      	movs	r1, #4
 8006bd6:	484f      	ldr	r0, [pc, #316]	@ (8006d14 <OSPI_NOR_MspInit+0x300>)
 8006bd8:	f003 fd9c 	bl	800a714 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D5_GPIO_PORT, OSPI_NOR_D5_PIN);
 8006bdc:	2108      	movs	r1, #8
 8006bde:	484d      	ldr	r0, [pc, #308]	@ (8006d14 <OSPI_NOR_MspInit+0x300>)
 8006be0:	f003 fd98 	bl	800a714 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D6_GPIO_PORT, OSPI_NOR_D6_PIN);
 8006be4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006be8:	4845      	ldr	r0, [pc, #276]	@ (8006d00 <OSPI_NOR_MspInit+0x2ec>)
 8006bea:	f003 fd93 	bl	800a714 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D7_GPIO_PORT, OSPI_NOR_D7_PIN);
 8006bee:	2101      	movs	r1, #1
 8006bf0:	4847      	ldr	r0, [pc, #284]	@ (8006d10 <OSPI_NOR_MspInit+0x2fc>)
 8006bf2:	f003 fd8f 	bl	800a714 <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_DQS_GPIO_PORT, OSPI_NOR_DQS_PIN);
 8006bf6:	2104      	movs	r1, #4
 8006bf8:	4843      	ldr	r0, [pc, #268]	@ (8006d08 <OSPI_NOR_MspInit+0x2f4>)
 8006bfa:	f003 fd8b 	bl	800a714 <HAL_GPIO_EnableHighSPeedLowVoltage>

  /* OctoSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_CS_PIN;
 8006bfe:	2340      	movs	r3, #64	@ 0x40
 8006c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8006c02:	2302      	movs	r3, #2
 8006c04:	643b      	str	r3, [r7, #64]	@ 0x40
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8006c06:	2301      	movs	r3, #1
 8006c08:	647b      	str	r3, [r7, #68]	@ 0x44
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8006c0a:	2302      	movs	r3, #2
 8006c0c:	64bb      	str	r3, [r7, #72]	@ 0x48
  GPIO_InitStruct.Alternate = OSPI_NOR_CS_PIN_AF;
 8006c0e:	230a      	movs	r3, #10
 8006c10:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_CS_GPIO_PORT, &GPIO_InitStruct);
 8006c12:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006c16:	4619      	mov	r1, r3
 8006c18:	4839      	ldr	r0, [pc, #228]	@ (8006d00 <OSPI_NOR_MspInit+0x2ec>)
 8006c1a:	f003 fb31 	bl	800a280 <HAL_GPIO_Init>

  /* OctoSPI DQS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_DQS_PIN;
 8006c1e:	2304      	movs	r3, #4
 8006c20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_DQS_PIN_AF;
 8006c22:	230a      	movs	r3, #10
 8006c24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_DQS_GPIO_PORT, &GPIO_InitStruct);
 8006c26:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006c2a:	4619      	mov	r1, r3
 8006c2c:	4836      	ldr	r0, [pc, #216]	@ (8006d08 <OSPI_NOR_MspInit+0x2f4>)
 8006c2e:	f003 fb27 	bl	800a280 <HAL_GPIO_Init>

  /* OctoSPI CLK GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_CLK_PIN;
 8006c32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	647b      	str	r3, [r7, #68]	@ 0x44
  GPIO_InitStruct.Alternate = OSPI_NOR_CLK_PIN_AF;
 8006c3c:	2309      	movs	r3, #9
 8006c3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_CLK_GPIO_PORT, &GPIO_InitStruct);
 8006c40:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006c44:	4619      	mov	r1, r3
 8006c46:	482f      	ldr	r0, [pc, #188]	@ (8006d04 <OSPI_NOR_MspInit+0x2f0>)
 8006c48:	f003 fb1a 	bl	800a280 <HAL_GPIO_Init>

  /* OctoSPI D0 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D0_PIN;
 8006c4c:	2302      	movs	r3, #2
 8006c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D0_PIN_AF;
 8006c50:	2306      	movs	r3, #6
 8006c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D0_GPIO_PORT, &GPIO_InitStruct);
 8006c54:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006c58:	4619      	mov	r1, r3
 8006c5a:	482b      	ldr	r0, [pc, #172]	@ (8006d08 <OSPI_NOR_MspInit+0x2f4>)
 8006c5c:	f003 fb10 	bl	800a280 <HAL_GPIO_Init>

  /* OctoSPI D1 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D1_PIN;
 8006c60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D1_PIN_AF;
 8006c66:	2309      	movs	r3, #9
 8006c68:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D1_GPIO_PORT, &GPIO_InitStruct);
 8006c6a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006c6e:	4619      	mov	r1, r3
 8006c70:	4826      	ldr	r0, [pc, #152]	@ (8006d0c <OSPI_NOR_MspInit+0x2f8>)
 8006c72:	f003 fb05 	bl	800a280 <HAL_GPIO_Init>

  /* OctoSPI D2 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D2_PIN;
 8006c76:	2304      	movs	r3, #4
 8006c78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D2_PIN_AF;
 8006c7a:	2309      	movs	r3, #9
 8006c7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D2_GPIO_PORT, &GPIO_InitStruct);
 8006c7e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006c82:	4619      	mov	r1, r3
 8006c84:	4822      	ldr	r0, [pc, #136]	@ (8006d10 <OSPI_NOR_MspInit+0x2fc>)
 8006c86:	f003 fafb 	bl	800a280 <HAL_GPIO_Init>

  /* OctoSPI D3 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D3_PIN;
 8006c8a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D3_PIN_AF;
 8006c90:	2309      	movs	r3, #9
 8006c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D3_GPIO_PORT, &GPIO_InitStruct);
 8006c94:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006c98:	4619      	mov	r1, r3
 8006c9a:	481c      	ldr	r0, [pc, #112]	@ (8006d0c <OSPI_NOR_MspInit+0x2f8>)
 8006c9c:	f003 faf0 	bl	800a280 <HAL_GPIO_Init>

  /* OctoSPI D4 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D4_PIN;
 8006ca0:	2304      	movs	r3, #4
 8006ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D4_PIN_AF;
 8006ca4:	2309      	movs	r3, #9
 8006ca6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D4_GPIO_PORT, &GPIO_InitStruct);
 8006ca8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006cac:	4619      	mov	r1, r3
 8006cae:	4819      	ldr	r0, [pc, #100]	@ (8006d14 <OSPI_NOR_MspInit+0x300>)
 8006cb0:	f003 fae6 	bl	800a280 <HAL_GPIO_Init>

  /* OctoSPI D5 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D5_PIN;
 8006cb4:	2308      	movs	r3, #8
 8006cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D5_PIN_AF;
 8006cb8:	2309      	movs	r3, #9
 8006cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D5_GPIO_PORT, &GPIO_InitStruct);
 8006cbc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	4814      	ldr	r0, [pc, #80]	@ (8006d14 <OSPI_NOR_MspInit+0x300>)
 8006cc4:	f003 fadc 	bl	800a280 <HAL_GPIO_Init>

  /* OctoSPI D6 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D6_PIN;
 8006cc8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D6_PIN_AF;
 8006cce:	2309      	movs	r3, #9
 8006cd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D6_GPIO_PORT, &GPIO_InitStruct);
 8006cd2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006cd6:	4619      	mov	r1, r3
 8006cd8:	4809      	ldr	r0, [pc, #36]	@ (8006d00 <OSPI_NOR_MspInit+0x2ec>)
 8006cda:	f003 fad1 	bl	800a280 <HAL_GPIO_Init>

  /* OctoSPI D7 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D7_PIN;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D7_PIN_AF;
 8006ce2:	230a      	movs	r3, #10
 8006ce4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D7_GPIO_PORT, &GPIO_InitStruct);
 8006ce6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006cea:	4619      	mov	r1, r3
 8006cec:	4808      	ldr	r0, [pc, #32]	@ (8006d10 <OSPI_NOR_MspInit+0x2fc>)
 8006cee:	f003 fac7 	bl	800a280 <HAL_GPIO_Init>
}
 8006cf2:	bf00      	nop
 8006cf4:	3750      	adds	r7, #80	@ 0x50
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
 8006cfa:	bf00      	nop
 8006cfc:	44020c00 	.word	0x44020c00
 8006d00:	42021800 	.word	0x42021800
 8006d04:	42021400 	.word	0x42021400
 8006d08:	42020400 	.word	0x42020400
 8006d0c:	42020c00 	.word	0x42020c00
 8006d10:	42020800 	.word	0x42020800
 8006d14:	42021c00 	.word	0x42021c00

08006d18 <OSPI_NOR_ResetMemory>:
  * @brief  This function reset the OSPI memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_ResetMemory(uint32_t Instance)
{
 8006d18:	b590      	push	{r4, r7, lr}
 8006d1a:	b085      	sub	sp, #20
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8006d20:	2300      	movs	r3, #0
 8006d22:	60fb      	str	r3, [r7, #12]

  if (MX25LM51245G_ResetEnable(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE,
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	225c      	movs	r2, #92	@ 0x5c
 8006d28:	fb02 f303 	mul.w	r3, r2, r3
 8006d2c:	4a52      	ldr	r2, [pc, #328]	@ (8006e78 <OSPI_NOR_ResetMemory+0x160>)
 8006d2e:	4413      	add	r3, r2
 8006d30:	2200      	movs	r2, #0
 8006d32:	2100      	movs	r1, #0
 8006d34:	4618      	mov	r0, r3
 8006d36:	f7fc f847 	bl	8002dc8 <MX25LM51245G_ResetEnable>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d003      	beq.n	8006d48 <OSPI_NOR_ResetMemory+0x30>
                               BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006d40:	f06f 0304 	mvn.w	r3, #4
 8006d44:	60fb      	str	r3, [r7, #12]
 8006d46:	e092      	b.n	8006e6e <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetMemory(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE,
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	225c      	movs	r2, #92	@ 0x5c
 8006d4c:	fb02 f303 	mul.w	r3, r2, r3
 8006d50:	4a49      	ldr	r2, [pc, #292]	@ (8006e78 <OSPI_NOR_ResetMemory+0x160>)
 8006d52:	4413      	add	r3, r2
 8006d54:	2200      	movs	r2, #0
 8006d56:	2100      	movs	r1, #0
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f7fc f88d 	bl	8002e78 <MX25LM51245G_ResetMemory>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d003      	beq.n	8006d6c <OSPI_NOR_ResetMemory+0x54>
                                    BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006d64:	f06f 0304 	mvn.w	r3, #4
 8006d68:	60fb      	str	r3, [r7, #12]
 8006d6a:	e080      	b.n	8006e6e <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetEnable(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	225c      	movs	r2, #92	@ 0x5c
 8006d70:	fb02 f303 	mul.w	r3, r2, r3
 8006d74:	4a40      	ldr	r2, [pc, #256]	@ (8006e78 <OSPI_NOR_ResetMemory+0x160>)
 8006d76:	4413      	add	r3, r2
 8006d78:	2200      	movs	r2, #0
 8006d7a:	2101      	movs	r1, #1
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f7fc f823 	bl	8002dc8 <MX25LM51245G_ResetEnable>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d003      	beq.n	8006d90 <OSPI_NOR_ResetMemory+0x78>
                                    BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006d88:	f06f 0304 	mvn.w	r3, #4
 8006d8c:	60fb      	str	r3, [r7, #12]
 8006d8e:	e06e      	b.n	8006e6e <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetMemory(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	225c      	movs	r2, #92	@ 0x5c
 8006d94:	fb02 f303 	mul.w	r3, r2, r3
 8006d98:	4a37      	ldr	r2, [pc, #220]	@ (8006e78 <OSPI_NOR_ResetMemory+0x160>)
 8006d9a:	4413      	add	r3, r2
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	2101      	movs	r1, #1
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7fc f869 	bl	8002e78 <MX25LM51245G_ResetMemory>
 8006da6:	4603      	mov	r3, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d003      	beq.n	8006db4 <OSPI_NOR_ResetMemory+0x9c>
                                    BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006dac:	f06f 0304 	mvn.w	r3, #4
 8006db0:	60fb      	str	r3, [r7, #12]
 8006db2:	e05c      	b.n	8006e6e <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetEnable(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	225c      	movs	r2, #92	@ 0x5c
 8006db8:	fb02 f303 	mul.w	r3, r2, r3
 8006dbc:	4a2e      	ldr	r2, [pc, #184]	@ (8006e78 <OSPI_NOR_ResetMemory+0x160>)
 8006dbe:	4413      	add	r3, r2
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	2101      	movs	r1, #1
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f7fb ffff 	bl	8002dc8 <MX25LM51245G_ResetEnable>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d003      	beq.n	8006dd8 <OSPI_NOR_ResetMemory+0xc0>
                                    BSP_OSPI_NOR_DTR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006dd0:	f06f 0304 	mvn.w	r3, #4
 8006dd4:	60fb      	str	r3, [r7, #12]
 8006dd6:	e04a      	b.n	8006e6e <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetMemory(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	225c      	movs	r2, #92	@ 0x5c
 8006ddc:	fb02 f303 	mul.w	r3, r2, r3
 8006de0:	4a25      	ldr	r2, [pc, #148]	@ (8006e78 <OSPI_NOR_ResetMemory+0x160>)
 8006de2:	4413      	add	r3, r2
 8006de4:	2201      	movs	r2, #1
 8006de6:	2101      	movs	r1, #1
 8006de8:	4618      	mov	r0, r3
 8006dea:	f7fc f845 	bl	8002e78 <MX25LM51245G_ResetMemory>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d003      	beq.n	8006dfc <OSPI_NOR_ResetMemory+0xe4>
                                    BSP_OSPI_NOR_DTR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006df4:	f06f 0304 	mvn.w	r3, #4
 8006df8:	60fb      	str	r3, [r7, #12]
 8006dfa:	e038      	b.n	8006e6e <OSPI_NOR_ResetMemory+0x156>
  }
  else
  {
    Ospi_Nor_Ctx[Instance].IsInitialized = OSPI_ACCESS_INDIRECT;     /* After reset S/W setting to indirect access  */
 8006dfc:	491f      	ldr	r1, [pc, #124]	@ (8006e7c <OSPI_NOR_ResetMemory+0x164>)
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	4613      	mov	r3, r2
 8006e02:	005b      	lsls	r3, r3, #1
 8006e04:	4413      	add	r3, r2
 8006e06:	440b      	add	r3, r1
 8006e08:	2201      	movs	r2, #1
 8006e0a:	701a      	strb	r2, [r3, #0]
    Ospi_Nor_Ctx[Instance].InterfaceMode = BSP_OSPI_NOR_SPI_MODE;    /* After reset H/W back to SPI mode by default */
 8006e0c:	491b      	ldr	r1, [pc, #108]	@ (8006e7c <OSPI_NOR_ResetMemory+0x164>)
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	4613      	mov	r3, r2
 8006e12:	005b      	lsls	r3, r3, #1
 8006e14:	4413      	add	r3, r2
 8006e16:	440b      	add	r3, r1
 8006e18:	3301      	adds	r3, #1
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	701a      	strb	r2, [r3, #0]
    Ospi_Nor_Ctx[Instance].TransferRate  = BSP_OSPI_NOR_STR_TRANSFER; /* After reset S/W setting to STR mode        */
 8006e1e:	4917      	ldr	r1, [pc, #92]	@ (8006e7c <OSPI_NOR_ResetMemory+0x164>)
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	4613      	mov	r3, r2
 8006e24:	005b      	lsls	r3, r3, #1
 8006e26:	4413      	add	r3, r2
 8006e28:	440b      	add	r3, r1
 8006e2a:	3302      	adds	r3, #2
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	701a      	strb	r2, [r3, #0]

    /* Wait SWreset CMD is effective and check that memory is ready */
    if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	225c      	movs	r2, #92	@ 0x5c
 8006e34:	fb02 f303 	mul.w	r3, r2, r3
 8006e38:	4a0f      	ldr	r2, [pc, #60]	@ (8006e78 <OSPI_NOR_ResetMemory+0x160>)
 8006e3a:	1898      	adds	r0, r3, r2
 8006e3c:	490f      	ldr	r1, [pc, #60]	@ (8006e7c <OSPI_NOR_ResetMemory+0x164>)
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	4613      	mov	r3, r2
 8006e42:	005b      	lsls	r3, r3, #1
 8006e44:	4413      	add	r3, r2
 8006e46:	440b      	add	r3, r1
 8006e48:	3301      	adds	r3, #1
 8006e4a:	7819      	ldrb	r1, [r3, #0]
 8006e4c:	4c0b      	ldr	r4, [pc, #44]	@ (8006e7c <OSPI_NOR_ResetMemory+0x164>)
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	4613      	mov	r3, r2
 8006e52:	005b      	lsls	r3, r3, #1
 8006e54:	4413      	add	r3, r2
 8006e56:	4423      	add	r3, r4
 8006e58:	3302      	adds	r3, #2
 8006e5a:	781b      	ldrb	r3, [r3, #0]
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	f7fb fcfd 	bl	800285c <MX25LM51245G_AutoPollingMemReady>
 8006e62:	4603      	mov	r3, r0
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d002      	beq.n	8006e6e <OSPI_NOR_ResetMemory+0x156>
                                         Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006e68:	f06f 0304 	mvn.w	r3, #4
 8006e6c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3714      	adds	r7, #20
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd90      	pop	{r4, r7, pc}
 8006e78:	200012bc 	.word	0x200012bc
 8006e7c:	20001318 	.word	0x20001318

08006e80 <OSPI_NOR_EnterDOPIMode>:
  * @brief  This function enables the octal DTR mode of the memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_EnterDOPIMode(uint32_t Instance)
{
 8006e80:	b590      	push	{r4, r7, lr}
 8006e82:	b087      	sub	sp, #28
 8006e84:	af02      	add	r7, sp, #8
 8006e86:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t reg[2];

  /* Enable write operations */
  if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	225c      	movs	r2, #92	@ 0x5c
 8006e8c:	fb02 f303 	mul.w	r3, r2, r3
 8006e90:	4a6c      	ldr	r2, [pc, #432]	@ (8007044 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8006e92:	1898      	adds	r0, r3, r2
 8006e94:	496c      	ldr	r1, [pc, #432]	@ (8007048 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	4613      	mov	r3, r2
 8006e9a:	005b      	lsls	r3, r3, #1
 8006e9c:	4413      	add	r3, r2
 8006e9e:	440b      	add	r3, r1
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	7819      	ldrb	r1, [r3, #0]
 8006ea4:	4c68      	ldr	r4, [pc, #416]	@ (8007048 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	4613      	mov	r3, r2
 8006eaa:	005b      	lsls	r3, r3, #1
 8006eac:	4413      	add	r3, r2
 8006eae:	4423      	add	r3, r4
 8006eb0:	3302      	adds	r3, #2
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	f7fb fd83 	bl	80029c0 <MX25LM51245G_WriteEnable>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d003      	beq.n	8006ec8 <OSPI_NOR_EnterDOPIMode+0x48>
                               Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006ec0:	f06f 0304 	mvn.w	r3, #4
 8006ec4:	60fb      	str	r3, [r7, #12]
 8006ec6:	e0b8      	b.n	800703a <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  /* Write Configuration register 2 (with new dummy cycles) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	225c      	movs	r2, #92	@ 0x5c
 8006ecc:	fb02 f303 	mul.w	r3, r2, r3
 8006ed0:	4a5c      	ldr	r2, [pc, #368]	@ (8007044 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8006ed2:	1898      	adds	r0, r3, r2
 8006ed4:	495c      	ldr	r1, [pc, #368]	@ (8007048 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	4613      	mov	r3, r2
 8006eda:	005b      	lsls	r3, r3, #1
 8006edc:	4413      	add	r3, r2
 8006ede:	440b      	add	r3, r1
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	7819      	ldrb	r1, [r3, #0]
 8006ee4:	4c58      	ldr	r4, [pc, #352]	@ (8007048 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	4613      	mov	r3, r2
 8006eea:	005b      	lsls	r3, r3, #1
 8006eec:	4413      	add	r3, r2
 8006eee:	4423      	add	r3, r4
 8006ef0:	3302      	adds	r3, #2
 8006ef2:	781a      	ldrb	r2, [r3, #0]
 8006ef4:	2307      	movs	r3, #7
 8006ef6:	9300      	str	r3, [sp, #0]
 8006ef8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006efc:	f7fb fe30 	bl	8002b60 <MX25LM51245G_WriteCfg2Register>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d003      	beq.n	8006f0e <OSPI_NOR_EnterDOPIMode+0x8e>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG3_ADDR,
                                          MX25LM51245G_CR2_DC_6_CYCLES) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006f06:	f06f 0304 	mvn.w	r3, #4
 8006f0a:	60fb      	str	r3, [r7, #12]
 8006f0c:	e095      	b.n	800703a <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  /* Enable write operations */
  else if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	225c      	movs	r2, #92	@ 0x5c
 8006f12:	fb02 f303 	mul.w	r3, r2, r3
 8006f16:	4a4b      	ldr	r2, [pc, #300]	@ (8007044 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8006f18:	1898      	adds	r0, r3, r2
 8006f1a:	494b      	ldr	r1, [pc, #300]	@ (8007048 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8006f1c:	687a      	ldr	r2, [r7, #4]
 8006f1e:	4613      	mov	r3, r2
 8006f20:	005b      	lsls	r3, r3, #1
 8006f22:	4413      	add	r3, r2
 8006f24:	440b      	add	r3, r1
 8006f26:	3301      	adds	r3, #1
 8006f28:	7819      	ldrb	r1, [r3, #0]
 8006f2a:	4c47      	ldr	r4, [pc, #284]	@ (8007048 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	4613      	mov	r3, r2
 8006f30:	005b      	lsls	r3, r3, #1
 8006f32:	4413      	add	r3, r2
 8006f34:	4423      	add	r3, r4
 8006f36:	3302      	adds	r3, #2
 8006f38:	781b      	ldrb	r3, [r3, #0]
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	f7fb fd40 	bl	80029c0 <MX25LM51245G_WriteEnable>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d003      	beq.n	8006f4e <OSPI_NOR_EnterDOPIMode+0xce>
                                    Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006f46:	f06f 0304 	mvn.w	r3, #4
 8006f4a:	60fb      	str	r3, [r7, #12]
 8006f4c:	e075      	b.n	800703a <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  /* Write Configuration register 2 (with Octal I/O SPI protocol) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	225c      	movs	r2, #92	@ 0x5c
 8006f52:	fb02 f303 	mul.w	r3, r2, r3
 8006f56:	4a3b      	ldr	r2, [pc, #236]	@ (8007044 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8006f58:	1898      	adds	r0, r3, r2
 8006f5a:	493b      	ldr	r1, [pc, #236]	@ (8007048 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	4613      	mov	r3, r2
 8006f60:	005b      	lsls	r3, r3, #1
 8006f62:	4413      	add	r3, r2
 8006f64:	440b      	add	r3, r1
 8006f66:	3301      	adds	r3, #1
 8006f68:	7819      	ldrb	r1, [r3, #0]
 8006f6a:	4c37      	ldr	r4, [pc, #220]	@ (8007048 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8006f6c:	687a      	ldr	r2, [r7, #4]
 8006f6e:	4613      	mov	r3, r2
 8006f70:	005b      	lsls	r3, r3, #1
 8006f72:	4413      	add	r3, r2
 8006f74:	4423      	add	r3, r4
 8006f76:	3302      	adds	r3, #2
 8006f78:	781a      	ldrb	r2, [r3, #0]
 8006f7a:	2302      	movs	r3, #2
 8006f7c:	9300      	str	r3, [sp, #0]
 8006f7e:	2300      	movs	r3, #0
 8006f80:	f7fb fdee 	bl	8002b60 <MX25LM51245G_WriteCfg2Register>
 8006f84:	4603      	mov	r3, r0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d003      	beq.n	8006f92 <OSPI_NOR_EnterDOPIMode+0x112>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG1_ADDR,
                                          MX25LM51245G_CR2_DOPI) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006f8a:	f06f 0304 	mvn.w	r3, #4
 8006f8e:	60fb      	str	r3, [r7, #12]
 8006f90:	e053      	b.n	800703a <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  else
  {
    /* Reconfigure the memory type of the peripheral */
    hospi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
 8006f92:	4a2c      	ldr	r2, [pc, #176]	@ (8007044 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	215c      	movs	r1, #92	@ 0x5c
 8006f98:	fb01 f303 	mul.w	r3, r1, r3
 8006f9c:	4413      	add	r3, r2
 8006f9e:	330c      	adds	r3, #12
 8006fa0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006fa4:	601a      	str	r2, [r3, #0]
    hospi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
 8006fa6:	4a27      	ldr	r2, [pc, #156]	@ (8007044 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	215c      	movs	r1, #92	@ 0x5c
 8006fac:	fb01 f303 	mul.w	r3, r1, r3
 8006fb0:	4413      	add	r3, r2
 8006fb2:	332c      	adds	r3, #44	@ 0x2c
 8006fb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fb8:	601a      	str	r2, [r3, #0]
    if (HAL_XSPI_Init(&hospi_nor[Instance]) != HAL_OK)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	225c      	movs	r2, #92	@ 0x5c
 8006fbe:	fb02 f303 	mul.w	r3, r2, r3
 8006fc2:	4a20      	ldr	r2, [pc, #128]	@ (8007044 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8006fc4:	4413      	add	r3, r2
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f00e f984 	bl	80152d4 <HAL_XSPI_Init>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d003      	beq.n	8006fda <OSPI_NOR_EnterDOPIMode+0x15a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8006fd2:	f06f 0303 	mvn.w	r3, #3
 8006fd6:	60fb      	str	r3, [r7, #12]
 8006fd8:	e02f      	b.n	800703a <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    /* Check Flash busy ? */
    else if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	225c      	movs	r2, #92	@ 0x5c
 8006fde:	fb02 f303 	mul.w	r3, r2, r3
 8006fe2:	4a18      	ldr	r2, [pc, #96]	@ (8007044 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8006fe4:	4413      	add	r3, r2
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	2101      	movs	r1, #1
 8006fea:	4618      	mov	r0, r3
 8006fec:	f7fb fc36 	bl	800285c <MX25LM51245G_AutoPollingMemReady>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d003      	beq.n	8006ffe <OSPI_NOR_EnterDOPIMode+0x17e>
                                              BSP_OSPI_NOR_DTR_TRANSFER) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006ff6:	f06f 0304 	mvn.w	r3, #4
 8006ffa:	60fb      	str	r3, [r7, #12]
 8006ffc:	e01d      	b.n	800703a <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    /* Check the configuration has been correctly done */
    else if (MX25LM51245G_ReadCfg2Register(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE, BSP_OSPI_NOR_DTR_TRANSFER,
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	225c      	movs	r2, #92	@ 0x5c
 8007002:	fb02 f303 	mul.w	r3, r2, r3
 8007006:	4a0f      	ldr	r2, [pc, #60]	@ (8007044 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8007008:	1898      	adds	r0, r3, r2
 800700a:	f107 0308 	add.w	r3, r7, #8
 800700e:	9300      	str	r3, [sp, #0]
 8007010:	2300      	movs	r3, #0
 8007012:	2201      	movs	r2, #1
 8007014:	2101      	movs	r1, #1
 8007016:	f7fb fe38 	bl	8002c8a <MX25LM51245G_ReadCfg2Register>
 800701a:	4603      	mov	r3, r0
 800701c:	2b00      	cmp	r3, #0
 800701e:	d003      	beq.n	8007028 <OSPI_NOR_EnterDOPIMode+0x1a8>
                                           MX25LM51245G_CR2_REG1_ADDR, reg) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8007020:	f06f 0304 	mvn.w	r3, #4
 8007024:	60fb      	str	r3, [r7, #12]
 8007026:	e008      	b.n	800703a <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    else if (reg[0] != MX25LM51245G_CR2_DOPI)
 8007028:	7a3b      	ldrb	r3, [r7, #8]
 800702a:	2b02      	cmp	r3, #2
 800702c:	d003      	beq.n	8007036 <OSPI_NOR_EnterDOPIMode+0x1b6>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800702e:	f06f 0304 	mvn.w	r3, #4
 8007032:	60fb      	str	r3, [r7, #12]
 8007034:	e001      	b.n	800703a <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    else
    {
      ret = BSP_ERROR_NONE;
 8007036:	2300      	movs	r3, #0
 8007038:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
 800703a:	68fb      	ldr	r3, [r7, #12]
}
 800703c:	4618      	mov	r0, r3
 800703e:	3714      	adds	r7, #20
 8007040:	46bd      	mov	sp, r7
 8007042:	bd90      	pop	{r4, r7, pc}
 8007044:	200012bc 	.word	0x200012bc
 8007048:	20001318 	.word	0x20001318

0800704c <OSPI_NOR_EnterSOPIMode>:
  * @brief  This function enables the octal STR mode of the memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_EnterSOPIMode(uint32_t Instance)
{
 800704c:	b590      	push	{r4, r7, lr}
 800704e:	b087      	sub	sp, #28
 8007050:	af02      	add	r7, sp, #8
 8007052:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t reg[2];

  /* Enable write operations */
  if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	225c      	movs	r2, #92	@ 0x5c
 8007058:	fb02 f303 	mul.w	r3, r2, r3
 800705c:	4a5a      	ldr	r2, [pc, #360]	@ (80071c8 <OSPI_NOR_EnterSOPIMode+0x17c>)
 800705e:	1898      	adds	r0, r3, r2
 8007060:	495a      	ldr	r1, [pc, #360]	@ (80071cc <OSPI_NOR_EnterSOPIMode+0x180>)
 8007062:	687a      	ldr	r2, [r7, #4]
 8007064:	4613      	mov	r3, r2
 8007066:	005b      	lsls	r3, r3, #1
 8007068:	4413      	add	r3, r2
 800706a:	440b      	add	r3, r1
 800706c:	3301      	adds	r3, #1
 800706e:	7819      	ldrb	r1, [r3, #0]
 8007070:	4c56      	ldr	r4, [pc, #344]	@ (80071cc <OSPI_NOR_EnterSOPIMode+0x180>)
 8007072:	687a      	ldr	r2, [r7, #4]
 8007074:	4613      	mov	r3, r2
 8007076:	005b      	lsls	r3, r3, #1
 8007078:	4413      	add	r3, r2
 800707a:	4423      	add	r3, r4
 800707c:	3302      	adds	r3, #2
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	461a      	mov	r2, r3
 8007082:	f7fb fc9d 	bl	80029c0 <MX25LM51245G_WriteEnable>
 8007086:	4603      	mov	r3, r0
 8007088:	2b00      	cmp	r3, #0
 800708a:	d003      	beq.n	8007094 <OSPI_NOR_EnterSOPIMode+0x48>
                               Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800708c:	f06f 0304 	mvn.w	r3, #4
 8007090:	60fb      	str	r3, [r7, #12]
 8007092:	e094      	b.n	80071be <OSPI_NOR_EnterSOPIMode+0x172>
  }
  /* Write Configuration register 2 (with new dummy cycles) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	225c      	movs	r2, #92	@ 0x5c
 8007098:	fb02 f303 	mul.w	r3, r2, r3
 800709c:	4a4a      	ldr	r2, [pc, #296]	@ (80071c8 <OSPI_NOR_EnterSOPIMode+0x17c>)
 800709e:	1898      	adds	r0, r3, r2
 80070a0:	494a      	ldr	r1, [pc, #296]	@ (80071cc <OSPI_NOR_EnterSOPIMode+0x180>)
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	4613      	mov	r3, r2
 80070a6:	005b      	lsls	r3, r3, #1
 80070a8:	4413      	add	r3, r2
 80070aa:	440b      	add	r3, r1
 80070ac:	3301      	adds	r3, #1
 80070ae:	7819      	ldrb	r1, [r3, #0]
 80070b0:	4c46      	ldr	r4, [pc, #280]	@ (80071cc <OSPI_NOR_EnterSOPIMode+0x180>)
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	4613      	mov	r3, r2
 80070b6:	005b      	lsls	r3, r3, #1
 80070b8:	4413      	add	r3, r2
 80070ba:	4423      	add	r3, r4
 80070bc:	3302      	adds	r3, #2
 80070be:	781a      	ldrb	r2, [r3, #0]
 80070c0:	2307      	movs	r3, #7
 80070c2:	9300      	str	r3, [sp, #0]
 80070c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80070c8:	f7fb fd4a 	bl	8002b60 <MX25LM51245G_WriteCfg2Register>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d003      	beq.n	80070da <OSPI_NOR_EnterSOPIMode+0x8e>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG3_ADDR,
                                          MX25LM51245G_CR2_DC_6_CYCLES) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 80070d2:	f06f 0304 	mvn.w	r3, #4
 80070d6:	60fb      	str	r3, [r7, #12]
 80070d8:	e071      	b.n	80071be <OSPI_NOR_EnterSOPIMode+0x172>
  }
  /* Enable write operations */
  else if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	225c      	movs	r2, #92	@ 0x5c
 80070de:	fb02 f303 	mul.w	r3, r2, r3
 80070e2:	4a39      	ldr	r2, [pc, #228]	@ (80071c8 <OSPI_NOR_EnterSOPIMode+0x17c>)
 80070e4:	1898      	adds	r0, r3, r2
 80070e6:	4939      	ldr	r1, [pc, #228]	@ (80071cc <OSPI_NOR_EnterSOPIMode+0x180>)
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	4613      	mov	r3, r2
 80070ec:	005b      	lsls	r3, r3, #1
 80070ee:	4413      	add	r3, r2
 80070f0:	440b      	add	r3, r1
 80070f2:	3301      	adds	r3, #1
 80070f4:	7819      	ldrb	r1, [r3, #0]
 80070f6:	4c35      	ldr	r4, [pc, #212]	@ (80071cc <OSPI_NOR_EnterSOPIMode+0x180>)
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	4613      	mov	r3, r2
 80070fc:	005b      	lsls	r3, r3, #1
 80070fe:	4413      	add	r3, r2
 8007100:	4423      	add	r3, r4
 8007102:	3302      	adds	r3, #2
 8007104:	781b      	ldrb	r3, [r3, #0]
 8007106:	461a      	mov	r2, r3
 8007108:	f7fb fc5a 	bl	80029c0 <MX25LM51245G_WriteEnable>
 800710c:	4603      	mov	r3, r0
 800710e:	2b00      	cmp	r3, #0
 8007110:	d003      	beq.n	800711a <OSPI_NOR_EnterSOPIMode+0xce>
                                    Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8007112:	f06f 0304 	mvn.w	r3, #4
 8007116:	60fb      	str	r3, [r7, #12]
 8007118:	e051      	b.n	80071be <OSPI_NOR_EnterSOPIMode+0x172>
  }
  /* Write Configuration register 2 (with Octal I/O SPI protocol) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	225c      	movs	r2, #92	@ 0x5c
 800711e:	fb02 f303 	mul.w	r3, r2, r3
 8007122:	4a29      	ldr	r2, [pc, #164]	@ (80071c8 <OSPI_NOR_EnterSOPIMode+0x17c>)
 8007124:	1898      	adds	r0, r3, r2
 8007126:	4929      	ldr	r1, [pc, #164]	@ (80071cc <OSPI_NOR_EnterSOPIMode+0x180>)
 8007128:	687a      	ldr	r2, [r7, #4]
 800712a:	4613      	mov	r3, r2
 800712c:	005b      	lsls	r3, r3, #1
 800712e:	4413      	add	r3, r2
 8007130:	440b      	add	r3, r1
 8007132:	3301      	adds	r3, #1
 8007134:	7819      	ldrb	r1, [r3, #0]
 8007136:	4c25      	ldr	r4, [pc, #148]	@ (80071cc <OSPI_NOR_EnterSOPIMode+0x180>)
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	4613      	mov	r3, r2
 800713c:	005b      	lsls	r3, r3, #1
 800713e:	4413      	add	r3, r2
 8007140:	4423      	add	r3, r4
 8007142:	3302      	adds	r3, #2
 8007144:	781a      	ldrb	r2, [r3, #0]
 8007146:	2301      	movs	r3, #1
 8007148:	9300      	str	r3, [sp, #0]
 800714a:	2300      	movs	r3, #0
 800714c:	f7fb fd08 	bl	8002b60 <MX25LM51245G_WriteCfg2Register>
 8007150:	4603      	mov	r3, r0
 8007152:	2b00      	cmp	r3, #0
 8007154:	d003      	beq.n	800715e <OSPI_NOR_EnterSOPIMode+0x112>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG1_ADDR,
                                          MX25LM51245G_CR2_SOPI) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8007156:	f06f 0304 	mvn.w	r3, #4
 800715a:	60fb      	str	r3, [r7, #12]
 800715c:	e02f      	b.n	80071be <OSPI_NOR_EnterSOPIMode+0x172>
  }
  else
  {
    /* Check Flash busy ? */
    if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	225c      	movs	r2, #92	@ 0x5c
 8007162:	fb02 f303 	mul.w	r3, r2, r3
 8007166:	4a18      	ldr	r2, [pc, #96]	@ (80071c8 <OSPI_NOR_EnterSOPIMode+0x17c>)
 8007168:	4413      	add	r3, r2
 800716a:	2200      	movs	r2, #0
 800716c:	2101      	movs	r1, #1
 800716e:	4618      	mov	r0, r3
 8007170:	f7fb fb74 	bl	800285c <MX25LM51245G_AutoPollingMemReady>
 8007174:	4603      	mov	r3, r0
 8007176:	2b00      	cmp	r3, #0
 8007178:	d003      	beq.n	8007182 <OSPI_NOR_EnterSOPIMode+0x136>
                                         BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800717a:	f06f 0304 	mvn.w	r3, #4
 800717e:	60fb      	str	r3, [r7, #12]
 8007180:	e01d      	b.n	80071be <OSPI_NOR_EnterSOPIMode+0x172>
    }
    /* Check the configuration has been correctly done */
    else if (MX25LM51245G_ReadCfg2Register(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE, BSP_OSPI_NOR_STR_TRANSFER,
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	225c      	movs	r2, #92	@ 0x5c
 8007186:	fb02 f303 	mul.w	r3, r2, r3
 800718a:	4a0f      	ldr	r2, [pc, #60]	@ (80071c8 <OSPI_NOR_EnterSOPIMode+0x17c>)
 800718c:	1898      	adds	r0, r3, r2
 800718e:	f107 0308 	add.w	r3, r7, #8
 8007192:	9300      	str	r3, [sp, #0]
 8007194:	2300      	movs	r3, #0
 8007196:	2200      	movs	r2, #0
 8007198:	2101      	movs	r1, #1
 800719a:	f7fb fd76 	bl	8002c8a <MX25LM51245G_ReadCfg2Register>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d003      	beq.n	80071ac <OSPI_NOR_EnterSOPIMode+0x160>
                                           MX25LM51245G_CR2_REG1_ADDR, reg) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80071a4:	f06f 0304 	mvn.w	r3, #4
 80071a8:	60fb      	str	r3, [r7, #12]
 80071aa:	e008      	b.n	80071be <OSPI_NOR_EnterSOPIMode+0x172>
    }
    else if (reg[0] != MX25LM51245G_CR2_SOPI)
 80071ac:	7a3b      	ldrb	r3, [r7, #8]
 80071ae:	2b01      	cmp	r3, #1
 80071b0:	d003      	beq.n	80071ba <OSPI_NOR_EnterSOPIMode+0x16e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80071b2:	f06f 0304 	mvn.w	r3, #4
 80071b6:	60fb      	str	r3, [r7, #12]
 80071b8:	e001      	b.n	80071be <OSPI_NOR_EnterSOPIMode+0x172>
    }
    else
    {
      ret = BSP_ERROR_NONE;
 80071ba:	2300      	movs	r3, #0
 80071bc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
 80071be:	68fb      	ldr	r3, [r7, #12]
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3714      	adds	r7, #20
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd90      	pop	{r4, r7, pc}
 80071c8:	200012bc 	.word	0x200012bc
 80071cc:	20001318 	.word	0x20001318

080071d0 <OSPI_NOR_ExitOPIMode>:
  * @brief  This function disables the octal DTR or STR mode of the memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_ExitOPIMode(uint32_t Instance)
{
 80071d0:	b590      	push	{r4, r7, lr}
 80071d2:	b087      	sub	sp, #28
 80071d4:	af02      	add	r7, sp, #8
 80071d6:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80071d8:	2300      	movs	r3, #0
 80071da:	60fb      	str	r3, [r7, #12]
  uint8_t reg[2];

  /* Enable write operations */
  if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	225c      	movs	r2, #92	@ 0x5c
 80071e0:	fb02 f303 	mul.w	r3, r2, r3
 80071e4:	4a50      	ldr	r2, [pc, #320]	@ (8007328 <OSPI_NOR_ExitOPIMode+0x158>)
 80071e6:	1898      	adds	r0, r3, r2
 80071e8:	4950      	ldr	r1, [pc, #320]	@ (800732c <OSPI_NOR_ExitOPIMode+0x15c>)
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	4613      	mov	r3, r2
 80071ee:	005b      	lsls	r3, r3, #1
 80071f0:	4413      	add	r3, r2
 80071f2:	440b      	add	r3, r1
 80071f4:	3301      	adds	r3, #1
 80071f6:	7819      	ldrb	r1, [r3, #0]
 80071f8:	4c4c      	ldr	r4, [pc, #304]	@ (800732c <OSPI_NOR_ExitOPIMode+0x15c>)
 80071fa:	687a      	ldr	r2, [r7, #4]
 80071fc:	4613      	mov	r3, r2
 80071fe:	005b      	lsls	r3, r3, #1
 8007200:	4413      	add	r3, r2
 8007202:	4423      	add	r3, r4
 8007204:	3302      	adds	r3, #2
 8007206:	781b      	ldrb	r3, [r3, #0]
 8007208:	461a      	mov	r2, r3
 800720a:	f7fb fbd9 	bl	80029c0 <MX25LM51245G_WriteEnable>
 800720e:	4603      	mov	r3, r0
 8007210:	2b00      	cmp	r3, #0
 8007212:	d003      	beq.n	800721c <OSPI_NOR_ExitOPIMode+0x4c>
                               Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8007214:	f06f 0304 	mvn.w	r3, #4
 8007218:	60fb      	str	r3, [r7, #12]
 800721a:	e080      	b.n	800731e <OSPI_NOR_ExitOPIMode+0x14e>
  }
  else
  {
    /* Write Configuration register 2 (with SPI protocol) */
    reg[0] = 0;
 800721c:	2300      	movs	r3, #0
 800721e:	723b      	strb	r3, [r7, #8]
    reg[1] = 0;
 8007220:	2300      	movs	r3, #0
 8007222:	727b      	strb	r3, [r7, #9]
    if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	225c      	movs	r2, #92	@ 0x5c
 8007228:	fb02 f303 	mul.w	r3, r2, r3
 800722c:	4a3e      	ldr	r2, [pc, #248]	@ (8007328 <OSPI_NOR_ExitOPIMode+0x158>)
 800722e:	1898      	adds	r0, r3, r2
 8007230:	493e      	ldr	r1, [pc, #248]	@ (800732c <OSPI_NOR_ExitOPIMode+0x15c>)
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	4613      	mov	r3, r2
 8007236:	005b      	lsls	r3, r3, #1
 8007238:	4413      	add	r3, r2
 800723a:	440b      	add	r3, r1
 800723c:	3301      	adds	r3, #1
 800723e:	7819      	ldrb	r1, [r3, #0]
 8007240:	4c3a      	ldr	r4, [pc, #232]	@ (800732c <OSPI_NOR_ExitOPIMode+0x15c>)
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	4613      	mov	r3, r2
 8007246:	005b      	lsls	r3, r3, #1
 8007248:	4413      	add	r3, r2
 800724a:	4423      	add	r3, r4
 800724c:	3302      	adds	r3, #2
 800724e:	781a      	ldrb	r2, [r3, #0]
 8007250:	7a3b      	ldrb	r3, [r7, #8]
 8007252:	9300      	str	r3, [sp, #0]
 8007254:	2300      	movs	r3, #0
 8007256:	f7fb fc83 	bl	8002b60 <MX25LM51245G_WriteCfg2Register>
 800725a:	4603      	mov	r3, r0
 800725c:	2b00      	cmp	r3, #0
 800725e:	d003      	beq.n	8007268 <OSPI_NOR_ExitOPIMode+0x98>
                                       Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG1_ADDR,
                                       reg[0]) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8007260:	f06f 0304 	mvn.w	r3, #4
 8007264:	60fb      	str	r3, [r7, #12]
 8007266:	e05a      	b.n	800731e <OSPI_NOR_ExitOPIMode+0x14e>
    }
    else
    {
      if (Ospi_Nor_Ctx[Instance].TransferRate == BSP_OSPI_NOR_DTR_TRANSFER)
 8007268:	4930      	ldr	r1, [pc, #192]	@ (800732c <OSPI_NOR_ExitOPIMode+0x15c>)
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	4613      	mov	r3, r2
 800726e:	005b      	lsls	r3, r3, #1
 8007270:	4413      	add	r3, r2
 8007272:	440b      	add	r3, r1
 8007274:	3302      	adds	r3, #2
 8007276:	781b      	ldrb	r3, [r3, #0]
 8007278:	2b01      	cmp	r3, #1
 800727a:	d120      	bne.n	80072be <OSPI_NOR_ExitOPIMode+0xee>
      {
        /* Reconfigure the memory type of the peripheral */
        hospi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MICRON;
 800727c:	4a2a      	ldr	r2, [pc, #168]	@ (8007328 <OSPI_NOR_ExitOPIMode+0x158>)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	215c      	movs	r1, #92	@ 0x5c
 8007282:	fb01 f303 	mul.w	r3, r1, r3
 8007286:	4413      	add	r3, r2
 8007288:	330c      	adds	r3, #12
 800728a:	2200      	movs	r2, #0
 800728c:	601a      	str	r2, [r3, #0]
        hospi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
 800728e:	4a26      	ldr	r2, [pc, #152]	@ (8007328 <OSPI_NOR_ExitOPIMode+0x158>)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	215c      	movs	r1, #92	@ 0x5c
 8007294:	fb01 f303 	mul.w	r3, r1, r3
 8007298:	4413      	add	r3, r2
 800729a:	332c      	adds	r3, #44	@ 0x2c
 800729c:	2200      	movs	r2, #0
 800729e:	601a      	str	r2, [r3, #0]
        if (HAL_XSPI_Init(&hospi_nor[Instance]) != HAL_OK)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	225c      	movs	r2, #92	@ 0x5c
 80072a4:	fb02 f303 	mul.w	r3, r2, r3
 80072a8:	4a1f      	ldr	r2, [pc, #124]	@ (8007328 <OSPI_NOR_ExitOPIMode+0x158>)
 80072aa:	4413      	add	r3, r2
 80072ac:	4618      	mov	r0, r3
 80072ae:	f00e f811 	bl	80152d4 <HAL_XSPI_Init>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d002      	beq.n	80072be <OSPI_NOR_ExitOPIMode+0xee>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
 80072b8:	f06f 0303 	mvn.w	r3, #3
 80072bc:	60fb      	str	r3, [r7, #12]
        }
      }

      if (ret == BSP_ERROR_NONE)
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d12c      	bne.n	800731e <OSPI_NOR_ExitOPIMode+0x14e>
      {
        /* Check Flash busy ? */
        if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE,
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	225c      	movs	r2, #92	@ 0x5c
 80072c8:	fb02 f303 	mul.w	r3, r2, r3
 80072cc:	4a16      	ldr	r2, [pc, #88]	@ (8007328 <OSPI_NOR_ExitOPIMode+0x158>)
 80072ce:	4413      	add	r3, r2
 80072d0:	2200      	movs	r2, #0
 80072d2:	2100      	movs	r1, #0
 80072d4:	4618      	mov	r0, r3
 80072d6:	f7fb fac1 	bl	800285c <MX25LM51245G_AutoPollingMemReady>
 80072da:	4603      	mov	r3, r0
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d003      	beq.n	80072e8 <OSPI_NOR_ExitOPIMode+0x118>
                                             BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 80072e0:	f06f 0304 	mvn.w	r3, #4
 80072e4:	60fb      	str	r3, [r7, #12]
 80072e6:	e01a      	b.n	800731e <OSPI_NOR_ExitOPIMode+0x14e>
        }
        /* Check the configuration has been correctly done */
        else if (MX25LM51245G_ReadCfg2Register(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE, BSP_OSPI_NOR_STR_TRANSFER,
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	225c      	movs	r2, #92	@ 0x5c
 80072ec:	fb02 f303 	mul.w	r3, r2, r3
 80072f0:	4a0d      	ldr	r2, [pc, #52]	@ (8007328 <OSPI_NOR_ExitOPIMode+0x158>)
 80072f2:	1898      	adds	r0, r3, r2
 80072f4:	f107 0308 	add.w	r3, r7, #8
 80072f8:	9300      	str	r3, [sp, #0]
 80072fa:	2300      	movs	r3, #0
 80072fc:	2200      	movs	r2, #0
 80072fe:	2100      	movs	r1, #0
 8007300:	f7fb fcc3 	bl	8002c8a <MX25LM51245G_ReadCfg2Register>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d003      	beq.n	8007312 <OSPI_NOR_ExitOPIMode+0x142>
                                               MX25LM51245G_CR2_REG1_ADDR, reg) != MX25LM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 800730a:	f06f 0304 	mvn.w	r3, #4
 800730e:	60fb      	str	r3, [r7, #12]
 8007310:	e005      	b.n	800731e <OSPI_NOR_ExitOPIMode+0x14e>
        }
        else if (reg[0] != 0U)
 8007312:	7a3b      	ldrb	r3, [r7, #8]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d002      	beq.n	800731e <OSPI_NOR_ExitOPIMode+0x14e>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 8007318:	f06f 0304 	mvn.w	r3, #4
 800731c:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Return BSP status */
  return ret;
 800731e:	68fb      	ldr	r3, [r7, #12]
}
 8007320:	4618      	mov	r0, r3
 8007322:	3714      	adds	r7, #20
 8007324:	46bd      	mov	sp, r7
 8007326:	bd90      	pop	{r4, r7, pc}
 8007328:	200012bc 	.word	0x200012bc
 800732c:	20001318 	.word	0x20001318

08007330 <OSPI1_DLYB_Enable>:
  * @brief  This function enables delay block.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static void OSPI1_DLYB_Enable(uint32_t Instance)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b084      	sub	sp, #16
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  HAL_XSPI_DLYB_CfgTypeDef  dlyb_cfg;

  (void)HAL_XSPI_DLYB_GetClockPeriod(&hospi_nor[Instance], &dlyb_cfg);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	225c      	movs	r2, #92	@ 0x5c
 800733c:	fb02 f303 	mul.w	r3, r2, r3
 8007340:	4a0d      	ldr	r2, [pc, #52]	@ (8007378 <OSPI1_DLYB_Enable+0x48>)
 8007342:	4413      	add	r3, r2
 8007344:	f107 0208 	add.w	r2, r7, #8
 8007348:	4611      	mov	r1, r2
 800734a:	4618      	mov	r0, r3
 800734c:	f00e fba6 	bl	8015a9c <HAL_XSPI_DLYB_GetClockPeriod>

  /*when DTR, PhaseSel is divided by 4 (emperic value)*/
  dlyb_cfg.PhaseSel /= 4U;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	089b      	lsrs	r3, r3, #2
 8007354:	60fb      	str	r3, [r7, #12]

  /*set delay block configuration*/
  (void)HAL_XSPI_DLYB_SetConfig(&hospi_nor[Instance], &dlyb_cfg);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	225c      	movs	r2, #92	@ 0x5c
 800735a:	fb02 f303 	mul.w	r3, r2, r3
 800735e:	4a06      	ldr	r2, [pc, #24]	@ (8007378 <OSPI1_DLYB_Enable+0x48>)
 8007360:	4413      	add	r3, r2
 8007362:	f107 0208 	add.w	r2, r7, #8
 8007366:	4611      	mov	r1, r2
 8007368:	4618      	mov	r0, r3
 800736a:	f00e fb5b 	bl	8015a24 <HAL_XSPI_DLYB_SetConfig>
}
 800736e:	bf00      	nop
 8007370:	3710      	adds	r7, #16
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
 8007376:	bf00      	nop
 8007378:	200012bc 	.word	0x200012bc

0800737c <BSP_SD_Init>:
  * @brief  Initializes the SD card device.
  * @param  Instance      SD Instance
  * @retval BSP status
  */
int32_t BSP_SD_Init(uint32_t Instance)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b08a      	sub	sp, #40	@ 0x28
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8007384:	2300      	movs	r3, #0
 8007386:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef gpio_init_structure;

  if (Instance >= SD_INSTANCES_NBR)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d003      	beq.n	8007396 <BSP_SD_Init+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800738e:	f06f 0301 	mvn.w	r3, #1
 8007392:	627b      	str	r3, [r7, #36]	@ 0x24
 8007394:	e066      	b.n	8007464 <BSP_SD_Init+0xe8>
  }
  else
  {
    /* GPIO Detect pin configuration */
    SD_DETECT_GPIO_CLK_ENABLE();
 8007396:	4b36      	ldr	r3, [pc, #216]	@ (8007470 <BSP_SD_Init+0xf4>)
 8007398:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800739c:	4a34      	ldr	r2, [pc, #208]	@ (8007470 <BSP_SD_Init+0xf4>)
 800739e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073a2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80073a6:	4b32      	ldr	r3, [pc, #200]	@ (8007470 <BSP_SD_Init+0xf4>)
 80073a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80073ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073b0:	60fb      	str	r3, [r7, #12]
 80073b2:	68fb      	ldr	r3, [r7, #12]

    /* Configure Interrupt mode for SD detection pin */
    gpio_init_structure.Pin     = PinDetect[Instance];
 80073b4:	4a2f      	ldr	r2, [pc, #188]	@ (8007474 <BSP_SD_Init+0xf8>)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073bc:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull    = GPIO_PULLUP;
 80073be:	2301      	movs	r3, #1
 80073c0:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Speed   = GPIO_SPEED_FREQ_HIGH;
 80073c2:	2302      	movs	r3, #2
 80073c4:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode    = GPIO_MODE_INPUT;
 80073c6:	2300      	movs	r3, #0
 80073c8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SD_GPIO_PORT[Instance], &gpio_init_structure);
 80073ca:	4a2b      	ldr	r2, [pc, #172]	@ (8007478 <BSP_SD_Init+0xfc>)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073d2:	f107 0210 	add.w	r2, r7, #16
 80073d6:	4611      	mov	r1, r2
 80073d8:	4618      	mov	r0, r3
 80073da:	f002 ff51 	bl	800a280 <HAL_GPIO_Init>

    /* Check if SD card is present */
    if ((uint32_t)BSP_SD_IsDetected(Instance) != SD_PRESENT)
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f000 f900 	bl	80075e4 <BSP_SD_IsDetected>
 80073e4:	4603      	mov	r3, r0
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d003      	beq.n	80073f2 <BSP_SD_Init+0x76>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80073ea:	f06f 0303 	mvn.w	r3, #3
 80073ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80073f0:	e038      	b.n	8007464 <BSP_SD_Init+0xe8>
    }
    else
    {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 0)
      /* Msp SD initialization */
      SD_MspInit(&hsd_sdmmc[Instance]);
 80073f2:	687a      	ldr	r2, [r7, #4]
 80073f4:	4613      	mov	r3, r2
 80073f6:	015b      	lsls	r3, r3, #5
 80073f8:	1a9b      	subs	r3, r3, r2
 80073fa:	009b      	lsls	r3, r3, #2
 80073fc:	4a1f      	ldr	r2, [pc, #124]	@ (800747c <BSP_SD_Init+0x100>)
 80073fe:	4413      	add	r3, r2
 8007400:	4618      	mov	r0, r3
 8007402:	f000 f99b 	bl	800773c <SD_MspInit>
      if (ret == BSP_ERROR_NONE)
      {
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

      /* HAL SD initialization and Enable wide operation */
      if (MX_SDMMC1_SD_Init(&hsd_sdmmc[Instance]) != HAL_OK)
 8007406:	687a      	ldr	r2, [r7, #4]
 8007408:	4613      	mov	r3, r2
 800740a:	015b      	lsls	r3, r3, #5
 800740c:	1a9b      	subs	r3, r3, r2
 800740e:	009b      	lsls	r3, r3, #2
 8007410:	4a1a      	ldr	r2, [pc, #104]	@ (800747c <BSP_SD_Init+0x100>)
 8007412:	4413      	add	r3, r2
 8007414:	4618      	mov	r0, r3
 8007416:	f000 f833 	bl	8007480 <MX_SDMMC1_SD_Init>
 800741a:	4603      	mov	r3, r0
 800741c:	2b00      	cmp	r3, #0
 800741e:	d003      	beq.n	8007428 <BSP_SD_Init+0xac>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 8007420:	f06f 0303 	mvn.w	r3, #3
 8007424:	627b      	str	r3, [r7, #36]	@ 0x24
 8007426:	e01d      	b.n	8007464 <BSP_SD_Init+0xe8>
      }
      else if (HAL_SD_ConfigWideBusOperation(&hsd_sdmmc[Instance], SDMMC_BUS_WIDE_4B) != HAL_OK)
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	4613      	mov	r3, r2
 800742c:	015b      	lsls	r3, r3, #5
 800742e:	1a9b      	subs	r3, r3, r2
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	4a12      	ldr	r2, [pc, #72]	@ (800747c <BSP_SD_Init+0x100>)
 8007434:	4413      	add	r3, r2
 8007436:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800743a:	4618      	mov	r0, r3
 800743c:	f00a ff84 	bl	8012348 <HAL_SD_ConfigWideBusOperation>
 8007440:	4603      	mov	r3, r0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d003      	beq.n	800744e <BSP_SD_Init+0xd2>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 8007446:	f06f 0303 	mvn.w	r3, #3
 800744a:	627b      	str	r3, [r7, #36]	@ 0x24
 800744c:	e00a      	b.n	8007464 <BSP_SD_Init+0xe8>
      }
      else
      {
        /* Try to switch to High Speed mode if the card supports this mode */
        (void)HAL_SD_ConfigSpeedBusOperation(&hsd_sdmmc[Instance], SDMMC_SPEED_MODE_HIGH);
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	4613      	mov	r3, r2
 8007452:	015b      	lsls	r3, r3, #5
 8007454:	1a9b      	subs	r3, r3, r2
 8007456:	009b      	lsls	r3, r3, #2
 8007458:	4a08      	ldr	r2, [pc, #32]	@ (800747c <BSP_SD_Init+0x100>)
 800745a:	4413      	add	r3, r2
 800745c:	2102      	movs	r1, #2
 800745e:	4618      	mov	r0, r3
 8007460:	f00b f89e 	bl	80125a0 <HAL_SD_ConfigSpeedBusOperation>
    }
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }
}

return ret;
 8007464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007466:	4618      	mov	r0, r3
 8007468:	3728      	adds	r7, #40	@ 0x28
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}
 800746e:	bf00      	nop
 8007470:	44020c00 	.word	0x44020c00
 8007474:	200000e8 	.word	0x200000e8
 8007478:	200000ec 	.word	0x200000ec
 800747c:	2000131c 	.word	0x2000131c

08007480 <MX_SDMMC1_SD_Init>:
  * @brief  Initializes the SDMMC1 peripheral.
  * @param  hsd SD handle
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SDMMC1_SD_Init(SD_HandleTypeDef *hsd)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007488:	2300      	movs	r3, #0
 800748a:	73fb      	strb	r3, [r7, #15]
  /* uSD device interface configuration */
  hsd->Instance                 = SDMMC1;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	4a0f      	ldr	r2, [pc, #60]	@ (80074cc <MX_SDMMC1_SD_Init+0x4c>)
 8007490:	601a      	str	r2, [r3, #0]
  hsd->Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	605a      	str	r2, [r3, #4]
  hsd->Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2200      	movs	r2, #0
 800749c:	609a      	str	r2, [r3, #8]
  hsd->Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	60da      	str	r2, [r3, #12]
  hsd->Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	611a      	str	r2, [r3, #16]
  hsd->Init.ClockDiv            = SDMMC_NSpeed_CLK_DIV;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2204      	movs	r2, #4
 80074ae:	615a      	str	r2, [r3, #20]

  /* HAL SD initialization */
  if (HAL_SD_Init(hsd) != HAL_OK)
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f00a f9fb 	bl	80118ac <HAL_SD_Init>
 80074b6:	4603      	mov	r3, r0
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d001      	beq.n	80074c0 <MX_SDMMC1_SD_Init+0x40>
  {
    ret = HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 80074c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3710      	adds	r7, #16
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	bf00      	nop
 80074cc:	46008000 	.word	0x46008000

080074d0 <BSP_SD_DetectITConfig>:
  * @brief  Configures Interrupt mode for SD detection pin.
  * @param  Instance      SD Instance
  * @retval Returns 0
  */
int32_t BSP_SD_DetectITConfig(uint32_t Instance)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b08a      	sub	sp, #40	@ 0x28
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  int32_t ret;
  GPIO_InitTypeDef gpio_init_structure;
  static BSP_EXTI_LineCallback SdCallback[SD_INSTANCES_NBR] = {SD_EXTI_Callback};
  static IRQn_Type SD_EXTI_IRQn[SD_INSTANCES_NBR] = {SD_DETECT_EXTI_IRQn};

  if (Instance >= SD_INSTANCES_NBR)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d003      	beq.n	80074e6 <BSP_SD_DetectITConfig+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80074de:	f06f 0301 	mvn.w	r3, #1
 80074e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80074e4:	e05d      	b.n	80075a2 <BSP_SD_DetectITConfig+0xd2>
  }
  else
  {
    SD_DETECT_GPIO_CLK_ENABLE();
 80074e6:	4b31      	ldr	r3, [pc, #196]	@ (80075ac <BSP_SD_DetectITConfig+0xdc>)
 80074e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074ec:	4a2f      	ldr	r2, [pc, #188]	@ (80075ac <BSP_SD_DetectITConfig+0xdc>)
 80074ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80074f6:	4b2d      	ldr	r3, [pc, #180]	@ (80075ac <BSP_SD_DetectITConfig+0xdc>)
 80074f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007500:	60fb      	str	r3, [r7, #12]
 8007502:	68fb      	ldr	r3, [r7, #12]

    /* Configure Interrupt mode for SD detection pin */
    gpio_init_structure.Pin     = PinDetect[Instance];
 8007504:	4a2a      	ldr	r2, [pc, #168]	@ (80075b0 <BSP_SD_DetectITConfig+0xe0>)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800750c:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull    = GPIO_PULLUP;
 800750e:	2301      	movs	r3, #1
 8007510:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Speed   = GPIO_SPEED_FREQ_VERY_HIGH;
 8007512:	2303      	movs	r3, #3
 8007514:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode    = GPIO_MODE_IT_RISING_FALLING;
 8007516:	4b27      	ldr	r3, [pc, #156]	@ (80075b4 <BSP_SD_DetectITConfig+0xe4>)
 8007518:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SD_GPIO_PORT[Instance], &gpio_init_structure);
 800751a:	4a27      	ldr	r2, [pc, #156]	@ (80075b8 <BSP_SD_DetectITConfig+0xe8>)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007522:	f107 0210 	add.w	r2, r7, #16
 8007526:	4611      	mov	r1, r2
 8007528:	4618      	mov	r0, r3
 800752a:	f002 fea9 	bl	800a280 <HAL_GPIO_Init>

    if (HAL_EXTI_GetHandle(&hsd_exti[Instance], SD_DETECT_EXTI_LINE) != HAL_OK)
 800752e:	687a      	ldr	r2, [r7, #4]
 8007530:	4613      	mov	r3, r2
 8007532:	005b      	lsls	r3, r3, #1
 8007534:	4413      	add	r3, r2
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	4a20      	ldr	r2, [pc, #128]	@ (80075bc <BSP_SD_DetectITConfig+0xec>)
 800753a:	4413      	add	r3, r2
 800753c:	4920      	ldr	r1, [pc, #128]	@ (80075c0 <BSP_SD_DetectITConfig+0xf0>)
 800753e:	4618      	mov	r0, r3
 8007540:	f002 fe41 	bl	800a1c6 <HAL_EXTI_GetHandle>
 8007544:	4603      	mov	r3, r0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d003      	beq.n	8007552 <BSP_SD_DetectITConfig+0x82>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800754a:	f06f 0303 	mvn.w	r3, #3
 800754e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007550:	e027      	b.n	80075a2 <BSP_SD_DetectITConfig+0xd2>
    }
    else if (HAL_EXTI_RegisterCallback(&hsd_exti[Instance],  HAL_EXTI_COMMON_CB_ID, SdCallback[Instance]) != HAL_OK)
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	4613      	mov	r3, r2
 8007556:	005b      	lsls	r3, r3, #1
 8007558:	4413      	add	r3, r2
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	4a17      	ldr	r2, [pc, #92]	@ (80075bc <BSP_SD_DetectITConfig+0xec>)
 800755e:	1898      	adds	r0, r3, r2
 8007560:	4a18      	ldr	r2, [pc, #96]	@ (80075c4 <BSP_SD_DetectITConfig+0xf4>)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007568:	461a      	mov	r2, r3
 800756a:	2100      	movs	r1, #0
 800756c:	f002 fdff 	bl	800a16e <HAL_EXTI_RegisterCallback>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d003      	beq.n	800757e <BSP_SD_DetectITConfig+0xae>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8007576:	f06f 0303 	mvn.w	r3, #3
 800757a:	627b      	str	r3, [r7, #36]	@ 0x24
 800757c:	e011      	b.n	80075a2 <BSP_SD_DetectITConfig+0xd2>
    }
    else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority(SD_EXTI_IRQn[Instance], BSP_SD_IT_PRIORITY, 0x00);
 800757e:	4a12      	ldr	r2, [pc, #72]	@ (80075c8 <BSP_SD_DetectITConfig+0xf8>)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8007586:	2200      	movs	r2, #0
 8007588:	210e      	movs	r1, #14
 800758a:	4618      	mov	r0, r3
 800758c:	f001 fc90 	bl	8008eb0 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SD_EXTI_IRQn[Instance]);
 8007590:	4a0d      	ldr	r2, [pc, #52]	@ (80075c8 <BSP_SD_DetectITConfig+0xf8>)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8007598:	4618      	mov	r0, r3
 800759a:	f001 fca3 	bl	8008ee4 <HAL_NVIC_EnableIRQ>
      ret = BSP_ERROR_NONE;
 800759e:	2300      	movs	r3, #0
 80075a0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  /* Return BSP status */
  return ret;
 80075a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3728      	adds	r7, #40	@ 0x28
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	44020c00 	.word	0x44020c00
 80075b0:	200000e8 	.word	0x200000e8
 80075b4:	10310000 	.word	0x10310000
 80075b8:	200000ec 	.word	0x200000ec
 80075bc:	20001398 	.word	0x20001398
 80075c0:	0600000e 	.word	0x0600000e
 80075c4:	200000f0 	.word	0x200000f0
 80075c8:	200000f4 	.word	0x200000f4

080075cc <BSP_SD_DetectCallback>:
  * @param  Instance SD Instance
  * @param  Status   Pin status
  * @retval None.
  */
__weak void BSP_SD_DetectCallback(uint32_t Instance, uint32_t Status)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	6039      	str	r1, [r7, #0]
  UNUSED(Instance);
  UNUSED(Status);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on JoyPin is triggered. */
}
 80075d6:	bf00      	nop
 80075d8:	370c      	adds	r7, #12
 80075da:	46bd      	mov	sp, r7
 80075dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e0:	4770      	bx	lr
	...

080075e4 <BSP_SD_IsDetected>:
  * @brief  Detects if SD card is correctly plugged in the memory slot or not.
  * @param  Instance  SD Instance
  * @retval Returns if SD is detected or not
  */
int32_t BSP_SD_IsDetected(uint32_t Instance)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  uint32_t ret;

  if (Instance >= SD_INSTANCES_NBR)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d002      	beq.n	80075f8 <BSP_SD_IsDetected+0x14>
  {
    return BSP_ERROR_WRONG_PARAM;
 80075f2:	f06f 0301 	mvn.w	r3, #1
 80075f6:	e015      	b.n	8007624 <BSP_SD_IsDetected+0x40>
  }
  else
  {
    /* Check SD card detect pin */
    if (HAL_GPIO_ReadPin(SD_GPIO_PORT[Instance], (uint16_t)PinDetect[Instance]) == GPIO_PIN_SET)
 80075f8:	4a0c      	ldr	r2, [pc, #48]	@ (800762c <BSP_SD_IsDetected+0x48>)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007600:	490b      	ldr	r1, [pc, #44]	@ (8007630 <BSP_SD_IsDetected+0x4c>)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007608:	b29b      	uxth	r3, r3
 800760a:	4619      	mov	r1, r3
 800760c:	4610      	mov	r0, r2
 800760e:	f003 f851 	bl	800a6b4 <HAL_GPIO_ReadPin>
 8007612:	4603      	mov	r3, r0
 8007614:	2b01      	cmp	r3, #1
 8007616:	d102      	bne.n	800761e <BSP_SD_IsDetected+0x3a>
    {
      ret = SD_NOT_PRESENT;
 8007618:	2300      	movs	r3, #0
 800761a:	60fb      	str	r3, [r7, #12]
 800761c:	e001      	b.n	8007622 <BSP_SD_IsDetected+0x3e>
    }
    else
    {
      ret = SD_PRESENT;
 800761e:	2301      	movs	r3, #1
 8007620:	60fb      	str	r3, [r7, #12]
    }
  }

  return (int32_t)ret;
 8007622:	68fb      	ldr	r3, [r7, #12]
}
 8007624:	4618      	mov	r0, r3
 8007626:	3710      	adds	r7, #16
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}
 800762c:	200000ec 	.word	0x200000ec
 8007630:	200000e8 	.word	0x200000e8

08007634 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd  SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback((hsd == &hsd_sdmmc[0]) ? 0UL : 1UL);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	4a06      	ldr	r2, [pc, #24]	@ (8007658 <HAL_SD_TxCpltCallback+0x24>)
 8007640:	4293      	cmp	r3, r2
 8007642:	bf14      	ite	ne
 8007644:	2301      	movne	r3, #1
 8007646:	2300      	moveq	r3, #0
 8007648:	b2db      	uxtb	r3, r3
 800764a:	4618      	mov	r0, r3
 800764c:	f000 f842 	bl	80076d4 <BSP_SD_WriteCpltCallback>
}
 8007650:	bf00      	nop
 8007652:	3708      	adds	r7, #8
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}
 8007658:	2000131c 	.word	0x2000131c

0800765c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd  SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b082      	sub	sp, #8
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback((hsd == &hsd_sdmmc[0]) ? 0UL : 1UL);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4a06      	ldr	r2, [pc, #24]	@ (8007680 <HAL_SD_RxCpltCallback+0x24>)
 8007668:	4293      	cmp	r3, r2
 800766a:	bf14      	ite	ne
 800766c:	2301      	movne	r3, #1
 800766e:	2300      	moveq	r3, #0
 8007670:	b2db      	uxtb	r3, r3
 8007672:	4618      	mov	r0, r3
 8007674:	f000 f838 	bl	80076e8 <BSP_SD_ReadCpltCallback>
}
 8007678:	bf00      	nop
 800767a:	3708      	adds	r7, #8
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}
 8007680:	2000131c 	.word	0x2000131c

08007684 <BSP_SD_DETECT_IRQHandler>:
  * @brief  This function handles EXTI_LINE_10 for SD1 interrupt request.
  * @param  Instance SD Instance
  * @retval None
  */
void BSP_SD_DETECT_IRQHandler(uint32_t Instance)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b082      	sub	sp, #8
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  HAL_EXTI_IRQHandler(&hsd_exti[Instance]);
 800768c:	687a      	ldr	r2, [r7, #4]
 800768e:	4613      	mov	r3, r2
 8007690:	005b      	lsls	r3, r3, #1
 8007692:	4413      	add	r3, r2
 8007694:	009b      	lsls	r3, r3, #2
 8007696:	4a04      	ldr	r2, [pc, #16]	@ (80076a8 <BSP_SD_DETECT_IRQHandler+0x24>)
 8007698:	4413      	add	r3, r2
 800769a:	4618      	mov	r0, r3
 800769c:	f002 fda8 	bl	800a1f0 <HAL_EXTI_IRQHandler>
}
 80076a0:	bf00      	nop
 80076a2:	3708      	adds	r7, #8
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}
 80076a8:	20001398 	.word	0x20001398

080076ac <BSP_SD_IRQHandler>:
  * @brief  This function handles SDMMC interrupt requests.
  * @param  Instance  SD Instance
  * @retval None
  */
void BSP_SD_IRQHandler(uint32_t Instance)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b082      	sub	sp, #8
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  HAL_SD_IRQHandler(&hsd_sdmmc[Instance]);
 80076b4:	687a      	ldr	r2, [r7, #4]
 80076b6:	4613      	mov	r3, r2
 80076b8:	015b      	lsls	r3, r3, #5
 80076ba:	1a9b      	subs	r3, r3, r2
 80076bc:	009b      	lsls	r3, r3, #2
 80076be:	4a04      	ldr	r2, [pc, #16]	@ (80076d0 <BSP_SD_IRQHandler+0x24>)
 80076c0:	4413      	add	r3, r2
 80076c2:	4618      	mov	r0, r3
 80076c4:	f00a fa32 	bl	8011b2c <HAL_SD_IRQHandler>
}
 80076c8:	bf00      	nop
 80076ca:	3708      	adds	r7, #8
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}
 80076d0:	2000131c 	.word	0x2000131c

080076d4 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callbacks
  * @param  Instance     SD Instance
  * @retval None
  */
__weak void BSP_SD_WriteCpltCallback(uint32_t Instance)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Instance);
}
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callbacks
  * @param  Instance     SD Instance
  * @retval None
  */
__weak void BSP_SD_ReadCpltCallback(uint32_t Instance)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Instance);
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <SD_EXTI_Callback>:
/**
  * @brief  SD EXTI line detection callbacks.
  * @retval None
  */
static void SD_EXTI_Callback(void)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b082      	sub	sp, #8
 8007700:	af00      	add	r7, sp, #0
  uint32_t sd_status;

  if (HAL_GPIO_ReadPin(SD_GPIO_PORT[0], (uint16_t)PinDetect[0]) == GPIO_PIN_SET)
 8007702:	4b0c      	ldr	r3, [pc, #48]	@ (8007734 <SD_EXTI_Callback+0x38>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4a0c      	ldr	r2, [pc, #48]	@ (8007738 <SD_EXTI_Callback+0x3c>)
 8007708:	6812      	ldr	r2, [r2, #0]
 800770a:	b292      	uxth	r2, r2
 800770c:	4611      	mov	r1, r2
 800770e:	4618      	mov	r0, r3
 8007710:	f002 ffd0 	bl	800a6b4 <HAL_GPIO_ReadPin>
 8007714:	4603      	mov	r3, r0
 8007716:	2b01      	cmp	r3, #1
 8007718:	d102      	bne.n	8007720 <SD_EXTI_Callback+0x24>
  {
    sd_status = SD_NOT_PRESENT;
 800771a:	2300      	movs	r3, #0
 800771c:	607b      	str	r3, [r7, #4]
 800771e:	e001      	b.n	8007724 <SD_EXTI_Callback+0x28>
  }
  else
  {
    sd_status = SD_PRESENT;
 8007720:	2301      	movs	r3, #1
 8007722:	607b      	str	r3, [r7, #4]
  }
  BSP_SD_DetectCallback(0, sd_status);
 8007724:	6879      	ldr	r1, [r7, #4]
 8007726:	2000      	movs	r0, #0
 8007728:	f7ff ff50 	bl	80075cc <BSP_SD_DetectCallback>
}
 800772c:	bf00      	nop
 800772e:	3708      	adds	r7, #8
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}
 8007734:	200000ec 	.word	0x200000ec
 8007738:	200000e8 	.word	0x200000e8

0800773c <SD_MspInit>:
  * @brief  Initializes the SD MSP.
  * @param  hsd  SD handle
  * @retval None
  */
static void SD_MspInit(SD_HandleTypeDef *hsd)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b0cc      	sub	sp, #304	@ 0x130
 8007740:	af00      	add	r7, sp, #0
 8007742:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007746:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800774a:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef gpioinitstruct = {0};
 800774c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8007750:	2200      	movs	r2, #0
 8007752:	601a      	str	r2, [r3, #0]
 8007754:	605a      	str	r2, [r3, #4]
 8007756:	609a      	str	r2, [r3, #8]
 8007758:	60da      	str	r2, [r3, #12]
 800775a:	611a      	str	r2, [r3, #16]

  if (hsd == &hsd_sdmmc[0])
 800775c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007760:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a41      	ldr	r2, [pc, #260]	@ (800786c <SD_MspInit+0x130>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d17a      	bne.n	8007862 <SD_MspInit+0x126>
  {
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800776c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007770:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8007774:	4618      	mov	r0, r3
 8007776:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800777a:	461a      	mov	r2, r3
 800777c:	2100      	movs	r1, #0
 800777e:	f010 ff07 	bl	8018590 <memset>

    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 8007782:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8007786:	f5a3 7194 	sub.w	r1, r3, #296	@ 0x128
 800778a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800778e:	f04f 0300 	mov.w	r3, #0
 8007792:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLL1Q;
 8007796:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800779a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800779e:	2200      	movs	r2, #0
 80077a0:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    (void)HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80077a4:	f107 0308 	add.w	r3, r7, #8
 80077a8:	4618      	mov	r0, r3
 80077aa:	f004 fdef 	bl	800c38c <HAL_RCCEx_PeriphCLKConfig>

    /* Enable SDMMC1 clock */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80077ae:	4b30      	ldr	r3, [pc, #192]	@ (8007870 <SD_MspInit+0x134>)
 80077b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80077b4:	4a2e      	ldr	r2, [pc, #184]	@ (8007870 <SD_MspInit+0x134>)
 80077b6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80077ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80077be:	4b2c      	ldr	r3, [pc, #176]	@ (8007870 <SD_MspInit+0x134>)
 80077c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80077c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077c8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80077cc:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80077d0:	4b27      	ldr	r3, [pc, #156]	@ (8007870 <SD_MspInit+0x134>)
 80077d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80077d6:	4a26      	ldr	r2, [pc, #152]	@ (8007870 <SD_MspInit+0x134>)
 80077d8:	f043 0304 	orr.w	r3, r3, #4
 80077dc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80077e0:	4b23      	ldr	r3, [pc, #140]	@ (8007870 <SD_MspInit+0x134>)
 80077e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80077e6:	f003 0304 	and.w	r3, r3, #4
 80077ea:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80077ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80077f2:	4b1f      	ldr	r3, [pc, #124]	@ (8007870 <SD_MspInit+0x134>)
 80077f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80077f8:	4a1d      	ldr	r2, [pc, #116]	@ (8007870 <SD_MspInit+0x134>)
 80077fa:	f043 0308 	orr.w	r3, r3, #8
 80077fe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007802:	4b1b      	ldr	r3, [pc, #108]	@ (8007870 <SD_MspInit+0x134>)
 8007804:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007808:	f003 0308 	and.w	r3, r3, #8
 800780c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8007810:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110

    /* Common GPIO configuration */
    gpioinitstruct.Mode      = GPIO_MODE_AF_PP;
 8007814:	2302      	movs	r3, #2
 8007816:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    gpioinitstruct.Pull      = GPIO_PULLUP;
 800781a:	2301      	movs	r3, #1
 800781c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    gpioinitstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8007820:	2303      	movs	r3, #3
 8007822:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    gpioinitstruct.Alternate = GPIO_AF12_SDMMC1;
 8007826:	230c      	movs	r3, #12
 8007828:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

    /* GPIOC configuration */
    gpioinitstruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 800782c:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8007830:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8007834:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8007838:	4619      	mov	r1, r3
 800783a:	480e      	ldr	r0, [pc, #56]	@ (8007874 <SD_MspInit+0x138>)
 800783c:	f002 fd20 	bl	800a280 <HAL_GPIO_Init>

    /* GPIOD configuration */
    gpioinitstruct.Pin = GPIO_PIN_2;
 8007840:	2304      	movs	r3, #4
 8007842:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8007846:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800784a:	4619      	mov	r1, r3
 800784c:	480a      	ldr	r0, [pc, #40]	@ (8007878 <SD_MspInit+0x13c>)
 800784e:	f002 fd17 	bl	800a280 <HAL_GPIO_Init>

    /* NVIC configuration for SDMMC1 interrupts */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, BSP_SD_IT_PRIORITY, 0);
 8007852:	2200      	movs	r2, #0
 8007854:	210e      	movs	r1, #14
 8007856:	204f      	movs	r0, #79	@ 0x4f
 8007858:	f001 fb2a 	bl	8008eb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800785c:	204f      	movs	r0, #79	@ 0x4f
 800785e:	f001 fb41 	bl	8008ee4 <HAL_NVIC_EnableIRQ>
  }
}
 8007862:	bf00      	nop
 8007864:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}
 800786c:	2000131c 	.word	0x2000131c
 8007870:	44020c00 	.word	0x44020c00
 8007874:	42020800 	.word	0x42020800
 8007878:	42020c00 	.word	0x42020c00

0800787c <BSP_TS_Init>:
  * @param  Instance TS instance. Could be only 0.
  * @param  TS_Init  TS Init structure
  * @retval BSP status
  */
int32_t BSP_TS_Init(uint32_t Instance, TS_Init_t *TS_Init)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b088      	sub	sp, #32
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8007886:	2300      	movs	r3, #0
 8007888:	61fb      	str	r3, [r7, #28]

  if ((Instance >= TS_INSTANCES_NBR) || (TS_Init->Width == 0U) || (TS_Init->Width > TS_MAX_WIDTH) || \
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d11a      	bne.n	80078c6 <BSP_TS_Init+0x4a>
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d016      	beq.n	80078c6 <BSP_TS_Init+0x4a>
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2bf0      	cmp	r3, #240	@ 0xf0
 800789e:	d812      	bhi.n	80078c6 <BSP_TS_Init+0x4a>
      (TS_Init->Height == 0U) || (TS_Init->Height > TS_MAX_HEIGHT) || \
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	685b      	ldr	r3, [r3, #4]
  if ((Instance >= TS_INSTANCES_NBR) || (TS_Init->Width == 0U) || (TS_Init->Width > TS_MAX_WIDTH) || \
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d00e      	beq.n	80078c6 <BSP_TS_Init+0x4a>
      (TS_Init->Height == 0U) || (TS_Init->Height > TS_MAX_HEIGHT) || \
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	2bf0      	cmp	r3, #240	@ 0xf0
 80078ae:	d80a      	bhi.n	80078c6 <BSP_TS_Init+0x4a>
      (TS_Init->Accuracy > TS_MIN((TS_Init->Width), (TS_Init->Height))))
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	68da      	ldr	r2, [r3, #12]
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	6819      	ldr	r1, [r3, #0]
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	428b      	cmp	r3, r1
 80078be:	bf28      	it	cs
 80078c0:	460b      	movcs	r3, r1
      (TS_Init->Height == 0U) || (TS_Init->Height > TS_MAX_HEIGHT) || \
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d903      	bls.n	80078ce <BSP_TS_Init+0x52>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80078c6:	f06f 0301 	mvn.w	r3, #1
 80078ca:	61fb      	str	r3, [r7, #28]
 80078cc:	e0b3      	b.n	8007a36 <BSP_TS_Init+0x1ba>
  }
  else
  {
    TS_RESET_MspInit();
 80078ce:	f000 f9bd 	bl	8007c4c <TS_RESET_MspInit>

    if (FT6X06_Probe(Instance) != BSP_ERROR_NONE)
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 f944 	bl	8007b60 <FT6X06_Probe>
 80078d8:	4603      	mov	r3, r0
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d003      	beq.n	80078e6 <BSP_TS_Init+0x6a>
    {
      ret = BSP_ERROR_NO_INIT;
 80078de:	f04f 33ff 	mov.w	r3, #4294967295
 80078e2:	61fb      	str	r3, [r7, #28]
 80078e4:	e0a7      	b.n	8007a36 <BSP_TS_Init+0x1ba>
    else
    {
      TS_Capabilities_t Capabilities;
      uint32_t i;
      /* Store parameters on TS context */
      Ts_Ctx[Instance].Width       = TS_Init->Width;
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	6819      	ldr	r1, [r3, #0]
 80078ea:	4855      	ldr	r0, [pc, #340]	@ (8007a40 <BSP_TS_Init+0x1c4>)
 80078ec:	687a      	ldr	r2, [r7, #4]
 80078ee:	4613      	mov	r3, r2
 80078f0:	009b      	lsls	r3, r3, #2
 80078f2:	4413      	add	r3, r2
 80078f4:	00db      	lsls	r3, r3, #3
 80078f6:	4403      	add	r3, r0
 80078f8:	6019      	str	r1, [r3, #0]
      Ts_Ctx[Instance].Height      = TS_Init->Height;
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	6859      	ldr	r1, [r3, #4]
 80078fe:	4850      	ldr	r0, [pc, #320]	@ (8007a40 <BSP_TS_Init+0x1c4>)
 8007900:	687a      	ldr	r2, [r7, #4]
 8007902:	4613      	mov	r3, r2
 8007904:	009b      	lsls	r3, r3, #2
 8007906:	4413      	add	r3, r2
 8007908:	00db      	lsls	r3, r3, #3
 800790a:	4403      	add	r3, r0
 800790c:	3304      	adds	r3, #4
 800790e:	6019      	str	r1, [r3, #0]
      Ts_Ctx[Instance].Accuracy    = TS_Init->Accuracy;
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	68d9      	ldr	r1, [r3, #12]
 8007914:	484a      	ldr	r0, [pc, #296]	@ (8007a40 <BSP_TS_Init+0x1c4>)
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	4613      	mov	r3, r2
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	4413      	add	r3, r2
 800791e:	00db      	lsls	r3, r3, #3
 8007920:	4403      	add	r3, r0
 8007922:	330c      	adds	r3, #12
 8007924:	6019      	str	r1, [r3, #0]
      if (TS_Init->Orientation == TS_ORIENTATION_LANDSCAPE_ROT180)
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	2b01      	cmp	r3, #1
 800792c:	d10a      	bne.n	8007944 <BSP_TS_Init+0xc8>
      {
        Ts_Ctx[Instance].Orientation = TS_SWAP_XY | TS_SWAP_Y;
 800792e:	4944      	ldr	r1, [pc, #272]	@ (8007a40 <BSP_TS_Init+0x1c4>)
 8007930:	687a      	ldr	r2, [r7, #4]
 8007932:	4613      	mov	r3, r2
 8007934:	009b      	lsls	r3, r3, #2
 8007936:	4413      	add	r3, r2
 8007938:	00db      	lsls	r3, r3, #3
 800793a:	440b      	add	r3, r1
 800793c:	3308      	adds	r3, #8
 800793e:	220c      	movs	r2, #12
 8007940:	601a      	str	r2, [r3, #0]
 8007942:	e027      	b.n	8007994 <BSP_TS_Init+0x118>
      }
      else if (TS_Init->Orientation == TS_ORIENTATION_LANDSCAPE)
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	2b03      	cmp	r3, #3
 800794a:	d10a      	bne.n	8007962 <BSP_TS_Init+0xe6>
      {
        Ts_Ctx[Instance].Orientation = TS_SWAP_XY | TS_SWAP_X;
 800794c:	493c      	ldr	r1, [pc, #240]	@ (8007a40 <BSP_TS_Init+0x1c4>)
 800794e:	687a      	ldr	r2, [r7, #4]
 8007950:	4613      	mov	r3, r2
 8007952:	009b      	lsls	r3, r3, #2
 8007954:	4413      	add	r3, r2
 8007956:	00db      	lsls	r3, r3, #3
 8007958:	440b      	add	r3, r1
 800795a:	3308      	adds	r3, #8
 800795c:	220a      	movs	r2, #10
 800795e:	601a      	str	r2, [r3, #0]
 8007960:	e018      	b.n	8007994 <BSP_TS_Init+0x118>
      }
      else if (TS_Init->Orientation == TS_ORIENTATION_PORTRAIT_ROT180)
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d10a      	bne.n	8007980 <BSP_TS_Init+0x104>
      {
        Ts_Ctx[Instance].Orientation = TS_SWAP_NONE;
 800796a:	4935      	ldr	r1, [pc, #212]	@ (8007a40 <BSP_TS_Init+0x1c4>)
 800796c:	687a      	ldr	r2, [r7, #4]
 800796e:	4613      	mov	r3, r2
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	4413      	add	r3, r2
 8007974:	00db      	lsls	r3, r3, #3
 8007976:	440b      	add	r3, r1
 8007978:	3308      	adds	r3, #8
 800797a:	2201      	movs	r2, #1
 800797c:	601a      	str	r2, [r3, #0]
 800797e:	e009      	b.n	8007994 <BSP_TS_Init+0x118>
      }
      else /* (Orientation == TS_ORIENTATION_PORTRAIT) */
      {
        Ts_Ctx[Instance].Orientation = TS_SWAP_Y | TS_SWAP_X;
 8007980:	492f      	ldr	r1, [pc, #188]	@ (8007a40 <BSP_TS_Init+0x1c4>)
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	4613      	mov	r3, r2
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	4413      	add	r3, r2
 800798a:	00db      	lsls	r3, r3, #3
 800798c:	440b      	add	r3, r1
 800798e:	3308      	adds	r3, #8
 8007990:	2206      	movs	r2, #6
 8007992:	601a      	str	r2, [r3, #0]
      }

      /* Get capabilities to retrieve maximum values of X and Y */
      if (Ts_Drv->GetCapabilities(Ts_CompObj[Instance], &Capabilities) < 0)
 8007994:	4b2b      	ldr	r3, [pc, #172]	@ (8007a44 <BSP_TS_Init+0x1c8>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	69db      	ldr	r3, [r3, #28]
 800799a:	492b      	ldr	r1, [pc, #172]	@ (8007a48 <BSP_TS_Init+0x1cc>)
 800799c:	687a      	ldr	r2, [r7, #4]
 800799e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80079a2:	f107 010c 	add.w	r1, r7, #12
 80079a6:	4610      	mov	r0, r2
 80079a8:	4798      	blx	r3
 80079aa:	4603      	mov	r3, r0
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	da03      	bge.n	80079b8 <BSP_TS_Init+0x13c>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80079b0:	f06f 0304 	mvn.w	r3, #4
 80079b4:	61fb      	str	r3, [r7, #28]
 80079b6:	e03e      	b.n	8007a36 <BSP_TS_Init+0x1ba>
      }
      else
      {
        /* Store maximum X and Y on context */
        Ts_Ctx[Instance].MaxX = Capabilities.MaxXl;
 80079b8:	6939      	ldr	r1, [r7, #16]
 80079ba:	4821      	ldr	r0, [pc, #132]	@ (8007a40 <BSP_TS_Init+0x1c4>)
 80079bc:	687a      	ldr	r2, [r7, #4]
 80079be:	4613      	mov	r3, r2
 80079c0:	009b      	lsls	r3, r3, #2
 80079c2:	4413      	add	r3, r2
 80079c4:	00db      	lsls	r3, r3, #3
 80079c6:	4403      	add	r3, r0
 80079c8:	3310      	adds	r3, #16
 80079ca:	6019      	str	r1, [r3, #0]
        Ts_Ctx[Instance].MaxY = Capabilities.MaxYl;
 80079cc:	6979      	ldr	r1, [r7, #20]
 80079ce:	481c      	ldr	r0, [pc, #112]	@ (8007a40 <BSP_TS_Init+0x1c4>)
 80079d0:	687a      	ldr	r2, [r7, #4]
 80079d2:	4613      	mov	r3, r2
 80079d4:	009b      	lsls	r3, r3, #2
 80079d6:	4413      	add	r3, r2
 80079d8:	00db      	lsls	r3, r3, #3
 80079da:	4403      	add	r3, r0
 80079dc:	3314      	adds	r3, #20
 80079de:	6019      	str	r1, [r3, #0]
        /* Initialize previous position in order to always detect first touch */
        for (i = 0; i < TS_TOUCH_NBR; i++)
 80079e0:	2300      	movs	r3, #0
 80079e2:	61bb      	str	r3, [r7, #24]
 80079e4:	e024      	b.n	8007a30 <BSP_TS_Init+0x1b4>
        {
          Ts_Ctx[Instance].PrevX[i] = TS_Init->Width + TS_Init->Accuracy + 1U;
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	68db      	ldr	r3, [r3, #12]
 80079ee:	4413      	add	r3, r2
 80079f0:	1c59      	adds	r1, r3, #1
 80079f2:	4813      	ldr	r0, [pc, #76]	@ (8007a40 <BSP_TS_Init+0x1c4>)
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	4613      	mov	r3, r2
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	4413      	add	r3, r2
 80079fc:	005b      	lsls	r3, r3, #1
 80079fe:	69ba      	ldr	r2, [r7, #24]
 8007a00:	4413      	add	r3, r2
 8007a02:	3306      	adds	r3, #6
 8007a04:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
          Ts_Ctx[Instance].PrevY[i] = TS_Init->Height + TS_Init->Accuracy + 1U;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	68db      	ldr	r3, [r3, #12]
 8007a10:	4413      	add	r3, r2
 8007a12:	1c59      	adds	r1, r3, #1
 8007a14:	480a      	ldr	r0, [pc, #40]	@ (8007a40 <BSP_TS_Init+0x1c4>)
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	4613      	mov	r3, r2
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	4413      	add	r3, r2
 8007a1e:	005b      	lsls	r3, r3, #1
 8007a20:	69ba      	ldr	r2, [r7, #24]
 8007a22:	4413      	add	r3, r2
 8007a24:	3308      	adds	r3, #8
 8007a26:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
        for (i = 0; i < TS_TOUCH_NBR; i++)
 8007a2a:	69bb      	ldr	r3, [r7, #24]
 8007a2c:	3301      	adds	r3, #1
 8007a2e:	61bb      	str	r3, [r7, #24]
 8007a30:	69bb      	ldr	r3, [r7, #24]
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d9d7      	bls.n	80079e6 <BSP_TS_Init+0x16a>
        }
      }
    }
  }

  return ret;
 8007a36:	69fb      	ldr	r3, [r7, #28]
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3720      	adds	r7, #32
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	200013b8 	.word	0x200013b8
 8007a44:	200013a4 	.word	0x200013a4
 8007a48:	200013b4 	.word	0x200013b4

08007a4c <BSP_TS_EnableIT>:
  * @brief  Configures and enables the touch screen interrupts.
  * @param  Instance TS instance. Could be only 0.
  * @retval BSP status
  */
int32_t BSP_TS_EnableIT(uint32_t Instance)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b088      	sub	sp, #32
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8007a54:	2300      	movs	r3, #0
 8007a56:	61fb      	str	r3, [r7, #28]
  GPIO_InitTypeDef gpio_init_structure;

  if (Instance >= TS_INSTANCES_NBR)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d003      	beq.n	8007a66 <BSP_TS_EnableIT+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8007a5e:	f06f 0301 	mvn.w	r3, #1
 8007a62:	61fb      	str	r3, [r7, #28]
 8007a64:	e04a      	b.n	8007afc <BSP_TS_EnableIT+0xb0>
  }
  else
  {
    /* Configure Interrupt mode for TS_INT pin falling edge : when a new touch is available */
    /* TS_INT pin is active on low level on new touch available */
    gpio_init_structure.Pin   = TS_INT_PIN;
 8007a66:	2380      	movs	r3, #128	@ 0x80
 8007a68:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8007a6e:	2302      	movs	r3, #2
 8007a70:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Mode  = GPIO_MODE_IT_FALLING;
 8007a72:	4b25      	ldr	r3, [pc, #148]	@ (8007b08 <BSP_TS_EnableIT+0xbc>)
 8007a74:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 8007a76:	f107 0308 	add.w	r3, r7, #8
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	4823      	ldr	r0, [pc, #140]	@ (8007b0c <BSP_TS_EnableIT+0xc0>)
 8007a7e:	f002 fbff 	bl	800a280 <HAL_GPIO_Init>

    if (Ts_Drv->EnableIT(Ts_CompObj[Instance]) < 0)
 8007a82:	4b23      	ldr	r3, [pc, #140]	@ (8007b10 <BSP_TS_EnableIT+0xc4>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	6a1b      	ldr	r3, [r3, #32]
 8007a88:	4922      	ldr	r1, [pc, #136]	@ (8007b14 <BSP_TS_EnableIT+0xc8>)
 8007a8a:	687a      	ldr	r2, [r7, #4]
 8007a8c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8007a90:	4610      	mov	r0, r2
 8007a92:	4798      	blx	r3
 8007a94:	4603      	mov	r3, r0
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	da03      	bge.n	8007aa2 <BSP_TS_EnableIT+0x56>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8007a9a:	f06f 0304 	mvn.w	r3, #4
 8007a9e:	61fb      	str	r3, [r7, #28]
 8007aa0:	e02c      	b.n	8007afc <BSP_TS_EnableIT+0xb0>
    }
    else
    {
      if (HAL_EXTI_GetHandle(&hts_exti[Instance], TS_EXTI_LINE) != HAL_OK)
 8007aa2:	687a      	ldr	r2, [r7, #4]
 8007aa4:	4613      	mov	r3, r2
 8007aa6:	005b      	lsls	r3, r3, #1
 8007aa8:	4413      	add	r3, r2
 8007aaa:	009b      	lsls	r3, r3, #2
 8007aac:	4a1a      	ldr	r2, [pc, #104]	@ (8007b18 <BSP_TS_EnableIT+0xcc>)
 8007aae:	4413      	add	r3, r2
 8007ab0:	491a      	ldr	r1, [pc, #104]	@ (8007b1c <BSP_TS_EnableIT+0xd0>)
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f002 fb87 	bl	800a1c6 <HAL_EXTI_GetHandle>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d003      	beq.n	8007ac6 <BSP_TS_EnableIT+0x7a>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 8007abe:	f06f 0303 	mvn.w	r3, #3
 8007ac2:	61fb      	str	r3, [r7, #28]
 8007ac4:	e01a      	b.n	8007afc <BSP_TS_EnableIT+0xb0>
      }
      else if (HAL_EXTI_RegisterCallback(&hts_exti[Instance],  HAL_EXTI_COMMON_CB_ID, TS_EXTI_Callback) != HAL_OK)
 8007ac6:	687a      	ldr	r2, [r7, #4]
 8007ac8:	4613      	mov	r3, r2
 8007aca:	005b      	lsls	r3, r3, #1
 8007acc:	4413      	add	r3, r2
 8007ace:	009b      	lsls	r3, r3, #2
 8007ad0:	4a11      	ldr	r2, [pc, #68]	@ (8007b18 <BSP_TS_EnableIT+0xcc>)
 8007ad2:	4413      	add	r3, r2
 8007ad4:	4a12      	ldr	r2, [pc, #72]	@ (8007b20 <BSP_TS_EnableIT+0xd4>)
 8007ad6:	2100      	movs	r1, #0
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f002 fb48 	bl	800a16e <HAL_EXTI_RegisterCallback>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d003      	beq.n	8007aec <BSP_TS_EnableIT+0xa0>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 8007ae4:	f06f 0303 	mvn.w	r3, #3
 8007ae8:	61fb      	str	r3, [r7, #28]
 8007aea:	e007      	b.n	8007afc <BSP_TS_EnableIT+0xb0>
      }
      else
      {
        /* Enable and set the TS_INT EXTI Interrupt to an intermediate priority */
        HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), BSP_TS_IT_PRIORITY, 0x00);
 8007aec:	2200      	movs	r2, #0
 8007aee:	210f      	movs	r1, #15
 8007af0:	2012      	movs	r0, #18
 8007af2:	f001 f9dd 	bl	8008eb0 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 8007af6:	2012      	movs	r0, #18
 8007af8:	f001 f9f4 	bl	8008ee4 <HAL_NVIC_EnableIRQ>
      }
    }
  }

  return ret;
 8007afc:	69fb      	ldr	r3, [r7, #28]
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3720      	adds	r7, #32
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	bf00      	nop
 8007b08:	10210000 	.word	0x10210000
 8007b0c:	42021800 	.word	0x42021800
 8007b10:	200013a4 	.word	0x200013a4
 8007b14:	200013b4 	.word	0x200013b4
 8007b18:	200013a8 	.word	0x200013a8
 8007b1c:	06000007 	.word	0x06000007
 8007b20:	08007c29 	.word	0x08007c29

08007b24 <BSP_TS_Callback>:
  * @brief  BSP TS Callback.
  * @param  Instance  TS instance. Could be only 0.
  * @retval None.
  */
__weak void BSP_TS_Callback(uint32_t Instance)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b083      	sub	sp, #12
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Instance);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on TS touch detection */
}
 8007b2c:	bf00      	nop
 8007b2e:	370c      	adds	r7, #12
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <BSP_TS_IRQHandler>:
  * @brief  BSP TS interrupt handler.
  * @param  Instance TS Instance.
  * @retval None.
  */
void BSP_TS_IRQHandler(uint32_t Instance)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b082      	sub	sp, #8
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  HAL_EXTI_IRQHandler(&hts_exti[Instance]);
 8007b40:	687a      	ldr	r2, [r7, #4]
 8007b42:	4613      	mov	r3, r2
 8007b44:	005b      	lsls	r3, r3, #1
 8007b46:	4413      	add	r3, r2
 8007b48:	009b      	lsls	r3, r3, #2
 8007b4a:	4a04      	ldr	r2, [pc, #16]	@ (8007b5c <BSP_TS_IRQHandler+0x24>)
 8007b4c:	4413      	add	r3, r2
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f002 fb4e 	bl	800a1f0 <HAL_EXTI_IRQHandler>
}
 8007b54:	bf00      	nop
 8007b56:	3708      	adds	r7, #8
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}
 8007b5c:	200013a8 	.word	0x200013a8

08007b60 <FT6X06_Probe>:
  * @brief  Probe the FT6X06 TS driver.
  * @param  Instance TS Instance.
  * @retval BSP status.
  */
static int32_t FT6X06_Probe(uint32_t Instance)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b08a      	sub	sp, #40	@ 0x28
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  int32_t ret              = BSP_ERROR_NONE;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	627b      	str	r3, [r7, #36]	@ 0x24
  FT6X06_IO_t              IOCtx;
  static FT6X06_Object_t   FT6X06Obj;
  uint32_t ft6x06_id       = 0;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	60bb      	str	r3, [r7, #8]

  /* Configure the TS driver */
  IOCtx.Address     = TS_I2C_ADDRESS;
 8007b70:	2370      	movs	r3, #112	@ 0x70
 8007b72:	82bb      	strh	r3, [r7, #20]
  IOCtx.Init        = BSP_I2C4_Init;
 8007b74:	4b23      	ldr	r3, [pc, #140]	@ (8007c04 <FT6X06_Probe+0xa4>)
 8007b76:	60fb      	str	r3, [r7, #12]
  IOCtx.DeInit      = BSP_I2C4_DeInit;
 8007b78:	4b23      	ldr	r3, [pc, #140]	@ (8007c08 <FT6X06_Probe+0xa8>)
 8007b7a:	613b      	str	r3, [r7, #16]
  IOCtx.ReadReg     = BSP_I2C4_ReadReg;
 8007b7c:	4b23      	ldr	r3, [pc, #140]	@ (8007c0c <FT6X06_Probe+0xac>)
 8007b7e:	61fb      	str	r3, [r7, #28]
  IOCtx.WriteReg    = BSP_I2C4_WriteReg;
 8007b80:	4b23      	ldr	r3, [pc, #140]	@ (8007c10 <FT6X06_Probe+0xb0>)
 8007b82:	61bb      	str	r3, [r7, #24]
  IOCtx.GetTick     = BSP_GetTick;
 8007b84:	4b23      	ldr	r3, [pc, #140]	@ (8007c14 <FT6X06_Probe+0xb4>)
 8007b86:	623b      	str	r3, [r7, #32]

  if (FT6X06_RegisterBusIO(&FT6X06Obj, &IOCtx) != FT6X06_OK)
 8007b88:	f107 030c 	add.w	r3, r7, #12
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	4822      	ldr	r0, [pc, #136]	@ (8007c18 <FT6X06_Probe+0xb8>)
 8007b90:	f7fa fb0a 	bl	80021a8 <FT6X06_RegisterBusIO>
 8007b94:	4603      	mov	r3, r0
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d003      	beq.n	8007ba2 <FT6X06_Probe+0x42>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8007b9a:	f06f 0307 	mvn.w	r3, #7
 8007b9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ba0:	e02b      	b.n	8007bfa <FT6X06_Probe+0x9a>
  }
  else if (FT6X06_ReadID(&FT6X06Obj, &ft6x06_id) != FT6X06_OK)
 8007ba2:	f107 0308 	add.w	r3, r7, #8
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	481b      	ldr	r0, [pc, #108]	@ (8007c18 <FT6X06_Probe+0xb8>)
 8007baa:	f7fa fbf3 	bl	8002394 <FT6X06_ReadID>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d003      	beq.n	8007bbc <FT6X06_Probe+0x5c>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8007bb4:	f06f 0304 	mvn.w	r3, #4
 8007bb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bba:	e01e      	b.n	8007bfa <FT6X06_Probe+0x9a>
  }
  else if ((uint8_t)ft6x06_id != FT6X06_ID)
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	b2db      	uxtb	r3, r3
 8007bc0:	2b11      	cmp	r3, #17
 8007bc2:	d003      	beq.n	8007bcc <FT6X06_Probe+0x6c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8007bc4:	f06f 0306 	mvn.w	r3, #6
 8007bc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bca:	e016      	b.n	8007bfa <FT6X06_Probe+0x9a>
  }
  else
  {
    Ts_CompObj[Instance] = &FT6X06Obj;
 8007bcc:	4a13      	ldr	r2, [pc, #76]	@ (8007c1c <FT6X06_Probe+0xbc>)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4911      	ldr	r1, [pc, #68]	@ (8007c18 <FT6X06_Probe+0xb8>)
 8007bd2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    Ts_Drv = (TS_Drv_t *) &FT6X06_TS_Driver;
 8007bd6:	4b12      	ldr	r3, [pc, #72]	@ (8007c20 <FT6X06_Probe+0xc0>)
 8007bd8:	4a12      	ldr	r2, [pc, #72]	@ (8007c24 <FT6X06_Probe+0xc4>)
 8007bda:	601a      	str	r2, [r3, #0]
    if (Ts_Drv->Init(Ts_CompObj[Instance]) < 0)
 8007bdc:	4b10      	ldr	r3, [pc, #64]	@ (8007c20 <FT6X06_Probe+0xc0>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	490e      	ldr	r1, [pc, #56]	@ (8007c1c <FT6X06_Probe+0xbc>)
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8007bea:	4610      	mov	r0, r2
 8007bec:	4798      	blx	r3
 8007bee:	4603      	mov	r3, r0
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	da02      	bge.n	8007bfa <FT6X06_Probe+0x9a>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8007bf4:	f06f 0304 	mvn.w	r3, #4
 8007bf8:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }

  return ret;
 8007bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3728      	adds	r7, #40	@ 0x28
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}
 8007c04:	080057b5 	.word	0x080057b5
 8007c08:	08005829 	.word	0x08005829
 8007c0c:	08005951 	.word	0x08005951
 8007c10:	080058f5 	.word	0x080058f5
 8007c14:	080059ad 	.word	0x080059ad
 8007c18:	200013e0 	.word	0x200013e0
 8007c1c:	200013b4 	.word	0x200013b4
 8007c20:	200013a4 	.word	0x200013a4
 8007c24:	2000004c 	.word	0x2000004c

08007c28 <TS_EXTI_Callback>:
/**
  * @brief  TS EXTI callback.
  * @retval None.
  */
static void TS_EXTI_Callback(void)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	af00      	add	r7, sp, #0
  BSP_TS_Callback(0);
 8007c2c:	2000      	movs	r0, #0
 8007c2e:	f7ff ff79 	bl	8007b24 <BSP_TS_Callback>

  /* Clear interrupt on TS driver */
  if (Ts_Drv->ClearIT(Ts_CompObj[0]) < 0)
 8007c32:	4b04      	ldr	r3, [pc, #16]	@ (8007c44 <TS_EXTI_Callback+0x1c>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c38:	4a03      	ldr	r2, [pc, #12]	@ (8007c48 <TS_EXTI_Callback+0x20>)
 8007c3a:	6812      	ldr	r2, [r2, #0]
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	4798      	blx	r3
  {
    /* Nothing to do */
  }
}
 8007c40:	bf00      	nop
 8007c42:	bd80      	pop	{r7, pc}
 8007c44:	200013a4 	.word	0x200013a4
 8007c48:	200013b4 	.word	0x200013b4

08007c4c <TS_RESET_MspInit>:
/**
  * @brief  Initializes the TS_RESET pin MSP.
  * @retval None
  */
static void TS_RESET_MspInit(void)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b086      	sub	sp, #24
 8007c50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  TS_RESET_GPIO_CLK_ENABLE();
 8007c52:	4b18      	ldr	r3, [pc, #96]	@ (8007cb4 <TS_RESET_MspInit+0x68>)
 8007c54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c58:	4a16      	ldr	r2, [pc, #88]	@ (8007cb4 <TS_RESET_MspInit+0x68>)
 8007c5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c5e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007c62:	4b14      	ldr	r3, [pc, #80]	@ (8007cb4 <TS_RESET_MspInit+0x68>)
 8007c64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c6c:	603b      	str	r3, [r7, #0]
 8007c6e:	683b      	ldr	r3, [r7, #0]

  /* GPIO configuration in output for TouchScreen reset signal on TS_RESET pin */
  gpio_init_structure.Pin = TS_RESET_GPIO_PIN;
 8007c70:	2308      	movs	r3, #8
 8007c72:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8007c74:	2301      	movs	r3, #1
 8007c76:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_LOW;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TS_RESET_GPIO_PORT, &gpio_init_structure);
 8007c80:	1d3b      	adds	r3, r7, #4
 8007c82:	4619      	mov	r1, r3
 8007c84:	480c      	ldr	r0, [pc, #48]	@ (8007cb8 <TS_RESET_MspInit+0x6c>)
 8007c86:	f002 fafb 	bl	800a280 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(TS_RESET_GPIO_PORT, TS_RESET_GPIO_PIN, GPIO_PIN_RESET);
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	2108      	movs	r1, #8
 8007c8e:	480a      	ldr	r0, [pc, #40]	@ (8007cb8 <TS_RESET_MspInit+0x6c>)
 8007c90:	f002 fd28 	bl	800a6e4 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8007c94:	200a      	movs	r0, #10
 8007c96:	f000 f8cf 	bl	8007e38 <HAL_Delay>
  HAL_GPIO_WritePin(TS_RESET_GPIO_PORT, TS_RESET_GPIO_PIN, GPIO_PIN_SET);
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	2108      	movs	r1, #8
 8007c9e:	4806      	ldr	r0, [pc, #24]	@ (8007cb8 <TS_RESET_MspInit+0x6c>)
 8007ca0:	f002 fd20 	bl	800a6e4 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8007ca4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8007ca8:	f000 f8c6 	bl	8007e38 <HAL_Delay>
}
 8007cac:	bf00      	nop
 8007cae:	3718      	adds	r7, #24
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}
 8007cb4:	44020c00 	.word	0x44020c00
 8007cb8:	42021800 	.word	0x42021800

08007cbc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007cc0:	2003      	movs	r0, #3
 8007cc2:	f001 f8ea 	bl	8008e9a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007cc6:	f004 f9d7 	bl	800c078 <HAL_RCC_GetSysClockFreq>
 8007cca:	4602      	mov	r2, r0
 8007ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8007d00 <HAL_Init+0x44>)
 8007cce:	6a1b      	ldr	r3, [r3, #32]
 8007cd0:	f003 030f 	and.w	r3, r3, #15
 8007cd4:	490b      	ldr	r1, [pc, #44]	@ (8007d04 <HAL_Init+0x48>)
 8007cd6:	5ccb      	ldrb	r3, [r1, r3]
 8007cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8007cdc:	4a0a      	ldr	r2, [pc, #40]	@ (8007d08 <HAL_Init+0x4c>)
 8007cde:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8007ce0:	2004      	movs	r0, #4
 8007ce2:	f001 f92f 	bl	8008f44 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007ce6:	200f      	movs	r0, #15
 8007ce8:	f000 f810 	bl	8007d0c <HAL_InitTick>
 8007cec:	4603      	mov	r3, r0
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d001      	beq.n	8007cf6 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e002      	b.n	8007cfc <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8007cf6:	f7f9 f975 	bl	8000fe4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007cfa:	2300      	movs	r3, #0
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	bd80      	pop	{r7, pc}
 8007d00:	44020c00 	.word	0x44020c00
 8007d04:	08019db0 	.word	0x08019db0
 8007d08:	20000000 	.word	0x20000000

08007d0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8007d14:	2300      	movs	r3, #0
 8007d16:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8007d18:	4b33      	ldr	r3, [pc, #204]	@ (8007de8 <HAL_InitTick+0xdc>)
 8007d1a:	781b      	ldrb	r3, [r3, #0]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d101      	bne.n	8007d24 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8007d20:	2301      	movs	r3, #1
 8007d22:	e05c      	b.n	8007dde <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8007d24:	4b31      	ldr	r3, [pc, #196]	@ (8007dec <HAL_InitTick+0xe0>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f003 0304 	and.w	r3, r3, #4
 8007d2c:	2b04      	cmp	r3, #4
 8007d2e:	d10c      	bne.n	8007d4a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8007d30:	4b2f      	ldr	r3, [pc, #188]	@ (8007df0 <HAL_InitTick+0xe4>)
 8007d32:	681a      	ldr	r2, [r3, #0]
 8007d34:	4b2c      	ldr	r3, [pc, #176]	@ (8007de8 <HAL_InitTick+0xdc>)
 8007d36:	781b      	ldrb	r3, [r3, #0]
 8007d38:	4619      	mov	r1, r3
 8007d3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007d3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d46:	60fb      	str	r3, [r7, #12]
 8007d48:	e037      	b.n	8007dba <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8007d4a:	f001 f953 	bl	8008ff4 <HAL_SYSTICK_GetCLKSourceConfig>
 8007d4e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	2b02      	cmp	r3, #2
 8007d54:	d023      	beq.n	8007d9e <HAL_InitTick+0x92>
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	2b02      	cmp	r3, #2
 8007d5a:	d82d      	bhi.n	8007db8 <HAL_InitTick+0xac>
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d003      	beq.n	8007d6a <HAL_InitTick+0x5e>
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d00d      	beq.n	8007d84 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8007d68:	e026      	b.n	8007db8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8007d6a:	4b21      	ldr	r3, [pc, #132]	@ (8007df0 <HAL_InitTick+0xe4>)
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	4b1e      	ldr	r3, [pc, #120]	@ (8007de8 <HAL_InitTick+0xdc>)
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	4619      	mov	r1, r3
 8007d74:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8007d78:	fbb3 f3f1 	udiv	r3, r3, r1
 8007d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d80:	60fb      	str	r3, [r7, #12]
        break;
 8007d82:	e01a      	b.n	8007dba <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8007d84:	4b18      	ldr	r3, [pc, #96]	@ (8007de8 <HAL_InitTick+0xdc>)
 8007d86:	781b      	ldrb	r3, [r3, #0]
 8007d88:	461a      	mov	r2, r3
 8007d8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007d8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d92:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8007d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d9a:	60fb      	str	r3, [r7, #12]
        break;
 8007d9c:	e00d      	b.n	8007dba <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8007d9e:	4b12      	ldr	r3, [pc, #72]	@ (8007de8 <HAL_InitTick+0xdc>)
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	461a      	mov	r2, r3
 8007da4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007da8:	fbb3 f3f2 	udiv	r3, r3, r2
 8007dac:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8007db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007db4:	60fb      	str	r3, [r7, #12]
        break;
 8007db6:	e000      	b.n	8007dba <HAL_InitTick+0xae>
        break;
 8007db8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8007dba:	68f8      	ldr	r0, [r7, #12]
 8007dbc:	f001 f8a0 	bl	8008f00 <HAL_SYSTICK_Config>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d001      	beq.n	8007dca <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	e009      	b.n	8007dde <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007dca:	2200      	movs	r2, #0
 8007dcc:	6879      	ldr	r1, [r7, #4]
 8007dce:	f04f 30ff 	mov.w	r0, #4294967295
 8007dd2:	f001 f86d 	bl	8008eb0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8007dd6:	4a07      	ldr	r2, [pc, #28]	@ (8007df4 <HAL_InitTick+0xe8>)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007ddc:	2300      	movs	r3, #0
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3710      	adds	r7, #16
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}
 8007de6:	bf00      	nop
 8007de8:	200000fc 	.word	0x200000fc
 8007dec:	e000e010 	.word	0xe000e010
 8007df0:	20000000 	.word	0x20000000
 8007df4:	200000f8 	.word	0x200000f8

08007df8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007dfc:	4b06      	ldr	r3, [pc, #24]	@ (8007e18 <HAL_IncTick+0x20>)
 8007dfe:	781b      	ldrb	r3, [r3, #0]
 8007e00:	461a      	mov	r2, r3
 8007e02:	4b06      	ldr	r3, [pc, #24]	@ (8007e1c <HAL_IncTick+0x24>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4413      	add	r3, r2
 8007e08:	4a04      	ldr	r2, [pc, #16]	@ (8007e1c <HAL_IncTick+0x24>)
 8007e0a:	6013      	str	r3, [r2, #0]
}
 8007e0c:	bf00      	nop
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e14:	4770      	bx	lr
 8007e16:	bf00      	nop
 8007e18:	200000fc 	.word	0x200000fc
 8007e1c:	20001408 	.word	0x20001408

08007e20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007e20:	b480      	push	{r7}
 8007e22:	af00      	add	r7, sp, #0
  return uwTick;
 8007e24:	4b03      	ldr	r3, [pc, #12]	@ (8007e34 <HAL_GetTick+0x14>)
 8007e26:	681b      	ldr	r3, [r3, #0]
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e30:	4770      	bx	lr
 8007e32:	bf00      	nop
 8007e34:	20001408 	.word	0x20001408

08007e38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b084      	sub	sp, #16
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007e40:	f7ff ffee 	bl	8007e20 <HAL_GetTick>
 8007e44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e50:	d005      	beq.n	8007e5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007e52:	4b0a      	ldr	r3, [pc, #40]	@ (8007e7c <HAL_Delay+0x44>)
 8007e54:	781b      	ldrb	r3, [r3, #0]
 8007e56:	461a      	mov	r2, r3
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	4413      	add	r3, r2
 8007e5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007e5e:	bf00      	nop
 8007e60:	f7ff ffde 	bl	8007e20 <HAL_GetTick>
 8007e64:	4602      	mov	r2, r0
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	1ad3      	subs	r3, r2, r3
 8007e6a:	68fa      	ldr	r2, [r7, #12]
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d8f7      	bhi.n	8007e60 <HAL_Delay+0x28>
  {
  }
}
 8007e70:	bf00      	nop
 8007e72:	bf00      	nop
 8007e74:	3710      	adds	r7, #16
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}
 8007e7a:	bf00      	nop
 8007e7c:	200000fc 	.word	0x200000fc

08007e80 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	689b      	ldr	r3, [r3, #8]
 8007e8e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	431a      	orrs	r2, r3
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	609a      	str	r2, [r3, #8]
}
 8007e9a:	bf00      	nop
 8007e9c:	370c      	adds	r7, #12
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea4:	4770      	bx	lr

08007ea6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007ea6:	b480      	push	{r7}
 8007ea8:	b083      	sub	sp, #12
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	6078      	str	r0, [r7, #4]
 8007eae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	689b      	ldr	r3, [r3, #8]
 8007eb4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	431a      	orrs	r2, r3
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	609a      	str	r2, [r3, #8]
}
 8007ec0:	bf00      	nop
 8007ec2:	370c      	adds	r7, #12
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr

08007ecc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b083      	sub	sp, #12
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	370c      	adds	r7, #12
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr

08007ee8 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b083      	sub	sp, #12
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007ef6:	f043 0201 	orr.w	r2, r3, #1
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8007f00:	bf00      	nop
 8007f02:	370c      	adds	r7, #12
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr

08007f0c <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b083      	sub	sp, #12
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8007f14:	4b06      	ldr	r3, [pc, #24]	@ (8007f30 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8007f16:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007f1a:	4a05      	ldr	r2, [pc, #20]	@ (8007f30 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8007f1c:	f043 0301 	orr.w	r3, r3, #1
 8007f20:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8007f24:	bf00      	nop
 8007f26:	370c      	adds	r7, #12
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr
 8007f30:	42028000 	.word	0x42028000

08007f34 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b087      	sub	sp, #28
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	60f8      	str	r0, [r7, #12]
 8007f3c:	60b9      	str	r1, [r7, #8]
 8007f3e:	607a      	str	r2, [r7, #4]
 8007f40:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	3360      	adds	r3, #96	@ 0x60
 8007f46:	461a      	mov	r2, r3
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	009b      	lsls	r3, r3, #2
 8007f4c:	4413      	add	r3, r2
 8007f4e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	4b08      	ldr	r3, [pc, #32]	@ (8007f78 <LL_ADC_SetOffset+0x44>)
 8007f56:	4013      	ands	r3, r2
 8007f58:	687a      	ldr	r2, [r7, #4]
 8007f5a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8007f5e:	683a      	ldr	r2, [r7, #0]
 8007f60:	430a      	orrs	r2, r1
 8007f62:	4313      	orrs	r3, r2
 8007f64:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8007f6c:	bf00      	nop
 8007f6e:	371c      	adds	r7, #28
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr
 8007f78:	03fff000 	.word	0x03fff000

08007f7c <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b085      	sub	sp, #20
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
 8007f84:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	3360      	adds	r3, #96	@ 0x60
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	009b      	lsls	r3, r3, #2
 8007f90:	4413      	add	r3, r2
 8007f92:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3714      	adds	r7, #20
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b087      	sub	sp, #28
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	60f8      	str	r0, [r7, #12]
 8007fb0:	60b9      	str	r1, [r7, #8]
 8007fb2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	3360      	adds	r3, #96	@ 0x60
 8007fb8:	461a      	mov	r2, r3
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	009b      	lsls	r3, r3, #2
 8007fbe:	4413      	add	r3, r2
 8007fc0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	431a      	orrs	r2, r3
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8007fd2:	bf00      	nop
 8007fd4:	371c      	adds	r7, #28
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fdc:	4770      	bx	lr

08007fde <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8007fde:	b480      	push	{r7}
 8007fe0:	b087      	sub	sp, #28
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	60f8      	str	r0, [r7, #12]
 8007fe6:	60b9      	str	r1, [r7, #8]
 8007fe8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	3360      	adds	r3, #96	@ 0x60
 8007fee:	461a      	mov	r2, r3
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4413      	add	r3, r2
 8007ff6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	431a      	orrs	r2, r3
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008008:	bf00      	nop
 800800a:	371c      	adds	r7, #28
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr

08008014 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008014:	b480      	push	{r7}
 8008016:	b087      	sub	sp, #28
 8008018:	af00      	add	r7, sp, #0
 800801a:	60f8      	str	r0, [r7, #12]
 800801c:	60b9      	str	r1, [r7, #8]
 800801e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	3360      	adds	r3, #96	@ 0x60
 8008024:	461a      	mov	r2, r3
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	4413      	add	r3, r2
 800802c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	431a      	orrs	r2, r3
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800803e:	bf00      	nop
 8008040:	371c      	adds	r7, #28
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr

0800804a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800804a:	b480      	push	{r7}
 800804c:	b083      	sub	sp, #12
 800804e:	af00      	add	r7, sp, #0
 8008050:	6078      	str	r0, [r7, #4]
 8008052:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	695b      	ldr	r3, [r3, #20]
 8008058:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	431a      	orrs	r2, r3
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	615a      	str	r2, [r3, #20]
}
 8008064:	bf00      	nop
 8008066:	370c      	adds	r7, #12
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008070:	b480      	push	{r7}
 8008072:	b087      	sub	sp, #28
 8008074:	af00      	add	r7, sp, #0
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	60b9      	str	r1, [r7, #8]
 800807a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	3330      	adds	r3, #48	@ 0x30
 8008080:	461a      	mov	r2, r3
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	0a1b      	lsrs	r3, r3, #8
 8008086:	009b      	lsls	r3, r3, #2
 8008088:	f003 030c 	and.w	r3, r3, #12
 800808c:	4413      	add	r3, r2
 800808e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	681a      	ldr	r2, [r3, #0]
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	f003 031f 	and.w	r3, r3, #31
 800809a:	211f      	movs	r1, #31
 800809c:	fa01 f303 	lsl.w	r3, r1, r3
 80080a0:	43db      	mvns	r3, r3
 80080a2:	401a      	ands	r2, r3
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	0e9b      	lsrs	r3, r3, #26
 80080a8:	f003 011f 	and.w	r1, r3, #31
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	f003 031f 	and.w	r3, r3, #31
 80080b2:	fa01 f303 	lsl.w	r3, r1, r3
 80080b6:	431a      	orrs	r2, r3
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80080bc:	bf00      	nop
 80080be:	371c      	adds	r7, #28
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b087      	sub	sp, #28
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	3314      	adds	r3, #20
 80080d8:	461a      	mov	r2, r3
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	0e5b      	lsrs	r3, r3, #25
 80080de:	009b      	lsls	r3, r3, #2
 80080e0:	f003 0304 	and.w	r3, r3, #4
 80080e4:	4413      	add	r3, r2
 80080e6:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	0d1b      	lsrs	r3, r3, #20
 80080f0:	f003 031f 	and.w	r3, r3, #31
 80080f4:	2107      	movs	r1, #7
 80080f6:	fa01 f303 	lsl.w	r3, r1, r3
 80080fa:	43db      	mvns	r3, r3
 80080fc:	401a      	ands	r2, r3
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	0d1b      	lsrs	r3, r3, #20
 8008102:	f003 031f 	and.w	r3, r3, #31
 8008106:	6879      	ldr	r1, [r7, #4]
 8008108:	fa01 f303 	lsl.w	r3, r1, r3
 800810c:	431a      	orrs	r2, r3
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008112:	bf00      	nop
 8008114:	371c      	adds	r7, #28
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr
	...

08008120 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008120:	b480      	push	{r7}
 8008122:	b085      	sub	sp, #20
 8008124:	af00      	add	r7, sp, #0
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008138:	43db      	mvns	r3, r3
 800813a:	401a      	ands	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f003 0318 	and.w	r3, r3, #24
 8008142:	4908      	ldr	r1, [pc, #32]	@ (8008164 <LL_ADC_SetChannelSingleDiff+0x44>)
 8008144:	40d9      	lsrs	r1, r3
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	400b      	ands	r3, r1
 800814a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800814e:	431a      	orrs	r2, r3
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008156:	bf00      	nop
 8008158:	3714      	adds	r7, #20
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr
 8008162:	bf00      	nop
 8008164:	000fffff 	.word	0x000fffff

08008168 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008168:	b480      	push	{r7}
 800816a:	b083      	sub	sp, #12
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8008178:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800817c:	687a      	ldr	r2, [r7, #4]
 800817e:	6093      	str	r3, [r2, #8]
}
 8008180:	bf00      	nop
 8008182:	370c      	adds	r7, #12
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr

0800818c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800818c:	b480      	push	{r7}
 800818e:	b083      	sub	sp, #12
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800819c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081a0:	d101      	bne.n	80081a6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80081a2:	2301      	movs	r3, #1
 80081a4:	e000      	b.n	80081a8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80081a6:	2300      	movs	r3, #0
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	370c      	adds	r7, #12
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr

080081b4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b083      	sub	sp, #12
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80081c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80081c8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80081d0:	bf00      	nop
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	689b      	ldr	r3, [r3, #8]
 80081e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081f0:	d101      	bne.n	80081f6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80081f2:	2301      	movs	r3, #1
 80081f4:	e000      	b.n	80081f8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80081f6:	2300      	movs	r3, #0
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	370c      	adds	r7, #12
 80081fc:	46bd      	mov	sp, r7
 80081fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008202:	4770      	bx	lr

08008204 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8008204:	b480      	push	{r7}
 8008206:	b083      	sub	sp, #12
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	689b      	ldr	r3, [r3, #8]
 8008210:	f003 0301 	and.w	r3, r3, #1
 8008214:	2b01      	cmp	r3, #1
 8008216:	d101      	bne.n	800821c <LL_ADC_IsEnabled+0x18>
 8008218:	2301      	movs	r3, #1
 800821a:	e000      	b.n	800821e <LL_ADC_IsEnabled+0x1a>
 800821c:	2300      	movs	r3, #0
}
 800821e:	4618      	mov	r0, r3
 8008220:	370c      	adds	r7, #12
 8008222:	46bd      	mov	sp, r7
 8008224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008228:	4770      	bx	lr

0800822a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800822a:	b480      	push	{r7}
 800822c:	b083      	sub	sp, #12
 800822e:	af00      	add	r7, sp, #0
 8008230:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	689b      	ldr	r3, [r3, #8]
 8008236:	f003 0304 	and.w	r3, r3, #4
 800823a:	2b04      	cmp	r3, #4
 800823c:	d101      	bne.n	8008242 <LL_ADC_REG_IsConversionOngoing+0x18>
 800823e:	2301      	movs	r3, #1
 8008240:	e000      	b.n	8008244 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008242:	2300      	movs	r3, #0
}
 8008244:	4618      	mov	r0, r3
 8008246:	370c      	adds	r7, #12
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr

08008250 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008250:	b480      	push	{r7}
 8008252:	b083      	sub	sp, #12
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	f003 0308 	and.w	r3, r3, #8
 8008260:	2b08      	cmp	r3, #8
 8008262:	d101      	bne.n	8008268 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008264:	2301      	movs	r3, #1
 8008266:	e000      	b.n	800826a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008268:	2300      	movs	r3, #0
}
 800826a:	4618      	mov	r0, r3
 800826c:	370c      	adds	r7, #12
 800826e:	46bd      	mov	sp, r7
 8008270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008274:	4770      	bx	lr
	...

08008278 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008278:	b590      	push	{r4, r7, lr}
 800827a:	b089      	sub	sp, #36	@ 0x24
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008280:	2300      	movs	r3, #0
 8008282:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8008284:	2300      	movs	r3, #0
 8008286:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d101      	bne.n	8008292 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	e136      	b.n	8008500 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800829c:	2b00      	cmp	r3, #0
 800829e:	d109      	bne.n	80082b4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f7f8 fea7 	bl	8000ff4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2200      	movs	r2, #0
 80082aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4618      	mov	r0, r3
 80082ba:	f7ff ff67 	bl	800818c <LL_ADC_IsDeepPowerDownEnabled>
 80082be:	4603      	mov	r3, r0
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d004      	beq.n	80082ce <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	4618      	mov	r0, r3
 80082ca:	f7ff ff4d 	bl	8008168 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4618      	mov	r0, r3
 80082d4:	f7ff ff82 	bl	80081dc <LL_ADC_IsInternalRegulatorEnabled>
 80082d8:	4603      	mov	r3, r0
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d115      	bne.n	800830a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4618      	mov	r0, r3
 80082e4:	f7ff ff66 	bl	80081b4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80082e8:	4b87      	ldr	r3, [pc, #540]	@ (8008508 <HAL_ADC_Init+0x290>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	099b      	lsrs	r3, r3, #6
 80082ee:	4a87      	ldr	r2, [pc, #540]	@ (800850c <HAL_ADC_Init+0x294>)
 80082f0:	fba2 2303 	umull	r2, r3, r2, r3
 80082f4:	099b      	lsrs	r3, r3, #6
 80082f6:	3301      	adds	r3, #1
 80082f8:	005b      	lsls	r3, r3, #1
 80082fa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80082fc:	e002      	b.n	8008304 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	3b01      	subs	r3, #1
 8008302:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d1f9      	bne.n	80082fe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4618      	mov	r0, r3
 8008310:	f7ff ff64 	bl	80081dc <LL_ADC_IsInternalRegulatorEnabled>
 8008314:	4603      	mov	r3, r0
 8008316:	2b00      	cmp	r3, #0
 8008318:	d10d      	bne.n	8008336 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800831e:	f043 0210 	orr.w	r2, r3, #16
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800832a:	f043 0201 	orr.w	r2, r3, #1
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008332:	2301      	movs	r3, #1
 8008334:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4618      	mov	r0, r3
 800833c:	f7ff ff75 	bl	800822a <LL_ADC_REG_IsConversionOngoing>
 8008340:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008346:	f003 0310 	and.w	r3, r3, #16
 800834a:	2b00      	cmp	r3, #0
 800834c:	f040 80cf 	bne.w	80084ee <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	2b00      	cmp	r3, #0
 8008354:	f040 80cb 	bne.w	80084ee <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800835c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8008360:	f043 0202 	orr.w	r2, r3, #2
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4618      	mov	r0, r3
 800836e:	f7ff ff49 	bl	8008204 <LL_ADC_IsEnabled>
 8008372:	4603      	mov	r3, r0
 8008374:	2b00      	cmp	r3, #0
 8008376:	d110      	bne.n	800839a <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008378:	4865      	ldr	r0, [pc, #404]	@ (8008510 <HAL_ADC_Init+0x298>)
 800837a:	f7ff ff43 	bl	8008204 <LL_ADC_IsEnabled>
 800837e:	4604      	mov	r4, r0
 8008380:	4864      	ldr	r0, [pc, #400]	@ (8008514 <HAL_ADC_Init+0x29c>)
 8008382:	f7ff ff3f 	bl	8008204 <LL_ADC_IsEnabled>
 8008386:	4603      	mov	r3, r0
 8008388:	4323      	orrs	r3, r4
 800838a:	2b00      	cmp	r3, #0
 800838c:	d105      	bne.n	800839a <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	4619      	mov	r1, r3
 8008394:	4860      	ldr	r0, [pc, #384]	@ (8008518 <HAL_ADC_Init+0x2a0>)
 8008396:	f7ff fd73 	bl	8007e80 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	7e5b      	ldrb	r3, [r3, #25]
 800839e:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80083a4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80083aa:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80083b0:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80083b8:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80083ba:	4313      	orrs	r3, r2
 80083bc:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d106      	bne.n	80083d6 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083cc:	3b01      	subs	r3, #1
 80083ce:	045b      	lsls	r3, r3, #17
 80083d0:	69ba      	ldr	r2, [r7, #24]
 80083d2:	4313      	orrs	r3, r2
 80083d4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d009      	beq.n	80083f2 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083e2:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083ea:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80083ec:	69ba      	ldr	r2, [r7, #24]
 80083ee:	4313      	orrs	r3, r2
 80083f0:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	68da      	ldr	r2, [r3, #12]
 80083f8:	4b48      	ldr	r3, [pc, #288]	@ (800851c <HAL_ADC_Init+0x2a4>)
 80083fa:	4013      	ands	r3, r2
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	6812      	ldr	r2, [r2, #0]
 8008400:	69b9      	ldr	r1, [r7, #24]
 8008402:	430b      	orrs	r3, r1
 8008404:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	691b      	ldr	r3, [r3, #16]
 800840c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	430a      	orrs	r2, r1
 800841a:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4618      	mov	r0, r3
 8008422:	f7ff ff15 	bl	8008250 <LL_ADC_INJ_IsConversionOngoing>
 8008426:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d13d      	bne.n	80084aa <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d13a      	bne.n	80084aa <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	7e1b      	ldrb	r3, [r3, #24]
 8008438:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008440:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8008442:	4313      	orrs	r3, r2
 8008444:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	68db      	ldr	r3, [r3, #12]
 800844c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008450:	f023 0302 	bic.w	r3, r3, #2
 8008454:	687a      	ldr	r2, [r7, #4]
 8008456:	6812      	ldr	r2, [r2, #0]
 8008458:	69b9      	ldr	r1, [r7, #24]
 800845a:	430b      	orrs	r3, r1
 800845c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008464:	2b01      	cmp	r3, #1
 8008466:	d118      	bne.n	800849a <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	691b      	ldr	r3, [r3, #16]
 800846e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008472:	f023 0304 	bic.w	r3, r3, #4
 8008476:	687a      	ldr	r2, [r7, #4]
 8008478:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800847e:	4311      	orrs	r1, r2
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008484:	4311      	orrs	r1, r2
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800848a:	430a      	orrs	r2, r1
 800848c:	431a      	orrs	r2, r3
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f042 0201 	orr.w	r2, r2, #1
 8008496:	611a      	str	r2, [r3, #16]
 8008498:	e007      	b.n	80084aa <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	691a      	ldr	r2, [r3, #16]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f022 0201 	bic.w	r2, r2, #1
 80084a8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	691b      	ldr	r3, [r3, #16]
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	d10c      	bne.n	80084cc <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084b8:	f023 010f 	bic.w	r1, r3, #15
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	69db      	ldr	r3, [r3, #28]
 80084c0:	1e5a      	subs	r2, r3, #1
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	430a      	orrs	r2, r1
 80084c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80084ca:	e007      	b.n	80084dc <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f022 020f 	bic.w	r2, r2, #15
 80084da:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084e0:	f023 0303 	bic.w	r3, r3, #3
 80084e4:	f043 0201 	orr.w	r2, r3, #1
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80084ec:	e007      	b.n	80084fe <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084f2:	f043 0210 	orr.w	r2, r3, #16
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80084fa:	2301      	movs	r3, #1
 80084fc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80084fe:	7ffb      	ldrb	r3, [r7, #31]
}
 8008500:	4618      	mov	r0, r3
 8008502:	3724      	adds	r7, #36	@ 0x24
 8008504:	46bd      	mov	sp, r7
 8008506:	bd90      	pop	{r4, r7, pc}
 8008508:	20000000 	.word	0x20000000
 800850c:	053e2d63 	.word	0x053e2d63
 8008510:	42028000 	.word	0x42028000
 8008514:	42028100 	.word	0x42028100
 8008518:	42028300 	.word	0x42028300
 800851c:	fff04007 	.word	0xfff04007

08008520 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b0b6      	sub	sp, #216	@ 0xd8
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800852a:	2300      	movs	r3, #0
 800852c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008530:	2300      	movs	r3, #0
 8008532:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800853a:	2b01      	cmp	r3, #1
 800853c:	d101      	bne.n	8008542 <HAL_ADC_ConfigChannel+0x22>
 800853e:	2302      	movs	r3, #2
 8008540:	e3e6      	b.n	8008d10 <HAL_ADC_ConfigChannel+0x7f0>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2201      	movs	r2, #1
 8008546:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4618      	mov	r0, r3
 8008550:	f7ff fe6b 	bl	800822a <LL_ADC_REG_IsConversionOngoing>
 8008554:	4603      	mov	r3, r0
 8008556:	2b00      	cmp	r3, #0
 8008558:	f040 83cb 	bne.w	8008cf2 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	2b01      	cmp	r3, #1
 8008562:	d009      	beq.n	8008578 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4ab0      	ldr	r2, [pc, #704]	@ (800882c <HAL_ADC_ConfigChannel+0x30c>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d109      	bne.n	8008582 <HAL_ADC_ConfigChannel+0x62>
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	4aaf      	ldr	r2, [pc, #700]	@ (8008830 <HAL_ADC_ConfigChannel+0x310>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d104      	bne.n	8008582 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4618      	mov	r0, r3
 800857e:	f7ff fcc5 	bl	8007f0c <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6818      	ldr	r0, [r3, #0]
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	6859      	ldr	r1, [r3, #4]
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	461a      	mov	r2, r3
 8008590:	f7ff fd6e 	bl	8008070 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4618      	mov	r0, r3
 800859a:	f7ff fe46 	bl	800822a <LL_ADC_REG_IsConversionOngoing>
 800859e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4618      	mov	r0, r3
 80085a8:	f7ff fe52 	bl	8008250 <LL_ADC_INJ_IsConversionOngoing>
 80085ac:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80085b0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	f040 81dd 	bne.w	8008974 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80085ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80085be:	2b00      	cmp	r3, #0
 80085c0:	f040 81d8 	bne.w	8008974 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80085cc:	d10f      	bne.n	80085ee <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6818      	ldr	r0, [r3, #0]
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	2200      	movs	r2, #0
 80085d8:	4619      	mov	r1, r3
 80085da:	f7ff fd75 	bl	80080c8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80085e6:	4618      	mov	r0, r3
 80085e8:	f7ff fd2f 	bl	800804a <LL_ADC_SetSamplingTimeCommonConfig>
 80085ec:	e00e      	b.n	800860c <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6818      	ldr	r0, [r3, #0]
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	6819      	ldr	r1, [r3, #0]
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	461a      	mov	r2, r3
 80085fc:	f7ff fd64 	bl	80080c8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	2100      	movs	r1, #0
 8008606:	4618      	mov	r0, r3
 8008608:	f7ff fd1f 	bl	800804a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	695a      	ldr	r2, [r3, #20]
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	68db      	ldr	r3, [r3, #12]
 8008616:	08db      	lsrs	r3, r3, #3
 8008618:	f003 0303 	and.w	r3, r3, #3
 800861c:	005b      	lsls	r3, r3, #1
 800861e:	fa02 f303 	lsl.w	r3, r2, r3
 8008622:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	691b      	ldr	r3, [r3, #16]
 800862a:	2b04      	cmp	r3, #4
 800862c:	d022      	beq.n	8008674 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6818      	ldr	r0, [r3, #0]
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	6919      	ldr	r1, [r3, #16]
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800863e:	f7ff fc79 	bl	8007f34 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6818      	ldr	r0, [r3, #0]
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	6919      	ldr	r1, [r3, #16]
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	699b      	ldr	r3, [r3, #24]
 800864e:	461a      	mov	r2, r3
 8008650:	f7ff fcc5 	bl	8007fde <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6818      	ldr	r0, [r3, #0]
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008660:	2b01      	cmp	r3, #1
 8008662:	d102      	bne.n	800866a <HAL_ADC_ConfigChannel+0x14a>
 8008664:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008668:	e000      	b.n	800866c <HAL_ADC_ConfigChannel+0x14c>
 800866a:	2300      	movs	r3, #0
 800866c:	461a      	mov	r2, r3
 800866e:	f7ff fcd1 	bl	8008014 <LL_ADC_SetOffsetSaturation>
 8008672:	e17f      	b.n	8008974 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	2100      	movs	r1, #0
 800867a:	4618      	mov	r0, r3
 800867c:	f7ff fc7e 	bl	8007f7c <LL_ADC_GetOffsetChannel>
 8008680:	4603      	mov	r3, r0
 8008682:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008686:	2b00      	cmp	r3, #0
 8008688:	d10a      	bne.n	80086a0 <HAL_ADC_ConfigChannel+0x180>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	2100      	movs	r1, #0
 8008690:	4618      	mov	r0, r3
 8008692:	f7ff fc73 	bl	8007f7c <LL_ADC_GetOffsetChannel>
 8008696:	4603      	mov	r3, r0
 8008698:	0e9b      	lsrs	r3, r3, #26
 800869a:	f003 021f 	and.w	r2, r3, #31
 800869e:	e01e      	b.n	80086de <HAL_ADC_ConfigChannel+0x1be>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	2100      	movs	r1, #0
 80086a6:	4618      	mov	r0, r3
 80086a8:	f7ff fc68 	bl	8007f7c <LL_ADC_GetOffsetChannel>
 80086ac:	4603      	mov	r3, r0
 80086ae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80086b6:	fa93 f3a3 	rbit	r3, r3
 80086ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 80086be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80086c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 80086c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d101      	bne.n	80086d2 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 80086ce:	2320      	movs	r3, #32
 80086d0:	e004      	b.n	80086dc <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 80086d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086d6:	fab3 f383 	clz	r3, r3
 80086da:	b2db      	uxtb	r3, r3
 80086dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d105      	bne.n	80086f6 <HAL_ADC_ConfigChannel+0x1d6>
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	0e9b      	lsrs	r3, r3, #26
 80086f0:	f003 031f 	and.w	r3, r3, #31
 80086f4:	e018      	b.n	8008728 <HAL_ADC_ConfigChannel+0x208>
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086fe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008702:	fa93 f3a3 	rbit	r3, r3
 8008706:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800870a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800870e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8008712:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008716:	2b00      	cmp	r3, #0
 8008718:	d101      	bne.n	800871e <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 800871a:	2320      	movs	r3, #32
 800871c:	e004      	b.n	8008728 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 800871e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008722:	fab3 f383 	clz	r3, r3
 8008726:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008728:	429a      	cmp	r2, r3
 800872a:	d106      	bne.n	800873a <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	2200      	movs	r2, #0
 8008732:	2100      	movs	r1, #0
 8008734:	4618      	mov	r0, r3
 8008736:	f7ff fc37 	bl	8007fa8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	2101      	movs	r1, #1
 8008740:	4618      	mov	r0, r3
 8008742:	f7ff fc1b 	bl	8007f7c <LL_ADC_GetOffsetChannel>
 8008746:	4603      	mov	r3, r0
 8008748:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800874c:	2b00      	cmp	r3, #0
 800874e:	d10a      	bne.n	8008766 <HAL_ADC_ConfigChannel+0x246>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	2101      	movs	r1, #1
 8008756:	4618      	mov	r0, r3
 8008758:	f7ff fc10 	bl	8007f7c <LL_ADC_GetOffsetChannel>
 800875c:	4603      	mov	r3, r0
 800875e:	0e9b      	lsrs	r3, r3, #26
 8008760:	f003 021f 	and.w	r2, r3, #31
 8008764:	e01e      	b.n	80087a4 <HAL_ADC_ConfigChannel+0x284>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	2101      	movs	r1, #1
 800876c:	4618      	mov	r0, r3
 800876e:	f7ff fc05 	bl	8007f7c <LL_ADC_GetOffsetChannel>
 8008772:	4603      	mov	r3, r0
 8008774:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008778:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800877c:	fa93 f3a3 	rbit	r3, r3
 8008780:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8008784:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008788:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800878c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008790:	2b00      	cmp	r3, #0
 8008792:	d101      	bne.n	8008798 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8008794:	2320      	movs	r3, #32
 8008796:	e004      	b.n	80087a2 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8008798:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800879c:	fab3 f383 	clz	r3, r3
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d105      	bne.n	80087bc <HAL_ADC_ConfigChannel+0x29c>
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	0e9b      	lsrs	r3, r3, #26
 80087b6:	f003 031f 	and.w	r3, r3, #31
 80087ba:	e018      	b.n	80087ee <HAL_ADC_ConfigChannel+0x2ce>
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80087c8:	fa93 f3a3 	rbit	r3, r3
 80087cc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80087d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80087d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80087d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d101      	bne.n	80087e4 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 80087e0:	2320      	movs	r3, #32
 80087e2:	e004      	b.n	80087ee <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 80087e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80087e8:	fab3 f383 	clz	r3, r3
 80087ec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80087ee:	429a      	cmp	r2, r3
 80087f0:	d106      	bne.n	8008800 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	2200      	movs	r2, #0
 80087f8:	2101      	movs	r1, #1
 80087fa:	4618      	mov	r0, r3
 80087fc:	f7ff fbd4 	bl	8007fa8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	2102      	movs	r1, #2
 8008806:	4618      	mov	r0, r3
 8008808:	f7ff fbb8 	bl	8007f7c <LL_ADC_GetOffsetChannel>
 800880c:	4603      	mov	r3, r0
 800880e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008812:	2b00      	cmp	r3, #0
 8008814:	d10e      	bne.n	8008834 <HAL_ADC_ConfigChannel+0x314>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	2102      	movs	r1, #2
 800881c:	4618      	mov	r0, r3
 800881e:	f7ff fbad 	bl	8007f7c <LL_ADC_GetOffsetChannel>
 8008822:	4603      	mov	r3, r0
 8008824:	0e9b      	lsrs	r3, r3, #26
 8008826:	f003 021f 	and.w	r2, r3, #31
 800882a:	e022      	b.n	8008872 <HAL_ADC_ConfigChannel+0x352>
 800882c:	04300002 	.word	0x04300002
 8008830:	407f0000 	.word	0x407f0000
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	2102      	movs	r1, #2
 800883a:	4618      	mov	r0, r3
 800883c:	f7ff fb9e 	bl	8007f7c <LL_ADC_GetOffsetChannel>
 8008840:	4603      	mov	r3, r0
 8008842:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008846:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800884a:	fa93 f3a3 	rbit	r3, r3
 800884e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8008852:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008856:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800885a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800885e:	2b00      	cmp	r3, #0
 8008860:	d101      	bne.n	8008866 <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8008862:	2320      	movs	r3, #32
 8008864:	e004      	b.n	8008870 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8008866:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800886a:	fab3 f383 	clz	r3, r3
 800886e:	b2db      	uxtb	r3, r3
 8008870:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800887a:	2b00      	cmp	r3, #0
 800887c:	d105      	bne.n	800888a <HAL_ADC_ConfigChannel+0x36a>
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	0e9b      	lsrs	r3, r3, #26
 8008884:	f003 031f 	and.w	r3, r3, #31
 8008888:	e016      	b.n	80088b8 <HAL_ADC_ConfigChannel+0x398>
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008892:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008896:	fa93 f3a3 	rbit	r3, r3
 800889a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800889c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800889e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80088a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d101      	bne.n	80088ae <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 80088aa:	2320      	movs	r3, #32
 80088ac:	e004      	b.n	80088b8 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 80088ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80088b2:	fab3 f383 	clz	r3, r3
 80088b6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80088b8:	429a      	cmp	r2, r3
 80088ba:	d106      	bne.n	80088ca <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	2200      	movs	r2, #0
 80088c2:	2102      	movs	r1, #2
 80088c4:	4618      	mov	r0, r3
 80088c6:	f7ff fb6f 	bl	8007fa8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	2103      	movs	r1, #3
 80088d0:	4618      	mov	r0, r3
 80088d2:	f7ff fb53 	bl	8007f7c <LL_ADC_GetOffsetChannel>
 80088d6:	4603      	mov	r3, r0
 80088d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d10a      	bne.n	80088f6 <HAL_ADC_ConfigChannel+0x3d6>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	2103      	movs	r1, #3
 80088e6:	4618      	mov	r0, r3
 80088e8:	f7ff fb48 	bl	8007f7c <LL_ADC_GetOffsetChannel>
 80088ec:	4603      	mov	r3, r0
 80088ee:	0e9b      	lsrs	r3, r3, #26
 80088f0:	f003 021f 	and.w	r2, r3, #31
 80088f4:	e017      	b.n	8008926 <HAL_ADC_ConfigChannel+0x406>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	2103      	movs	r1, #3
 80088fc:	4618      	mov	r0, r3
 80088fe:	f7ff fb3d 	bl	8007f7c <LL_ADC_GetOffsetChannel>
 8008902:	4603      	mov	r3, r0
 8008904:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008906:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008908:	fa93 f3a3 	rbit	r3, r3
 800890c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800890e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008910:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8008912:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008914:	2b00      	cmp	r3, #0
 8008916:	d101      	bne.n	800891c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8008918:	2320      	movs	r3, #32
 800891a:	e003      	b.n	8008924 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800891c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800891e:	fab3 f383 	clz	r3, r3
 8008922:	b2db      	uxtb	r3, r3
 8008924:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800892e:	2b00      	cmp	r3, #0
 8008930:	d105      	bne.n	800893e <HAL_ADC_ConfigChannel+0x41e>
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	0e9b      	lsrs	r3, r3, #26
 8008938:	f003 031f 	and.w	r3, r3, #31
 800893c:	e011      	b.n	8008962 <HAL_ADC_ConfigChannel+0x442>
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008944:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008946:	fa93 f3a3 	rbit	r3, r3
 800894a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800894c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800894e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8008950:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008952:	2b00      	cmp	r3, #0
 8008954:	d101      	bne.n	800895a <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8008956:	2320      	movs	r3, #32
 8008958:	e003      	b.n	8008962 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 800895a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800895c:	fab3 f383 	clz	r3, r3
 8008960:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008962:	429a      	cmp	r2, r3
 8008964:	d106      	bne.n	8008974 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	2200      	movs	r2, #0
 800896c:	2103      	movs	r1, #3
 800896e:	4618      	mov	r0, r3
 8008970:	f7ff fb1a 	bl	8007fa8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4618      	mov	r0, r3
 800897a:	f7ff fc43 	bl	8008204 <LL_ADC_IsEnabled>
 800897e:	4603      	mov	r3, r0
 8008980:	2b00      	cmp	r3, #0
 8008982:	f040 813f 	bne.w	8008c04 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6818      	ldr	r0, [r3, #0]
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	6819      	ldr	r1, [r3, #0]
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	68db      	ldr	r3, [r3, #12]
 8008992:	461a      	mov	r2, r3
 8008994:	f7ff fbc4 	bl	8008120 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	68db      	ldr	r3, [r3, #12]
 800899c:	4a8e      	ldr	r2, [pc, #568]	@ (8008bd8 <HAL_ADC_ConfigChannel+0x6b8>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	f040 8130 	bne.w	8008c04 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d10b      	bne.n	80089cc <HAL_ADC_ConfigChannel+0x4ac>
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	0e9b      	lsrs	r3, r3, #26
 80089ba:	3301      	adds	r3, #1
 80089bc:	f003 031f 	and.w	r3, r3, #31
 80089c0:	2b09      	cmp	r3, #9
 80089c2:	bf94      	ite	ls
 80089c4:	2301      	movls	r3, #1
 80089c6:	2300      	movhi	r3, #0
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	e019      	b.n	8008a00 <HAL_ADC_ConfigChannel+0x4e0>
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089d4:	fa93 f3a3 	rbit	r3, r3
 80089d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80089da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089dc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80089de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d101      	bne.n	80089e8 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 80089e4:	2320      	movs	r3, #32
 80089e6:	e003      	b.n	80089f0 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 80089e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089ea:	fab3 f383 	clz	r3, r3
 80089ee:	b2db      	uxtb	r3, r3
 80089f0:	3301      	adds	r3, #1
 80089f2:	f003 031f 	and.w	r3, r3, #31
 80089f6:	2b09      	cmp	r3, #9
 80089f8:	bf94      	ite	ls
 80089fa:	2301      	movls	r3, #1
 80089fc:	2300      	movhi	r3, #0
 80089fe:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d079      	beq.n	8008af8 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d107      	bne.n	8008a20 <HAL_ADC_ConfigChannel+0x500>
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	0e9b      	lsrs	r3, r3, #26
 8008a16:	3301      	adds	r3, #1
 8008a18:	069b      	lsls	r3, r3, #26
 8008a1a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008a1e:	e015      	b.n	8008a4c <HAL_ADC_ConfigChannel+0x52c>
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a28:	fa93 f3a3 	rbit	r3, r3
 8008a2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8008a2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a30:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8008a32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d101      	bne.n	8008a3c <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8008a38:	2320      	movs	r3, #32
 8008a3a:	e003      	b.n	8008a44 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8008a3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a3e:	fab3 f383 	clz	r3, r3
 8008a42:	b2db      	uxtb	r3, r3
 8008a44:	3301      	adds	r3, #1
 8008a46:	069b      	lsls	r3, r3, #26
 8008a48:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d109      	bne.n	8008a6c <HAL_ADC_ConfigChannel+0x54c>
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	0e9b      	lsrs	r3, r3, #26
 8008a5e:	3301      	adds	r3, #1
 8008a60:	f003 031f 	and.w	r3, r3, #31
 8008a64:	2101      	movs	r1, #1
 8008a66:	fa01 f303 	lsl.w	r3, r1, r3
 8008a6a:	e017      	b.n	8008a9c <HAL_ADC_ConfigChannel+0x57c>
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a74:	fa93 f3a3 	rbit	r3, r3
 8008a78:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8008a7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8008a7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d101      	bne.n	8008a88 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8008a84:	2320      	movs	r3, #32
 8008a86:	e003      	b.n	8008a90 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8008a88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a8a:	fab3 f383 	clz	r3, r3
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	3301      	adds	r3, #1
 8008a92:	f003 031f 	and.w	r3, r3, #31
 8008a96:	2101      	movs	r1, #1
 8008a98:	fa01 f303 	lsl.w	r3, r1, r3
 8008a9c:	ea42 0103 	orr.w	r1, r2, r3
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d10a      	bne.n	8008ac2 <HAL_ADC_ConfigChannel+0x5a2>
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	0e9b      	lsrs	r3, r3, #26
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	f003 021f 	and.w	r2, r3, #31
 8008ab8:	4613      	mov	r3, r2
 8008aba:	005b      	lsls	r3, r3, #1
 8008abc:	4413      	add	r3, r2
 8008abe:	051b      	lsls	r3, r3, #20
 8008ac0:	e018      	b.n	8008af4 <HAL_ADC_ConfigChannel+0x5d4>
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aca:	fa93 f3a3 	rbit	r3, r3
 8008ace:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8008ad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8008ad4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d101      	bne.n	8008ade <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8008ada:	2320      	movs	r3, #32
 8008adc:	e003      	b.n	8008ae6 <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8008ade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ae0:	fab3 f383 	clz	r3, r3
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	3301      	adds	r3, #1
 8008ae8:	f003 021f 	and.w	r2, r3, #31
 8008aec:	4613      	mov	r3, r2
 8008aee:	005b      	lsls	r3, r3, #1
 8008af0:	4413      	add	r3, r2
 8008af2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008af4:	430b      	orrs	r3, r1
 8008af6:	e080      	b.n	8008bfa <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d107      	bne.n	8008b14 <HAL_ADC_ConfigChannel+0x5f4>
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	0e9b      	lsrs	r3, r3, #26
 8008b0a:	3301      	adds	r3, #1
 8008b0c:	069b      	lsls	r3, r3, #26
 8008b0e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008b12:	e015      	b.n	8008b40 <HAL_ADC_ConfigChannel+0x620>
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b1c:	fa93 f3a3 	rbit	r3, r3
 8008b20:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8008b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b24:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8008b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d101      	bne.n	8008b30 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8008b2c:	2320      	movs	r3, #32
 8008b2e:	e003      	b.n	8008b38 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8008b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b32:	fab3 f383 	clz	r3, r3
 8008b36:	b2db      	uxtb	r3, r3
 8008b38:	3301      	adds	r3, #1
 8008b3a:	069b      	lsls	r3, r3, #26
 8008b3c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d109      	bne.n	8008b60 <HAL_ADC_ConfigChannel+0x640>
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	0e9b      	lsrs	r3, r3, #26
 8008b52:	3301      	adds	r3, #1
 8008b54:	f003 031f 	and.w	r3, r3, #31
 8008b58:	2101      	movs	r1, #1
 8008b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8008b5e:	e017      	b.n	8008b90 <HAL_ADC_ConfigChannel+0x670>
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b66:	6a3b      	ldr	r3, [r7, #32]
 8008b68:	fa93 f3a3 	rbit	r3, r3
 8008b6c:	61fb      	str	r3, [r7, #28]
  return result;
 8008b6e:	69fb      	ldr	r3, [r7, #28]
 8008b70:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8008b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d101      	bne.n	8008b7c <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8008b78:	2320      	movs	r3, #32
 8008b7a:	e003      	b.n	8008b84 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8008b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b7e:	fab3 f383 	clz	r3, r3
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	3301      	adds	r3, #1
 8008b86:	f003 031f 	and.w	r3, r3, #31
 8008b8a:	2101      	movs	r1, #1
 8008b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8008b90:	ea42 0103 	orr.w	r1, r2, r3
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d10d      	bne.n	8008bbc <HAL_ADC_ConfigChannel+0x69c>
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	0e9b      	lsrs	r3, r3, #26
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	f003 021f 	and.w	r2, r3, #31
 8008bac:	4613      	mov	r3, r2
 8008bae:	005b      	lsls	r3, r3, #1
 8008bb0:	4413      	add	r3, r2
 8008bb2:	3b1e      	subs	r3, #30
 8008bb4:	051b      	lsls	r3, r3, #20
 8008bb6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008bba:	e01d      	b.n	8008bf8 <HAL_ADC_ConfigChannel+0x6d8>
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	fa93 f3a3 	rbit	r3, r3
 8008bc8:	613b      	str	r3, [r7, #16]
  return result;
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008bce:	69bb      	ldr	r3, [r7, #24]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d103      	bne.n	8008bdc <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8008bd4:	2320      	movs	r3, #32
 8008bd6:	e005      	b.n	8008be4 <HAL_ADC_ConfigChannel+0x6c4>
 8008bd8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8008bdc:	69bb      	ldr	r3, [r7, #24]
 8008bde:	fab3 f383 	clz	r3, r3
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	3301      	adds	r3, #1
 8008be6:	f003 021f 	and.w	r2, r3, #31
 8008bea:	4613      	mov	r3, r2
 8008bec:	005b      	lsls	r3, r3, #1
 8008bee:	4413      	add	r3, r2
 8008bf0:	3b1e      	subs	r3, #30
 8008bf2:	051b      	lsls	r3, r3, #20
 8008bf4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008bf8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8008bfa:	683a      	ldr	r2, [r7, #0]
 8008bfc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008bfe:	4619      	mov	r1, r3
 8008c00:	f7ff fa62 	bl	80080c8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	681a      	ldr	r2, [r3, #0]
 8008c08:	4b43      	ldr	r3, [pc, #268]	@ (8008d18 <HAL_ADC_ConfigChannel+0x7f8>)
 8008c0a:	4013      	ands	r3, r2
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d079      	beq.n	8008d04 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008c10:	4842      	ldr	r0, [pc, #264]	@ (8008d1c <HAL_ADC_ConfigChannel+0x7fc>)
 8008c12:	f7ff f95b 	bl	8007ecc <LL_ADC_GetCommonPathInternalCh>
 8008c16:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	4a40      	ldr	r2, [pc, #256]	@ (8008d20 <HAL_ADC_ConfigChannel+0x800>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d124      	bne.n	8008c6e <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008c24:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008c28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d11e      	bne.n	8008c6e <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a3b      	ldr	r2, [pc, #236]	@ (8008d24 <HAL_ADC_ConfigChannel+0x804>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d164      	bne.n	8008d04 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008c3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008c3e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008c42:	4619      	mov	r1, r3
 8008c44:	4835      	ldr	r0, [pc, #212]	@ (8008d1c <HAL_ADC_ConfigChannel+0x7fc>)
 8008c46:	f7ff f92e 	bl	8007ea6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008c4a:	4b37      	ldr	r3, [pc, #220]	@ (8008d28 <HAL_ADC_ConfigChannel+0x808>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	099b      	lsrs	r3, r3, #6
 8008c50:	4a36      	ldr	r2, [pc, #216]	@ (8008d2c <HAL_ADC_ConfigChannel+0x80c>)
 8008c52:	fba2 2303 	umull	r2, r3, r2, r3
 8008c56:	099b      	lsrs	r3, r3, #6
 8008c58:	3301      	adds	r3, #1
 8008c5a:	005b      	lsls	r3, r3, #1
 8008c5c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008c5e:	e002      	b.n	8008c66 <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	3b01      	subs	r3, #1
 8008c64:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d1f9      	bne.n	8008c60 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008c6c:	e04a      	b.n	8008d04 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a2f      	ldr	r2, [pc, #188]	@ (8008d30 <HAL_ADC_ConfigChannel+0x810>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d113      	bne.n	8008ca0 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008c78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008c7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d10d      	bne.n	8008ca0 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a2a      	ldr	r2, [pc, #168]	@ (8008d34 <HAL_ADC_ConfigChannel+0x814>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d13a      	bne.n	8008d04 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008c8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008c92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008c96:	4619      	mov	r1, r3
 8008c98:	4820      	ldr	r0, [pc, #128]	@ (8008d1c <HAL_ADC_ConfigChannel+0x7fc>)
 8008c9a:	f7ff f904 	bl	8007ea6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008c9e:	e031      	b.n	8008d04 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a24      	ldr	r2, [pc, #144]	@ (8008d38 <HAL_ADC_ConfigChannel+0x818>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d113      	bne.n	8008cd2 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008caa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008cae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d10d      	bne.n	8008cd2 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4a1a      	ldr	r2, [pc, #104]	@ (8008d24 <HAL_ADC_ConfigChannel+0x804>)
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	d121      	bne.n	8008d04 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008cc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008cc4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008cc8:	4619      	mov	r1, r3
 8008cca:	4814      	ldr	r0, [pc, #80]	@ (8008d1c <HAL_ADC_ConfigChannel+0x7fc>)
 8008ccc:	f7ff f8eb 	bl	8007ea6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8008cd0:	e018      	b.n	8008d04 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a19      	ldr	r2, [pc, #100]	@ (8008d3c <HAL_ADC_ConfigChannel+0x81c>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d113      	bne.n	8008d04 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a10      	ldr	r2, [pc, #64]	@ (8008d24 <HAL_ADC_ConfigChannel+0x804>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d00e      	beq.n	8008d04 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4618      	mov	r0, r3
 8008cec:	f7ff f8fc 	bl	8007ee8 <LL_ADC_EnableChannelVDDcore>
 8008cf0:	e008      	b.n	8008d04 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cf6:	f043 0220 	orr.w	r2, r3, #32
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2200      	movs	r2, #0
 8008d08:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8008d0c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	37d8      	adds	r7, #216	@ 0xd8
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}
 8008d18:	80080000 	.word	0x80080000
 8008d1c:	42028300 	.word	0x42028300
 8008d20:	c3210000 	.word	0xc3210000
 8008d24:	42028000 	.word	0x42028000
 8008d28:	20000000 	.word	0x20000000
 8008d2c:	053e2d63 	.word	0x053e2d63
 8008d30:	43290000 	.word	0x43290000
 8008d34:	42028100 	.word	0x42028100
 8008d38:	c7520000 	.word	0xc7520000
 8008d3c:	475a0000 	.word	0x475a0000

08008d40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008d40:	b480      	push	{r7}
 8008d42:	b085      	sub	sp, #20
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f003 0307 	and.w	r3, r3, #7
 8008d4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008d50:	4b0c      	ldr	r3, [pc, #48]	@ (8008d84 <__NVIC_SetPriorityGrouping+0x44>)
 8008d52:	68db      	ldr	r3, [r3, #12]
 8008d54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008d56:	68ba      	ldr	r2, [r7, #8]
 8008d58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008d5c:	4013      	ands	r3, r2
 8008d5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008d68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008d6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008d72:	4a04      	ldr	r2, [pc, #16]	@ (8008d84 <__NVIC_SetPriorityGrouping+0x44>)
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	60d3      	str	r3, [r2, #12]
}
 8008d78:	bf00      	nop
 8008d7a:	3714      	adds	r7, #20
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr
 8008d84:	e000ed00 	.word	0xe000ed00

08008d88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008d8c:	4b04      	ldr	r3, [pc, #16]	@ (8008da0 <__NVIC_GetPriorityGrouping+0x18>)
 8008d8e:	68db      	ldr	r3, [r3, #12]
 8008d90:	0a1b      	lsrs	r3, r3, #8
 8008d92:	f003 0307 	and.w	r3, r3, #7
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr
 8008da0:	e000ed00 	.word	0xe000ed00

08008da4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b083      	sub	sp, #12
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	4603      	mov	r3, r0
 8008dac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008dae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	db0b      	blt.n	8008dce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008db6:	88fb      	ldrh	r3, [r7, #6]
 8008db8:	f003 021f 	and.w	r2, r3, #31
 8008dbc:	4907      	ldr	r1, [pc, #28]	@ (8008ddc <__NVIC_EnableIRQ+0x38>)
 8008dbe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008dc2:	095b      	lsrs	r3, r3, #5
 8008dc4:	2001      	movs	r0, #1
 8008dc6:	fa00 f202 	lsl.w	r2, r0, r2
 8008dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008dce:	bf00      	nop
 8008dd0:	370c      	adds	r7, #12
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop
 8008ddc:	e000e100 	.word	0xe000e100

08008de0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b083      	sub	sp, #12
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	4603      	mov	r3, r0
 8008de8:	6039      	str	r1, [r7, #0]
 8008dea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008dec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	db0a      	blt.n	8008e0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	b2da      	uxtb	r2, r3
 8008df8:	490c      	ldr	r1, [pc, #48]	@ (8008e2c <__NVIC_SetPriority+0x4c>)
 8008dfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008dfe:	0112      	lsls	r2, r2, #4
 8008e00:	b2d2      	uxtb	r2, r2
 8008e02:	440b      	add	r3, r1
 8008e04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008e08:	e00a      	b.n	8008e20 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	b2da      	uxtb	r2, r3
 8008e0e:	4908      	ldr	r1, [pc, #32]	@ (8008e30 <__NVIC_SetPriority+0x50>)
 8008e10:	88fb      	ldrh	r3, [r7, #6]
 8008e12:	f003 030f 	and.w	r3, r3, #15
 8008e16:	3b04      	subs	r3, #4
 8008e18:	0112      	lsls	r2, r2, #4
 8008e1a:	b2d2      	uxtb	r2, r2
 8008e1c:	440b      	add	r3, r1
 8008e1e:	761a      	strb	r2, [r3, #24]
}
 8008e20:	bf00      	nop
 8008e22:	370c      	adds	r7, #12
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr
 8008e2c:	e000e100 	.word	0xe000e100
 8008e30:	e000ed00 	.word	0xe000ed00

08008e34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b089      	sub	sp, #36	@ 0x24
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f003 0307 	and.w	r3, r3, #7
 8008e46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008e48:	69fb      	ldr	r3, [r7, #28]
 8008e4a:	f1c3 0307 	rsb	r3, r3, #7
 8008e4e:	2b04      	cmp	r3, #4
 8008e50:	bf28      	it	cs
 8008e52:	2304      	movcs	r3, #4
 8008e54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008e56:	69fb      	ldr	r3, [r7, #28]
 8008e58:	3304      	adds	r3, #4
 8008e5a:	2b06      	cmp	r3, #6
 8008e5c:	d902      	bls.n	8008e64 <NVIC_EncodePriority+0x30>
 8008e5e:	69fb      	ldr	r3, [r7, #28]
 8008e60:	3b03      	subs	r3, #3
 8008e62:	e000      	b.n	8008e66 <NVIC_EncodePriority+0x32>
 8008e64:	2300      	movs	r3, #0
 8008e66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008e68:	f04f 32ff 	mov.w	r2, #4294967295
 8008e6c:	69bb      	ldr	r3, [r7, #24]
 8008e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e72:	43da      	mvns	r2, r3
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	401a      	ands	r2, r3
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008e7c:	f04f 31ff 	mov.w	r1, #4294967295
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	fa01 f303 	lsl.w	r3, r1, r3
 8008e86:	43d9      	mvns	r1, r3
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008e8c:	4313      	orrs	r3, r2
         );
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	3724      	adds	r7, #36	@ 0x24
 8008e92:	46bd      	mov	sp, r7
 8008e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e98:	4770      	bx	lr

08008e9a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008e9a:	b580      	push	{r7, lr}
 8008e9c:	b082      	sub	sp, #8
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f7ff ff4c 	bl	8008d40 <__NVIC_SetPriorityGrouping>
}
 8008ea8:	bf00      	nop
 8008eaa:	3708      	adds	r7, #8
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}

08008eb0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b086      	sub	sp, #24
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	60b9      	str	r1, [r7, #8]
 8008eba:	607a      	str	r2, [r7, #4]
 8008ebc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008ebe:	f7ff ff63 	bl	8008d88 <__NVIC_GetPriorityGrouping>
 8008ec2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008ec4:	687a      	ldr	r2, [r7, #4]
 8008ec6:	68b9      	ldr	r1, [r7, #8]
 8008ec8:	6978      	ldr	r0, [r7, #20]
 8008eca:	f7ff ffb3 	bl	8008e34 <NVIC_EncodePriority>
 8008ece:	4602      	mov	r2, r0
 8008ed0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008ed4:	4611      	mov	r1, r2
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f7ff ff82 	bl	8008de0 <__NVIC_SetPriority>
}
 8008edc:	bf00      	nop
 8008ede:	3718      	adds	r7, #24
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b082      	sub	sp, #8
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	4603      	mov	r3, r0
 8008eec:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008eee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	f7ff ff56 	bl	8008da4 <__NVIC_EnableIRQ>
}
 8008ef8:	bf00      	nop
 8008efa:	3708      	adds	r7, #8
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b083      	sub	sp, #12
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	3b01      	subs	r3, #1
 8008f0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f10:	d301      	bcc.n	8008f16 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8008f12:	2301      	movs	r3, #1
 8008f14:	e00d      	b.n	8008f32 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8008f16:	4a0a      	ldr	r2, [pc, #40]	@ (8008f40 <HAL_SYSTICK_Config+0x40>)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	3b01      	subs	r3, #1
 8008f1c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8008f1e:	4b08      	ldr	r3, [pc, #32]	@ (8008f40 <HAL_SYSTICK_Config+0x40>)
 8008f20:	2200      	movs	r2, #0
 8008f22:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8008f24:	4b06      	ldr	r3, [pc, #24]	@ (8008f40 <HAL_SYSTICK_Config+0x40>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4a05      	ldr	r2, [pc, #20]	@ (8008f40 <HAL_SYSTICK_Config+0x40>)
 8008f2a:	f043 0303 	orr.w	r3, r3, #3
 8008f2e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8008f30:	2300      	movs	r3, #0
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	370c      	adds	r7, #12
 8008f36:	46bd      	mov	sp, r7
 8008f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3c:	4770      	bx	lr
 8008f3e:	bf00      	nop
 8008f40:	e000e010 	.word	0xe000e010

08008f44 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b083      	sub	sp, #12
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2b04      	cmp	r3, #4
 8008f50:	d844      	bhi.n	8008fdc <HAL_SYSTICK_CLKSourceConfig+0x98>
 8008f52:	a201      	add	r2, pc, #4	@ (adr r2, 8008f58 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8008f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f58:	08008f7b 	.word	0x08008f7b
 8008f5c:	08008f99 	.word	0x08008f99
 8008f60:	08008fbb 	.word	0x08008fbb
 8008f64:	08008fdd 	.word	0x08008fdd
 8008f68:	08008f6d 	.word	0x08008f6d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8008f6c:	4b1f      	ldr	r3, [pc, #124]	@ (8008fec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4a1e      	ldr	r2, [pc, #120]	@ (8008fec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8008f72:	f043 0304 	orr.w	r3, r3, #4
 8008f76:	6013      	str	r3, [r2, #0]
      break;
 8008f78:	e031      	b.n	8008fde <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8008f7a:	4b1c      	ldr	r3, [pc, #112]	@ (8008fec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4a1b      	ldr	r2, [pc, #108]	@ (8008fec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8008f80:	f023 0304 	bic.w	r3, r3, #4
 8008f84:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8008f86:	4b1a      	ldr	r3, [pc, #104]	@ (8008ff0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8008f88:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008f8c:	4a18      	ldr	r2, [pc, #96]	@ (8008ff0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8008f8e:	f023 030c 	bic.w	r3, r3, #12
 8008f92:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8008f96:	e022      	b.n	8008fde <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8008f98:	4b14      	ldr	r3, [pc, #80]	@ (8008fec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a13      	ldr	r2, [pc, #76]	@ (8008fec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8008f9e:	f023 0304 	bic.w	r3, r3, #4
 8008fa2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8008fa4:	4b12      	ldr	r3, [pc, #72]	@ (8008ff0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8008fa6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008faa:	f023 030c 	bic.w	r3, r3, #12
 8008fae:	4a10      	ldr	r2, [pc, #64]	@ (8008ff0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8008fb0:	f043 0304 	orr.w	r3, r3, #4
 8008fb4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8008fb8:	e011      	b.n	8008fde <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8008fba:	4b0c      	ldr	r3, [pc, #48]	@ (8008fec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	4a0b      	ldr	r2, [pc, #44]	@ (8008fec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8008fc0:	f023 0304 	bic.w	r3, r3, #4
 8008fc4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8008fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8008ff0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8008fc8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008fcc:	f023 030c 	bic.w	r3, r3, #12
 8008fd0:	4a07      	ldr	r2, [pc, #28]	@ (8008ff0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8008fd2:	f043 0308 	orr.w	r3, r3, #8
 8008fd6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8008fda:	e000      	b.n	8008fde <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8008fdc:	bf00      	nop
  }
}
 8008fde:	bf00      	nop
 8008fe0:	370c      	adds	r7, #12
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe8:	4770      	bx	lr
 8008fea:	bf00      	nop
 8008fec:	e000e010 	.word	0xe000e010
 8008ff0:	44020c00 	.word	0x44020c00

08008ff4 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b083      	sub	sp, #12
 8008ff8:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8008ffa:	4b17      	ldr	r3, [pc, #92]	@ (8009058 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f003 0304 	and.w	r3, r3, #4
 8009002:	2b00      	cmp	r3, #0
 8009004:	d002      	beq.n	800900c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8009006:	2304      	movs	r3, #4
 8009008:	607b      	str	r3, [r7, #4]
 800900a:	e01e      	b.n	800904a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 800900c:	4b13      	ldr	r3, [pc, #76]	@ (800905c <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800900e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009012:	f003 030c 	and.w	r3, r3, #12
 8009016:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	2b08      	cmp	r3, #8
 800901c:	d00f      	beq.n	800903e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	2b08      	cmp	r3, #8
 8009022:	d80f      	bhi.n	8009044 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d003      	beq.n	8009032 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	2b04      	cmp	r3, #4
 800902e:	d003      	beq.n	8009038 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8009030:	e008      	b.n	8009044 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8009032:	2300      	movs	r3, #0
 8009034:	607b      	str	r3, [r7, #4]
        break;
 8009036:	e008      	b.n	800904a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8009038:	2301      	movs	r3, #1
 800903a:	607b      	str	r3, [r7, #4]
        break;
 800903c:	e005      	b.n	800904a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800903e:	2302      	movs	r3, #2
 8009040:	607b      	str	r3, [r7, #4]
        break;
 8009042:	e002      	b.n	800904a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8009044:	2300      	movs	r3, #0
 8009046:	607b      	str	r3, [r7, #4]
        break;
 8009048:	bf00      	nop
    }
  }
  return systick_source;
 800904a:	687b      	ldr	r3, [r7, #4]
}
 800904c:	4618      	mov	r0, r3
 800904e:	370c      	adds	r7, #12
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr
 8009058:	e000e010 	.word	0xe000e010
 800905c:	44020c00 	.word	0x44020c00

08009060 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b084      	sub	sp, #16
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8009068:	f7fe feda 	bl	8007e20 <HAL_GetTick>
 800906c:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d101      	bne.n	8009078 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8009074:	2301      	movs	r3, #1
 8009076:	e06b      	b.n	8009150 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800907e:	b2db      	uxtb	r3, r3
 8009080:	2b02      	cmp	r3, #2
 8009082:	d008      	beq.n	8009096 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2220      	movs	r2, #32
 8009088:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2200      	movs	r2, #0
 800908e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8009092:	2301      	movs	r3, #1
 8009094:	e05c      	b.n	8009150 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	695a      	ldr	r2, [r3, #20]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f042 0204 	orr.w	r2, r2, #4
 80090a4:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2205      	movs	r2, #5
 80090aa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80090ae:	e020      	b.n	80090f2 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80090b0:	f7fe feb6 	bl	8007e20 <HAL_GetTick>
 80090b4:	4602      	mov	r2, r0
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	1ad3      	subs	r3, r2, r3
 80090ba:	2b05      	cmp	r3, #5
 80090bc:	d919      	bls.n	80090f2 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090c2:	f043 0210 	orr.w	r2, r3, #16
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2203      	movs	r2, #3
 80090ce:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d003      	beq.n	80090e6 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090e2:	2201      	movs	r2, #1
 80090e4:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2200      	movs	r2, #0
 80090ea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 80090ee:	2301      	movs	r3, #1
 80090f0:	e02e      	b.n	8009150 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	691b      	ldr	r3, [r3, #16]
 80090f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d0d7      	beq.n	80090b0 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	695a      	ldr	r2, [r3, #20]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f042 0202 	orr.w	r2, r2, #2
 800910e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2204      	movs	r2, #4
 8009114:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8009120:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2201      	movs	r2, #1
 8009126:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800912e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009132:	2b00      	cmp	r3, #0
 8009134:	d007      	beq.n	8009146 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800913a:	2201      	movs	r2, #1
 800913c:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2200      	movs	r2, #0
 8009144:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2200      	movs	r2, #0
 800914a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800914e:	2300      	movs	r3, #0
}
 8009150:	4618      	mov	r0, r3
 8009152:	3710      	adds	r7, #16
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b086      	sub	sp, #24
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8009168:	f023 030f 	bic.w	r3, r3, #15
 800916c:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009176:	3b50      	subs	r3, #80	@ 0x50
 8009178:	09db      	lsrs	r3, r3, #7
 800917a:	f003 031f 	and.w	r3, r3, #31
 800917e:	2201      	movs	r2, #1
 8009180:	fa02 f303 	lsl.w	r3, r2, r3
 8009184:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	68db      	ldr	r3, [r3, #12]
 800918a:	693a      	ldr	r2, [r7, #16]
 800918c:	4013      	ands	r3, r2
 800918e:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	2b00      	cmp	r3, #0
 8009194:	f000 813b 	beq.w	800940e <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	691b      	ldr	r3, [r3, #16]
 800919e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d011      	beq.n	80091ca <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	695b      	ldr	r3, [r3, #20]
 80091ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d00a      	beq.n	80091ca <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80091bc:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091c2:	f043 0201 	orr.w	r2, r3, #1
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	691b      	ldr	r3, [r3, #16]
 80091d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d011      	beq.n	80091fc <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	695b      	ldr	r3, [r3, #20]
 80091de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d00a      	beq.n	80091fc <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80091ee:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091f4:	f043 0202 	orr.w	r2, r3, #2
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	691b      	ldr	r3, [r3, #16]
 8009202:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009206:	2b00      	cmp	r3, #0
 8009208:	d011      	beq.n	800922e <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	695b      	ldr	r3, [r3, #20]
 8009210:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009214:	2b00      	cmp	r3, #0
 8009216:	d00a      	beq.n	800922e <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009220:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009226:	f043 0204 	orr.w	r2, r3, #4
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	691b      	ldr	r3, [r3, #16]
 8009234:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009238:	2b00      	cmp	r3, #0
 800923a:	d011      	beq.n	8009260 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	695b      	ldr	r3, [r3, #20]
 8009242:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009246:	2b00      	cmp	r3, #0
 8009248:	d00a      	beq.n	8009260 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8009252:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009258:	f043 0208 	orr.w	r2, r3, #8
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	691b      	ldr	r3, [r3, #16]
 8009266:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800926a:	2b00      	cmp	r3, #0
 800926c:	d013      	beq.n	8009296 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	695b      	ldr	r3, [r3, #20]
 8009274:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009278:	2b00      	cmp	r3, #0
 800927a:	d00c      	beq.n	8009296 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009284:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800928a:	2b00      	cmp	r3, #0
 800928c:	d003      	beq.n	8009296 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	691b      	ldr	r3, [r3, #16]
 800929c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d04c      	beq.n	800933e <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	695b      	ldr	r3, [r3, #20]
 80092aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d045      	beq.n	800933e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80092ba:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80092c2:	b2db      	uxtb	r3, r3
 80092c4:	2b04      	cmp	r3, #4
 80092c6:	d12e      	bne.n	8009326 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	695a      	ldr	r2, [r3, #20]
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80092d6:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	695a      	ldr	r2, [r3, #20]
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f042 0202 	orr.w	r2, r2, #2
 80092e6:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2201      	movs	r2, #1
 80092ec:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d007      	beq.n	800930c <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009300:	2201      	movs	r2, #1
 8009302:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2200      	movs	r2, #0
 800930a:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2200      	movs	r2, #0
 8009310:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009318:	2b00      	cmp	r3, #0
 800931a:	d07a      	beq.n	8009412 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	4798      	blx	r3
        }

        return;
 8009324:	e075      	b.n	8009412 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2205      	movs	r2, #5
 800932a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009332:	2b00      	cmp	r3, #0
 8009334:	d003      	beq.n	800933e <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	691b      	ldr	r3, [r3, #16]
 8009344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009348:	2b00      	cmp	r3, #0
 800934a:	d039      	beq.n	80093c0 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	695b      	ldr	r3, [r3, #20]
 8009352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009356:	2b00      	cmp	r3, #0
 8009358:	d032      	beq.n	80093c0 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800935e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009362:	2b00      	cmp	r3, #0
 8009364:	d012      	beq.n	800938c <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800936c:	2b00      	cmp	r3, #0
 800936e:	d116      	bne.n	800939e <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009376:	2b00      	cmp	r3, #0
 8009378:	d111      	bne.n	800939e <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2201      	movs	r2, #1
 800937e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009386:	2201      	movs	r2, #1
 8009388:	731a      	strb	r2, [r3, #12]
 800938a:	e008      	b.n	800939e <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009392:	2b00      	cmp	r3, #0
 8009394:	d103      	bne.n	800939e <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2201      	movs	r2, #1
 800939a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80093a6:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2200      	movs	r2, #0
 80093ac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d003      	beq.n	80093c0 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d025      	beq.n	8009414 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	695a      	ldr	r2, [r3, #20]
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	f042 0202 	orr.w	r2, r2, #2
 80093d6:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2201      	movs	r2, #1
 80093dc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d003      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80093f0:	2201      	movs	r2, #1
 80093f2:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2200      	movs	r2, #0
 80093f8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009400:	2b00      	cmp	r3, #0
 8009402:	d007      	beq.n	8009414 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	4798      	blx	r3
 800940c:	e002      	b.n	8009414 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 800940e:	bf00      	nop
 8009410:	e000      	b.n	8009414 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8009412:	bf00      	nop
    }
  }
}
 8009414:	3718      	adds	r7, #24
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}
	...

0800941c <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b084      	sub	sp, #16
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8009424:	f7fe fcfc 	bl	8007e20 <HAL_GetTick>
 8009428:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d101      	bne.n	8009434 <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	e0db      	b.n	80095ec <HAL_DMAEx_List_Init+0x1d0>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4a6e      	ldr	r2, [pc, #440]	@ (80095f4 <HAL_DMAEx_List_Init+0x1d8>)
 800943a:	4293      	cmp	r3, r2
 800943c:	f000 809f 	beq.w	800957e <HAL_DMAEx_List_Init+0x162>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	4a6c      	ldr	r2, [pc, #432]	@ (80095f8 <HAL_DMAEx_List_Init+0x1dc>)
 8009446:	4293      	cmp	r3, r2
 8009448:	f000 8099 	beq.w	800957e <HAL_DMAEx_List_Init+0x162>
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	4a6a      	ldr	r2, [pc, #424]	@ (80095fc <HAL_DMAEx_List_Init+0x1e0>)
 8009452:	4293      	cmp	r3, r2
 8009454:	f000 8093 	beq.w	800957e <HAL_DMAEx_List_Init+0x162>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a68      	ldr	r2, [pc, #416]	@ (8009600 <HAL_DMAEx_List_Init+0x1e4>)
 800945e:	4293      	cmp	r3, r2
 8009460:	f000 808d 	beq.w	800957e <HAL_DMAEx_List_Init+0x162>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a66      	ldr	r2, [pc, #408]	@ (8009604 <HAL_DMAEx_List_Init+0x1e8>)
 800946a:	4293      	cmp	r3, r2
 800946c:	f000 8087 	beq.w	800957e <HAL_DMAEx_List_Init+0x162>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	4a64      	ldr	r2, [pc, #400]	@ (8009608 <HAL_DMAEx_List_Init+0x1ec>)
 8009476:	4293      	cmp	r3, r2
 8009478:	f000 8081 	beq.w	800957e <HAL_DMAEx_List_Init+0x162>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	4a62      	ldr	r2, [pc, #392]	@ (800960c <HAL_DMAEx_List_Init+0x1f0>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d07b      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4a61      	ldr	r2, [pc, #388]	@ (8009610 <HAL_DMAEx_List_Init+0x1f4>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d076      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a5f      	ldr	r2, [pc, #380]	@ (8009614 <HAL_DMAEx_List_Init+0x1f8>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d071      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4a5e      	ldr	r2, [pc, #376]	@ (8009618 <HAL_DMAEx_List_Init+0x1fc>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d06c      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	4a5c      	ldr	r2, [pc, #368]	@ (800961c <HAL_DMAEx_List_Init+0x200>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d067      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	4a5b      	ldr	r2, [pc, #364]	@ (8009620 <HAL_DMAEx_List_Init+0x204>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d062      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	4a59      	ldr	r2, [pc, #356]	@ (8009624 <HAL_DMAEx_List_Init+0x208>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d05d      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	4a58      	ldr	r2, [pc, #352]	@ (8009628 <HAL_DMAEx_List_Init+0x20c>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d058      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	4a56      	ldr	r2, [pc, #344]	@ (800962c <HAL_DMAEx_List_Init+0x210>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d053      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4a55      	ldr	r2, [pc, #340]	@ (8009630 <HAL_DMAEx_List_Init+0x214>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d04e      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a53      	ldr	r2, [pc, #332]	@ (8009634 <HAL_DMAEx_List_Init+0x218>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d049      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a52      	ldr	r2, [pc, #328]	@ (8009638 <HAL_DMAEx_List_Init+0x21c>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d044      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a50      	ldr	r2, [pc, #320]	@ (800963c <HAL_DMAEx_List_Init+0x220>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d03f      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	4a4f      	ldr	r2, [pc, #316]	@ (8009640 <HAL_DMAEx_List_Init+0x224>)
 8009504:	4293      	cmp	r3, r2
 8009506:	d03a      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4a4d      	ldr	r2, [pc, #308]	@ (8009644 <HAL_DMAEx_List_Init+0x228>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d035      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	4a4c      	ldr	r2, [pc, #304]	@ (8009648 <HAL_DMAEx_List_Init+0x22c>)
 8009518:	4293      	cmp	r3, r2
 800951a:	d030      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4a4a      	ldr	r2, [pc, #296]	@ (800964c <HAL_DMAEx_List_Init+0x230>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d02b      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	4a49      	ldr	r2, [pc, #292]	@ (8009650 <HAL_DMAEx_List_Init+0x234>)
 800952c:	4293      	cmp	r3, r2
 800952e:	d026      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a47      	ldr	r2, [pc, #284]	@ (8009654 <HAL_DMAEx_List_Init+0x238>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d021      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4a46      	ldr	r2, [pc, #280]	@ (8009658 <HAL_DMAEx_List_Init+0x23c>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d01c      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	4a44      	ldr	r2, [pc, #272]	@ (800965c <HAL_DMAEx_List_Init+0x240>)
 800954a:	4293      	cmp	r3, r2
 800954c:	d017      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	4a43      	ldr	r2, [pc, #268]	@ (8009660 <HAL_DMAEx_List_Init+0x244>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d012      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a41      	ldr	r2, [pc, #260]	@ (8009664 <HAL_DMAEx_List_Init+0x248>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d00d      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	4a40      	ldr	r2, [pc, #256]	@ (8009668 <HAL_DMAEx_List_Init+0x24c>)
 8009568:	4293      	cmp	r3, r2
 800956a:	d008      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a3e      	ldr	r2, [pc, #248]	@ (800966c <HAL_DMAEx_List_Init+0x250>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d003      	beq.n	800957e <HAL_DMAEx_List_Init+0x162>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	4a3d      	ldr	r2, [pc, #244]	@ (8009670 <HAL_DMAEx_List_Init+0x254>)
 800957c:	4293      	cmp	r3, r2
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2200      	movs	r2, #0
 8009582:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2202      	movs	r2, #2
 800958a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	695a      	ldr	r2, [r3, #20]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f042 0206 	orr.w	r2, r2, #6
 800959c:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800959e:	e00f      	b.n	80095c0 <HAL_DMAEx_List_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80095a0:	f7fe fc3e 	bl	8007e20 <HAL_GetTick>
 80095a4:	4602      	mov	r2, r0
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	1ad3      	subs	r3, r2, r3
 80095aa:	2b05      	cmp	r3, #5
 80095ac:	d908      	bls.n	80095c0 <HAL_DMAEx_List_Init+0x1a4>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2210      	movs	r2, #16
 80095b2:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2203      	movs	r2, #3
 80095b8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80095bc:	2301      	movs	r3, #1
 80095be:	e015      	b.n	80095ec <HAL_DMAEx_List_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	695b      	ldr	r3, [r3, #20]
 80095c6:	f003 0301 	and.w	r3, r3, #1
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d1e8      	bne.n	80095a0 <HAL_DMAEx_List_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f000 f9da 	bl	8009988 <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2200      	movs	r2, #0
 80095e0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2201      	movs	r2, #1
 80095e6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80095ea:	2300      	movs	r3, #0
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	3710      	adds	r7, #16
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd80      	pop	{r7, pc}
 80095f4:	40020050 	.word	0x40020050
 80095f8:	50020050 	.word	0x50020050
 80095fc:	400200d0 	.word	0x400200d0
 8009600:	500200d0 	.word	0x500200d0
 8009604:	40020150 	.word	0x40020150
 8009608:	50020150 	.word	0x50020150
 800960c:	400201d0 	.word	0x400201d0
 8009610:	500201d0 	.word	0x500201d0
 8009614:	40020250 	.word	0x40020250
 8009618:	50020250 	.word	0x50020250
 800961c:	400202d0 	.word	0x400202d0
 8009620:	500202d0 	.word	0x500202d0
 8009624:	40020350 	.word	0x40020350
 8009628:	50020350 	.word	0x50020350
 800962c:	400203d0 	.word	0x400203d0
 8009630:	500203d0 	.word	0x500203d0
 8009634:	40021050 	.word	0x40021050
 8009638:	50021050 	.word	0x50021050
 800963c:	400210d0 	.word	0x400210d0
 8009640:	500210d0 	.word	0x500210d0
 8009644:	40021150 	.word	0x40021150
 8009648:	50021150 	.word	0x50021150
 800964c:	400211d0 	.word	0x400211d0
 8009650:	500211d0 	.word	0x500211d0
 8009654:	40021250 	.word	0x40021250
 8009658:	50021250 	.word	0x50021250
 800965c:	400212d0 	.word	0x400212d0
 8009660:	500212d0 	.word	0x500212d0
 8009664:	40021350 	.word	0x40021350
 8009668:	50021350 	.word	0x50021350
 800966c:	400213d0 	.word	0x400213d0
 8009670:	500213d0 	.word	0x500213d0

08009674 <HAL_DMAEx_List_BuildNode>:
  *         addressable space.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
 800967c:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d002      	beq.n	800968a <HAL_DMAEx_List_BuildNode+0x16>
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d101      	bne.n	800968e <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
 800968a:	2301      	movs	r3, #1
 800968c:	e004      	b.n	8009698 <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
 800968e:	6839      	ldr	r1, [r7, #0]
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f000 fad1 	bl	8009c38 <DMA_List_BuildNode>

  return HAL_OK;
 8009696:	2300      	movs	r3, #0
}
 8009698:	4618      	mov	r0, r3
 800969a:	3708      	adds	r7, #8
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}

080096a0 <HAL_DMAEx_List_InsertNode_Tail>:
  *                     configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode_Tail(DMA_QListTypeDef *const pQList,
                                                 DMA_NodeTypeDef *const pNewNode)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b08a      	sub	sp, #40	@ 0x28
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	6039      	str	r1, [r7, #0]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d002      	beq.n	80096b6 <HAL_DMAEx_List_InsertNode_Tail+0x16>
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d101      	bne.n	80096ba <HAL_DMAEx_List_InsertNode_Tail+0x1a>
  {
    return HAL_ERROR;
 80096b6:	2301      	movs	r3, #1
 80096b8:	e066      	b.n	8009788 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	695b      	ldr	r3, [r3, #20]
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d104      	bne.n	80096cc <HAL_DMAEx_List_InsertNode_Tail+0x2c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2204      	movs	r2, #4
 80096c6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80096c8:	2301      	movs	r3, #1
 80096ca:	e05d      	b.n	8009788 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pNewNode, NULL) != 0U)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	2200      	movs	r2, #0
 80096d2:	6839      	ldr	r1, [r7, #0]
 80096d4:	4618      	mov	r0, r3
 80096d6:	f000 fc0f 	bl	8009ef8 <DMA_List_CheckNodesBaseAddresses>
 80096da:	4603      	mov	r3, r0
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d004      	beq.n	80096ea <HAL_DMAEx_List_InsertNode_Tail+0x4a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2205      	movs	r2, #5
 80096e4:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80096e6:	2301      	movs	r3, #1
 80096e8:	e04e      	b.n	8009788 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pNewNode, NULL) != 0U)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	2200      	movs	r2, #0
 80096f0:	6839      	ldr	r1, [r7, #0]
 80096f2:	4618      	mov	r0, r3
 80096f4:	f000 fc30 	bl	8009f58 <DMA_List_CheckNodesTypes>
 80096f8:	4603      	mov	r3, r0
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d004      	beq.n	8009708 <HAL_DMAEx_List_InsertNode_Tail+0x68>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2204      	movs	r2, #4
 8009702:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8009704:	2301      	movs	r3, #1
 8009706:	e03f      	b.n	8009788 <HAL_DMAEx_List_InsertNode_Tail+0xe8>
  }

  /* Empty queue */
  if (pQList->Head == NULL)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d103      	bne.n	8009718 <HAL_DMAEx_List_InsertNode_Tail+0x78>
  {
    pQList->Head = pNewNode;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	683a      	ldr	r2, [r7, #0]
 8009714:	601a      	str	r2, [r3, #0]
 8009716:	e02b      	b.n	8009770 <HAL_DMAEx_List_InsertNode_Tail+0xd0>
  }
  /* Not empty queue */
  else
  {
    /* Get CLLR register mask and offset */
    DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
 8009718:	f107 0220 	add.w	r2, r7, #32
 800971c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009720:	4619      	mov	r1, r3
 8009722:	6838      	ldr	r0, [r7, #0]
 8009724:	f000 fc54 	bl	8009fd0 <DMA_List_GetCLLRNodeInfo>

    /* Find node and get its position in selected queue */
    node_info.cllr_offset = cllr_offset;
 8009728:	6a3b      	ldr	r3, [r7, #32]
 800972a:	60fb      	str	r3, [r7, #12]
    (void)DMA_List_FindNode(pQList, NULL, &node_info);
 800972c:	f107 030c 	add.w	r3, r7, #12
 8009730:	461a      	mov	r2, r3
 8009732:	2100      	movs	r1, #0
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f000 fc7b 	bl	800a030 <DMA_List_FindNode>

    /* Check if queue is circular */
    if (pQList->FirstCircularNode != NULL)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	685b      	ldr	r3, [r3, #4]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d00b      	beq.n	800975a <HAL_DMAEx_List_InsertNode_Tail+0xba>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	685b      	ldr	r3, [r3, #4]
 8009746:	461a      	mov	r2, r3
 8009748:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800974c:	4013      	ands	r3, r2
 800974e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009750:	6a3a      	ldr	r2, [r7, #32]
 8009752:	4319      	orrs	r1, r3
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 800975a:	683a      	ldr	r2, [r7, #0]
 800975c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8009760:	4013      	ands	r3, r2
 8009762:	6a79      	ldr	r1, [r7, #36]	@ 0x24
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
 8009764:	69ba      	ldr	r2, [r7, #24]
 8009766:	4610      	mov	r0, r2
 8009768:	6a3a      	ldr	r2, [r7, #32]
      ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 800976a:	430b      	orrs	r3, r1
    ((DMA_NodeTypeDef *)node_info.currentnode_addr)->LinkRegisters[cllr_offset] =
 800976c:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  /* Increment queue node number */
  pQList->NodeNumber++;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	689b      	ldr	r3, [r3, #8]
 8009774:	1c5a      	adds	r2, r3, #1
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	609a      	str	r2, [r3, #8]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2200      	movs	r2, #0
 800977e:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2201      	movs	r2, #1
 8009784:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 8009786:	2300      	movs	r3, #0
}
 8009788:	4618      	mov	r0, r3
 800978a:	3728      	adds	r7, #40	@ 0x28
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}

08009790 <HAL_DMAEx_List_SetCircularMode>:
  * @brief  Set circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularMode(DMA_QListTypeDef *const pQList)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b08a      	sub	sp, #40	@ 0x28
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d101      	bne.n	80097a2 <HAL_DMAEx_List_SetCircularMode+0x12>
  {
    return HAL_ERROR;
 800979e:	2301      	movs	r3, #1
 80097a0:	e052      	b.n	8009848 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d104      	bne.n	80097b4 <HAL_DMAEx_List_SetCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2202      	movs	r2, #2
 80097ae:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80097b0:	2301      	movs	r3, #1
 80097b2:	e049      	b.n	8009848 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	685b      	ldr	r3, [r3, #4]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d00c      	beq.n	80097d6 <HAL_DMAEx_List_SetCircularMode+0x46>
  {
    if (pQList->FirstCircularNode == pQList->Head)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	685a      	ldr	r2, [r3, #4]
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	429a      	cmp	r2, r3
 80097c6:	d101      	bne.n	80097cc <HAL_DMAEx_List_SetCircularMode+0x3c>
    {
      return HAL_OK;
 80097c8:	2300      	movs	r3, #0
 80097ca:	e03d      	b.n	8009848 <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2204      	movs	r2, #4
 80097d0:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 80097d2:	2301      	movs	r3, #1
 80097d4:	e038      	b.n	8009848 <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	695b      	ldr	r3, [r3, #20]
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d104      	bne.n	80097e8 <HAL_DMAEx_List_SetCircularMode+0x58>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2204      	movs	r2, #4
 80097e2:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80097e4:	2301      	movs	r3, #1
 80097e6:	e02f      	b.n	8009848 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2202      	movs	r2, #2
 80097ec:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2200      	movs	r2, #0
 80097f2:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_mask, &cllr_offset);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f107 0220 	add.w	r2, r7, #32
 80097fc:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8009800:	4618      	mov	r0, r3
 8009802:	f000 fbe5 	bl	8009fd0 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
 8009806:	6a3b      	ldr	r3, [r7, #32]
 8009808:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
 800980a:	f107 030c 	add.w	r3, r7, #12
 800980e:	461a      	mov	r2, r3
 8009810:	2100      	movs	r1, #0
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 fc0c 	bl	800a030 <DMA_List_FindNode>

  /* Set circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	461a      	mov	r2, r3
 800981e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8009822:	4013      	ands	r3, r2
 8009824:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 8009826:	69ba      	ldr	r2, [r7, #24]
 8009828:	4610      	mov	r0, r2
 800982a:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 800982c:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 800982e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Update linked-list circular state */
  pQList->FirstCircularNode = pQList->Head;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681a      	ldr	r2, [r3, #0]
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2200      	movs	r2, #0
 800983e:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2201      	movs	r2, #1
 8009844:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 8009846:	2300      	movs	r3, #0
}
 8009848:	4618      	mov	r0, r3
 800984a:	3728      	adds	r7, #40	@ 0x28
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}

08009850 <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
 8009850:	b480      	push	{r7}
 8009852:	b085      	sub	sp, #20
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
 8009858:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d002      	beq.n	8009866 <HAL_DMAEx_List_LinkQ+0x16>
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d101      	bne.n	800986a <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
 8009866:	2301      	movs	r3, #1
 8009868:	e078      	b.n	800995c <HAL_DMAEx_List_LinkQ+0x10c>
  }

  /* Check the DMA Mode is not DMA_NORMAL */
  if (hdma->Mode == DMA_NORMAL)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800986e:	2b00      	cmp	r3, #0
 8009870:	d101      	bne.n	8009876 <HAL_DMAEx_List_LinkQ+0x26>
  {
    return HAL_ERROR;
 8009872:	2301      	movs	r3, #1
 8009874:	e072      	b.n	800995c <HAL_DMAEx_List_LinkQ+0x10c>
  }

  /* Get DMA state */
  state = hdma->State;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800987c:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8009884:	b2db      	uxtb	r3, r3
 8009886:	2b02      	cmp	r3, #2
 8009888:	d002      	beq.n	8009890 <HAL_DMAEx_List_LinkQ+0x40>
 800988a:	7bfb      	ldrb	r3, [r7, #15]
 800988c:	2b05      	cmp	r3, #5
 800988e:	d108      	bne.n	80098a2 <HAL_DMAEx_List_LinkQ+0x52>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2240      	movs	r2, #64	@ 0x40
 8009894:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2200      	movs	r2, #0
 800989a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 800989e:	2301      	movs	r3, #1
 80098a0:	e05c      	b.n	800995c <HAL_DMAEx_List_LinkQ+0x10c>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	7b1b      	ldrb	r3, [r3, #12]
 80098a6:	b2db      	uxtb	r3, r3
 80098a8:	2b02      	cmp	r3, #2
 80098aa:	d104      	bne.n	80098b6 <HAL_DMAEx_List_LinkQ+0x66>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	2201      	movs	r2, #1
 80098b0:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80098b2:	2301      	movs	r3, #1
 80098b4:	e052      	b.n	800995c <HAL_DMAEx_List_LinkQ+0x10c>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4a2b      	ldr	r2, [pc, #172]	@ (8009968 <HAL_DMAEx_List_LinkQ+0x118>)
 80098bc:	4293      	cmp	r3, r2
 80098be:	d022      	beq.n	8009906 <HAL_DMAEx_List_LinkQ+0xb6>
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4a29      	ldr	r2, [pc, #164]	@ (800996c <HAL_DMAEx_List_LinkQ+0x11c>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d01d      	beq.n	8009906 <HAL_DMAEx_List_LinkQ+0xb6>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	4a28      	ldr	r2, [pc, #160]	@ (8009970 <HAL_DMAEx_List_LinkQ+0x120>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d018      	beq.n	8009906 <HAL_DMAEx_List_LinkQ+0xb6>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4a26      	ldr	r2, [pc, #152]	@ (8009974 <HAL_DMAEx_List_LinkQ+0x124>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d013      	beq.n	8009906 <HAL_DMAEx_List_LinkQ+0xb6>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	4a25      	ldr	r2, [pc, #148]	@ (8009978 <HAL_DMAEx_List_LinkQ+0x128>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d00e      	beq.n	8009906 <HAL_DMAEx_List_LinkQ+0xb6>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	4a23      	ldr	r2, [pc, #140]	@ (800997c <HAL_DMAEx_List_LinkQ+0x12c>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d009      	beq.n	8009906 <HAL_DMAEx_List_LinkQ+0xb6>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	4a22      	ldr	r2, [pc, #136]	@ (8009980 <HAL_DMAEx_List_LinkQ+0x130>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d004      	beq.n	8009906 <HAL_DMAEx_List_LinkQ+0xb6>
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	4a20      	ldr	r2, [pc, #128]	@ (8009984 <HAL_DMAEx_List_LinkQ+0x134>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d101      	bne.n	800990a <HAL_DMAEx_List_LinkQ+0xba>
 8009906:	2301      	movs	r3, #1
 8009908:	e000      	b.n	800990c <HAL_DMAEx_List_LinkQ+0xbc>
 800990a:	2300      	movs	r3, #0
 800990c:	2b00      	cmp	r3, #0
 800990e:	d10b      	bne.n	8009928 <HAL_DMAEx_List_LinkQ+0xd8>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	6a1b      	ldr	r3, [r3, #32]
 8009916:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 800991a:	2b00      	cmp	r3, #0
 800991c:	d004      	beq.n	8009928 <HAL_DMAEx_List_LinkQ+0xd8>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	2203      	movs	r2, #3
 8009922:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8009924:	2301      	movs	r3, #1
 8009926:	e019      	b.n	800995c <HAL_DMAEx_List_LinkQ+0x10c>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800992c:	2b81      	cmp	r3, #129	@ 0x81
 800992e:	d108      	bne.n	8009942 <HAL_DMAEx_List_LinkQ+0xf2>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d10d      	bne.n	8009954 <HAL_DMAEx_List_LinkQ+0x104>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	2204      	movs	r2, #4
 800993c:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 800993e:	2301      	movs	r3, #1
 8009940:	e00c      	b.n	800995c <HAL_DMAEx_List_LinkQ+0x10c>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	685b      	ldr	r3, [r3, #4]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d004      	beq.n	8009954 <HAL_DMAEx_List_LinkQ+0x104>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	2204      	movs	r2, #4
 800994e:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8009950:	2301      	movs	r3, #1
 8009952:	e003      	b.n	800995c <HAL_DMAEx_List_LinkQ+0x10c>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	683a      	ldr	r2, [r7, #0]
 8009958:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 800995a:	2300      	movs	r3, #0
}
 800995c:	4618      	mov	r0, r3
 800995e:	3714      	adds	r7, #20
 8009960:	46bd      	mov	sp, r7
 8009962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009966:	4770      	bx	lr
 8009968:	40020350 	.word	0x40020350
 800996c:	50020350 	.word	0x50020350
 8009970:	400203d0 	.word	0x400203d0
 8009974:	500203d0 	.word	0x500203d0
 8009978:	40021350 	.word	0x40021350
 800997c:	50021350 	.word	0x50021350
 8009980:	400213d0 	.word	0x400213d0
 8009984:	500213d0 	.word	0x500213d0

08009988 <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
 8009988:	b480      	push	{r7}
 800998a:	b085      	sub	sp, #20
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009998:	4313      	orrs	r3, r2
 800999a:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	4a85      	ldr	r2, [pc, #532]	@ (8009bb8 <DMA_List_Init+0x230>)
 80099a2:	4293      	cmp	r3, r2
 80099a4:	f000 80a0 	beq.w	8009ae8 <DMA_List_Init+0x160>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4a83      	ldr	r2, [pc, #524]	@ (8009bbc <DMA_List_Init+0x234>)
 80099ae:	4293      	cmp	r3, r2
 80099b0:	f000 809a 	beq.w	8009ae8 <DMA_List_Init+0x160>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	4a81      	ldr	r2, [pc, #516]	@ (8009bc0 <DMA_List_Init+0x238>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	f000 8094 	beq.w	8009ae8 <DMA_List_Init+0x160>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	4a7f      	ldr	r2, [pc, #508]	@ (8009bc4 <DMA_List_Init+0x23c>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	f000 808e 	beq.w	8009ae8 <DMA_List_Init+0x160>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	4a7d      	ldr	r2, [pc, #500]	@ (8009bc8 <DMA_List_Init+0x240>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	f000 8088 	beq.w	8009ae8 <DMA_List_Init+0x160>
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	4a7b      	ldr	r2, [pc, #492]	@ (8009bcc <DMA_List_Init+0x244>)
 80099de:	4293      	cmp	r3, r2
 80099e0:	f000 8082 	beq.w	8009ae8 <DMA_List_Init+0x160>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	4a79      	ldr	r2, [pc, #484]	@ (8009bd0 <DMA_List_Init+0x248>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d07c      	beq.n	8009ae8 <DMA_List_Init+0x160>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4a78      	ldr	r2, [pc, #480]	@ (8009bd4 <DMA_List_Init+0x24c>)
 80099f4:	4293      	cmp	r3, r2
 80099f6:	d077      	beq.n	8009ae8 <DMA_List_Init+0x160>
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	4a76      	ldr	r2, [pc, #472]	@ (8009bd8 <DMA_List_Init+0x250>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d072      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	4a75      	ldr	r2, [pc, #468]	@ (8009bdc <DMA_List_Init+0x254>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d06d      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4a73      	ldr	r2, [pc, #460]	@ (8009be0 <DMA_List_Init+0x258>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d068      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a72      	ldr	r2, [pc, #456]	@ (8009be4 <DMA_List_Init+0x25c>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d063      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	4a70      	ldr	r2, [pc, #448]	@ (8009be8 <DMA_List_Init+0x260>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d05e      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4a6f      	ldr	r2, [pc, #444]	@ (8009bec <DMA_List_Init+0x264>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d059      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	4a6d      	ldr	r2, [pc, #436]	@ (8009bf0 <DMA_List_Init+0x268>)
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d054      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	4a6c      	ldr	r2, [pc, #432]	@ (8009bf4 <DMA_List_Init+0x26c>)
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d04f      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	4a6a      	ldr	r2, [pc, #424]	@ (8009bf8 <DMA_List_Init+0x270>)
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d04a      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	4a69      	ldr	r2, [pc, #420]	@ (8009bfc <DMA_List_Init+0x274>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d045      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	4a67      	ldr	r2, [pc, #412]	@ (8009c00 <DMA_List_Init+0x278>)
 8009a62:	4293      	cmp	r3, r2
 8009a64:	d040      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4a66      	ldr	r2, [pc, #408]	@ (8009c04 <DMA_List_Init+0x27c>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d03b      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	4a64      	ldr	r2, [pc, #400]	@ (8009c08 <DMA_List_Init+0x280>)
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d036      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	4a63      	ldr	r2, [pc, #396]	@ (8009c0c <DMA_List_Init+0x284>)
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d031      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	4a61      	ldr	r2, [pc, #388]	@ (8009c10 <DMA_List_Init+0x288>)
 8009a8a:	4293      	cmp	r3, r2
 8009a8c:	d02c      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	4a60      	ldr	r2, [pc, #384]	@ (8009c14 <DMA_List_Init+0x28c>)
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d027      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	4a5e      	ldr	r2, [pc, #376]	@ (8009c18 <DMA_List_Init+0x290>)
 8009a9e:	4293      	cmp	r3, r2
 8009aa0:	d022      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	4a5d      	ldr	r2, [pc, #372]	@ (8009c1c <DMA_List_Init+0x294>)
 8009aa8:	4293      	cmp	r3, r2
 8009aaa:	d01d      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4a5b      	ldr	r2, [pc, #364]	@ (8009c20 <DMA_List_Init+0x298>)
 8009ab2:	4293      	cmp	r3, r2
 8009ab4:	d018      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a5a      	ldr	r2, [pc, #360]	@ (8009c24 <DMA_List_Init+0x29c>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d013      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	4a58      	ldr	r2, [pc, #352]	@ (8009c28 <DMA_List_Init+0x2a0>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d00e      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	4a57      	ldr	r2, [pc, #348]	@ (8009c2c <DMA_List_Init+0x2a4>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d009      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4a55      	ldr	r2, [pc, #340]	@ (8009c30 <DMA_List_Init+0x2a8>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d004      	beq.n	8009ae8 <DMA_List_Init+0x160>
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a54      	ldr	r2, [pc, #336]	@ (8009c34 <DMA_List_Init+0x2ac>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d101      	bne.n	8009aec <DMA_List_Init+0x164>
 8009ae8:	2301      	movs	r3, #1
 8009aea:	e000      	b.n	8009aee <DMA_List_Init+0x166>
 8009aec:	2300      	movs	r3, #0
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d004      	beq.n	8009afc <DMA_List_Init+0x174>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009af6:	68fa      	ldr	r2, [r7, #12]
 8009af8:	4313      	orrs	r3, r2
 8009afa:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	695b      	ldr	r3, [r3, #20]
 8009b02:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	68fa      	ldr	r2, [r7, #12]
 8009b0c:	430a      	orrs	r2, r1
 8009b0e:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	2200      	movs	r2, #0
 8009b16:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	687a      	ldr	r2, [r7, #4]
 8009b1e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8009b20:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2200      	movs	r2, #0
 8009b28:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	2200      	movs	r2, #0
 8009b30:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	2200      	movs	r2, #0
 8009b38:	651a      	str	r2, [r3, #80]	@ 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a2a      	ldr	r2, [pc, #168]	@ (8009be8 <DMA_List_Init+0x260>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d022      	beq.n	8009b8a <DMA_List_Init+0x202>
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	4a28      	ldr	r2, [pc, #160]	@ (8009bec <DMA_List_Init+0x264>)
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d01d      	beq.n	8009b8a <DMA_List_Init+0x202>
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	4a27      	ldr	r2, [pc, #156]	@ (8009bf0 <DMA_List_Init+0x268>)
 8009b54:	4293      	cmp	r3, r2
 8009b56:	d018      	beq.n	8009b8a <DMA_List_Init+0x202>
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	4a25      	ldr	r2, [pc, #148]	@ (8009bf4 <DMA_List_Init+0x26c>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d013      	beq.n	8009b8a <DMA_List_Init+0x202>
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	4a30      	ldr	r2, [pc, #192]	@ (8009c28 <DMA_List_Init+0x2a0>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d00e      	beq.n	8009b8a <DMA_List_Init+0x202>
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4a2e      	ldr	r2, [pc, #184]	@ (8009c2c <DMA_List_Init+0x2a4>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d009      	beq.n	8009b8a <DMA_List_Init+0x202>
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	4a2d      	ldr	r2, [pc, #180]	@ (8009c30 <DMA_List_Init+0x2a8>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d004      	beq.n	8009b8a <DMA_List_Init+0x202>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	4a2b      	ldr	r2, [pc, #172]	@ (8009c34 <DMA_List_Init+0x2ac>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d101      	bne.n	8009b8e <DMA_List_Init+0x206>
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	e000      	b.n	8009b90 <DMA_List_Init+0x208>
 8009b8e:	2300      	movs	r3, #0
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d007      	beq.n	8009ba4 <DMA_List_Init+0x21c>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	2200      	movs	r2, #0
 8009b9a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8009bac:	bf00      	nop
 8009bae:	3714      	adds	r7, #20
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb6:	4770      	bx	lr
 8009bb8:	40020050 	.word	0x40020050
 8009bbc:	50020050 	.word	0x50020050
 8009bc0:	400200d0 	.word	0x400200d0
 8009bc4:	500200d0 	.word	0x500200d0
 8009bc8:	40020150 	.word	0x40020150
 8009bcc:	50020150 	.word	0x50020150
 8009bd0:	400201d0 	.word	0x400201d0
 8009bd4:	500201d0 	.word	0x500201d0
 8009bd8:	40020250 	.word	0x40020250
 8009bdc:	50020250 	.word	0x50020250
 8009be0:	400202d0 	.word	0x400202d0
 8009be4:	500202d0 	.word	0x500202d0
 8009be8:	40020350 	.word	0x40020350
 8009bec:	50020350 	.word	0x50020350
 8009bf0:	400203d0 	.word	0x400203d0
 8009bf4:	500203d0 	.word	0x500203d0
 8009bf8:	40021050 	.word	0x40021050
 8009bfc:	50021050 	.word	0x50021050
 8009c00:	400210d0 	.word	0x400210d0
 8009c04:	500210d0 	.word	0x500210d0
 8009c08:	40021150 	.word	0x40021150
 8009c0c:	50021150 	.word	0x50021150
 8009c10:	400211d0 	.word	0x400211d0
 8009c14:	500211d0 	.word	0x500211d0
 8009c18:	40021250 	.word	0x40021250
 8009c1c:	50021250 	.word	0x50021250
 8009c20:	400212d0 	.word	0x400212d0
 8009c24:	500212d0 	.word	0x500212d0
 8009c28:	40021350 	.word	0x40021350
 8009c2c:	50021350 	.word	0x50021350
 8009c30:	400213d0 	.word	0x400213d0
 8009c34:	500213d0 	.word	0x500213d0

08009c38 <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b085      	sub	sp, #20
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
 8009c40:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8009c4a:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
 8009c50:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 8009c56:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
 8009c5c:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f003 0320 	and.w	r3, r3, #32
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d017      	beq.n	8009c9e <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c7a:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c80:	3b01      	subs	r3, #1
 8009c82:	051b      	lsls	r3, r3, #20
 8009c84:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 8009c88:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c8e:	3b01      	subs	r3, #1
 8009c90:	011b      	lsls	r3, r3, #4
 8009c92:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 8009c96:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 8009c98:	431a      	orrs	r2, r3
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6859      	ldr	r1, [r3, #4]
 8009ca6:	f240 23ff 	movw	r3, #767	@ 0x2ff
 8009caa:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 8009cac:	431a      	orrs	r2, r3
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	68db      	ldr	r3, [r3, #12]
 8009cb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cba:	d10c      	bne.n	8009cd6 <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f003 0320 	and.w	r3, r3, #32
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d011      	beq.n	8009cec <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	685b      	ldr	r3, [r3, #4]
 8009ccc:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	605a      	str	r2, [r3, #4]
 8009cd4:	e00a      	b.n	8009cec <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	68db      	ldr	r3, [r3, #12]
 8009cda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cde:	d105      	bne.n	8009cec <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	685b      	ldr	r3, [r3, #4]
 8009ce4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Configure HW Peripheral flow control selection */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= pNodeConfig->Init.Mode;
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	685a      	ldr	r2, [r3, #4]
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cf4:	431a      	orrs	r2, r3
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	605a      	str	r2, [r3, #4]

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d00f      	beq.n	8009d22 <DMA_List_BuildNode+0xea>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d0e:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d14:	041b      	lsls	r3, r3, #16
 8009d16:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8009d1a:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 8009d1c:	431a      	orrs	r2, r3
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009d26:	b29a      	uxth	r2, r3
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f003 0302 	and.w	r3, r3, #2
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d04e      	beq.n	8009dd6 <DMA_List_BuildNode+0x19e>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d40:	3b01      	subs	r3, #1
 8009d42:	0419      	lsls	r1, r3, #16
 8009d44:	4b6a      	ldr	r3, [pc, #424]	@ (8009ef0 <DMA_List_BuildNode+0x2b8>)
 8009d46:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8009d48:	431a      	orrs	r2, r3
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	da06      	bge.n	8009d64 <DMA_List_BuildNode+0x12c>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	689b      	ldr	r3, [r3, #8]
 8009d5a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	609a      	str	r2, [r3, #8]
 8009d62:	e005      	b.n	8009d70 <DMA_List_BuildNode+0x138>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	689b      	ldr	r3, [r3, #8]
 8009d68:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	da06      	bge.n	8009d86 <DMA_List_BuildNode+0x14e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	689b      	ldr	r3, [r3, #8]
 8009d7c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	609a      	str	r2, [r3, #8]
 8009d84:	e005      	b.n	8009d92 <DMA_List_BuildNode+0x15a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	da06      	bge.n	8009da8 <DMA_List_BuildNode+0x170>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	689b      	ldr	r3, [r3, #8]
 8009d9e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	609a      	str	r2, [r3, #8]
 8009da6:	e005      	b.n	8009db4 <DMA_List_BuildNode+0x17c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	689b      	ldr	r3, [r3, #8]
 8009dac:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	da06      	bge.n	8009dca <DMA_List_BuildNode+0x192>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	689b      	ldr	r3, [r3, #8]
 8009dc0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	609a      	str	r2, [r3, #8]
 8009dc8:	e005      	b.n	8009dd6 <DMA_List_BuildNode+0x19e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	689b      	ldr	r3, [r3, #8]
 8009dce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f003 0302 	and.w	r3, r3, #2
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d05d      	beq.n	8009eae <DMA_List_BuildNode+0x276>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	da09      	bge.n	8009e0e <DMA_List_BuildNode+0x1d6>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009dfe:	425b      	negs	r3, r3
 8009e00:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	615a      	str	r2, [r3, #20]
 8009e0c:	e005      	b.n	8009e1a <DMA_List_BuildNode+0x1e2>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e12:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	da0d      	bge.n	8009e3e <DMA_List_BuildNode+0x206>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e26:	425b      	negs	r3, r3
 8009e28:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	695a      	ldr	r2, [r3, #20]
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	0419      	lsls	r1, r3, #16
 8009e32:	4b30      	ldr	r3, [pc, #192]	@ (8009ef4 <DMA_List_BuildNode+0x2bc>)
 8009e34:	400b      	ands	r3, r1
 8009e36:	431a      	orrs	r2, r3
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	615a      	str	r2, [r3, #20]
 8009e3c:	e009      	b.n	8009e52 <DMA_List_BuildNode+0x21a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e46:	0419      	lsls	r1, r3, #16
 8009e48:	4b2a      	ldr	r3, [pc, #168]	@ (8009ef4 <DMA_List_BuildNode+0x2bc>)
 8009e4a:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8009e4c:	431a      	orrs	r2, r3
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	da08      	bge.n	8009e6c <DMA_List_BuildNode+0x234>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e5e:	425b      	negs	r3, r3
 8009e60:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	b29a      	uxth	r2, r3
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	619a      	str	r2, [r3, #24]
 8009e6a:	e004      	b.n	8009e76 <DMA_List_BuildNode+0x23e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e70:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	da0b      	bge.n	8009e96 <DMA_List_BuildNode+0x25e>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e82:	425b      	negs	r3, r3
 8009e84:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8009e8e:	431a      	orrs	r2, r3
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	619a      	str	r2, [r3, #24]
 8009e94:	e007      	b.n	8009ea6 <DMA_List_BuildNode+0x26e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e9e:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8009ea0:	431a      	orrs	r2, r3
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	619a      	str	r2, [r3, #24]
    }
    /********************************************************************************* CBR2 register value is updated */

    /* Update CLLR register value *************************************************************************************/
    /* Reset CLLR Register value : channel linked-list address register offset */
    pNode->LinkRegisters[NODE_CLLR_2D_DEFAULT_OFFSET] = 0U;
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	61da      	str	r2, [r3, #28]
 8009eac:	e002      	b.n	8009eb4 <DMA_List_BuildNode+0x27c>
  }
  else
  {
    /* Update CLLR register value *************************************************************************************/
    /* Reset CLLR Register value : channel linked-list address register offset */
    pNode->LinkRegisters[NODE_CLLR_LINEAR_DEFAULT_OFFSET] = 0U;
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CLLR register value is cleared */
  }

  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681a      	ldr	r2, [r3, #0]
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f003 0302 	and.w	r3, r3, #2
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d006      	beq.n	8009ed6 <DMA_List_BuildNode+0x29e>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	6a1b      	ldr	r3, [r3, #32]
 8009ecc:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
 8009ed4:	e005      	b.n	8009ee2 <DMA_List_BuildNode+0x2aa>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	6a1b      	ldr	r3, [r3, #32]
 8009eda:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	621a      	str	r2, [r3, #32]
}
 8009ee2:	bf00      	nop
 8009ee4:	3714      	adds	r7, #20
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eec:	4770      	bx	lr
 8009eee:	bf00      	nop
 8009ef0:	07ff0000 	.word	0x07ff0000
 8009ef4:	1fff0000 	.word	0x1fff0000

08009ef8 <DMA_List_CheckNodesBaseAddresses>:
  * @retval Return 0 when nodes addresses are compatible, 1 otherwise.
  */
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b087      	sub	sp, #28
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	60f8      	str	r0, [r7, #12]
 8009f00:	60b9      	str	r1, [r7, #8]
 8009f02:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
 8009f04:	68fa      	ldr	r2, [r7, #12]
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	431a      	orrs	r2, r3
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	4313      	orrs	r3, r2
 8009f0e:	0c1b      	lsrs	r3, r3, #16
 8009f10:	041b      	lsls	r3, r3, #16
 8009f12:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
 8009f14:	2300      	movs	r3, #0
 8009f16:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d002      	beq.n	8009f24 <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	617b      	str	r3, [r7, #20]
 8009f22:	e00a      	b.n	8009f3a <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d002      	beq.n	8009f30 <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	617b      	str	r3, [r7, #20]
 8009f2e:	e004      	b.n	8009f3a <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d001      	beq.n	8009f3a <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	0c1b      	lsrs	r3, r3, #16
 8009f3e:	041b      	lsls	r3, r3, #16
 8009f40:	693a      	ldr	r2, [r7, #16]
 8009f42:	429a      	cmp	r2, r3
 8009f44:	d001      	beq.n	8009f4a <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
 8009f46:	2301      	movs	r3, #1
 8009f48:	e000      	b.n	8009f4c <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
 8009f4a:	2300      	movs	r3, #0
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	371c      	adds	r7, #28
 8009f50:	46bd      	mov	sp, r7
 8009f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f56:	4770      	bx	lr

08009f58 <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b087      	sub	sp, #28
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	60f8      	str	r0, [r7, #12]
 8009f60:	60b9      	str	r1, [r7, #8]
 8009f62:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
 8009f64:	2300      	movs	r3, #0
 8009f66:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d004      	beq.n	8009f78 <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	6a1b      	ldr	r3, [r3, #32]
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	617b      	str	r3, [r7, #20]
 8009f76:	e00e      	b.n	8009f96 <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d004      	beq.n	8009f88 <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	6a1b      	ldr	r3, [r3, #32]
 8009f82:	b2db      	uxtb	r3, r3
 8009f84:	617b      	str	r3, [r7, #20]
 8009f86:	e006      	b.n	8009f96 <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d003      	beq.n	8009f96 <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6a1b      	ldr	r3, [r3, #32]
 8009f92:	b2db      	uxtb	r3, r3
 8009f94:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d007      	beq.n	8009fac <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	6a1b      	ldr	r3, [r3, #32]
 8009fa0:	b2db      	uxtb	r3, r3
 8009fa2:	697a      	ldr	r2, [r7, #20]
 8009fa4:	429a      	cmp	r2, r3
 8009fa6:	d001      	beq.n	8009fac <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
 8009fa8:	2302      	movs	r3, #2
 8009faa:	e00b      	b.n	8009fc4 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d007      	beq.n	8009fc2 <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	6a1b      	ldr	r3, [r3, #32]
 8009fb6:	b2db      	uxtb	r3, r3
 8009fb8:	697a      	ldr	r2, [r7, #20]
 8009fba:	429a      	cmp	r2, r3
 8009fbc:	d001      	beq.n	8009fc2 <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
 8009fbe:	2303      	movs	r3, #3
 8009fc0:	e000      	b.n	8009fc4 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
 8009fc2:	2300      	movs	r3, #0
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	371c      	adds	r7, #28
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr

08009fd0 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b085      	sub	sp, #20
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	60f8      	str	r0, [r7, #12]
 8009fd8:	60b9      	str	r1, [r7, #8]
 8009fda:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	6a1b      	ldr	r3, [r3, #32]
 8009fe0:	f003 0302 	and.w	r3, r3, #2
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d00c      	beq.n	800a002 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d002      	beq.n	8009ff4 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	4a0d      	ldr	r2, [pc, #52]	@ (800a028 <DMA_List_GetCLLRNodeInfo+0x58>)
 8009ff2:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d00f      	beq.n	800a01a <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2207      	movs	r2, #7
 8009ffe:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 800a000:	e00b      	b.n	800a01a <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d002      	beq.n	800a00e <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 800a008:	68bb      	ldr	r3, [r7, #8]
 800a00a:	4a08      	ldr	r2, [pc, #32]	@ (800a02c <DMA_List_GetCLLRNodeInfo+0x5c>)
 800a00c:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d002      	beq.n	800a01a <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2205      	movs	r2, #5
 800a018:	601a      	str	r2, [r3, #0]
}
 800a01a:	bf00      	nop
 800a01c:	3714      	adds	r7, #20
 800a01e:	46bd      	mov	sp, r7
 800a020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a024:	4770      	bx	lr
 800a026:	bf00      	nop
 800a028:	fe010000 	.word	0xfe010000
 800a02c:	f8010000 	.word	0xf8010000

0800a030 <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
 800a030:	b480      	push	{r7}
 800a032:	b089      	sub	sp, #36	@ 0x24
 800a034:	af00      	add	r7, sp, #0
 800a036:	60f8      	str	r0, [r7, #12]
 800a038:	60b9      	str	r1, [r7, #8]
 800a03a:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
 800a03c:	2300      	movs	r3, #0
 800a03e:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
 800a040:	2300      	movs	r3, #0
 800a042:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
 800a044:	2300      	movs	r3, #0
 800a046:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d142      	bne.n	800a0da <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
 800a054:	e01d      	b.n	800a092 <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
 800a056:	69fb      	ldr	r3, [r7, #28]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d107      	bne.n	800a06c <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	461a      	mov	r2, r3
 800a062:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800a066:	4013      	ands	r3, r2
 800a068:	61bb      	str	r3, [r7, #24]
 800a06a:	e00f      	b.n	800a08c <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 800a06c:	69bb      	ldr	r3, [r7, #24]
 800a06e:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	0c1b      	lsrs	r3, r3, #16
 800a076:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 800a078:	69ba      	ldr	r2, [r7, #24]
 800a07a:	4413      	add	r3, r2
 800a07c:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 800a084:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800a088:	4013      	ands	r3, r2
 800a08a:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 800a08c:	69fb      	ldr	r3, [r7, #28]
 800a08e:	3301      	adds	r3, #1
 800a090:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	689b      	ldr	r3, [r3, #8]
 800a096:	69fa      	ldr	r2, [r7, #28]
 800a098:	429a      	cmp	r2, r3
 800a09a:	d3dc      	bcc.n	800a056 <DMA_List_FindNode+0x26>
 800a09c:	e029      	b.n	800a0f2 <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
 800a09e:	69fb      	ldr	r3, [r7, #28]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d107      	bne.n	800a0b4 <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	461a      	mov	r2, r3
 800a0aa:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800a0ae:	4013      	ands	r3, r2
 800a0b0:	61bb      	str	r3, [r7, #24]
 800a0b2:	e00f      	b.n	800a0d4 <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 800a0b4:	69bb      	ldr	r3, [r7, #24]
 800a0b6:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	0c1b      	lsrs	r3, r3, #16
 800a0be:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 800a0c0:	69ba      	ldr	r2, [r7, #24]
 800a0c2:	4413      	add	r3, r2
 800a0c4:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 800a0cc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800a0d0:	4013      	ands	r3, r2
 800a0d2:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 800a0d4:	69fb      	ldr	r3, [r7, #28]
 800a0d6:	3301      	adds	r3, #1
 800a0d8:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	689b      	ldr	r3, [r3, #8]
 800a0de:	69fa      	ldr	r2, [r7, #28]
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d206      	bcs.n	800a0f2 <DMA_List_FindNode+0xc2>
 800a0e4:	68ba      	ldr	r2, [r7, #8]
 800a0e6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800a0ea:	4013      	ands	r3, r2
 800a0ec:	69ba      	ldr	r2, [r7, #24]
 800a0ee:	429a      	cmp	r2, r3
 800a0f0:	d1d5      	bne.n	800a09e <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d008      	beq.n	800a10a <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
 800a0f8:	68ba      	ldr	r2, [r7, #8]
 800a0fa:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800a0fe:	4013      	ands	r3, r2
 800a100:	69ba      	ldr	r2, [r7, #24]
 800a102:	429a      	cmp	r2, r3
 800a104:	d001      	beq.n	800a10a <DMA_List_FindNode+0xda>
    {
      return 1U;
 800a106:	2301      	movs	r3, #1
 800a108:	e02b      	b.n	800a162 <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	69fa      	ldr	r2, [r7, #28]
 800a10e:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	0c1b      	lsrs	r3, r3, #16
 800a116:	041b      	lsls	r3, r3, #16
 800a118:	697a      	ldr	r2, [r7, #20]
 800a11a:	431a      	orrs	r2, r3
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	0c1b      	lsrs	r3, r3, #16
 800a126:	041b      	lsls	r3, r3, #16
 800a128:	69ba      	ldr	r2, [r7, #24]
 800a12a:	431a      	orrs	r2, r3
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	68db      	ldr	r3, [r3, #12]
 800a134:	461a      	mov	r2, r3
 800a136:	693b      	ldr	r3, [r7, #16]
 800a138:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d00f      	beq.n	800a160 <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	68db      	ldr	r3, [r3, #12]
 800a144:	461a      	mov	r2, r3
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a14c:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 800a150:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	0c1b      	lsrs	r3, r3, #16
 800a158:	041b      	lsls	r3, r3, #16
 800a15a:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	611a      	str	r2, [r3, #16]
  }

  return 0U;
 800a160:	2300      	movs	r3, #0
}
 800a162:	4618      	mov	r0, r3
 800a164:	3724      	adds	r7, #36	@ 0x24
 800a166:	46bd      	mov	sp, r7
 800a168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16c:	4770      	bx	lr

0800a16e <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 800a16e:	b480      	push	{r7}
 800a170:	b087      	sub	sp, #28
 800a172:	af00      	add	r7, sp, #0
 800a174:	60f8      	str	r0, [r7, #12]
 800a176:	460b      	mov	r3, r1
 800a178:	607a      	str	r2, [r7, #4]
 800a17a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a17c:	2300      	movs	r3, #0
 800a17e:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800a180:	7afb      	ldrb	r3, [r7, #11]
 800a182:	2b02      	cmp	r3, #2
 800a184:	d011      	beq.n	800a1aa <HAL_EXTI_RegisterCallback+0x3c>
 800a186:	2b02      	cmp	r3, #2
 800a188:	dc13      	bgt.n	800a1b2 <HAL_EXTI_RegisterCallback+0x44>
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d002      	beq.n	800a194 <HAL_EXTI_RegisterCallback+0x26>
 800a18e:	2b01      	cmp	r3, #1
 800a190:	d007      	beq.n	800a1a2 <HAL_EXTI_RegisterCallback+0x34>
 800a192:	e00e      	b.n	800a1b2 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	687a      	ldr	r2, [r7, #4]
 800a198:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	687a      	ldr	r2, [r7, #4]
 800a19e:	609a      	str	r2, [r3, #8]
      break;
 800a1a0:	e00a      	b.n	800a1b8 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	687a      	ldr	r2, [r7, #4]
 800a1a6:	605a      	str	r2, [r3, #4]
      break;
 800a1a8:	e006      	b.n	800a1b8 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	687a      	ldr	r2, [r7, #4]
 800a1ae:	609a      	str	r2, [r3, #8]
      break;
 800a1b0:	e002      	b.n	800a1b8 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 800a1b2:	2301      	movs	r3, #1
 800a1b4:	75fb      	strb	r3, [r7, #23]
      break;
 800a1b6:	bf00      	nop
  }

  return status;
 800a1b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	371c      	adds	r7, #28
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c4:	4770      	bx	lr

0800a1c6 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800a1c6:	b480      	push	{r7}
 800a1c8:	b083      	sub	sp, #12
 800a1ca:	af00      	add	r7, sp, #0
 800a1cc:	6078      	str	r0, [r7, #4]
 800a1ce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d101      	bne.n	800a1da <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	e003      	b.n	800a1e2 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	683a      	ldr	r2, [r7, #0]
 800a1de:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800a1e0:	2300      	movs	r3, #0
  }
}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	370c      	adds	r7, #12
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ec:	4770      	bx	lr
	...

0800a1f0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b086      	sub	sp, #24
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	0c1b      	lsrs	r3, r3, #16
 800a1fe:	f003 0301 	and.w	r3, r3, #1
 800a202:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f003 031f 	and.w	r3, r3, #31
 800a20c:	2201      	movs	r2, #1
 800a20e:	fa02 f303 	lsl.w	r3, r2, r3
 800a212:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	015a      	lsls	r2, r3, #5
 800a218:	4b17      	ldr	r3, [pc, #92]	@ (800a278 <HAL_EXTI_IRQHandler+0x88>)
 800a21a:	4413      	add	r3, r2
 800a21c:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	693a      	ldr	r2, [r7, #16]
 800a224:	4013      	ands	r3, r2
 800a226:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d009      	beq.n	800a242 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	693a      	ldr	r2, [r7, #16]
 800a232:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	685b      	ldr	r3, [r3, #4]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d002      	beq.n	800a242 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	685b      	ldr	r3, [r3, #4]
 800a240:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 800a242:	697b      	ldr	r3, [r7, #20]
 800a244:	015a      	lsls	r2, r3, #5
 800a246:	4b0d      	ldr	r3, [pc, #52]	@ (800a27c <HAL_EXTI_IRQHandler+0x8c>)
 800a248:	4413      	add	r3, r2
 800a24a:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	693a      	ldr	r2, [r7, #16]
 800a252:	4013      	ands	r3, r2
 800a254:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d009      	beq.n	800a270 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	693a      	ldr	r2, [r7, #16]
 800a260:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	689b      	ldr	r3, [r3, #8]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d002      	beq.n	800a270 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	689b      	ldr	r3, [r3, #8]
 800a26e:	4798      	blx	r3
    }
  }
}
 800a270:	bf00      	nop
 800a272:	3718      	adds	r7, #24
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}
 800a278:	4402200c 	.word	0x4402200c
 800a27c:	44022010 	.word	0x44022010

0800a280 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800a280:	b480      	push	{r7}
 800a282:	b087      	sub	sp, #28
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
 800a288:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800a28a:	2300      	movs	r3, #0
 800a28c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800a28e:	e142      	b.n	800a516 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	681a      	ldr	r2, [r3, #0]
 800a294:	2101      	movs	r1, #1
 800a296:	693b      	ldr	r3, [r7, #16]
 800a298:	fa01 f303 	lsl.w	r3, r1, r3
 800a29c:	4013      	ands	r3, r2
 800a29e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	f000 8134 	beq.w	800a510 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	685b      	ldr	r3, [r3, #4]
 800a2ac:	2b02      	cmp	r3, #2
 800a2ae:	d003      	beq.n	800a2b8 <HAL_GPIO_Init+0x38>
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	685b      	ldr	r3, [r3, #4]
 800a2b4:	2b12      	cmp	r3, #18
 800a2b6:	d125      	bne.n	800a304 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	08da      	lsrs	r2, r3, #3
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	3208      	adds	r2, #8
 800a2c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2c4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800a2c6:	693b      	ldr	r3, [r7, #16]
 800a2c8:	f003 0307 	and.w	r3, r3, #7
 800a2cc:	009b      	lsls	r3, r3, #2
 800a2ce:	220f      	movs	r2, #15
 800a2d0:	fa02 f303 	lsl.w	r3, r2, r3
 800a2d4:	43db      	mvns	r3, r3
 800a2d6:	697a      	ldr	r2, [r7, #20]
 800a2d8:	4013      	ands	r3, r2
 800a2da:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	691b      	ldr	r3, [r3, #16]
 800a2e0:	f003 020f 	and.w	r2, r3, #15
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	f003 0307 	and.w	r3, r3, #7
 800a2ea:	009b      	lsls	r3, r3, #2
 800a2ec:	fa02 f303 	lsl.w	r3, r2, r3
 800a2f0:	697a      	ldr	r2, [r7, #20]
 800a2f2:	4313      	orrs	r3, r2
 800a2f4:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	08da      	lsrs	r2, r3, #3
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	3208      	adds	r2, #8
 800a2fe:	6979      	ldr	r1, [r7, #20]
 800a300:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800a30a:	693b      	ldr	r3, [r7, #16]
 800a30c:	005b      	lsls	r3, r3, #1
 800a30e:	2203      	movs	r2, #3
 800a310:	fa02 f303 	lsl.w	r3, r2, r3
 800a314:	43db      	mvns	r3, r3
 800a316:	697a      	ldr	r2, [r7, #20]
 800a318:	4013      	ands	r3, r2
 800a31a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	685b      	ldr	r3, [r3, #4]
 800a320:	f003 0203 	and.w	r2, r3, #3
 800a324:	693b      	ldr	r3, [r7, #16]
 800a326:	005b      	lsls	r3, r3, #1
 800a328:	fa02 f303 	lsl.w	r3, r2, r3
 800a32c:	697a      	ldr	r2, [r7, #20]
 800a32e:	4313      	orrs	r3, r2
 800a330:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	697a      	ldr	r2, [r7, #20]
 800a336:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	685b      	ldr	r3, [r3, #4]
 800a33c:	2b01      	cmp	r3, #1
 800a33e:	d00b      	beq.n	800a358 <HAL_GPIO_Init+0xd8>
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	685b      	ldr	r3, [r3, #4]
 800a344:	2b02      	cmp	r3, #2
 800a346:	d007      	beq.n	800a358 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a34c:	2b11      	cmp	r3, #17
 800a34e:	d003      	beq.n	800a358 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	685b      	ldr	r3, [r3, #4]
 800a354:	2b12      	cmp	r3, #18
 800a356:	d130      	bne.n	800a3ba <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	689b      	ldr	r3, [r3, #8]
 800a35c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	005b      	lsls	r3, r3, #1
 800a362:	2203      	movs	r2, #3
 800a364:	fa02 f303 	lsl.w	r3, r2, r3
 800a368:	43db      	mvns	r3, r3
 800a36a:	697a      	ldr	r2, [r7, #20]
 800a36c:	4013      	ands	r3, r2
 800a36e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	68da      	ldr	r2, [r3, #12]
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	005b      	lsls	r3, r3, #1
 800a378:	fa02 f303 	lsl.w	r3, r2, r3
 800a37c:	697a      	ldr	r2, [r7, #20]
 800a37e:	4313      	orrs	r3, r2
 800a380:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	697a      	ldr	r2, [r7, #20]
 800a386:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	685b      	ldr	r3, [r3, #4]
 800a38c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a38e:	2201      	movs	r2, #1
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	fa02 f303 	lsl.w	r3, r2, r3
 800a396:	43db      	mvns	r3, r3
 800a398:	697a      	ldr	r2, [r7, #20]
 800a39a:	4013      	ands	r3, r2
 800a39c:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	685b      	ldr	r3, [r3, #4]
 800a3a2:	091b      	lsrs	r3, r3, #4
 800a3a4:	f003 0201 	and.w	r2, r3, #1
 800a3a8:	693b      	ldr	r3, [r7, #16]
 800a3aa:	fa02 f303 	lsl.w	r3, r2, r3
 800a3ae:	697a      	ldr	r2, [r7, #20]
 800a3b0:	4313      	orrs	r3, r2
 800a3b2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	697a      	ldr	r2, [r7, #20]
 800a3b8:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	685b      	ldr	r3, [r3, #4]
 800a3be:	f003 0303 	and.w	r3, r3, #3
 800a3c2:	2b03      	cmp	r3, #3
 800a3c4:	d109      	bne.n	800a3da <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	685b      	ldr	r3, [r3, #4]
 800a3ca:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800a3ce:	2b03      	cmp	r3, #3
 800a3d0:	d11b      	bne.n	800a40a <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	689b      	ldr	r3, [r3, #8]
 800a3d6:	2b01      	cmp	r3, #1
 800a3d8:	d017      	beq.n	800a40a <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	68db      	ldr	r3, [r3, #12]
 800a3de:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	005b      	lsls	r3, r3, #1
 800a3e4:	2203      	movs	r2, #3
 800a3e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a3ea:	43db      	mvns	r3, r3
 800a3ec:	697a      	ldr	r2, [r7, #20]
 800a3ee:	4013      	ands	r3, r2
 800a3f0:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	689a      	ldr	r2, [r3, #8]
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	005b      	lsls	r3, r3, #1
 800a3fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a3fe:	697a      	ldr	r2, [r7, #20]
 800a400:	4313      	orrs	r3, r2
 800a402:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	697a      	ldr	r2, [r7, #20]
 800a408:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	685b      	ldr	r3, [r3, #4]
 800a40e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a412:	2b00      	cmp	r3, #0
 800a414:	d07c      	beq.n	800a510 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800a416:	4a47      	ldr	r2, [pc, #284]	@ (800a534 <HAL_GPIO_Init+0x2b4>)
 800a418:	693b      	ldr	r3, [r7, #16]
 800a41a:	089b      	lsrs	r3, r3, #2
 800a41c:	3318      	adds	r3, #24
 800a41e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a422:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800a424:	693b      	ldr	r3, [r7, #16]
 800a426:	f003 0303 	and.w	r3, r3, #3
 800a42a:	00db      	lsls	r3, r3, #3
 800a42c:	220f      	movs	r2, #15
 800a42e:	fa02 f303 	lsl.w	r3, r2, r3
 800a432:	43db      	mvns	r3, r3
 800a434:	697a      	ldr	r2, [r7, #20]
 800a436:	4013      	ands	r3, r2
 800a438:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	0a9a      	lsrs	r2, r3, #10
 800a43e:	4b3e      	ldr	r3, [pc, #248]	@ (800a538 <HAL_GPIO_Init+0x2b8>)
 800a440:	4013      	ands	r3, r2
 800a442:	693a      	ldr	r2, [r7, #16]
 800a444:	f002 0203 	and.w	r2, r2, #3
 800a448:	00d2      	lsls	r2, r2, #3
 800a44a:	4093      	lsls	r3, r2
 800a44c:	697a      	ldr	r2, [r7, #20]
 800a44e:	4313      	orrs	r3, r2
 800a450:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800a452:	4938      	ldr	r1, [pc, #224]	@ (800a534 <HAL_GPIO_Init+0x2b4>)
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	089b      	lsrs	r3, r3, #2
 800a458:	3318      	adds	r3, #24
 800a45a:	697a      	ldr	r2, [r7, #20]
 800a45c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800a460:	4b34      	ldr	r3, [pc, #208]	@ (800a534 <HAL_GPIO_Init+0x2b4>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	43db      	mvns	r3, r3
 800a46a:	697a      	ldr	r2, [r7, #20]
 800a46c:	4013      	ands	r3, r2
 800a46e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	685b      	ldr	r3, [r3, #4]
 800a474:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d003      	beq.n	800a484 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 800a47c:	697a      	ldr	r2, [r7, #20]
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	4313      	orrs	r3, r2
 800a482:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800a484:	4a2b      	ldr	r2, [pc, #172]	@ (800a534 <HAL_GPIO_Init+0x2b4>)
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800a48a:	4b2a      	ldr	r3, [pc, #168]	@ (800a534 <HAL_GPIO_Init+0x2b4>)
 800a48c:	685b      	ldr	r3, [r3, #4]
 800a48e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	43db      	mvns	r3, r3
 800a494:	697a      	ldr	r2, [r7, #20]
 800a496:	4013      	ands	r3, r2
 800a498:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	685b      	ldr	r3, [r3, #4]
 800a49e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d003      	beq.n	800a4ae <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 800a4a6:	697a      	ldr	r2, [r7, #20]
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	4313      	orrs	r3, r2
 800a4ac:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800a4ae:	4a21      	ldr	r2, [pc, #132]	@ (800a534 <HAL_GPIO_Init+0x2b4>)
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800a4b4:	4b1f      	ldr	r3, [pc, #124]	@ (800a534 <HAL_GPIO_Init+0x2b4>)
 800a4b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a4ba:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	43db      	mvns	r3, r3
 800a4c0:	697a      	ldr	r2, [r7, #20]
 800a4c2:	4013      	ands	r3, r2
 800a4c4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	685b      	ldr	r3, [r3, #4]
 800a4ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d003      	beq.n	800a4da <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800a4d2:	697a      	ldr	r2, [r7, #20]
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800a4da:	4a16      	ldr	r2, [pc, #88]	@ (800a534 <HAL_GPIO_Init+0x2b4>)
 800a4dc:	697b      	ldr	r3, [r7, #20]
 800a4de:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800a4e2:	4b14      	ldr	r3, [pc, #80]	@ (800a534 <HAL_GPIO_Init+0x2b4>)
 800a4e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a4e8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	43db      	mvns	r3, r3
 800a4ee:	697a      	ldr	r2, [r7, #20]
 800a4f0:	4013      	ands	r3, r2
 800a4f2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	685b      	ldr	r3, [r3, #4]
 800a4f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d003      	beq.n	800a508 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 800a500:	697a      	ldr	r2, [r7, #20]
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	4313      	orrs	r3, r2
 800a506:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800a508:	4a0a      	ldr	r2, [pc, #40]	@ (800a534 <HAL_GPIO_Init+0x2b4>)
 800a50a:	697b      	ldr	r3, [r7, #20]
 800a50c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	3301      	adds	r3, #1
 800a514:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	681a      	ldr	r2, [r3, #0]
 800a51a:	693b      	ldr	r3, [r7, #16]
 800a51c:	fa22 f303 	lsr.w	r3, r2, r3
 800a520:	2b00      	cmp	r3, #0
 800a522:	f47f aeb5 	bne.w	800a290 <HAL_GPIO_Init+0x10>
  }
}
 800a526:	bf00      	nop
 800a528:	bf00      	nop
 800a52a:	371c      	adds	r7, #28
 800a52c:	46bd      	mov	sp, r7
 800a52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a532:	4770      	bx	lr
 800a534:	44022000 	.word	0x44022000
 800a538:	002f7f7f 	.word	0x002f7f7f

0800a53c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b087      	sub	sp, #28
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
 800a544:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800a546:	2300      	movs	r3, #0
 800a548:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800a54a:	e0a0      	b.n	800a68e <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800a54c:	2201      	movs	r2, #1
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	fa02 f303 	lsl.w	r3, r2, r3
 800a554:	683a      	ldr	r2, [r7, #0]
 800a556:	4013      	ands	r3, r2
 800a558:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	f000 8093 	beq.w	800a688 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 800a562:	4a52      	ldr	r2, [pc, #328]	@ (800a6ac <HAL_GPIO_DeInit+0x170>)
 800a564:	697b      	ldr	r3, [r7, #20]
 800a566:	089b      	lsrs	r3, r3, #2
 800a568:	3318      	adds	r3, #24
 800a56a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a56e:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	f003 0303 	and.w	r3, r3, #3
 800a576:	00db      	lsls	r3, r3, #3
 800a578:	220f      	movs	r2, #15
 800a57a:	fa02 f303 	lsl.w	r3, r2, r3
 800a57e:	68fa      	ldr	r2, [r7, #12]
 800a580:	4013      	ands	r3, r2
 800a582:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	0a9a      	lsrs	r2, r3, #10
 800a588:	4b49      	ldr	r3, [pc, #292]	@ (800a6b0 <HAL_GPIO_DeInit+0x174>)
 800a58a:	4013      	ands	r3, r2
 800a58c:	697a      	ldr	r2, [r7, #20]
 800a58e:	f002 0203 	and.w	r2, r2, #3
 800a592:	00d2      	lsls	r2, r2, #3
 800a594:	4093      	lsls	r3, r2
 800a596:	68fa      	ldr	r2, [r7, #12]
 800a598:	429a      	cmp	r2, r3
 800a59a:	d136      	bne.n	800a60a <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800a59c:	4b43      	ldr	r3, [pc, #268]	@ (800a6ac <HAL_GPIO_DeInit+0x170>)
 800a59e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	43db      	mvns	r3, r3
 800a5a6:	4941      	ldr	r1, [pc, #260]	@ (800a6ac <HAL_GPIO_DeInit+0x170>)
 800a5a8:	4013      	ands	r3, r2
 800a5aa:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800a5ae:	4b3f      	ldr	r3, [pc, #252]	@ (800a6ac <HAL_GPIO_DeInit+0x170>)
 800a5b0:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800a5b4:	693b      	ldr	r3, [r7, #16]
 800a5b6:	43db      	mvns	r3, r3
 800a5b8:	493c      	ldr	r1, [pc, #240]	@ (800a6ac <HAL_GPIO_DeInit+0x170>)
 800a5ba:	4013      	ands	r3, r2
 800a5bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800a5c0:	4b3a      	ldr	r3, [pc, #232]	@ (800a6ac <HAL_GPIO_DeInit+0x170>)
 800a5c2:	681a      	ldr	r2, [r3, #0]
 800a5c4:	693b      	ldr	r3, [r7, #16]
 800a5c6:	43db      	mvns	r3, r3
 800a5c8:	4938      	ldr	r1, [pc, #224]	@ (800a6ac <HAL_GPIO_DeInit+0x170>)
 800a5ca:	4013      	ands	r3, r2
 800a5cc:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800a5ce:	4b37      	ldr	r3, [pc, #220]	@ (800a6ac <HAL_GPIO_DeInit+0x170>)
 800a5d0:	685a      	ldr	r2, [r3, #4]
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	43db      	mvns	r3, r3
 800a5d6:	4935      	ldr	r1, [pc, #212]	@ (800a6ac <HAL_GPIO_DeInit+0x170>)
 800a5d8:	4013      	ands	r3, r2
 800a5da:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 800a5dc:	697b      	ldr	r3, [r7, #20]
 800a5de:	f003 0303 	and.w	r3, r3, #3
 800a5e2:	00db      	lsls	r3, r3, #3
 800a5e4:	220f      	movs	r2, #15
 800a5e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a5ea:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 800a5ec:	4a2f      	ldr	r2, [pc, #188]	@ (800a6ac <HAL_GPIO_DeInit+0x170>)
 800a5ee:	697b      	ldr	r3, [r7, #20]
 800a5f0:	089b      	lsrs	r3, r3, #2
 800a5f2:	3318      	adds	r3, #24
 800a5f4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	43da      	mvns	r2, r3
 800a5fc:	482b      	ldr	r0, [pc, #172]	@ (800a6ac <HAL_GPIO_DeInit+0x170>)
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	089b      	lsrs	r3, r3, #2
 800a602:	400a      	ands	r2, r1
 800a604:	3318      	adds	r3, #24
 800a606:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681a      	ldr	r2, [r3, #0]
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	005b      	lsls	r3, r3, #1
 800a612:	2103      	movs	r1, #3
 800a614:	fa01 f303 	lsl.w	r3, r1, r3
 800a618:	431a      	orrs	r2, r3
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	08da      	lsrs	r2, r3, #3
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	3208      	adds	r2, #8
 800a626:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	f003 0307 	and.w	r3, r3, #7
 800a630:	009b      	lsls	r3, r3, #2
 800a632:	220f      	movs	r2, #15
 800a634:	fa02 f303 	lsl.w	r3, r2, r3
 800a638:	43db      	mvns	r3, r3
 800a63a:	697a      	ldr	r2, [r7, #20]
 800a63c:	08d2      	lsrs	r2, r2, #3
 800a63e:	4019      	ands	r1, r3
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	3208      	adds	r2, #8
 800a644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	689a      	ldr	r2, [r3, #8]
 800a64c:	697b      	ldr	r3, [r7, #20]
 800a64e:	005b      	lsls	r3, r3, #1
 800a650:	2103      	movs	r1, #3
 800a652:	fa01 f303 	lsl.w	r3, r1, r3
 800a656:	43db      	mvns	r3, r3
 800a658:	401a      	ands	r2, r3
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	685a      	ldr	r2, [r3, #4]
 800a662:	2101      	movs	r1, #1
 800a664:	697b      	ldr	r3, [r7, #20]
 800a666:	fa01 f303 	lsl.w	r3, r1, r3
 800a66a:	43db      	mvns	r3, r3
 800a66c:	401a      	ands	r2, r3
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	68da      	ldr	r2, [r3, #12]
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	005b      	lsls	r3, r3, #1
 800a67a:	2103      	movs	r1, #3
 800a67c:	fa01 f303 	lsl.w	r3, r1, r3
 800a680:	43db      	mvns	r3, r3
 800a682:	401a      	ands	r2, r3
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	60da      	str	r2, [r3, #12]
    }

    position++;
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	3301      	adds	r3, #1
 800a68c:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800a68e:	683a      	ldr	r2, [r7, #0]
 800a690:	697b      	ldr	r3, [r7, #20]
 800a692:	fa22 f303 	lsr.w	r3, r2, r3
 800a696:	2b00      	cmp	r3, #0
 800a698:	f47f af58 	bne.w	800a54c <HAL_GPIO_DeInit+0x10>
  }
}
 800a69c:	bf00      	nop
 800a69e:	bf00      	nop
 800a6a0:	371c      	adds	r7, #28
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a8:	4770      	bx	lr
 800a6aa:	bf00      	nop
 800a6ac:	44022000 	.word	0x44022000
 800a6b0:	002f7f7f 	.word	0x002f7f7f

0800a6b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b085      	sub	sp, #20
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
 800a6bc:	460b      	mov	r3, r1
 800a6be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	691a      	ldr	r2, [r3, #16]
 800a6c4:	887b      	ldrh	r3, [r7, #2]
 800a6c6:	4013      	ands	r3, r2
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d002      	beq.n	800a6d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a6cc:	2301      	movs	r3, #1
 800a6ce:	73fb      	strb	r3, [r7, #15]
 800a6d0:	e001      	b.n	800a6d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a6d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3714      	adds	r7, #20
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e2:	4770      	bx	lr

0800a6e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a6e4:	b480      	push	{r7}
 800a6e6:	b083      	sub	sp, #12
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
 800a6ec:	460b      	mov	r3, r1
 800a6ee:	807b      	strh	r3, [r7, #2]
 800a6f0:	4613      	mov	r3, r2
 800a6f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a6f4:	787b      	ldrb	r3, [r7, #1]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d003      	beq.n	800a702 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a6fa:	887a      	ldrh	r2, [r7, #2]
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a700:	e002      	b.n	800a708 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a702:	887a      	ldrh	r2, [r7, #2]
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800a708:	bf00      	nop
 800a70a:	370c      	adds	r7, #12
 800a70c:	46bd      	mov	sp, r7
 800a70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a712:	4770      	bx	lr

0800a714 <HAL_GPIO_EnableHighSPeedLowVoltage>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_EnableHighSPeedLowVoltage(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a714:	b480      	push	{r7}
 800a716:	b083      	sub	sp, #12
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
 800a71c:	460b      	mov	r3, r1
 800a71e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Set HSLVR gpio pin */
  SET_BIT(GPIOx->HSLVR, GPIO_Pin);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a724:	887b      	ldrh	r3, [r7, #2]
 800a726:	431a      	orrs	r2, r3
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800a72c:	bf00      	nop
 800a72e:	370c      	adds	r7, #12
 800a730:	46bd      	mov	sp, r7
 800a732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a736:	4770      	bx	lr

0800a738 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b082      	sub	sp, #8
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d101      	bne.n	800a74a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a746:	2301      	movs	r3, #1
 800a748:	e08d      	b.n	800a866 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a750:	b2db      	uxtb	r3, r3
 800a752:	2b00      	cmp	r3, #0
 800a754:	d106      	bne.n	800a764 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2200      	movs	r2, #0
 800a75a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f000 f8b4 	bl	800a8cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2224      	movs	r2, #36	@ 0x24
 800a768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	681a      	ldr	r2, [r3, #0]
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	f022 0201 	bic.w	r2, r2, #1
 800a77a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	685a      	ldr	r2, [r3, #4]
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a788:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	689a      	ldr	r2, [r3, #8]
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a798:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	68db      	ldr	r3, [r3, #12]
 800a79e:	2b01      	cmp	r3, #1
 800a7a0:	d107      	bne.n	800a7b2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	689a      	ldr	r2, [r3, #8]
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a7ae:	609a      	str	r2, [r3, #8]
 800a7b0:	e006      	b.n	800a7c0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	689a      	ldr	r2, [r3, #8]
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a7be:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	68db      	ldr	r3, [r3, #12]
 800a7c4:	2b02      	cmp	r3, #2
 800a7c6:	d108      	bne.n	800a7da <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	685a      	ldr	r2, [r3, #4]
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a7d6:	605a      	str	r2, [r3, #4]
 800a7d8:	e007      	b.n	800a7ea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	685a      	ldr	r2, [r3, #4]
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a7e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	685b      	ldr	r3, [r3, #4]
 800a7f0:	687a      	ldr	r2, [r7, #4]
 800a7f2:	6812      	ldr	r2, [r2, #0]
 800a7f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a7f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	68da      	ldr	r2, [r3, #12]
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a80c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	691a      	ldr	r2, [r3, #16]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	695b      	ldr	r3, [r3, #20]
 800a816:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	699b      	ldr	r3, [r3, #24]
 800a81e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	430a      	orrs	r2, r1
 800a826:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	69d9      	ldr	r1, [r3, #28]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	6a1a      	ldr	r2, [r3, #32]
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	430a      	orrs	r2, r1
 800a836:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	681a      	ldr	r2, [r3, #0]
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f042 0201 	orr.w	r2, r2, #1
 800a846:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2200      	movs	r2, #0
 800a84c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	2220      	movs	r2, #32
 800a852:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2200      	movs	r2, #0
 800a85a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	2200      	movs	r2, #0
 800a860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a864:	2300      	movs	r3, #0
}
 800a866:	4618      	mov	r0, r3
 800a868:	3708      	adds	r7, #8
 800a86a:	46bd      	mov	sp, r7
 800a86c:	bd80      	pop	{r7, pc}

0800a86e <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800a86e:	b580      	push	{r7, lr}
 800a870:	b082      	sub	sp, #8
 800a872:	af00      	add	r7, sp, #0
 800a874:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d101      	bne.n	800a880 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800a87c:	2301      	movs	r3, #1
 800a87e:	e021      	b.n	800a8c4 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2224      	movs	r2, #36	@ 0x24
 800a884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	681a      	ldr	r2, [r3, #0]
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	f022 0201 	bic.w	r2, r2, #1
 800a896:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f000 f821 	bl	800a8e0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a8c2:	2300      	movs	r3, #0
}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	3708      	adds	r7, #8
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	bd80      	pop	{r7, pc}

0800a8cc <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	b083      	sub	sp, #12
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800a8d4:	bf00      	nop
 800a8d6:	370c      	adds	r7, #12
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8de:	4770      	bx	lr

0800a8e0 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800a8e0:	b480      	push	{r7}
 800a8e2:	b083      	sub	sp, #12
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800a8e8:	bf00      	nop
 800a8ea:	370c      	adds	r7, #12
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f2:	4770      	bx	lr

0800a8f4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b088      	sub	sp, #32
 800a8f8:	af02      	add	r7, sp, #8
 800a8fa:	60f8      	str	r0, [r7, #12]
 800a8fc:	4608      	mov	r0, r1
 800a8fe:	4611      	mov	r1, r2
 800a900:	461a      	mov	r2, r3
 800a902:	4603      	mov	r3, r0
 800a904:	817b      	strh	r3, [r7, #10]
 800a906:	460b      	mov	r3, r1
 800a908:	813b      	strh	r3, [r7, #8]
 800a90a:	4613      	mov	r3, r2
 800a90c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a914:	b2db      	uxtb	r3, r3
 800a916:	2b20      	cmp	r3, #32
 800a918:	f040 80f9 	bne.w	800ab0e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a91c:	6a3b      	ldr	r3, [r7, #32]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d002      	beq.n	800a928 <HAL_I2C_Mem_Write+0x34>
 800a922:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a924:	2b00      	cmp	r3, #0
 800a926:	d105      	bne.n	800a934 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a92e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800a930:	2301      	movs	r3, #1
 800a932:	e0ed      	b.n	800ab10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a93a:	2b01      	cmp	r3, #1
 800a93c:	d101      	bne.n	800a942 <HAL_I2C_Mem_Write+0x4e>
 800a93e:	2302      	movs	r3, #2
 800a940:	e0e6      	b.n	800ab10 <HAL_I2C_Mem_Write+0x21c>
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	2201      	movs	r2, #1
 800a946:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a94a:	f7fd fa69 	bl	8007e20 <HAL_GetTick>
 800a94e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	9300      	str	r3, [sp, #0]
 800a954:	2319      	movs	r3, #25
 800a956:	2201      	movs	r2, #1
 800a958:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a95c:	68f8      	ldr	r0, [r7, #12]
 800a95e:	f000 fadd 	bl	800af1c <I2C_WaitOnFlagUntilTimeout>
 800a962:	4603      	mov	r3, r0
 800a964:	2b00      	cmp	r3, #0
 800a966:	d001      	beq.n	800a96c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800a968:	2301      	movs	r3, #1
 800a96a:	e0d1      	b.n	800ab10 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	2221      	movs	r2, #33	@ 0x21
 800a970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2240      	movs	r2, #64	@ 0x40
 800a978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2200      	movs	r2, #0
 800a980:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	6a3a      	ldr	r2, [r7, #32]
 800a986:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a98c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	2200      	movs	r2, #0
 800a992:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a994:	88f8      	ldrh	r0, [r7, #6]
 800a996:	893a      	ldrh	r2, [r7, #8]
 800a998:	8979      	ldrh	r1, [r7, #10]
 800a99a:	697b      	ldr	r3, [r7, #20]
 800a99c:	9301      	str	r3, [sp, #4]
 800a99e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9a0:	9300      	str	r3, [sp, #0]
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	68f8      	ldr	r0, [r7, #12]
 800a9a6:	f000 f9ed 	bl	800ad84 <I2C_RequestMemoryWrite>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d005      	beq.n	800a9bc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800a9b8:	2301      	movs	r3, #1
 800a9ba:	e0a9      	b.n	800ab10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9c0:	b29b      	uxth	r3, r3
 800a9c2:	2bff      	cmp	r3, #255	@ 0xff
 800a9c4:	d90e      	bls.n	800a9e4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	22ff      	movs	r2, #255	@ 0xff
 800a9ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a9d0:	b2da      	uxtb	r2, r3
 800a9d2:	8979      	ldrh	r1, [r7, #10]
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	9300      	str	r3, [sp, #0]
 800a9d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a9dc:	68f8      	ldr	r0, [r7, #12]
 800a9de:	f000 fc61 	bl	800b2a4 <I2C_TransferConfig>
 800a9e2:	e00f      	b.n	800aa04 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9e8:	b29a      	uxth	r2, r3
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a9f2:	b2da      	uxtb	r2, r3
 800a9f4:	8979      	ldrh	r1, [r7, #10]
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	9300      	str	r3, [sp, #0]
 800a9fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a9fe:	68f8      	ldr	r0, [r7, #12]
 800aa00:	f000 fc50 	bl	800b2a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aa04:	697a      	ldr	r2, [r7, #20]
 800aa06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aa08:	68f8      	ldr	r0, [r7, #12]
 800aa0a:	f000 fae0 	bl	800afce <I2C_WaitOnTXISFlagUntilTimeout>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d001      	beq.n	800aa18 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800aa14:	2301      	movs	r3, #1
 800aa16:	e07b      	b.n	800ab10 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa1c:	781a      	ldrb	r2, [r3, #0]
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa28:	1c5a      	adds	r2, r3, #1
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa32:	b29b      	uxth	r3, r3
 800aa34:	3b01      	subs	r3, #1
 800aa36:	b29a      	uxth	r2, r3
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa40:	3b01      	subs	r3, #1
 800aa42:	b29a      	uxth	r2, r3
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa4c:	b29b      	uxth	r3, r3
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d034      	beq.n	800aabc <HAL_I2C_Mem_Write+0x1c8>
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d130      	bne.n	800aabc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	9300      	str	r3, [sp, #0]
 800aa5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa60:	2200      	movs	r2, #0
 800aa62:	2180      	movs	r1, #128	@ 0x80
 800aa64:	68f8      	ldr	r0, [r7, #12]
 800aa66:	f000 fa59 	bl	800af1c <I2C_WaitOnFlagUntilTimeout>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d001      	beq.n	800aa74 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800aa70:	2301      	movs	r3, #1
 800aa72:	e04d      	b.n	800ab10 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa78:	b29b      	uxth	r3, r3
 800aa7a:	2bff      	cmp	r3, #255	@ 0xff
 800aa7c:	d90e      	bls.n	800aa9c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	22ff      	movs	r2, #255	@ 0xff
 800aa82:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa88:	b2da      	uxtb	r2, r3
 800aa8a:	8979      	ldrh	r1, [r7, #10]
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	9300      	str	r3, [sp, #0]
 800aa90:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800aa94:	68f8      	ldr	r0, [r7, #12]
 800aa96:	f000 fc05 	bl	800b2a4 <I2C_TransferConfig>
 800aa9a:	e00f      	b.n	800aabc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aaa0:	b29a      	uxth	r2, r3
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aaaa:	b2da      	uxtb	r2, r3
 800aaac:	8979      	ldrh	r1, [r7, #10]
 800aaae:	2300      	movs	r3, #0
 800aab0:	9300      	str	r3, [sp, #0]
 800aab2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800aab6:	68f8      	ldr	r0, [r7, #12]
 800aab8:	f000 fbf4 	bl	800b2a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aac0:	b29b      	uxth	r3, r3
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d19e      	bne.n	800aa04 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aac6:	697a      	ldr	r2, [r7, #20]
 800aac8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aaca:	68f8      	ldr	r0, [r7, #12]
 800aacc:	f000 fac6 	bl	800b05c <I2C_WaitOnSTOPFlagUntilTimeout>
 800aad0:	4603      	mov	r3, r0
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d001      	beq.n	800aada <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800aad6:	2301      	movs	r3, #1
 800aad8:	e01a      	b.n	800ab10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	2220      	movs	r2, #32
 800aae0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	6859      	ldr	r1, [r3, #4]
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	681a      	ldr	r2, [r3, #0]
 800aaec:	4b0a      	ldr	r3, [pc, #40]	@ (800ab18 <HAL_I2C_Mem_Write+0x224>)
 800aaee:	400b      	ands	r3, r1
 800aaf0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	2220      	movs	r2, #32
 800aaf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	2200      	movs	r2, #0
 800aafe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	2200      	movs	r2, #0
 800ab06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	e000      	b.n	800ab10 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800ab0e:	2302      	movs	r3, #2
  }
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3718      	adds	r7, #24
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}
 800ab18:	fe00e800 	.word	0xfe00e800

0800ab1c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b088      	sub	sp, #32
 800ab20:	af02      	add	r7, sp, #8
 800ab22:	60f8      	str	r0, [r7, #12]
 800ab24:	4608      	mov	r0, r1
 800ab26:	4611      	mov	r1, r2
 800ab28:	461a      	mov	r2, r3
 800ab2a:	4603      	mov	r3, r0
 800ab2c:	817b      	strh	r3, [r7, #10]
 800ab2e:	460b      	mov	r3, r1
 800ab30:	813b      	strh	r3, [r7, #8]
 800ab32:	4613      	mov	r3, r2
 800ab34:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab3c:	b2db      	uxtb	r3, r3
 800ab3e:	2b20      	cmp	r3, #32
 800ab40:	f040 80fd 	bne.w	800ad3e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab44:	6a3b      	ldr	r3, [r7, #32]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d002      	beq.n	800ab50 <HAL_I2C_Mem_Read+0x34>
 800ab4a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d105      	bne.n	800ab5c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ab56:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800ab58:	2301      	movs	r3, #1
 800ab5a:	e0f1      	b.n	800ad40 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ab62:	2b01      	cmp	r3, #1
 800ab64:	d101      	bne.n	800ab6a <HAL_I2C_Mem_Read+0x4e>
 800ab66:	2302      	movs	r3, #2
 800ab68:	e0ea      	b.n	800ad40 <HAL_I2C_Mem_Read+0x224>
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	2201      	movs	r2, #1
 800ab6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ab72:	f7fd f955 	bl	8007e20 <HAL_GetTick>
 800ab76:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	9300      	str	r3, [sp, #0]
 800ab7c:	2319      	movs	r3, #25
 800ab7e:	2201      	movs	r2, #1
 800ab80:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ab84:	68f8      	ldr	r0, [r7, #12]
 800ab86:	f000 f9c9 	bl	800af1c <I2C_WaitOnFlagUntilTimeout>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d001      	beq.n	800ab94 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800ab90:	2301      	movs	r3, #1
 800ab92:	e0d5      	b.n	800ad40 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	2222      	movs	r2, #34	@ 0x22
 800ab98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	2240      	movs	r2, #64	@ 0x40
 800aba0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	2200      	movs	r2, #0
 800aba8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	6a3a      	ldr	r2, [r7, #32]
 800abae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800abb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	2200      	movs	r2, #0
 800abba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800abbc:	88f8      	ldrh	r0, [r7, #6]
 800abbe:	893a      	ldrh	r2, [r7, #8]
 800abc0:	8979      	ldrh	r1, [r7, #10]
 800abc2:	697b      	ldr	r3, [r7, #20]
 800abc4:	9301      	str	r3, [sp, #4]
 800abc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abc8:	9300      	str	r3, [sp, #0]
 800abca:	4603      	mov	r3, r0
 800abcc:	68f8      	ldr	r0, [r7, #12]
 800abce:	f000 f92d 	bl	800ae2c <I2C_RequestMemoryRead>
 800abd2:	4603      	mov	r3, r0
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d005      	beq.n	800abe4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	2200      	movs	r2, #0
 800abdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800abe0:	2301      	movs	r3, #1
 800abe2:	e0ad      	b.n	800ad40 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abe8:	b29b      	uxth	r3, r3
 800abea:	2bff      	cmp	r3, #255	@ 0xff
 800abec:	d90e      	bls.n	800ac0c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	22ff      	movs	r2, #255	@ 0xff
 800abf2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800abf8:	b2da      	uxtb	r2, r3
 800abfa:	8979      	ldrh	r1, [r7, #10]
 800abfc:	4b52      	ldr	r3, [pc, #328]	@ (800ad48 <HAL_I2C_Mem_Read+0x22c>)
 800abfe:	9300      	str	r3, [sp, #0]
 800ac00:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ac04:	68f8      	ldr	r0, [r7, #12]
 800ac06:	f000 fb4d 	bl	800b2a4 <I2C_TransferConfig>
 800ac0a:	e00f      	b.n	800ac2c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac10:	b29a      	uxth	r2, r3
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac1a:	b2da      	uxtb	r2, r3
 800ac1c:	8979      	ldrh	r1, [r7, #10]
 800ac1e:	4b4a      	ldr	r3, [pc, #296]	@ (800ad48 <HAL_I2C_Mem_Read+0x22c>)
 800ac20:	9300      	str	r3, [sp, #0]
 800ac22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ac26:	68f8      	ldr	r0, [r7, #12]
 800ac28:	f000 fb3c 	bl	800b2a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800ac2c:	697b      	ldr	r3, [r7, #20]
 800ac2e:	9300      	str	r3, [sp, #0]
 800ac30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac32:	2200      	movs	r2, #0
 800ac34:	2104      	movs	r1, #4
 800ac36:	68f8      	ldr	r0, [r7, #12]
 800ac38:	f000 f970 	bl	800af1c <I2C_WaitOnFlagUntilTimeout>
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d001      	beq.n	800ac46 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800ac42:	2301      	movs	r3, #1
 800ac44:	e07c      	b.n	800ad40 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac50:	b2d2      	uxtb	r2, r2
 800ac52:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac58:	1c5a      	adds	r2, r3, #1
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac62:	3b01      	subs	r3, #1
 800ac64:	b29a      	uxth	r2, r3
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac6e:	b29b      	uxth	r3, r3
 800ac70:	3b01      	subs	r3, #1
 800ac72:	b29a      	uxth	r2, r3
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac7c:	b29b      	uxth	r3, r3
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d034      	beq.n	800acec <HAL_I2C_Mem_Read+0x1d0>
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d130      	bne.n	800acec <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	9300      	str	r3, [sp, #0]
 800ac8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac90:	2200      	movs	r2, #0
 800ac92:	2180      	movs	r1, #128	@ 0x80
 800ac94:	68f8      	ldr	r0, [r7, #12]
 800ac96:	f000 f941 	bl	800af1c <I2C_WaitOnFlagUntilTimeout>
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d001      	beq.n	800aca4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800aca0:	2301      	movs	r3, #1
 800aca2:	e04d      	b.n	800ad40 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aca8:	b29b      	uxth	r3, r3
 800acaa:	2bff      	cmp	r3, #255	@ 0xff
 800acac:	d90e      	bls.n	800accc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	22ff      	movs	r2, #255	@ 0xff
 800acb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acb8:	b2da      	uxtb	r2, r3
 800acba:	8979      	ldrh	r1, [r7, #10]
 800acbc:	2300      	movs	r3, #0
 800acbe:	9300      	str	r3, [sp, #0]
 800acc0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800acc4:	68f8      	ldr	r0, [r7, #12]
 800acc6:	f000 faed 	bl	800b2a4 <I2C_TransferConfig>
 800acca:	e00f      	b.n	800acec <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acd0:	b29a      	uxth	r2, r3
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acda:	b2da      	uxtb	r2, r3
 800acdc:	8979      	ldrh	r1, [r7, #10]
 800acde:	2300      	movs	r3, #0
 800ace0:	9300      	str	r3, [sp, #0]
 800ace2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ace6:	68f8      	ldr	r0, [r7, #12]
 800ace8:	f000 fadc 	bl	800b2a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acf0:	b29b      	uxth	r3, r3
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d19a      	bne.n	800ac2c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800acf6:	697a      	ldr	r2, [r7, #20]
 800acf8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800acfa:	68f8      	ldr	r0, [r7, #12]
 800acfc:	f000 f9ae 	bl	800b05c <I2C_WaitOnSTOPFlagUntilTimeout>
 800ad00:	4603      	mov	r3, r0
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d001      	beq.n	800ad0a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800ad06:	2301      	movs	r3, #1
 800ad08:	e01a      	b.n	800ad40 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	2220      	movs	r2, #32
 800ad10:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	6859      	ldr	r1, [r3, #4]
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681a      	ldr	r2, [r3, #0]
 800ad1c:	4b0b      	ldr	r3, [pc, #44]	@ (800ad4c <HAL_I2C_Mem_Read+0x230>)
 800ad1e:	400b      	ands	r3, r1
 800ad20:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2220      	movs	r2, #32
 800ad26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	2200      	movs	r2, #0
 800ad36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	e000      	b.n	800ad40 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800ad3e:	2302      	movs	r3, #2
  }
}
 800ad40:	4618      	mov	r0, r3
 800ad42:	3718      	adds	r7, #24
 800ad44:	46bd      	mov	sp, r7
 800ad46:	bd80      	pop	{r7, pc}
 800ad48:	80002400 	.word	0x80002400
 800ad4c:	fe00e800 	.word	0xfe00e800

0800ad50 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800ad50:	b480      	push	{r7}
 800ad52:	b083      	sub	sp, #12
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ad5e:	b2db      	uxtb	r3, r3
}
 800ad60:	4618      	mov	r0, r3
 800ad62:	370c      	adds	r7, #12
 800ad64:	46bd      	mov	sp, r7
 800ad66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6a:	4770      	bx	lr

0800ad6c <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 800ad6c:	b480      	push	{r7}
 800ad6e:	b083      	sub	sp, #12
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	370c      	adds	r7, #12
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad82:	4770      	bx	lr

0800ad84 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b086      	sub	sp, #24
 800ad88:	af02      	add	r7, sp, #8
 800ad8a:	60f8      	str	r0, [r7, #12]
 800ad8c:	4608      	mov	r0, r1
 800ad8e:	4611      	mov	r1, r2
 800ad90:	461a      	mov	r2, r3
 800ad92:	4603      	mov	r3, r0
 800ad94:	817b      	strh	r3, [r7, #10]
 800ad96:	460b      	mov	r3, r1
 800ad98:	813b      	strh	r3, [r7, #8]
 800ad9a:	4613      	mov	r3, r2
 800ad9c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800ad9e:	88fb      	ldrh	r3, [r7, #6]
 800ada0:	b2da      	uxtb	r2, r3
 800ada2:	8979      	ldrh	r1, [r7, #10]
 800ada4:	4b20      	ldr	r3, [pc, #128]	@ (800ae28 <I2C_RequestMemoryWrite+0xa4>)
 800ada6:	9300      	str	r3, [sp, #0]
 800ada8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800adac:	68f8      	ldr	r0, [r7, #12]
 800adae:	f000 fa79 	bl	800b2a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800adb2:	69fa      	ldr	r2, [r7, #28]
 800adb4:	69b9      	ldr	r1, [r7, #24]
 800adb6:	68f8      	ldr	r0, [r7, #12]
 800adb8:	f000 f909 	bl	800afce <I2C_WaitOnTXISFlagUntilTimeout>
 800adbc:	4603      	mov	r3, r0
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d001      	beq.n	800adc6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800adc2:	2301      	movs	r3, #1
 800adc4:	e02c      	b.n	800ae20 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800adc6:	88fb      	ldrh	r3, [r7, #6]
 800adc8:	2b01      	cmp	r3, #1
 800adca:	d105      	bne.n	800add8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800adcc:	893b      	ldrh	r3, [r7, #8]
 800adce:	b2da      	uxtb	r2, r3
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	629a      	str	r2, [r3, #40]	@ 0x28
 800add6:	e015      	b.n	800ae04 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800add8:	893b      	ldrh	r3, [r7, #8]
 800adda:	0a1b      	lsrs	r3, r3, #8
 800addc:	b29b      	uxth	r3, r3
 800adde:	b2da      	uxtb	r2, r3
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ade6:	69fa      	ldr	r2, [r7, #28]
 800ade8:	69b9      	ldr	r1, [r7, #24]
 800adea:	68f8      	ldr	r0, [r7, #12]
 800adec:	f000 f8ef 	bl	800afce <I2C_WaitOnTXISFlagUntilTimeout>
 800adf0:	4603      	mov	r3, r0
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d001      	beq.n	800adfa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800adf6:	2301      	movs	r3, #1
 800adf8:	e012      	b.n	800ae20 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800adfa:	893b      	ldrh	r3, [r7, #8]
 800adfc:	b2da      	uxtb	r2, r3
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800ae04:	69fb      	ldr	r3, [r7, #28]
 800ae06:	9300      	str	r3, [sp, #0]
 800ae08:	69bb      	ldr	r3, [r7, #24]
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	2180      	movs	r1, #128	@ 0x80
 800ae0e:	68f8      	ldr	r0, [r7, #12]
 800ae10:	f000 f884 	bl	800af1c <I2C_WaitOnFlagUntilTimeout>
 800ae14:	4603      	mov	r3, r0
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d001      	beq.n	800ae1e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	e000      	b.n	800ae20 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800ae1e:	2300      	movs	r3, #0
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3710      	adds	r7, #16
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}
 800ae28:	80002000 	.word	0x80002000

0800ae2c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b086      	sub	sp, #24
 800ae30:	af02      	add	r7, sp, #8
 800ae32:	60f8      	str	r0, [r7, #12]
 800ae34:	4608      	mov	r0, r1
 800ae36:	4611      	mov	r1, r2
 800ae38:	461a      	mov	r2, r3
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	817b      	strh	r3, [r7, #10]
 800ae3e:	460b      	mov	r3, r1
 800ae40:	813b      	strh	r3, [r7, #8]
 800ae42:	4613      	mov	r3, r2
 800ae44:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800ae46:	88fb      	ldrh	r3, [r7, #6]
 800ae48:	b2da      	uxtb	r2, r3
 800ae4a:	8979      	ldrh	r1, [r7, #10]
 800ae4c:	4b20      	ldr	r3, [pc, #128]	@ (800aed0 <I2C_RequestMemoryRead+0xa4>)
 800ae4e:	9300      	str	r3, [sp, #0]
 800ae50:	2300      	movs	r3, #0
 800ae52:	68f8      	ldr	r0, [r7, #12]
 800ae54:	f000 fa26 	bl	800b2a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ae58:	69fa      	ldr	r2, [r7, #28]
 800ae5a:	69b9      	ldr	r1, [r7, #24]
 800ae5c:	68f8      	ldr	r0, [r7, #12]
 800ae5e:	f000 f8b6 	bl	800afce <I2C_WaitOnTXISFlagUntilTimeout>
 800ae62:	4603      	mov	r3, r0
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d001      	beq.n	800ae6c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800ae68:	2301      	movs	r3, #1
 800ae6a:	e02c      	b.n	800aec6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ae6c:	88fb      	ldrh	r3, [r7, #6]
 800ae6e:	2b01      	cmp	r3, #1
 800ae70:	d105      	bne.n	800ae7e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ae72:	893b      	ldrh	r3, [r7, #8]
 800ae74:	b2da      	uxtb	r2, r3
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	629a      	str	r2, [r3, #40]	@ 0x28
 800ae7c:	e015      	b.n	800aeaa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800ae7e:	893b      	ldrh	r3, [r7, #8]
 800ae80:	0a1b      	lsrs	r3, r3, #8
 800ae82:	b29b      	uxth	r3, r3
 800ae84:	b2da      	uxtb	r2, r3
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ae8c:	69fa      	ldr	r2, [r7, #28]
 800ae8e:	69b9      	ldr	r1, [r7, #24]
 800ae90:	68f8      	ldr	r0, [r7, #12]
 800ae92:	f000 f89c 	bl	800afce <I2C_WaitOnTXISFlagUntilTimeout>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d001      	beq.n	800aea0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	e012      	b.n	800aec6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800aea0:	893b      	ldrh	r3, [r7, #8]
 800aea2:	b2da      	uxtb	r2, r3
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800aeaa:	69fb      	ldr	r3, [r7, #28]
 800aeac:	9300      	str	r3, [sp, #0]
 800aeae:	69bb      	ldr	r3, [r7, #24]
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	2140      	movs	r1, #64	@ 0x40
 800aeb4:	68f8      	ldr	r0, [r7, #12]
 800aeb6:	f000 f831 	bl	800af1c <I2C_WaitOnFlagUntilTimeout>
 800aeba:	4603      	mov	r3, r0
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d001      	beq.n	800aec4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800aec0:	2301      	movs	r3, #1
 800aec2:	e000      	b.n	800aec6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800aec4:	2300      	movs	r3, #0
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	3710      	adds	r7, #16
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}
 800aece:	bf00      	nop
 800aed0:	80002000 	.word	0x80002000

0800aed4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800aed4:	b480      	push	{r7}
 800aed6:	b083      	sub	sp, #12
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	699b      	ldr	r3, [r3, #24]
 800aee2:	f003 0302 	and.w	r3, r3, #2
 800aee6:	2b02      	cmp	r3, #2
 800aee8:	d103      	bne.n	800aef2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	2200      	movs	r2, #0
 800aef0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	699b      	ldr	r3, [r3, #24]
 800aef8:	f003 0301 	and.w	r3, r3, #1
 800aefc:	2b01      	cmp	r3, #1
 800aefe:	d007      	beq.n	800af10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	699a      	ldr	r2, [r3, #24]
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	f042 0201 	orr.w	r2, r2, #1
 800af0e:	619a      	str	r2, [r3, #24]
  }
}
 800af10:	bf00      	nop
 800af12:	370c      	adds	r7, #12
 800af14:	46bd      	mov	sp, r7
 800af16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1a:	4770      	bx	lr

0800af1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b084      	sub	sp, #16
 800af20:	af00      	add	r7, sp, #0
 800af22:	60f8      	str	r0, [r7, #12]
 800af24:	60b9      	str	r1, [r7, #8]
 800af26:	603b      	str	r3, [r7, #0]
 800af28:	4613      	mov	r3, r2
 800af2a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800af2c:	e03b      	b.n	800afa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800af2e:	69ba      	ldr	r2, [r7, #24]
 800af30:	6839      	ldr	r1, [r7, #0]
 800af32:	68f8      	ldr	r0, [r7, #12]
 800af34:	f000 f8d6 	bl	800b0e4 <I2C_IsErrorOccurred>
 800af38:	4603      	mov	r3, r0
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d001      	beq.n	800af42 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800af3e:	2301      	movs	r3, #1
 800af40:	e041      	b.n	800afc6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af48:	d02d      	beq.n	800afa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800af4a:	f7fc ff69 	bl	8007e20 <HAL_GetTick>
 800af4e:	4602      	mov	r2, r0
 800af50:	69bb      	ldr	r3, [r7, #24]
 800af52:	1ad3      	subs	r3, r2, r3
 800af54:	683a      	ldr	r2, [r7, #0]
 800af56:	429a      	cmp	r2, r3
 800af58:	d302      	bcc.n	800af60 <I2C_WaitOnFlagUntilTimeout+0x44>
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d122      	bne.n	800afa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	699a      	ldr	r2, [r3, #24]
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	4013      	ands	r3, r2
 800af6a:	68ba      	ldr	r2, [r7, #8]
 800af6c:	429a      	cmp	r2, r3
 800af6e:	bf0c      	ite	eq
 800af70:	2301      	moveq	r3, #1
 800af72:	2300      	movne	r3, #0
 800af74:	b2db      	uxtb	r3, r3
 800af76:	461a      	mov	r2, r3
 800af78:	79fb      	ldrb	r3, [r7, #7]
 800af7a:	429a      	cmp	r2, r3
 800af7c:	d113      	bne.n	800afa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af82:	f043 0220 	orr.w	r2, r3, #32
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	2220      	movs	r2, #32
 800af8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	2200      	movs	r2, #0
 800af96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	2200      	movs	r2, #0
 800af9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800afa2:	2301      	movs	r3, #1
 800afa4:	e00f      	b.n	800afc6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	699a      	ldr	r2, [r3, #24]
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	4013      	ands	r3, r2
 800afb0:	68ba      	ldr	r2, [r7, #8]
 800afb2:	429a      	cmp	r2, r3
 800afb4:	bf0c      	ite	eq
 800afb6:	2301      	moveq	r3, #1
 800afb8:	2300      	movne	r3, #0
 800afba:	b2db      	uxtb	r3, r3
 800afbc:	461a      	mov	r2, r3
 800afbe:	79fb      	ldrb	r3, [r7, #7]
 800afc0:	429a      	cmp	r2, r3
 800afc2:	d0b4      	beq.n	800af2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800afc4:	2300      	movs	r3, #0
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3710      	adds	r7, #16
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}

0800afce <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800afce:	b580      	push	{r7, lr}
 800afd0:	b084      	sub	sp, #16
 800afd2:	af00      	add	r7, sp, #0
 800afd4:	60f8      	str	r0, [r7, #12]
 800afd6:	60b9      	str	r1, [r7, #8]
 800afd8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800afda:	e033      	b.n	800b044 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800afdc:	687a      	ldr	r2, [r7, #4]
 800afde:	68b9      	ldr	r1, [r7, #8]
 800afe0:	68f8      	ldr	r0, [r7, #12]
 800afe2:	f000 f87f 	bl	800b0e4 <I2C_IsErrorOccurred>
 800afe6:	4603      	mov	r3, r0
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d001      	beq.n	800aff0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800afec:	2301      	movs	r3, #1
 800afee:	e031      	b.n	800b054 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aff6:	d025      	beq.n	800b044 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aff8:	f7fc ff12 	bl	8007e20 <HAL_GetTick>
 800affc:	4602      	mov	r2, r0
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	1ad3      	subs	r3, r2, r3
 800b002:	68ba      	ldr	r2, [r7, #8]
 800b004:	429a      	cmp	r2, r3
 800b006:	d302      	bcc.n	800b00e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b008:	68bb      	ldr	r3, [r7, #8]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d11a      	bne.n	800b044 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	699b      	ldr	r3, [r3, #24]
 800b014:	f003 0302 	and.w	r3, r3, #2
 800b018:	2b02      	cmp	r3, #2
 800b01a:	d013      	beq.n	800b044 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b020:	f043 0220 	orr.w	r2, r3, #32
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	2220      	movs	r2, #32
 800b02c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	2200      	movs	r2, #0
 800b034:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	2200      	movs	r2, #0
 800b03c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b040:	2301      	movs	r3, #1
 800b042:	e007      	b.n	800b054 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	699b      	ldr	r3, [r3, #24]
 800b04a:	f003 0302 	and.w	r3, r3, #2
 800b04e:	2b02      	cmp	r3, #2
 800b050:	d1c4      	bne.n	800afdc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b052:	2300      	movs	r3, #0
}
 800b054:	4618      	mov	r0, r3
 800b056:	3710      	adds	r7, #16
 800b058:	46bd      	mov	sp, r7
 800b05a:	bd80      	pop	{r7, pc}

0800b05c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b084      	sub	sp, #16
 800b060:	af00      	add	r7, sp, #0
 800b062:	60f8      	str	r0, [r7, #12]
 800b064:	60b9      	str	r1, [r7, #8]
 800b066:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b068:	e02f      	b.n	800b0ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b06a:	687a      	ldr	r2, [r7, #4]
 800b06c:	68b9      	ldr	r1, [r7, #8]
 800b06e:	68f8      	ldr	r0, [r7, #12]
 800b070:	f000 f838 	bl	800b0e4 <I2C_IsErrorOccurred>
 800b074:	4603      	mov	r3, r0
 800b076:	2b00      	cmp	r3, #0
 800b078:	d001      	beq.n	800b07e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b07a:	2301      	movs	r3, #1
 800b07c:	e02d      	b.n	800b0da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b07e:	f7fc fecf 	bl	8007e20 <HAL_GetTick>
 800b082:	4602      	mov	r2, r0
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	1ad3      	subs	r3, r2, r3
 800b088:	68ba      	ldr	r2, [r7, #8]
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d302      	bcc.n	800b094 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d11a      	bne.n	800b0ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	699b      	ldr	r3, [r3, #24]
 800b09a:	f003 0320 	and.w	r3, r3, #32
 800b09e:	2b20      	cmp	r3, #32
 800b0a0:	d013      	beq.n	800b0ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0a6:	f043 0220 	orr.w	r2, r3, #32
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	2220      	movs	r2, #32
 800b0b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b0c6:	2301      	movs	r3, #1
 800b0c8:	e007      	b.n	800b0da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	699b      	ldr	r3, [r3, #24]
 800b0d0:	f003 0320 	and.w	r3, r3, #32
 800b0d4:	2b20      	cmp	r3, #32
 800b0d6:	d1c8      	bne.n	800b06a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b0d8:	2300      	movs	r3, #0
}
 800b0da:	4618      	mov	r0, r3
 800b0dc:	3710      	adds	r7, #16
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}
	...

0800b0e4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b08a      	sub	sp, #40	@ 0x28
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	60f8      	str	r0, [r7, #12]
 800b0ec:	60b9      	str	r1, [r7, #8]
 800b0ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	699b      	ldr	r3, [r3, #24]
 800b0fc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b0fe:	2300      	movs	r3, #0
 800b100:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b106:	69bb      	ldr	r3, [r7, #24]
 800b108:	f003 0310 	and.w	r3, r3, #16
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d068      	beq.n	800b1e2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	2210      	movs	r2, #16
 800b116:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b118:	e049      	b.n	800b1ae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b11a:	68bb      	ldr	r3, [r7, #8]
 800b11c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b120:	d045      	beq.n	800b1ae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b122:	f7fc fe7d 	bl	8007e20 <HAL_GetTick>
 800b126:	4602      	mov	r2, r0
 800b128:	69fb      	ldr	r3, [r7, #28]
 800b12a:	1ad3      	subs	r3, r2, r3
 800b12c:	68ba      	ldr	r2, [r7, #8]
 800b12e:	429a      	cmp	r2, r3
 800b130:	d302      	bcc.n	800b138 <I2C_IsErrorOccurred+0x54>
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d13a      	bne.n	800b1ae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	685b      	ldr	r3, [r3, #4]
 800b13e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b142:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b14a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	699b      	ldr	r3, [r3, #24]
 800b152:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b156:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b15a:	d121      	bne.n	800b1a0 <I2C_IsErrorOccurred+0xbc>
 800b15c:	697b      	ldr	r3, [r7, #20]
 800b15e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b162:	d01d      	beq.n	800b1a0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b164:	7cfb      	ldrb	r3, [r7, #19]
 800b166:	2b20      	cmp	r3, #32
 800b168:	d01a      	beq.n	800b1a0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	685a      	ldr	r2, [r3, #4]
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b178:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b17a:	f7fc fe51 	bl	8007e20 <HAL_GetTick>
 800b17e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b180:	e00e      	b.n	800b1a0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b182:	f7fc fe4d 	bl	8007e20 <HAL_GetTick>
 800b186:	4602      	mov	r2, r0
 800b188:	69fb      	ldr	r3, [r7, #28]
 800b18a:	1ad3      	subs	r3, r2, r3
 800b18c:	2b19      	cmp	r3, #25
 800b18e:	d907      	bls.n	800b1a0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b190:	6a3b      	ldr	r3, [r7, #32]
 800b192:	f043 0320 	orr.w	r3, r3, #32
 800b196:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b198:	2301      	movs	r3, #1
 800b19a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b19e:	e006      	b.n	800b1ae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	699b      	ldr	r3, [r3, #24]
 800b1a6:	f003 0320 	and.w	r3, r3, #32
 800b1aa:	2b20      	cmp	r3, #32
 800b1ac:	d1e9      	bne.n	800b182 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	699b      	ldr	r3, [r3, #24]
 800b1b4:	f003 0320 	and.w	r3, r3, #32
 800b1b8:	2b20      	cmp	r3, #32
 800b1ba:	d003      	beq.n	800b1c4 <I2C_IsErrorOccurred+0xe0>
 800b1bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d0aa      	beq.n	800b11a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b1c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d103      	bne.n	800b1d4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	2220      	movs	r2, #32
 800b1d2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b1d4:	6a3b      	ldr	r3, [r7, #32]
 800b1d6:	f043 0304 	orr.w	r3, r3, #4
 800b1da:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b1dc:	2301      	movs	r3, #1
 800b1de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	699b      	ldr	r3, [r3, #24]
 800b1e8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b1ea:	69bb      	ldr	r3, [r7, #24]
 800b1ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d00b      	beq.n	800b20c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b1f4:	6a3b      	ldr	r3, [r7, #32]
 800b1f6:	f043 0301 	orr.w	r3, r3, #1
 800b1fa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b204:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b206:	2301      	movs	r3, #1
 800b208:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b20c:	69bb      	ldr	r3, [r7, #24]
 800b20e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b212:	2b00      	cmp	r3, #0
 800b214:	d00b      	beq.n	800b22e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b216:	6a3b      	ldr	r3, [r7, #32]
 800b218:	f043 0308 	orr.w	r3, r3, #8
 800b21c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b226:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b228:	2301      	movs	r3, #1
 800b22a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b22e:	69bb      	ldr	r3, [r7, #24]
 800b230:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b234:	2b00      	cmp	r3, #0
 800b236:	d00b      	beq.n	800b250 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b238:	6a3b      	ldr	r3, [r7, #32]
 800b23a:	f043 0302 	orr.w	r3, r3, #2
 800b23e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b248:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b24a:	2301      	movs	r3, #1
 800b24c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b250:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b254:	2b00      	cmp	r3, #0
 800b256:	d01c      	beq.n	800b292 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b258:	68f8      	ldr	r0, [r7, #12]
 800b25a:	f7ff fe3b 	bl	800aed4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	6859      	ldr	r1, [r3, #4]
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	681a      	ldr	r2, [r3, #0]
 800b268:	4b0d      	ldr	r3, [pc, #52]	@ (800b2a0 <I2C_IsErrorOccurred+0x1bc>)
 800b26a:	400b      	ands	r3, r1
 800b26c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b272:	6a3b      	ldr	r3, [r7, #32]
 800b274:	431a      	orrs	r2, r3
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	2220      	movs	r2, #32
 800b27e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	2200      	movs	r2, #0
 800b286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	2200      	movs	r2, #0
 800b28e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b292:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b296:	4618      	mov	r0, r3
 800b298:	3728      	adds	r7, #40	@ 0x28
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}
 800b29e:	bf00      	nop
 800b2a0:	fe00e800 	.word	0xfe00e800

0800b2a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b087      	sub	sp, #28
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	60f8      	str	r0, [r7, #12]
 800b2ac:	607b      	str	r3, [r7, #4]
 800b2ae:	460b      	mov	r3, r1
 800b2b0:	817b      	strh	r3, [r7, #10]
 800b2b2:	4613      	mov	r3, r2
 800b2b4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b2b6:	897b      	ldrh	r3, [r7, #10]
 800b2b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b2bc:	7a7b      	ldrb	r3, [r7, #9]
 800b2be:	041b      	lsls	r3, r3, #16
 800b2c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b2c4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b2ca:	6a3b      	ldr	r3, [r7, #32]
 800b2cc:	4313      	orrs	r3, r2
 800b2ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b2d2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	685a      	ldr	r2, [r3, #4]
 800b2da:	6a3b      	ldr	r3, [r7, #32]
 800b2dc:	0d5b      	lsrs	r3, r3, #21
 800b2de:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b2e2:	4b08      	ldr	r3, [pc, #32]	@ (800b304 <I2C_TransferConfig+0x60>)
 800b2e4:	430b      	orrs	r3, r1
 800b2e6:	43db      	mvns	r3, r3
 800b2e8:	ea02 0103 	and.w	r1, r2, r3
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	697a      	ldr	r2, [r7, #20]
 800b2f2:	430a      	orrs	r2, r1
 800b2f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b2f6:	bf00      	nop
 800b2f8:	371c      	adds	r7, #28
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b300:	4770      	bx	lr
 800b302:	bf00      	nop
 800b304:	03ff63ff 	.word	0x03ff63ff

0800b308 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b308:	b480      	push	{r7}
 800b30a:	b083      	sub	sp, #12
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
 800b310:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b318:	b2db      	uxtb	r3, r3
 800b31a:	2b20      	cmp	r3, #32
 800b31c:	d138      	bne.n	800b390 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b324:	2b01      	cmp	r3, #1
 800b326:	d101      	bne.n	800b32c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b328:	2302      	movs	r3, #2
 800b32a:	e032      	b.n	800b392 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2201      	movs	r2, #1
 800b330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	2224      	movs	r2, #36	@ 0x24
 800b338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	681a      	ldr	r2, [r3, #0]
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	f022 0201 	bic.w	r2, r2, #1
 800b34a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	681a      	ldr	r2, [r3, #0]
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b35a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	6819      	ldr	r1, [r3, #0]
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	683a      	ldr	r2, [r7, #0]
 800b368:	430a      	orrs	r2, r1
 800b36a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	681a      	ldr	r2, [r3, #0]
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	f042 0201 	orr.w	r2, r2, #1
 800b37a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2220      	movs	r2, #32
 800b380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2200      	movs	r2, #0
 800b388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b38c:	2300      	movs	r3, #0
 800b38e:	e000      	b.n	800b392 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b390:	2302      	movs	r3, #2
  }
}
 800b392:	4618      	mov	r0, r3
 800b394:	370c      	adds	r7, #12
 800b396:	46bd      	mov	sp, r7
 800b398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39c:	4770      	bx	lr

0800b39e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b39e:	b480      	push	{r7}
 800b3a0:	b085      	sub	sp, #20
 800b3a2:	af00      	add	r7, sp, #0
 800b3a4:	6078      	str	r0, [r7, #4]
 800b3a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3ae:	b2db      	uxtb	r3, r3
 800b3b0:	2b20      	cmp	r3, #32
 800b3b2:	d139      	bne.n	800b428 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b3ba:	2b01      	cmp	r3, #1
 800b3bc:	d101      	bne.n	800b3c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b3be:	2302      	movs	r3, #2
 800b3c0:	e033      	b.n	800b42a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2201      	movs	r2, #1
 800b3c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	2224      	movs	r2, #36	@ 0x24
 800b3ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	681a      	ldr	r2, [r3, #0]
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	f022 0201 	bic.w	r2, r2, #1
 800b3e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b3f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	021b      	lsls	r3, r3, #8
 800b3f6:	68fa      	ldr	r2, [r7, #12]
 800b3f8:	4313      	orrs	r3, r2
 800b3fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	68fa      	ldr	r2, [r7, #12]
 800b402:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	681a      	ldr	r2, [r3, #0]
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	f042 0201 	orr.w	r2, r2, #1
 800b412:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2220      	movs	r2, #32
 800b418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2200      	movs	r2, #0
 800b420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b424:	2300      	movs	r3, #0
 800b426:	e000      	b.n	800b42a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b428:	2302      	movs	r3, #2
  }
}
 800b42a:	4618      	mov	r0, r3
 800b42c:	3714      	adds	r7, #20
 800b42e:	46bd      	mov	sp, r7
 800b430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b434:	4770      	bx	lr
	...

0800b438 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 800b438:	b480      	push	{r7}
 800b43a:	b085      	sub	sp, #20
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b440:	2300      	movs	r3, #0
 800b442:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 800b444:	4b0b      	ldr	r3, [pc, #44]	@ (800b474 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f003 0301 	and.w	r3, r3, #1
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d002      	beq.n	800b456 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 800b450:	2301      	movs	r3, #1
 800b452:	73fb      	strb	r3, [r7, #15]
 800b454:	e007      	b.n	800b466 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 800b456:	4b07      	ldr	r3, [pc, #28]	@ (800b474 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f023 0204 	bic.w	r2, r3, #4
 800b45e:	4905      	ldr	r1, [pc, #20]	@ (800b474 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	4313      	orrs	r3, r2
 800b464:	600b      	str	r3, [r1, #0]
  }

  return status;
 800b466:	7bfb      	ldrb	r3, [r7, #15]
}
 800b468:	4618      	mov	r0, r3
 800b46a:	3714      	adds	r7, #20
 800b46c:	46bd      	mov	sp, r7
 800b46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b472:	4770      	bx	lr
 800b474:	40030400 	.word	0x40030400

0800b478 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 800b478:	b480      	push	{r7}
 800b47a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 800b47c:	4b05      	ldr	r3, [pc, #20]	@ (800b494 <HAL_ICACHE_Enable+0x1c>)
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	4a04      	ldr	r2, [pc, #16]	@ (800b494 <HAL_ICACHE_Enable+0x1c>)
 800b482:	f043 0301 	orr.w	r3, r3, #1
 800b486:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800b488:	2300      	movs	r3, #0
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	46bd      	mov	sp, r7
 800b48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b492:	4770      	bx	lr
 800b494:	40030400 	.word	0x40030400

0800b498 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b088      	sub	sp, #32
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d102      	bne.n	800b4ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	f000 bc28 	b.w	800bcfc <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b4ac:	4b94      	ldr	r3, [pc, #592]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b4ae:	69db      	ldr	r3, [r3, #28]
 800b4b0:	f003 0318 	and.w	r3, r3, #24
 800b4b4:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800b4b6:	4b92      	ldr	r3, [pc, #584]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b4b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ba:	f003 0303 	and.w	r3, r3, #3
 800b4be:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	f003 0310 	and.w	r3, r3, #16
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d05b      	beq.n	800b584 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 800b4cc:	69fb      	ldr	r3, [r7, #28]
 800b4ce:	2b08      	cmp	r3, #8
 800b4d0:	d005      	beq.n	800b4de <HAL_RCC_OscConfig+0x46>
 800b4d2:	69fb      	ldr	r3, [r7, #28]
 800b4d4:	2b18      	cmp	r3, #24
 800b4d6:	d114      	bne.n	800b502 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 800b4d8:	69bb      	ldr	r3, [r7, #24]
 800b4da:	2b02      	cmp	r3, #2
 800b4dc:	d111      	bne.n	800b502 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	69db      	ldr	r3, [r3, #28]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d102      	bne.n	800b4ec <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	f000 bc08 	b.w	800bcfc <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800b4ec:	4b84      	ldr	r3, [pc, #528]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b4ee:	699b      	ldr	r3, [r3, #24]
 800b4f0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	6a1b      	ldr	r3, [r3, #32]
 800b4f8:	041b      	lsls	r3, r3, #16
 800b4fa:	4981      	ldr	r1, [pc, #516]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b4fc:	4313      	orrs	r3, r2
 800b4fe:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800b500:	e040      	b.n	800b584 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	69db      	ldr	r3, [r3, #28]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d023      	beq.n	800b552 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800b50a:	4b7d      	ldr	r3, [pc, #500]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	4a7c      	ldr	r2, [pc, #496]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b510:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b514:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b516:	f7fc fc83 	bl	8007e20 <HAL_GetTick>
 800b51a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800b51c:	e008      	b.n	800b530 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800b51e:	f7fc fc7f 	bl	8007e20 <HAL_GetTick>
 800b522:	4602      	mov	r2, r0
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	1ad3      	subs	r3, r2, r3
 800b528:	2b02      	cmp	r3, #2
 800b52a:	d901      	bls.n	800b530 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 800b52c:	2303      	movs	r3, #3
 800b52e:	e3e5      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800b530:	4b73      	ldr	r3, [pc, #460]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d0f0      	beq.n	800b51e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800b53c:	4b70      	ldr	r3, [pc, #448]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b53e:	699b      	ldr	r3, [r3, #24]
 800b540:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	6a1b      	ldr	r3, [r3, #32]
 800b548:	041b      	lsls	r3, r3, #16
 800b54a:	496d      	ldr	r1, [pc, #436]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b54c:	4313      	orrs	r3, r2
 800b54e:	618b      	str	r3, [r1, #24]
 800b550:	e018      	b.n	800b584 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800b552:	4b6b      	ldr	r3, [pc, #428]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	4a6a      	ldr	r2, [pc, #424]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b55c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b55e:	f7fc fc5f 	bl	8007e20 <HAL_GetTick>
 800b562:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800b564:	e008      	b.n	800b578 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800b566:	f7fc fc5b 	bl	8007e20 <HAL_GetTick>
 800b56a:	4602      	mov	r2, r0
 800b56c:	697b      	ldr	r3, [r7, #20]
 800b56e:	1ad3      	subs	r3, r2, r3
 800b570:	2b02      	cmp	r3, #2
 800b572:	d901      	bls.n	800b578 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800b574:	2303      	movs	r3, #3
 800b576:	e3c1      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800b578:	4b61      	ldr	r3, [pc, #388]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b580:	2b00      	cmp	r3, #0
 800b582:	d1f0      	bne.n	800b566 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	f003 0301 	and.w	r3, r3, #1
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	f000 80a0 	beq.w	800b6d2 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800b592:	69fb      	ldr	r3, [r7, #28]
 800b594:	2b10      	cmp	r3, #16
 800b596:	d005      	beq.n	800b5a4 <HAL_RCC_OscConfig+0x10c>
 800b598:	69fb      	ldr	r3, [r7, #28]
 800b59a:	2b18      	cmp	r3, #24
 800b59c:	d109      	bne.n	800b5b2 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800b59e:	69bb      	ldr	r3, [r7, #24]
 800b5a0:	2b03      	cmp	r3, #3
 800b5a2:	d106      	bne.n	800b5b2 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	685b      	ldr	r3, [r3, #4]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	f040 8092 	bne.w	800b6d2 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	e3a4      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5ba:	d106      	bne.n	800b5ca <HAL_RCC_OscConfig+0x132>
 800b5bc:	4b50      	ldr	r3, [pc, #320]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	4a4f      	ldr	r2, [pc, #316]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b5c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b5c6:	6013      	str	r3, [r2, #0]
 800b5c8:	e058      	b.n	800b67c <HAL_RCC_OscConfig+0x1e4>
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	685b      	ldr	r3, [r3, #4]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d112      	bne.n	800b5f8 <HAL_RCC_OscConfig+0x160>
 800b5d2:	4b4b      	ldr	r3, [pc, #300]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	4a4a      	ldr	r2, [pc, #296]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b5d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b5dc:	6013      	str	r3, [r2, #0]
 800b5de:	4b48      	ldr	r3, [pc, #288]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	4a47      	ldr	r2, [pc, #284]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b5e4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b5e8:	6013      	str	r3, [r2, #0]
 800b5ea:	4b45      	ldr	r3, [pc, #276]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a44      	ldr	r2, [pc, #272]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b5f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b5f4:	6013      	str	r3, [r2, #0]
 800b5f6:	e041      	b.n	800b67c <HAL_RCC_OscConfig+0x1e4>
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	685b      	ldr	r3, [r3, #4]
 800b5fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b600:	d112      	bne.n	800b628 <HAL_RCC_OscConfig+0x190>
 800b602:	4b3f      	ldr	r3, [pc, #252]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	4a3e      	ldr	r2, [pc, #248]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b608:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b60c:	6013      	str	r3, [r2, #0]
 800b60e:	4b3c      	ldr	r3, [pc, #240]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	4a3b      	ldr	r2, [pc, #236]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b614:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b618:	6013      	str	r3, [r2, #0]
 800b61a:	4b39      	ldr	r3, [pc, #228]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	4a38      	ldr	r2, [pc, #224]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b624:	6013      	str	r3, [r2, #0]
 800b626:	e029      	b.n	800b67c <HAL_RCC_OscConfig+0x1e4>
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	685b      	ldr	r3, [r3, #4]
 800b62c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800b630:	d112      	bne.n	800b658 <HAL_RCC_OscConfig+0x1c0>
 800b632:	4b33      	ldr	r3, [pc, #204]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	4a32      	ldr	r2, [pc, #200]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b638:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b63c:	6013      	str	r3, [r2, #0]
 800b63e:	4b30      	ldr	r3, [pc, #192]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	4a2f      	ldr	r2, [pc, #188]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b648:	6013      	str	r3, [r2, #0]
 800b64a:	4b2d      	ldr	r3, [pc, #180]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	4a2c      	ldr	r2, [pc, #176]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b650:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b654:	6013      	str	r3, [r2, #0]
 800b656:	e011      	b.n	800b67c <HAL_RCC_OscConfig+0x1e4>
 800b658:	4b29      	ldr	r3, [pc, #164]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	4a28      	ldr	r2, [pc, #160]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b65e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b662:	6013      	str	r3, [r2, #0]
 800b664:	4b26      	ldr	r3, [pc, #152]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	4a25      	ldr	r2, [pc, #148]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b66a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b66e:	6013      	str	r3, [r2, #0]
 800b670:	4b23      	ldr	r3, [pc, #140]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	4a22      	ldr	r2, [pc, #136]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b676:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b67a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	685b      	ldr	r3, [r3, #4]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d013      	beq.n	800b6ac <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b684:	f7fc fbcc 	bl	8007e20 <HAL_GetTick>
 800b688:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b68a:	e008      	b.n	800b69e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800b68c:	f7fc fbc8 	bl	8007e20 <HAL_GetTick>
 800b690:	4602      	mov	r2, r0
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	1ad3      	subs	r3, r2, r3
 800b696:	2b64      	cmp	r3, #100	@ 0x64
 800b698:	d901      	bls.n	800b69e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800b69a:	2303      	movs	r3, #3
 800b69c:	e32e      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b69e:	4b18      	ldr	r3, [pc, #96]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d0f0      	beq.n	800b68c <HAL_RCC_OscConfig+0x1f4>
 800b6aa:	e012      	b.n	800b6d2 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6ac:	f7fc fbb8 	bl	8007e20 <HAL_GetTick>
 800b6b0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b6b2:	e008      	b.n	800b6c6 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800b6b4:	f7fc fbb4 	bl	8007e20 <HAL_GetTick>
 800b6b8:	4602      	mov	r2, r0
 800b6ba:	697b      	ldr	r3, [r7, #20]
 800b6bc:	1ad3      	subs	r3, r2, r3
 800b6be:	2b64      	cmp	r3, #100	@ 0x64
 800b6c0:	d901      	bls.n	800b6c6 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800b6c2:	2303      	movs	r3, #3
 800b6c4:	e31a      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b6c6:	4b0e      	ldr	r3, [pc, #56]	@ (800b700 <HAL_RCC_OscConfig+0x268>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d1f0      	bne.n	800b6b4 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f003 0302 	and.w	r3, r3, #2
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	f000 809a 	beq.w	800b814 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800b6e0:	69fb      	ldr	r3, [r7, #28]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d005      	beq.n	800b6f2 <HAL_RCC_OscConfig+0x25a>
 800b6e6:	69fb      	ldr	r3, [r7, #28]
 800b6e8:	2b18      	cmp	r3, #24
 800b6ea:	d149      	bne.n	800b780 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 800b6ec:	69bb      	ldr	r3, [r7, #24]
 800b6ee:	2b01      	cmp	r3, #1
 800b6f0:	d146      	bne.n	800b780 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	68db      	ldr	r3, [r3, #12]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d104      	bne.n	800b704 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	e2fe      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
 800b6fe:	bf00      	nop
 800b700:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b704:	69fb      	ldr	r3, [r7, #28]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d11c      	bne.n	800b744 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800b70a:	4b9a      	ldr	r3, [pc, #616]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	f003 0218 	and.w	r2, r3, #24
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	691b      	ldr	r3, [r3, #16]
 800b716:	429a      	cmp	r2, r3
 800b718:	d014      	beq.n	800b744 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800b71a:	4b96      	ldr	r3, [pc, #600]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f023 0218 	bic.w	r2, r3, #24
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	691b      	ldr	r3, [r3, #16]
 800b726:	4993      	ldr	r1, [pc, #588]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b728:	4313      	orrs	r3, r2
 800b72a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 800b72c:	f000 fdd0 	bl	800c2d0 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b730:	4b91      	ldr	r3, [pc, #580]	@ (800b978 <HAL_RCC_OscConfig+0x4e0>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	4618      	mov	r0, r3
 800b736:	f7fc fae9 	bl	8007d0c <HAL_InitTick>
 800b73a:	4603      	mov	r3, r0
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d001      	beq.n	800b744 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 800b740:	2301      	movs	r3, #1
 800b742:	e2db      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b744:	f7fc fb6c 	bl	8007e20 <HAL_GetTick>
 800b748:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b74a:	e008      	b.n	800b75e <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800b74c:	f7fc fb68 	bl	8007e20 <HAL_GetTick>
 800b750:	4602      	mov	r2, r0
 800b752:	697b      	ldr	r3, [r7, #20]
 800b754:	1ad3      	subs	r3, r2, r3
 800b756:	2b02      	cmp	r3, #2
 800b758:	d901      	bls.n	800b75e <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800b75a:	2303      	movs	r3, #3
 800b75c:	e2ce      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b75e:	4b85      	ldr	r3, [pc, #532]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	f003 0302 	and.w	r3, r3, #2
 800b766:	2b00      	cmp	r3, #0
 800b768:	d0f0      	beq.n	800b74c <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800b76a:	4b82      	ldr	r3, [pc, #520]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b76c:	691b      	ldr	r3, [r3, #16]
 800b76e:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	695b      	ldr	r3, [r3, #20]
 800b776:	041b      	lsls	r3, r3, #16
 800b778:	497e      	ldr	r1, [pc, #504]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b77a:	4313      	orrs	r3, r2
 800b77c:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800b77e:	e049      	b.n	800b814 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	68db      	ldr	r3, [r3, #12]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d02c      	beq.n	800b7e2 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800b788:	4b7a      	ldr	r3, [pc, #488]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f023 0218 	bic.w	r2, r3, #24
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	691b      	ldr	r3, [r3, #16]
 800b794:	4977      	ldr	r1, [pc, #476]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b796:	4313      	orrs	r3, r2
 800b798:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 800b79a:	4b76      	ldr	r3, [pc, #472]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	4a75      	ldr	r2, [pc, #468]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b7a0:	f043 0301 	orr.w	r3, r3, #1
 800b7a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7a6:	f7fc fb3b 	bl	8007e20 <HAL_GetTick>
 800b7aa:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b7ac:	e008      	b.n	800b7c0 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800b7ae:	f7fc fb37 	bl	8007e20 <HAL_GetTick>
 800b7b2:	4602      	mov	r2, r0
 800b7b4:	697b      	ldr	r3, [r7, #20]
 800b7b6:	1ad3      	subs	r3, r2, r3
 800b7b8:	2b02      	cmp	r3, #2
 800b7ba:	d901      	bls.n	800b7c0 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 800b7bc:	2303      	movs	r3, #3
 800b7be:	e29d      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b7c0:	4b6c      	ldr	r3, [pc, #432]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	f003 0302 	and.w	r3, r3, #2
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d0f0      	beq.n	800b7ae <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800b7cc:	4b69      	ldr	r3, [pc, #420]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b7ce:	691b      	ldr	r3, [r3, #16]
 800b7d0:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	695b      	ldr	r3, [r3, #20]
 800b7d8:	041b      	lsls	r3, r3, #16
 800b7da:	4966      	ldr	r1, [pc, #408]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b7dc:	4313      	orrs	r3, r2
 800b7de:	610b      	str	r3, [r1, #16]
 800b7e0:	e018      	b.n	800b814 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b7e2:	4b64      	ldr	r3, [pc, #400]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	4a63      	ldr	r2, [pc, #396]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b7e8:	f023 0301 	bic.w	r3, r3, #1
 800b7ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7ee:	f7fc fb17 	bl	8007e20 <HAL_GetTick>
 800b7f2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b7f4:	e008      	b.n	800b808 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800b7f6:	f7fc fb13 	bl	8007e20 <HAL_GetTick>
 800b7fa:	4602      	mov	r2, r0
 800b7fc:	697b      	ldr	r3, [r7, #20]
 800b7fe:	1ad3      	subs	r3, r2, r3
 800b800:	2b02      	cmp	r3, #2
 800b802:	d901      	bls.n	800b808 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 800b804:	2303      	movs	r3, #3
 800b806:	e279      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b808:	4b5a      	ldr	r3, [pc, #360]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f003 0302 	and.w	r3, r3, #2
 800b810:	2b00      	cmp	r3, #0
 800b812:	d1f0      	bne.n	800b7f6 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f003 0308 	and.w	r3, r3, #8
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d03c      	beq.n	800b89a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	699b      	ldr	r3, [r3, #24]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d01c      	beq.n	800b862 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b828:	4b52      	ldr	r3, [pc, #328]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b82a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b82e:	4a51      	ldr	r2, [pc, #324]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b830:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b834:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b838:	f7fc faf2 	bl	8007e20 <HAL_GetTick>
 800b83c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800b83e:	e008      	b.n	800b852 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800b840:	f7fc faee 	bl	8007e20 <HAL_GetTick>
 800b844:	4602      	mov	r2, r0
 800b846:	697b      	ldr	r3, [r7, #20]
 800b848:	1ad3      	subs	r3, r2, r3
 800b84a:	2b02      	cmp	r3, #2
 800b84c:	d901      	bls.n	800b852 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 800b84e:	2303      	movs	r3, #3
 800b850:	e254      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800b852:	4b48      	ldr	r3, [pc, #288]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b854:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b858:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d0ef      	beq.n	800b840 <HAL_RCC_OscConfig+0x3a8>
 800b860:	e01b      	b.n	800b89a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b862:	4b44      	ldr	r3, [pc, #272]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b864:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b868:	4a42      	ldr	r2, [pc, #264]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b86a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b86e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b872:	f7fc fad5 	bl	8007e20 <HAL_GetTick>
 800b876:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800b878:	e008      	b.n	800b88c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800b87a:	f7fc fad1 	bl	8007e20 <HAL_GetTick>
 800b87e:	4602      	mov	r2, r0
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	1ad3      	subs	r3, r2, r3
 800b884:	2b02      	cmp	r3, #2
 800b886:	d901      	bls.n	800b88c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800b888:	2303      	movs	r3, #3
 800b88a:	e237      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800b88c:	4b39      	ldr	r3, [pc, #228]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b88e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b892:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b896:	2b00      	cmp	r3, #0
 800b898:	d1ef      	bne.n	800b87a <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	f003 0304 	and.w	r3, r3, #4
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	f000 80d2 	beq.w	800ba4c <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800b8a8:	4b34      	ldr	r3, [pc, #208]	@ (800b97c <HAL_RCC_OscConfig+0x4e4>)
 800b8aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8ac:	f003 0301 	and.w	r3, r3, #1
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d118      	bne.n	800b8e6 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800b8b4:	4b31      	ldr	r3, [pc, #196]	@ (800b97c <HAL_RCC_OscConfig+0x4e4>)
 800b8b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8b8:	4a30      	ldr	r2, [pc, #192]	@ (800b97c <HAL_RCC_OscConfig+0x4e4>)
 800b8ba:	f043 0301 	orr.w	r3, r3, #1
 800b8be:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b8c0:	f7fc faae 	bl	8007e20 <HAL_GetTick>
 800b8c4:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800b8c6:	e008      	b.n	800b8da <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b8c8:	f7fc faaa 	bl	8007e20 <HAL_GetTick>
 800b8cc:	4602      	mov	r2, r0
 800b8ce:	697b      	ldr	r3, [r7, #20]
 800b8d0:	1ad3      	subs	r3, r2, r3
 800b8d2:	2b02      	cmp	r3, #2
 800b8d4:	d901      	bls.n	800b8da <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 800b8d6:	2303      	movs	r3, #3
 800b8d8:	e210      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800b8da:	4b28      	ldr	r3, [pc, #160]	@ (800b97c <HAL_RCC_OscConfig+0x4e4>)
 800b8dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8de:	f003 0301 	and.w	r3, r3, #1
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d0f0      	beq.n	800b8c8 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	689b      	ldr	r3, [r3, #8]
 800b8ea:	2b01      	cmp	r3, #1
 800b8ec:	d108      	bne.n	800b900 <HAL_RCC_OscConfig+0x468>
 800b8ee:	4b21      	ldr	r3, [pc, #132]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b8f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b8f4:	4a1f      	ldr	r2, [pc, #124]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b8f6:	f043 0301 	orr.w	r3, r3, #1
 800b8fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b8fe:	e074      	b.n	800b9ea <HAL_RCC_OscConfig+0x552>
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	689b      	ldr	r3, [r3, #8]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d118      	bne.n	800b93a <HAL_RCC_OscConfig+0x4a2>
 800b908:	4b1a      	ldr	r3, [pc, #104]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b90a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b90e:	4a19      	ldr	r2, [pc, #100]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b910:	f023 0301 	bic.w	r3, r3, #1
 800b914:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b918:	4b16      	ldr	r3, [pc, #88]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b91a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b91e:	4a15      	ldr	r2, [pc, #84]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b920:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b924:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b928:	4b12      	ldr	r3, [pc, #72]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b92a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b92e:	4a11      	ldr	r2, [pc, #68]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b930:	f023 0304 	bic.w	r3, r3, #4
 800b934:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b938:	e057      	b.n	800b9ea <HAL_RCC_OscConfig+0x552>
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	689b      	ldr	r3, [r3, #8]
 800b93e:	2b05      	cmp	r3, #5
 800b940:	d11e      	bne.n	800b980 <HAL_RCC_OscConfig+0x4e8>
 800b942:	4b0c      	ldr	r3, [pc, #48]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b944:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b948:	4a0a      	ldr	r2, [pc, #40]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b94a:	f043 0304 	orr.w	r3, r3, #4
 800b94e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b952:	4b08      	ldr	r3, [pc, #32]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b954:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b958:	4a06      	ldr	r2, [pc, #24]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b95a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b95e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b962:	4b04      	ldr	r3, [pc, #16]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b964:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b968:	4a02      	ldr	r2, [pc, #8]	@ (800b974 <HAL_RCC_OscConfig+0x4dc>)
 800b96a:	f043 0301 	orr.w	r3, r3, #1
 800b96e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b972:	e03a      	b.n	800b9ea <HAL_RCC_OscConfig+0x552>
 800b974:	44020c00 	.word	0x44020c00
 800b978:	200000f8 	.word	0x200000f8
 800b97c:	44020800 	.word	0x44020800
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	689b      	ldr	r3, [r3, #8]
 800b984:	2b85      	cmp	r3, #133	@ 0x85
 800b986:	d118      	bne.n	800b9ba <HAL_RCC_OscConfig+0x522>
 800b988:	4ba2      	ldr	r3, [pc, #648]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800b98a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b98e:	4aa1      	ldr	r2, [pc, #644]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800b990:	f043 0304 	orr.w	r3, r3, #4
 800b994:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b998:	4b9e      	ldr	r3, [pc, #632]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800b99a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b99e:	4a9d      	ldr	r2, [pc, #628]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800b9a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9a4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b9a8:	4b9a      	ldr	r3, [pc, #616]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800b9aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b9ae:	4a99      	ldr	r2, [pc, #612]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800b9b0:	f043 0301 	orr.w	r3, r3, #1
 800b9b4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b9b8:	e017      	b.n	800b9ea <HAL_RCC_OscConfig+0x552>
 800b9ba:	4b96      	ldr	r3, [pc, #600]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800b9bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b9c0:	4a94      	ldr	r2, [pc, #592]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800b9c2:	f023 0301 	bic.w	r3, r3, #1
 800b9c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b9ca:	4b92      	ldr	r3, [pc, #584]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800b9cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b9d0:	4a90      	ldr	r2, [pc, #576]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800b9d2:	f023 0304 	bic.w	r3, r3, #4
 800b9d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b9da:	4b8e      	ldr	r3, [pc, #568]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800b9dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b9e0:	4a8c      	ldr	r2, [pc, #560]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800b9e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b9e6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	689b      	ldr	r3, [r3, #8]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d016      	beq.n	800ba20 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b9f2:	f7fc fa15 	bl	8007e20 <HAL_GetTick>
 800b9f6:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b9f8:	e00a      	b.n	800ba10 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b9fa:	f7fc fa11 	bl	8007e20 <HAL_GetTick>
 800b9fe:	4602      	mov	r2, r0
 800ba00:	697b      	ldr	r3, [r7, #20]
 800ba02:	1ad3      	subs	r3, r2, r3
 800ba04:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ba08:	4293      	cmp	r3, r2
 800ba0a:	d901      	bls.n	800ba10 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 800ba0c:	2303      	movs	r3, #3
 800ba0e:	e175      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ba10:	4b80      	ldr	r3, [pc, #512]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800ba12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ba16:	f003 0302 	and.w	r3, r3, #2
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d0ed      	beq.n	800b9fa <HAL_RCC_OscConfig+0x562>
 800ba1e:	e015      	b.n	800ba4c <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ba20:	f7fc f9fe 	bl	8007e20 <HAL_GetTick>
 800ba24:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ba26:	e00a      	b.n	800ba3e <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba28:	f7fc f9fa 	bl	8007e20 <HAL_GetTick>
 800ba2c:	4602      	mov	r2, r0
 800ba2e:	697b      	ldr	r3, [r7, #20]
 800ba30:	1ad3      	subs	r3, r2, r3
 800ba32:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ba36:	4293      	cmp	r3, r2
 800ba38:	d901      	bls.n	800ba3e <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800ba3a:	2303      	movs	r3, #3
 800ba3c:	e15e      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ba3e:	4b75      	ldr	r3, [pc, #468]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800ba40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ba44:	f003 0302 	and.w	r3, r3, #2
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d1ed      	bne.n	800ba28 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f003 0320 	and.w	r3, r3, #32
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d036      	beq.n	800bac6 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d019      	beq.n	800ba94 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ba60:	4b6c      	ldr	r3, [pc, #432]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	4a6b      	ldr	r2, [pc, #428]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800ba66:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ba6a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ba6c:	f7fc f9d8 	bl	8007e20 <HAL_GetTick>
 800ba70:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800ba72:	e008      	b.n	800ba86 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800ba74:	f7fc f9d4 	bl	8007e20 <HAL_GetTick>
 800ba78:	4602      	mov	r2, r0
 800ba7a:	697b      	ldr	r3, [r7, #20]
 800ba7c:	1ad3      	subs	r3, r2, r3
 800ba7e:	2b02      	cmp	r3, #2
 800ba80:	d901      	bls.n	800ba86 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800ba82:	2303      	movs	r3, #3
 800ba84:	e13a      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800ba86:	4b63      	ldr	r3, [pc, #396]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d0f0      	beq.n	800ba74 <HAL_RCC_OscConfig+0x5dc>
 800ba92:	e018      	b.n	800bac6 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ba94:	4b5f      	ldr	r3, [pc, #380]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	4a5e      	ldr	r2, [pc, #376]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800ba9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ba9e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800baa0:	f7fc f9be 	bl	8007e20 <HAL_GetTick>
 800baa4:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800baa6:	e008      	b.n	800baba <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800baa8:	f7fc f9ba 	bl	8007e20 <HAL_GetTick>
 800baac:	4602      	mov	r2, r0
 800baae:	697b      	ldr	r3, [r7, #20]
 800bab0:	1ad3      	subs	r3, r2, r3
 800bab2:	2b02      	cmp	r3, #2
 800bab4:	d901      	bls.n	800baba <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 800bab6:	2303      	movs	r3, #3
 800bab8:	e120      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800baba:	4b56      	ldr	r3, [pc, #344]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d1f0      	bne.n	800baa8 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baca:	2b00      	cmp	r3, #0
 800bacc:	f000 8115 	beq.w	800bcfa <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800bad0:	69fb      	ldr	r3, [r7, #28]
 800bad2:	2b18      	cmp	r3, #24
 800bad4:	f000 80af 	beq.w	800bc36 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800badc:	2b02      	cmp	r3, #2
 800bade:	f040 8086 	bne.w	800bbee <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800bae2:	4b4c      	ldr	r3, [pc, #304]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	4a4b      	ldr	r2, [pc, #300]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bae8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800baec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800baee:	f7fc f997 	bl	8007e20 <HAL_GetTick>
 800baf2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800baf4:	e008      	b.n	800bb08 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800baf6:	f7fc f993 	bl	8007e20 <HAL_GetTick>
 800bafa:	4602      	mov	r2, r0
 800bafc:	697b      	ldr	r3, [r7, #20]
 800bafe:	1ad3      	subs	r3, r2, r3
 800bb00:	2b02      	cmp	r3, #2
 800bb02:	d901      	bls.n	800bb08 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 800bb04:	2303      	movs	r3, #3
 800bb06:	e0f9      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800bb08:	4b42      	ldr	r3, [pc, #264]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d1f0      	bne.n	800baf6 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 800bb14:	4b3f      	ldr	r3, [pc, #252]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bb16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb18:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800bb1c:	f023 0303 	bic.w	r3, r3, #3
 800bb20:	687a      	ldr	r2, [r7, #4]
 800bb22:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800bb24:	687a      	ldr	r2, [r7, #4]
 800bb26:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800bb28:	0212      	lsls	r2, r2, #8
 800bb2a:	430a      	orrs	r2, r1
 800bb2c:	4939      	ldr	r1, [pc, #228]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bb2e:	4313      	orrs	r3, r2
 800bb30:	628b      	str	r3, [r1, #40]	@ 0x28
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb36:	3b01      	subs	r3, #1
 800bb38:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb40:	3b01      	subs	r3, #1
 800bb42:	025b      	lsls	r3, r3, #9
 800bb44:	b29b      	uxth	r3, r3
 800bb46:	431a      	orrs	r2, r3
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb4c:	3b01      	subs	r3, #1
 800bb4e:	041b      	lsls	r3, r3, #16
 800bb50:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bb54:	431a      	orrs	r2, r3
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb5a:	3b01      	subs	r3, #1
 800bb5c:	061b      	lsls	r3, r3, #24
 800bb5e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bb62:	492c      	ldr	r1, [pc, #176]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bb64:	4313      	orrs	r3, r2
 800bb66:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800bb68:	4b2a      	ldr	r3, [pc, #168]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bb6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb6c:	4a29      	ldr	r2, [pc, #164]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bb6e:	f023 0310 	bic.w	r3, r3, #16
 800bb72:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb78:	4a26      	ldr	r2, [pc, #152]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bb7a:	00db      	lsls	r3, r3, #3
 800bb7c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800bb7e:	4b25      	ldr	r3, [pc, #148]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bb80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb82:	4a24      	ldr	r2, [pc, #144]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bb84:	f043 0310 	orr.w	r3, r3, #16
 800bb88:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800bb8a:	4b22      	ldr	r3, [pc, #136]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bb8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb8e:	f023 020c 	bic.w	r2, r3, #12
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb96:	491f      	ldr	r1, [pc, #124]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bb98:	4313      	orrs	r3, r2
 800bb9a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 800bb9c:	4b1d      	ldr	r3, [pc, #116]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bb9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bba0:	f023 0220 	bic.w	r2, r3, #32
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bba8:	491a      	ldr	r1, [pc, #104]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bbaa:	4313      	orrs	r3, r2
 800bbac:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 800bbae:	4b19      	ldr	r3, [pc, #100]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bbb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbb2:	4a18      	ldr	r2, [pc, #96]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bbb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bbb8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 800bbba:	4b16      	ldr	r3, [pc, #88]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	4a15      	ldr	r2, [pc, #84]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bbc0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bbc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bbc6:	f7fc f92b 	bl	8007e20 <HAL_GetTick>
 800bbca:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800bbcc:	e008      	b.n	800bbe0 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800bbce:	f7fc f927 	bl	8007e20 <HAL_GetTick>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	697b      	ldr	r3, [r7, #20]
 800bbd6:	1ad3      	subs	r3, r2, r3
 800bbd8:	2b02      	cmp	r3, #2
 800bbda:	d901      	bls.n	800bbe0 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 800bbdc:	2303      	movs	r3, #3
 800bbde:	e08d      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800bbe0:	4b0c      	ldr	r3, [pc, #48]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d0f0      	beq.n	800bbce <HAL_RCC_OscConfig+0x736>
 800bbec:	e085      	b.n	800bcfa <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800bbee:	4b09      	ldr	r3, [pc, #36]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	4a08      	ldr	r2, [pc, #32]	@ (800bc14 <HAL_RCC_OscConfig+0x77c>)
 800bbf4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bbf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bbfa:	f7fc f911 	bl	8007e20 <HAL_GetTick>
 800bbfe:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800bc00:	e00a      	b.n	800bc18 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800bc02:	f7fc f90d 	bl	8007e20 <HAL_GetTick>
 800bc06:	4602      	mov	r2, r0
 800bc08:	697b      	ldr	r3, [r7, #20]
 800bc0a:	1ad3      	subs	r3, r2, r3
 800bc0c:	2b02      	cmp	r3, #2
 800bc0e:	d903      	bls.n	800bc18 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 800bc10:	2303      	movs	r3, #3
 800bc12:	e073      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
 800bc14:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800bc18:	4b3a      	ldr	r3, [pc, #232]	@ (800bd04 <HAL_RCC_OscConfig+0x86c>)
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d1ee      	bne.n	800bc02 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800bc24:	4b37      	ldr	r3, [pc, #220]	@ (800bd04 <HAL_RCC_OscConfig+0x86c>)
 800bc26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc28:	4a36      	ldr	r2, [pc, #216]	@ (800bd04 <HAL_RCC_OscConfig+0x86c>)
 800bc2a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800bc2e:	f023 0303 	bic.w	r3, r3, #3
 800bc32:	6293      	str	r3, [r2, #40]	@ 0x28
 800bc34:	e061      	b.n	800bcfa <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800bc36:	4b33      	ldr	r3, [pc, #204]	@ (800bd04 <HAL_RCC_OscConfig+0x86c>)
 800bc38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc3a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800bc3c:	4b31      	ldr	r3, [pc, #196]	@ (800bd04 <HAL_RCC_OscConfig+0x86c>)
 800bc3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc40:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc46:	2b01      	cmp	r3, #1
 800bc48:	d031      	beq.n	800bcae <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800bc4a:	693b      	ldr	r3, [r7, #16]
 800bc4c:	f003 0203 	and.w	r2, r3, #3
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bc54:	429a      	cmp	r2, r3
 800bc56:	d12a      	bne.n	800bcae <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800bc58:	693b      	ldr	r3, [r7, #16]
 800bc5a:	0a1b      	lsrs	r3, r3, #8
 800bc5c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800bc64:	429a      	cmp	r2, r3
 800bc66:	d122      	bne.n	800bcae <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc72:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800bc74:	429a      	cmp	r2, r3
 800bc76:	d11a      	bne.n	800bcae <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	0a5b      	lsrs	r3, r3, #9
 800bc7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc84:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800bc86:	429a      	cmp	r2, r3
 800bc88:	d111      	bne.n	800bcae <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	0c1b      	lsrs	r3, r3, #16
 800bc8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc96:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800bc98:	429a      	cmp	r2, r3
 800bc9a:	d108      	bne.n	800bcae <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	0e1b      	lsrs	r3, r3, #24
 800bca0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bca8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800bcaa:	429a      	cmp	r2, r3
 800bcac:	d001      	beq.n	800bcb2 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 800bcae:	2301      	movs	r3, #1
 800bcb0:	e024      	b.n	800bcfc <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800bcb2:	4b14      	ldr	r3, [pc, #80]	@ (800bd04 <HAL_RCC_OscConfig+0x86c>)
 800bcb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcb6:	08db      	lsrs	r3, r3, #3
 800bcb8:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800bcc0:	429a      	cmp	r2, r3
 800bcc2:	d01a      	beq.n	800bcfa <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800bcc4:	4b0f      	ldr	r3, [pc, #60]	@ (800bd04 <HAL_RCC_OscConfig+0x86c>)
 800bcc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcc8:	4a0e      	ldr	r2, [pc, #56]	@ (800bd04 <HAL_RCC_OscConfig+0x86c>)
 800bcca:	f023 0310 	bic.w	r3, r3, #16
 800bcce:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bcd0:	f7fc f8a6 	bl	8007e20 <HAL_GetTick>
 800bcd4:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 800bcd6:	bf00      	nop
 800bcd8:	f7fc f8a2 	bl	8007e20 <HAL_GetTick>
 800bcdc:	4602      	mov	r2, r0
 800bcde:	697b      	ldr	r3, [r7, #20]
 800bce0:	4293      	cmp	r3, r2
 800bce2:	d0f9      	beq.n	800bcd8 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bce8:	4a06      	ldr	r2, [pc, #24]	@ (800bd04 <HAL_RCC_OscConfig+0x86c>)
 800bcea:	00db      	lsls	r3, r3, #3
 800bcec:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800bcee:	4b05      	ldr	r3, [pc, #20]	@ (800bd04 <HAL_RCC_OscConfig+0x86c>)
 800bcf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcf2:	4a04      	ldr	r2, [pc, #16]	@ (800bd04 <HAL_RCC_OscConfig+0x86c>)
 800bcf4:	f043 0310 	orr.w	r3, r3, #16
 800bcf8:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 800bcfa:	2300      	movs	r3, #0
}
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	3720      	adds	r7, #32
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}
 800bd04:	44020c00 	.word	0x44020c00

0800bd08 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b084      	sub	sp, #16
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
 800bd10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d101      	bne.n	800bd1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bd18:	2301      	movs	r3, #1
 800bd1a:	e19e      	b.n	800c05a <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bd1c:	4b83      	ldr	r3, [pc, #524]	@ (800bf2c <HAL_RCC_ClockConfig+0x224>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f003 030f 	and.w	r3, r3, #15
 800bd24:	683a      	ldr	r2, [r7, #0]
 800bd26:	429a      	cmp	r2, r3
 800bd28:	d910      	bls.n	800bd4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bd2a:	4b80      	ldr	r3, [pc, #512]	@ (800bf2c <HAL_RCC_ClockConfig+0x224>)
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	f023 020f 	bic.w	r2, r3, #15
 800bd32:	497e      	ldr	r1, [pc, #504]	@ (800bf2c <HAL_RCC_ClockConfig+0x224>)
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	4313      	orrs	r3, r2
 800bd38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bd3a:	4b7c      	ldr	r3, [pc, #496]	@ (800bf2c <HAL_RCC_ClockConfig+0x224>)
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f003 030f 	and.w	r3, r3, #15
 800bd42:	683a      	ldr	r2, [r7, #0]
 800bd44:	429a      	cmp	r2, r3
 800bd46:	d001      	beq.n	800bd4c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800bd48:	2301      	movs	r3, #1
 800bd4a:	e186      	b.n	800c05a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	f003 0310 	and.w	r3, r3, #16
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d012      	beq.n	800bd7e <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	695a      	ldr	r2, [r3, #20]
 800bd5c:	4b74      	ldr	r3, [pc, #464]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800bd5e:	6a1b      	ldr	r3, [r3, #32]
 800bd60:	0a1b      	lsrs	r3, r3, #8
 800bd62:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bd66:	429a      	cmp	r2, r3
 800bd68:	d909      	bls.n	800bd7e <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800bd6a:	4b71      	ldr	r3, [pc, #452]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800bd6c:	6a1b      	ldr	r3, [r3, #32]
 800bd6e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	695b      	ldr	r3, [r3, #20]
 800bd76:	021b      	lsls	r3, r3, #8
 800bd78:	496d      	ldr	r1, [pc, #436]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800bd7a:	4313      	orrs	r3, r2
 800bd7c:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	f003 0308 	and.w	r3, r3, #8
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d012      	beq.n	800bdb0 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	691a      	ldr	r2, [r3, #16]
 800bd8e:	4b68      	ldr	r3, [pc, #416]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800bd90:	6a1b      	ldr	r3, [r3, #32]
 800bd92:	091b      	lsrs	r3, r3, #4
 800bd94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bd98:	429a      	cmp	r2, r3
 800bd9a:	d909      	bls.n	800bdb0 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800bd9c:	4b64      	ldr	r3, [pc, #400]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800bd9e:	6a1b      	ldr	r3, [r3, #32]
 800bda0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	691b      	ldr	r3, [r3, #16]
 800bda8:	011b      	lsls	r3, r3, #4
 800bdaa:	4961      	ldr	r1, [pc, #388]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800bdac:	4313      	orrs	r3, r2
 800bdae:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	f003 0304 	and.w	r3, r3, #4
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d010      	beq.n	800bdde <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	68da      	ldr	r2, [r3, #12]
 800bdc0:	4b5b      	ldr	r3, [pc, #364]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800bdc2:	6a1b      	ldr	r3, [r3, #32]
 800bdc4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bdc8:	429a      	cmp	r2, r3
 800bdca:	d908      	bls.n	800bdde <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800bdcc:	4b58      	ldr	r3, [pc, #352]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800bdce:	6a1b      	ldr	r3, [r3, #32]
 800bdd0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	68db      	ldr	r3, [r3, #12]
 800bdd8:	4955      	ldr	r1, [pc, #340]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800bdda:	4313      	orrs	r3, r2
 800bddc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	f003 0302 	and.w	r3, r3, #2
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d010      	beq.n	800be0c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	689a      	ldr	r2, [r3, #8]
 800bdee:	4b50      	ldr	r3, [pc, #320]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800bdf0:	6a1b      	ldr	r3, [r3, #32]
 800bdf2:	f003 030f 	and.w	r3, r3, #15
 800bdf6:	429a      	cmp	r2, r3
 800bdf8:	d908      	bls.n	800be0c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800bdfa:	4b4d      	ldr	r3, [pc, #308]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800bdfc:	6a1b      	ldr	r3, [r3, #32]
 800bdfe:	f023 020f 	bic.w	r2, r3, #15
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	689b      	ldr	r3, [r3, #8]
 800be06:	494a      	ldr	r1, [pc, #296]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800be08:	4313      	orrs	r3, r2
 800be0a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	f003 0301 	and.w	r3, r3, #1
 800be14:	2b00      	cmp	r3, #0
 800be16:	f000 8093 	beq.w	800bf40 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	685b      	ldr	r3, [r3, #4]
 800be1e:	2b03      	cmp	r3, #3
 800be20:	d107      	bne.n	800be32 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800be22:	4b43      	ldr	r3, [pc, #268]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d121      	bne.n	800be72 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800be2e:	2301      	movs	r3, #1
 800be30:	e113      	b.n	800c05a <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	685b      	ldr	r3, [r3, #4]
 800be36:	2b02      	cmp	r3, #2
 800be38:	d107      	bne.n	800be4a <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800be3a:	4b3d      	ldr	r3, [pc, #244]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800be42:	2b00      	cmp	r3, #0
 800be44:	d115      	bne.n	800be72 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800be46:	2301      	movs	r3, #1
 800be48:	e107      	b.n	800c05a <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	685b      	ldr	r3, [r3, #4]
 800be4e:	2b01      	cmp	r3, #1
 800be50:	d107      	bne.n	800be62 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800be52:	4b37      	ldr	r3, [pc, #220]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d109      	bne.n	800be72 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800be5e:	2301      	movs	r3, #1
 800be60:	e0fb      	b.n	800c05a <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800be62:	4b33      	ldr	r3, [pc, #204]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	f003 0302 	and.w	r3, r3, #2
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d101      	bne.n	800be72 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800be6e:	2301      	movs	r3, #1
 800be70:	e0f3      	b.n	800c05a <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800be72:	4b2f      	ldr	r3, [pc, #188]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800be74:	69db      	ldr	r3, [r3, #28]
 800be76:	f023 0203 	bic.w	r2, r3, #3
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	685b      	ldr	r3, [r3, #4]
 800be7e:	492c      	ldr	r1, [pc, #176]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800be80:	4313      	orrs	r3, r2
 800be82:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800be84:	f7fb ffcc 	bl	8007e20 <HAL_GetTick>
 800be88:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	685b      	ldr	r3, [r3, #4]
 800be8e:	2b03      	cmp	r3, #3
 800be90:	d112      	bne.n	800beb8 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800be92:	e00a      	b.n	800beaa <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800be94:	f7fb ffc4 	bl	8007e20 <HAL_GetTick>
 800be98:	4602      	mov	r2, r0
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	1ad3      	subs	r3, r2, r3
 800be9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bea2:	4293      	cmp	r3, r2
 800bea4:	d901      	bls.n	800beaa <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800bea6:	2303      	movs	r3, #3
 800bea8:	e0d7      	b.n	800c05a <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800beaa:	4b21      	ldr	r3, [pc, #132]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800beac:	69db      	ldr	r3, [r3, #28]
 800beae:	f003 0318 	and.w	r3, r3, #24
 800beb2:	2b18      	cmp	r3, #24
 800beb4:	d1ee      	bne.n	800be94 <HAL_RCC_ClockConfig+0x18c>
 800beb6:	e043      	b.n	800bf40 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	685b      	ldr	r3, [r3, #4]
 800bebc:	2b02      	cmp	r3, #2
 800bebe:	d112      	bne.n	800bee6 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800bec0:	e00a      	b.n	800bed8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800bec2:	f7fb ffad 	bl	8007e20 <HAL_GetTick>
 800bec6:	4602      	mov	r2, r0
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	1ad3      	subs	r3, r2, r3
 800becc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bed0:	4293      	cmp	r3, r2
 800bed2:	d901      	bls.n	800bed8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800bed4:	2303      	movs	r3, #3
 800bed6:	e0c0      	b.n	800c05a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800bed8:	4b15      	ldr	r3, [pc, #84]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800beda:	69db      	ldr	r3, [r3, #28]
 800bedc:	f003 0318 	and.w	r3, r3, #24
 800bee0:	2b10      	cmp	r3, #16
 800bee2:	d1ee      	bne.n	800bec2 <HAL_RCC_ClockConfig+0x1ba>
 800bee4:	e02c      	b.n	800bf40 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	685b      	ldr	r3, [r3, #4]
 800beea:	2b01      	cmp	r3, #1
 800beec:	d122      	bne.n	800bf34 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800beee:	e00a      	b.n	800bf06 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800bef0:	f7fb ff96 	bl	8007e20 <HAL_GetTick>
 800bef4:	4602      	mov	r2, r0
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	1ad3      	subs	r3, r2, r3
 800befa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800befe:	4293      	cmp	r3, r2
 800bf00:	d901      	bls.n	800bf06 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800bf02:	2303      	movs	r3, #3
 800bf04:	e0a9      	b.n	800c05a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800bf06:	4b0a      	ldr	r3, [pc, #40]	@ (800bf30 <HAL_RCC_ClockConfig+0x228>)
 800bf08:	69db      	ldr	r3, [r3, #28]
 800bf0a:	f003 0318 	and.w	r3, r3, #24
 800bf0e:	2b08      	cmp	r3, #8
 800bf10:	d1ee      	bne.n	800bef0 <HAL_RCC_ClockConfig+0x1e8>
 800bf12:	e015      	b.n	800bf40 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800bf14:	f7fb ff84 	bl	8007e20 <HAL_GetTick>
 800bf18:	4602      	mov	r2, r0
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	1ad3      	subs	r3, r2, r3
 800bf1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bf22:	4293      	cmp	r3, r2
 800bf24:	d906      	bls.n	800bf34 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800bf26:	2303      	movs	r3, #3
 800bf28:	e097      	b.n	800c05a <HAL_RCC_ClockConfig+0x352>
 800bf2a:	bf00      	nop
 800bf2c:	40022000 	.word	0x40022000
 800bf30:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800bf34:	4b4b      	ldr	r3, [pc, #300]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800bf36:	69db      	ldr	r3, [r3, #28]
 800bf38:	f003 0318 	and.w	r3, r3, #24
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d1e9      	bne.n	800bf14 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	f003 0302 	and.w	r3, r3, #2
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d010      	beq.n	800bf6e <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	689a      	ldr	r2, [r3, #8]
 800bf50:	4b44      	ldr	r3, [pc, #272]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800bf52:	6a1b      	ldr	r3, [r3, #32]
 800bf54:	f003 030f 	and.w	r3, r3, #15
 800bf58:	429a      	cmp	r2, r3
 800bf5a:	d208      	bcs.n	800bf6e <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800bf5c:	4b41      	ldr	r3, [pc, #260]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800bf5e:	6a1b      	ldr	r3, [r3, #32]
 800bf60:	f023 020f 	bic.w	r2, r3, #15
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	689b      	ldr	r3, [r3, #8]
 800bf68:	493e      	ldr	r1, [pc, #248]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800bf6a:	4313      	orrs	r3, r2
 800bf6c:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bf6e:	4b3e      	ldr	r3, [pc, #248]	@ (800c068 <HAL_RCC_ClockConfig+0x360>)
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	f003 030f 	and.w	r3, r3, #15
 800bf76:	683a      	ldr	r2, [r7, #0]
 800bf78:	429a      	cmp	r2, r3
 800bf7a:	d210      	bcs.n	800bf9e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bf7c:	4b3a      	ldr	r3, [pc, #232]	@ (800c068 <HAL_RCC_ClockConfig+0x360>)
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	f023 020f 	bic.w	r2, r3, #15
 800bf84:	4938      	ldr	r1, [pc, #224]	@ (800c068 <HAL_RCC_ClockConfig+0x360>)
 800bf86:	683b      	ldr	r3, [r7, #0]
 800bf88:	4313      	orrs	r3, r2
 800bf8a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bf8c:	4b36      	ldr	r3, [pc, #216]	@ (800c068 <HAL_RCC_ClockConfig+0x360>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	f003 030f 	and.w	r3, r3, #15
 800bf94:	683a      	ldr	r2, [r7, #0]
 800bf96:	429a      	cmp	r2, r3
 800bf98:	d001      	beq.n	800bf9e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	e05d      	b.n	800c05a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	f003 0304 	and.w	r3, r3, #4
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d010      	beq.n	800bfcc <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	68da      	ldr	r2, [r3, #12]
 800bfae:	4b2d      	ldr	r3, [pc, #180]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800bfb0:	6a1b      	ldr	r3, [r3, #32]
 800bfb2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bfb6:	429a      	cmp	r2, r3
 800bfb8:	d208      	bcs.n	800bfcc <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800bfba:	4b2a      	ldr	r3, [pc, #168]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800bfbc:	6a1b      	ldr	r3, [r3, #32]
 800bfbe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	68db      	ldr	r3, [r3, #12]
 800bfc6:	4927      	ldr	r1, [pc, #156]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800bfc8:	4313      	orrs	r3, r2
 800bfca:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	f003 0308 	and.w	r3, r3, #8
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d012      	beq.n	800bffe <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	691a      	ldr	r2, [r3, #16]
 800bfdc:	4b21      	ldr	r3, [pc, #132]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800bfde:	6a1b      	ldr	r3, [r3, #32]
 800bfe0:	091b      	lsrs	r3, r3, #4
 800bfe2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bfe6:	429a      	cmp	r2, r3
 800bfe8:	d209      	bcs.n	800bffe <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800bfea:	4b1e      	ldr	r3, [pc, #120]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800bfec:	6a1b      	ldr	r3, [r3, #32]
 800bfee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	691b      	ldr	r3, [r3, #16]
 800bff6:	011b      	lsls	r3, r3, #4
 800bff8:	491a      	ldr	r1, [pc, #104]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800bffa:	4313      	orrs	r3, r2
 800bffc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	f003 0310 	and.w	r3, r3, #16
 800c006:	2b00      	cmp	r3, #0
 800c008:	d012      	beq.n	800c030 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	695a      	ldr	r2, [r3, #20]
 800c00e:	4b15      	ldr	r3, [pc, #84]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800c010:	6a1b      	ldr	r3, [r3, #32]
 800c012:	0a1b      	lsrs	r3, r3, #8
 800c014:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c018:	429a      	cmp	r2, r3
 800c01a:	d209      	bcs.n	800c030 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800c01c:	4b11      	ldr	r3, [pc, #68]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800c01e:	6a1b      	ldr	r3, [r3, #32]
 800c020:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	695b      	ldr	r3, [r3, #20]
 800c028:	021b      	lsls	r3, r3, #8
 800c02a:	490e      	ldr	r1, [pc, #56]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800c02c:	4313      	orrs	r3, r2
 800c02e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800c030:	f000 f822 	bl	800c078 <HAL_RCC_GetSysClockFreq>
 800c034:	4602      	mov	r2, r0
 800c036:	4b0b      	ldr	r3, [pc, #44]	@ (800c064 <HAL_RCC_ClockConfig+0x35c>)
 800c038:	6a1b      	ldr	r3, [r3, #32]
 800c03a:	f003 030f 	and.w	r3, r3, #15
 800c03e:	490b      	ldr	r1, [pc, #44]	@ (800c06c <HAL_RCC_ClockConfig+0x364>)
 800c040:	5ccb      	ldrb	r3, [r1, r3]
 800c042:	fa22 f303 	lsr.w	r3, r2, r3
 800c046:	4a0a      	ldr	r2, [pc, #40]	@ (800c070 <HAL_RCC_ClockConfig+0x368>)
 800c048:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800c04a:	4b0a      	ldr	r3, [pc, #40]	@ (800c074 <HAL_RCC_ClockConfig+0x36c>)
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	4618      	mov	r0, r3
 800c050:	f7fb fe5c 	bl	8007d0c <HAL_InitTick>
 800c054:	4603      	mov	r3, r0
 800c056:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 800c058:	7afb      	ldrb	r3, [r7, #11]
}
 800c05a:	4618      	mov	r0, r3
 800c05c:	3710      	adds	r7, #16
 800c05e:	46bd      	mov	sp, r7
 800c060:	bd80      	pop	{r7, pc}
 800c062:	bf00      	nop
 800c064:	44020c00 	.word	0x44020c00
 800c068:	40022000 	.word	0x40022000
 800c06c:	08019db0 	.word	0x08019db0
 800c070:	20000000 	.word	0x20000000
 800c074:	200000f8 	.word	0x200000f8

0800c078 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c078:	b480      	push	{r7}
 800c07a:	b089      	sub	sp, #36	@ 0x24
 800c07c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800c07e:	4b8c      	ldr	r3, [pc, #560]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c080:	69db      	ldr	r3, [r3, #28]
 800c082:	f003 0318 	and.w	r3, r3, #24
 800c086:	2b08      	cmp	r3, #8
 800c088:	d102      	bne.n	800c090 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800c08a:	4b8a      	ldr	r3, [pc, #552]	@ (800c2b4 <HAL_RCC_GetSysClockFreq+0x23c>)
 800c08c:	61fb      	str	r3, [r7, #28]
 800c08e:	e107      	b.n	800c2a0 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c090:	4b87      	ldr	r3, [pc, #540]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c092:	69db      	ldr	r3, [r3, #28]
 800c094:	f003 0318 	and.w	r3, r3, #24
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d112      	bne.n	800c0c2 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800c09c:	4b84      	ldr	r3, [pc, #528]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	f003 0320 	and.w	r3, r3, #32
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d009      	beq.n	800c0bc <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c0a8:	4b81      	ldr	r3, [pc, #516]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	08db      	lsrs	r3, r3, #3
 800c0ae:	f003 0303 	and.w	r3, r3, #3
 800c0b2:	4a81      	ldr	r2, [pc, #516]	@ (800c2b8 <HAL_RCC_GetSysClockFreq+0x240>)
 800c0b4:	fa22 f303 	lsr.w	r3, r2, r3
 800c0b8:	61fb      	str	r3, [r7, #28]
 800c0ba:	e0f1      	b.n	800c2a0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 800c0bc:	4b7e      	ldr	r3, [pc, #504]	@ (800c2b8 <HAL_RCC_GetSysClockFreq+0x240>)
 800c0be:	61fb      	str	r3, [r7, #28]
 800c0c0:	e0ee      	b.n	800c2a0 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800c0c2:	4b7b      	ldr	r3, [pc, #492]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c0c4:	69db      	ldr	r3, [r3, #28]
 800c0c6:	f003 0318 	and.w	r3, r3, #24
 800c0ca:	2b10      	cmp	r3, #16
 800c0cc:	d102      	bne.n	800c0d4 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c0ce:	4b7b      	ldr	r3, [pc, #492]	@ (800c2bc <HAL_RCC_GetSysClockFreq+0x244>)
 800c0d0:	61fb      	str	r3, [r7, #28]
 800c0d2:	e0e5      	b.n	800c2a0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c0d4:	4b76      	ldr	r3, [pc, #472]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c0d6:	69db      	ldr	r3, [r3, #28]
 800c0d8:	f003 0318 	and.w	r3, r3, #24
 800c0dc:	2b18      	cmp	r3, #24
 800c0de:	f040 80dd 	bne.w	800c29c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800c0e2:	4b73      	ldr	r3, [pc, #460]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c0e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0e6:	f003 0303 	and.w	r3, r3, #3
 800c0ea:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800c0ec:	4b70      	ldr	r3, [pc, #448]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c0ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0f0:	0a1b      	lsrs	r3, r3, #8
 800c0f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c0f6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800c0f8:	4b6d      	ldr	r3, [pc, #436]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c0fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0fc:	091b      	lsrs	r3, r3, #4
 800c0fe:	f003 0301 	and.w	r3, r3, #1
 800c102:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800c104:	4b6a      	ldr	r3, [pc, #424]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 800c108:	08db      	lsrs	r3, r3, #3
 800c10a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800c10e:	68fa      	ldr	r2, [r7, #12]
 800c110:	fb02 f303 	mul.w	r3, r2, r3
 800c114:	ee07 3a90 	vmov	s15, r3
 800c118:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c11c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800c120:	693b      	ldr	r3, [r7, #16]
 800c122:	2b00      	cmp	r3, #0
 800c124:	f000 80b7 	beq.w	800c296 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 800c128:	697b      	ldr	r3, [r7, #20]
 800c12a:	2b01      	cmp	r3, #1
 800c12c:	d003      	beq.n	800c136 <HAL_RCC_GetSysClockFreq+0xbe>
 800c12e:	697b      	ldr	r3, [r7, #20]
 800c130:	2b03      	cmp	r3, #3
 800c132:	d056      	beq.n	800c1e2 <HAL_RCC_GetSysClockFreq+0x16a>
 800c134:	e077      	b.n	800c226 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800c136:	4b5e      	ldr	r3, [pc, #376]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f003 0320 	and.w	r3, r3, #32
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d02d      	beq.n	800c19e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c142:	4b5b      	ldr	r3, [pc, #364]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	08db      	lsrs	r3, r3, #3
 800c148:	f003 0303 	and.w	r3, r3, #3
 800c14c:	4a5a      	ldr	r2, [pc, #360]	@ (800c2b8 <HAL_RCC_GetSysClockFreq+0x240>)
 800c14e:	fa22 f303 	lsr.w	r3, r2, r3
 800c152:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	ee07 3a90 	vmov	s15, r3
 800c15a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c15e:	693b      	ldr	r3, [r7, #16]
 800c160:	ee07 3a90 	vmov	s15, r3
 800c164:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c168:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c16c:	4b50      	ldr	r3, [pc, #320]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c16e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c170:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c174:	ee07 3a90 	vmov	s15, r3
 800c178:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800c17c:	ed97 6a02 	vldr	s12, [r7, #8]
 800c180:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 800c2c0 <HAL_RCC_GetSysClockFreq+0x248>
 800c184:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c188:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800c18c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c190:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c194:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c198:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800c19c:	e065      	b.n	800c26a <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c19e:	693b      	ldr	r3, [r7, #16]
 800c1a0:	ee07 3a90 	vmov	s15, r3
 800c1a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1a8:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800c2c4 <HAL_RCC_GetSysClockFreq+0x24c>
 800c1ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c1b0:	4b3f      	ldr	r3, [pc, #252]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c1b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1b8:	ee07 3a90 	vmov	s15, r3
 800c1bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800c1c0:	ed97 6a02 	vldr	s12, [r7, #8]
 800c1c4:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800c2c0 <HAL_RCC_GetSysClockFreq+0x248>
 800c1c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c1cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800c1d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c1d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c1d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1dc:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800c1e0:	e043      	b.n	800c26a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c1e2:	693b      	ldr	r3, [r7, #16]
 800c1e4:	ee07 3a90 	vmov	s15, r3
 800c1e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1ec:	eddf 6a36 	vldr	s13, [pc, #216]	@ 800c2c8 <HAL_RCC_GetSysClockFreq+0x250>
 800c1f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c1f4:	4b2e      	ldr	r3, [pc, #184]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c1f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1fc:	ee07 3a90 	vmov	s15, r3
 800c200:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800c204:	ed97 6a02 	vldr	s12, [r7, #8]
 800c208:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 800c2c0 <HAL_RCC_GetSysClockFreq+0x248>
 800c20c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c210:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800c214:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c218:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c21c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c220:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 800c224:	e021      	b.n	800c26a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c226:	693b      	ldr	r3, [r7, #16]
 800c228:	ee07 3a90 	vmov	s15, r3
 800c22c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c230:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800c2cc <HAL_RCC_GetSysClockFreq+0x254>
 800c234:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c238:	4b1d      	ldr	r3, [pc, #116]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c23a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c23c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c240:	ee07 3a90 	vmov	s15, r3
 800c244:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800c248:	ed97 6a02 	vldr	s12, [r7, #8]
 800c24c:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800c2c0 <HAL_RCC_GetSysClockFreq+0x248>
 800c250:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c254:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800c258:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c25c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800c260:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c264:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800c268:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800c26a:	4b11      	ldr	r3, [pc, #68]	@ (800c2b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800c26c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c26e:	0a5b      	lsrs	r3, r3, #9
 800c270:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c274:	3301      	adds	r3, #1
 800c276:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	ee07 3a90 	vmov	s15, r3
 800c27e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c282:	edd7 6a06 	vldr	s13, [r7, #24]
 800c286:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c28a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c28e:	ee17 3a90 	vmov	r3, s15
 800c292:	61fb      	str	r3, [r7, #28]
 800c294:	e004      	b.n	800c2a0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800c296:	2300      	movs	r3, #0
 800c298:	61fb      	str	r3, [r7, #28]
 800c29a:	e001      	b.n	800c2a0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800c29c:	4b06      	ldr	r3, [pc, #24]	@ (800c2b8 <HAL_RCC_GetSysClockFreq+0x240>)
 800c29e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 800c2a0:	69fb      	ldr	r3, [r7, #28]
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	3724      	adds	r7, #36	@ 0x24
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ac:	4770      	bx	lr
 800c2ae:	bf00      	nop
 800c2b0:	44020c00 	.word	0x44020c00
 800c2b4:	003d0900 	.word	0x003d0900
 800c2b8:	03d09000 	.word	0x03d09000
 800c2bc:	017d7840 	.word	0x017d7840
 800c2c0:	46000000 	.word	0x46000000
 800c2c4:	4c742400 	.word	0x4c742400
 800c2c8:	4bbebc20 	.word	0x4bbebc20
 800c2cc:	4a742400 	.word	0x4a742400

0800c2d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800c2d4:	f7ff fed0 	bl	800c078 <HAL_RCC_GetSysClockFreq>
 800c2d8:	4602      	mov	r2, r0
 800c2da:	4b08      	ldr	r3, [pc, #32]	@ (800c2fc <HAL_RCC_GetHCLKFreq+0x2c>)
 800c2dc:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800c2de:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800c2e2:	4907      	ldr	r1, [pc, #28]	@ (800c300 <HAL_RCC_GetHCLKFreq+0x30>)
 800c2e4:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800c2e6:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800c2ea:	fa22 f303 	lsr.w	r3, r2, r3
 800c2ee:	4a05      	ldr	r2, [pc, #20]	@ (800c304 <HAL_RCC_GetHCLKFreq+0x34>)
 800c2f0:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800c2f2:	4b04      	ldr	r3, [pc, #16]	@ (800c304 <HAL_RCC_GetHCLKFreq+0x34>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	bd80      	pop	{r7, pc}
 800c2fa:	bf00      	nop
 800c2fc:	44020c00 	.word	0x44020c00
 800c300:	08019db0 	.word	0x08019db0
 800c304:	20000000 	.word	0x20000000

0800c308 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800c30c:	f7ff ffe0 	bl	800c2d0 <HAL_RCC_GetHCLKFreq>
 800c310:	4602      	mov	r2, r0
 800c312:	4b06      	ldr	r3, [pc, #24]	@ (800c32c <HAL_RCC_GetPCLK1Freq+0x24>)
 800c314:	6a1b      	ldr	r3, [r3, #32]
 800c316:	091b      	lsrs	r3, r3, #4
 800c318:	f003 0307 	and.w	r3, r3, #7
 800c31c:	4904      	ldr	r1, [pc, #16]	@ (800c330 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c31e:	5ccb      	ldrb	r3, [r1, r3]
 800c320:	f003 031f 	and.w	r3, r3, #31
 800c324:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c328:	4618      	mov	r0, r3
 800c32a:	bd80      	pop	{r7, pc}
 800c32c:	44020c00 	.word	0x44020c00
 800c330:	08019dc0 	.word	0x08019dc0

0800c334 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c334:	b580      	push	{r7, lr}
 800c336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 800c338:	f7ff ffca 	bl	800c2d0 <HAL_RCC_GetHCLKFreq>
 800c33c:	4602      	mov	r2, r0
 800c33e:	4b06      	ldr	r3, [pc, #24]	@ (800c358 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c340:	6a1b      	ldr	r3, [r3, #32]
 800c342:	0a1b      	lsrs	r3, r3, #8
 800c344:	f003 0307 	and.w	r3, r3, #7
 800c348:	4904      	ldr	r1, [pc, #16]	@ (800c35c <HAL_RCC_GetPCLK2Freq+0x28>)
 800c34a:	5ccb      	ldrb	r3, [r1, r3]
 800c34c:	f003 031f 	and.w	r3, r3, #31
 800c350:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c354:	4618      	mov	r0, r3
 800c356:	bd80      	pop	{r7, pc}
 800c358:	44020c00 	.word	0x44020c00
 800c35c:	08019dc0 	.word	0x08019dc0

0800c360 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800c360:	b580      	push	{r7, lr}
 800c362:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 800c364:	f7ff ffb4 	bl	800c2d0 <HAL_RCC_GetHCLKFreq>
 800c368:	4602      	mov	r2, r0
 800c36a:	4b06      	ldr	r3, [pc, #24]	@ (800c384 <HAL_RCC_GetPCLK3Freq+0x24>)
 800c36c:	6a1b      	ldr	r3, [r3, #32]
 800c36e:	0b1b      	lsrs	r3, r3, #12
 800c370:	f003 0307 	and.w	r3, r3, #7
 800c374:	4904      	ldr	r1, [pc, #16]	@ (800c388 <HAL_RCC_GetPCLK3Freq+0x28>)
 800c376:	5ccb      	ldrb	r3, [r1, r3]
 800c378:	f003 031f 	and.w	r3, r3, #31
 800c37c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c380:	4618      	mov	r0, r3
 800c382:	bd80      	pop	{r7, pc}
 800c384:	44020c00 	.word	0x44020c00
 800c388:	08019dc0 	.word	0x08019dc0

0800c38c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800c38c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c390:	b0d8      	sub	sp, #352	@ 0x160
 800c392:	af00      	add	r7, sp, #0
 800c394:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c398:	2300      	movs	r3, #0
 800c39a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c39e:	2300      	movs	r3, #0
 800c3a0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c3a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ac:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 800c3b0:	2500      	movs	r5, #0
 800c3b2:	ea54 0305 	orrs.w	r3, r4, r5
 800c3b6:	d00b      	beq.n	800c3d0 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 800c3b8:	4bcd      	ldr	r3, [pc, #820]	@ (800c6f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800c3ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c3be:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800c3c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c3c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3c8:	4ac9      	ldr	r2, [pc, #804]	@ (800c6f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800c3ca:	430b      	orrs	r3, r1
 800c3cc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c3d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3d8:	f002 0801 	and.w	r8, r2, #1
 800c3dc:	f04f 0900 	mov.w	r9, #0
 800c3e0:	ea58 0309 	orrs.w	r3, r8, r9
 800c3e4:	d042      	beq.n	800c46c <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800c3e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c3ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c3ec:	2b05      	cmp	r3, #5
 800c3ee:	d823      	bhi.n	800c438 <HAL_RCCEx_PeriphCLKConfig+0xac>
 800c3f0:	a201      	add	r2, pc, #4	@ (adr r2, 800c3f8 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800c3f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3f6:	bf00      	nop
 800c3f8:	0800c441 	.word	0x0800c441
 800c3fc:	0800c411 	.word	0x0800c411
 800c400:	0800c425 	.word	0x0800c425
 800c404:	0800c441 	.word	0x0800c441
 800c408:	0800c441 	.word	0x0800c441
 800c40c:	0800c441 	.word	0x0800c441
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c410:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c414:	3308      	adds	r3, #8
 800c416:	4618      	mov	r0, r3
 800c418:	f004 fee0 	bl	80111dc <RCCEx_PLL2_Config>
 800c41c:	4603      	mov	r3, r0
 800c41e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800c422:	e00e      	b.n	800c442 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c424:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c428:	3330      	adds	r3, #48	@ 0x30
 800c42a:	4618      	mov	r0, r3
 800c42c:	f004 ff6e 	bl	801130c <RCCEx_PLL3_Config>
 800c430:	4603      	mov	r3, r0
 800c432:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800c436:	e004      	b.n	800c442 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c438:	2301      	movs	r3, #1
 800c43a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c43e:	e000      	b.n	800c442 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 800c440:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c442:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c446:	2b00      	cmp	r3, #0
 800c448:	d10c      	bne.n	800c464 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800c44a:	4ba9      	ldr	r3, [pc, #676]	@ (800c6f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800c44c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c450:	f023 0107 	bic.w	r1, r3, #7
 800c454:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c45a:	4aa5      	ldr	r2, [pc, #660]	@ (800c6f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800c45c:	430b      	orrs	r3, r1
 800c45e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800c462:	e003      	b.n	800c46c <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c464:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c468:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c46c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c470:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c474:	f002 0a02 	and.w	sl, r2, #2
 800c478:	f04f 0b00 	mov.w	fp, #0
 800c47c:	ea5a 030b 	orrs.w	r3, sl, fp
 800c480:	f000 8088 	beq.w	800c594 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 800c484:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c48a:	2b28      	cmp	r3, #40	@ 0x28
 800c48c:	d868      	bhi.n	800c560 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800c48e:	a201      	add	r2, pc, #4	@ (adr r2, 800c494 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800c490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c494:	0800c569 	.word	0x0800c569
 800c498:	0800c561 	.word	0x0800c561
 800c49c:	0800c561 	.word	0x0800c561
 800c4a0:	0800c561 	.word	0x0800c561
 800c4a4:	0800c561 	.word	0x0800c561
 800c4a8:	0800c561 	.word	0x0800c561
 800c4ac:	0800c561 	.word	0x0800c561
 800c4b0:	0800c561 	.word	0x0800c561
 800c4b4:	0800c539 	.word	0x0800c539
 800c4b8:	0800c561 	.word	0x0800c561
 800c4bc:	0800c561 	.word	0x0800c561
 800c4c0:	0800c561 	.word	0x0800c561
 800c4c4:	0800c561 	.word	0x0800c561
 800c4c8:	0800c561 	.word	0x0800c561
 800c4cc:	0800c561 	.word	0x0800c561
 800c4d0:	0800c561 	.word	0x0800c561
 800c4d4:	0800c54d 	.word	0x0800c54d
 800c4d8:	0800c561 	.word	0x0800c561
 800c4dc:	0800c561 	.word	0x0800c561
 800c4e0:	0800c561 	.word	0x0800c561
 800c4e4:	0800c561 	.word	0x0800c561
 800c4e8:	0800c561 	.word	0x0800c561
 800c4ec:	0800c561 	.word	0x0800c561
 800c4f0:	0800c561 	.word	0x0800c561
 800c4f4:	0800c569 	.word	0x0800c569
 800c4f8:	0800c561 	.word	0x0800c561
 800c4fc:	0800c561 	.word	0x0800c561
 800c500:	0800c561 	.word	0x0800c561
 800c504:	0800c561 	.word	0x0800c561
 800c508:	0800c561 	.word	0x0800c561
 800c50c:	0800c561 	.word	0x0800c561
 800c510:	0800c561 	.word	0x0800c561
 800c514:	0800c569 	.word	0x0800c569
 800c518:	0800c561 	.word	0x0800c561
 800c51c:	0800c561 	.word	0x0800c561
 800c520:	0800c561 	.word	0x0800c561
 800c524:	0800c561 	.word	0x0800c561
 800c528:	0800c561 	.word	0x0800c561
 800c52c:	0800c561 	.word	0x0800c561
 800c530:	0800c561 	.word	0x0800c561
 800c534:	0800c569 	.word	0x0800c569
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c538:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c53c:	3308      	adds	r3, #8
 800c53e:	4618      	mov	r0, r3
 800c540:	f004 fe4c 	bl	80111dc <RCCEx_PLL2_Config>
 800c544:	4603      	mov	r3, r0
 800c546:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800c54a:	e00e      	b.n	800c56a <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c54c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c550:	3330      	adds	r3, #48	@ 0x30
 800c552:	4618      	mov	r0, r3
 800c554:	f004 feda 	bl	801130c <RCCEx_PLL3_Config>
 800c558:	4603      	mov	r3, r0
 800c55a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800c55e:	e004      	b.n	800c56a <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c560:	2301      	movs	r3, #1
 800c562:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c566:	e000      	b.n	800c56a <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 800c568:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c56a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d10c      	bne.n	800c58c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800c572:	4b5f      	ldr	r3, [pc, #380]	@ (800c6f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800c574:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c578:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800c57c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c582:	4a5b      	ldr	r2, [pc, #364]	@ (800c6f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800c584:	430b      	orrs	r3, r1
 800c586:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800c58a:	e003      	b.n	800c594 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c58c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c590:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c594:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c59c:	f002 0304 	and.w	r3, r2, #4
 800c5a0:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800c5aa:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 800c5ae:	460b      	mov	r3, r1
 800c5b0:	4313      	orrs	r3, r2
 800c5b2:	d04e      	beq.n	800c652 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 800c5b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c5b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5ba:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800c5be:	d02c      	beq.n	800c61a <HAL_RCCEx_PeriphCLKConfig+0x28e>
 800c5c0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800c5c4:	d825      	bhi.n	800c612 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800c5c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c5ca:	d028      	beq.n	800c61e <HAL_RCCEx_PeriphCLKConfig+0x292>
 800c5cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c5d0:	d81f      	bhi.n	800c612 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800c5d2:	2bc0      	cmp	r3, #192	@ 0xc0
 800c5d4:	d025      	beq.n	800c622 <HAL_RCCEx_PeriphCLKConfig+0x296>
 800c5d6:	2bc0      	cmp	r3, #192	@ 0xc0
 800c5d8:	d81b      	bhi.n	800c612 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800c5da:	2b80      	cmp	r3, #128	@ 0x80
 800c5dc:	d00f      	beq.n	800c5fe <HAL_RCCEx_PeriphCLKConfig+0x272>
 800c5de:	2b80      	cmp	r3, #128	@ 0x80
 800c5e0:	d817      	bhi.n	800c612 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d01f      	beq.n	800c626 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 800c5e6:	2b40      	cmp	r3, #64	@ 0x40
 800c5e8:	d113      	bne.n	800c612 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c5ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c5ee:	3308      	adds	r3, #8
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	f004 fdf3 	bl	80111dc <RCCEx_PLL2_Config>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800c5fc:	e014      	b.n	800c628 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c5fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c602:	3330      	adds	r3, #48	@ 0x30
 800c604:	4618      	mov	r0, r3
 800c606:	f004 fe81 	bl	801130c <RCCEx_PLL3_Config>
 800c60a:	4603      	mov	r3, r0
 800c60c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800c610:	e00a      	b.n	800c628 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c612:	2301      	movs	r3, #1
 800c614:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c618:	e006      	b.n	800c628 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800c61a:	bf00      	nop
 800c61c:	e004      	b.n	800c628 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800c61e:	bf00      	nop
 800c620:	e002      	b.n	800c628 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800c622:	bf00      	nop
 800c624:	e000      	b.n	800c628 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800c626:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c628:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d10c      	bne.n	800c64a <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800c630:	4b2f      	ldr	r3, [pc, #188]	@ (800c6f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800c632:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c636:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800c63a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c63e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c640:	4a2b      	ldr	r2, [pc, #172]	@ (800c6f0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800c642:	430b      	orrs	r3, r1
 800c644:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800c648:	e003      	b.n	800c652 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c64a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c64e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c652:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c65a:	f002 0308 	and.w	r3, r2, #8
 800c65e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800c662:	2300      	movs	r3, #0
 800c664:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 800c668:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 800c66c:	460b      	mov	r3, r1
 800c66e:	4313      	orrs	r3, r2
 800c670:	d056      	beq.n	800c720 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 800c672:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c676:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c678:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800c67c:	d031      	beq.n	800c6e2 <HAL_RCCEx_PeriphCLKConfig+0x356>
 800c67e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800c682:	d82a      	bhi.n	800c6da <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800c684:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c688:	d02d      	beq.n	800c6e6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800c68a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c68e:	d824      	bhi.n	800c6da <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800c690:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c694:	d029      	beq.n	800c6ea <HAL_RCCEx_PeriphCLKConfig+0x35e>
 800c696:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c69a:	d81e      	bhi.n	800c6da <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800c69c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c6a0:	d011      	beq.n	800c6c6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800c6a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c6a6:	d818      	bhi.n	800c6da <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d023      	beq.n	800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800c6ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c6b0:	d113      	bne.n	800c6da <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c6b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c6b6:	3308      	adds	r3, #8
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	f004 fd8f 	bl	80111dc <RCCEx_PLL2_Config>
 800c6be:	4603      	mov	r3, r0
 800c6c0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 800c6c4:	e017      	b.n	800c6f6 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c6c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c6ca:	3330      	adds	r3, #48	@ 0x30
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	f004 fe1d 	bl	801130c <RCCEx_PLL3_Config>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 800c6d8:	e00d      	b.n	800c6f6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c6da:	2301      	movs	r3, #1
 800c6dc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c6e0:	e009      	b.n	800c6f6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800c6e2:	bf00      	nop
 800c6e4:	e007      	b.n	800c6f6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800c6e6:	bf00      	nop
 800c6e8:	e005      	b.n	800c6f6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800c6ea:	bf00      	nop
 800c6ec:	e003      	b.n	800c6f6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800c6ee:	bf00      	nop
 800c6f0:	44020c00 	.word	0x44020c00
        break;
 800c6f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c6f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d10c      	bne.n	800c718 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800c6fe:	4bbb      	ldr	r3, [pc, #748]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800c700:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c704:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800c708:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c70c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c70e:	4ab7      	ldr	r2, [pc, #732]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800c710:	430b      	orrs	r3, r1
 800c712:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800c716:	e003      	b.n	800c720 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c718:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c71c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c720:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c724:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c728:	f002 0310 	and.w	r3, r2, #16
 800c72c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800c730:	2300      	movs	r3, #0
 800c732:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800c736:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 800c73a:	460b      	mov	r3, r1
 800c73c:	4313      	orrs	r3, r2
 800c73e:	d053      	beq.n	800c7e8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 800c740:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c744:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c746:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800c74a:	d031      	beq.n	800c7b0 <HAL_RCCEx_PeriphCLKConfig+0x424>
 800c74c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800c750:	d82a      	bhi.n	800c7a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800c752:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c756:	d02d      	beq.n	800c7b4 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800c758:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c75c:	d824      	bhi.n	800c7a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800c75e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c762:	d029      	beq.n	800c7b8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800c764:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c768:	d81e      	bhi.n	800c7a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800c76a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c76e:	d011      	beq.n	800c794 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800c770:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c774:	d818      	bhi.n	800c7a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800c776:	2b00      	cmp	r3, #0
 800c778:	d020      	beq.n	800c7bc <HAL_RCCEx_PeriphCLKConfig+0x430>
 800c77a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c77e:	d113      	bne.n	800c7a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c780:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c784:	3308      	adds	r3, #8
 800c786:	4618      	mov	r0, r3
 800c788:	f004 fd28 	bl	80111dc <RCCEx_PLL2_Config>
 800c78c:	4603      	mov	r3, r0
 800c78e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 800c792:	e014      	b.n	800c7be <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c794:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c798:	3330      	adds	r3, #48	@ 0x30
 800c79a:	4618      	mov	r0, r3
 800c79c:	f004 fdb6 	bl	801130c <RCCEx_PLL3_Config>
 800c7a0:	4603      	mov	r3, r0
 800c7a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 800c7a6:	e00a      	b.n	800c7be <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c7ae:	e006      	b.n	800c7be <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800c7b0:	bf00      	nop
 800c7b2:	e004      	b.n	800c7be <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800c7b4:	bf00      	nop
 800c7b6:	e002      	b.n	800c7be <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800c7b8:	bf00      	nop
 800c7ba:	e000      	b.n	800c7be <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800c7bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c7be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d10c      	bne.n	800c7e0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800c7c6:	4b89      	ldr	r3, [pc, #548]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800c7c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c7cc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800c7d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c7d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c7d6:	4a85      	ldr	r2, [pc, #532]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800c7d8:	430b      	orrs	r3, r1
 800c7da:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800c7de:	e003      	b.n	800c7e8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7e0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c7e4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800c7e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f0:	f002 0320 	and.w	r3, r2, #32
 800c7f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800c7fe:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 800c802:	460b      	mov	r3, r1
 800c804:	4313      	orrs	r3, r2
 800c806:	d053      	beq.n	800c8b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 800c808:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c80c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c80e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800c812:	d031      	beq.n	800c878 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 800c814:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800c818:	d82a      	bhi.n	800c870 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800c81a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c81e:	d02d      	beq.n	800c87c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800c820:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c824:	d824      	bhi.n	800c870 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800c826:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800c82a:	d029      	beq.n	800c880 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 800c82c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800c830:	d81e      	bhi.n	800c870 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800c832:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c836:	d011      	beq.n	800c85c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800c838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c83c:	d818      	bhi.n	800c870 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d020      	beq.n	800c884 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 800c842:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c846:	d113      	bne.n	800c870 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c848:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c84c:	3308      	adds	r3, #8
 800c84e:	4618      	mov	r0, r3
 800c850:	f004 fcc4 	bl	80111dc <RCCEx_PLL2_Config>
 800c854:	4603      	mov	r3, r0
 800c856:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800c85a:	e014      	b.n	800c886 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c85c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c860:	3330      	adds	r3, #48	@ 0x30
 800c862:	4618      	mov	r0, r3
 800c864:	f004 fd52 	bl	801130c <RCCEx_PLL3_Config>
 800c868:	4603      	mov	r3, r0
 800c86a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800c86e:	e00a      	b.n	800c886 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c870:	2301      	movs	r3, #1
 800c872:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c876:	e006      	b.n	800c886 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800c878:	bf00      	nop
 800c87a:	e004      	b.n	800c886 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800c87c:	bf00      	nop
 800c87e:	e002      	b.n	800c886 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800c880:	bf00      	nop
 800c882:	e000      	b.n	800c886 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800c884:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c886:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d10c      	bne.n	800c8a8 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 800c88e:	4b57      	ldr	r3, [pc, #348]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800c890:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c894:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 800c898:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c89c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c89e:	4a53      	ldr	r2, [pc, #332]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800c8a0:	430b      	orrs	r3, r1
 800c8a2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800c8a6:	e003      	b.n	800c8b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8a8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c8ac:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800c8b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c8b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8b8:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800c8bc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800c8c0:	2300      	movs	r3, #0
 800c8c2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800c8c6:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 800c8ca:	460b      	mov	r3, r1
 800c8cc:	4313      	orrs	r3, r2
 800c8ce:	d053      	beq.n	800c978 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 800c8d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c8d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c8d6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800c8da:	d031      	beq.n	800c940 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 800c8dc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800c8e0:	d82a      	bhi.n	800c938 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800c8e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c8e6:	d02d      	beq.n	800c944 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 800c8e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c8ec:	d824      	bhi.n	800c938 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800c8ee:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800c8f2:	d029      	beq.n	800c948 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800c8f4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800c8f8:	d81e      	bhi.n	800c938 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800c8fa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c8fe:	d011      	beq.n	800c924 <HAL_RCCEx_PeriphCLKConfig+0x598>
 800c900:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c904:	d818      	bhi.n	800c938 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800c906:	2b00      	cmp	r3, #0
 800c908:	d020      	beq.n	800c94c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800c90a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c90e:	d113      	bne.n	800c938 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c910:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c914:	3308      	adds	r3, #8
 800c916:	4618      	mov	r0, r3
 800c918:	f004 fc60 	bl	80111dc <RCCEx_PLL2_Config>
 800c91c:	4603      	mov	r3, r0
 800c91e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800c922:	e014      	b.n	800c94e <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c924:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c928:	3330      	adds	r3, #48	@ 0x30
 800c92a:	4618      	mov	r0, r3
 800c92c:	f004 fcee 	bl	801130c <RCCEx_PLL3_Config>
 800c930:	4603      	mov	r3, r0
 800c932:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800c936:	e00a      	b.n	800c94e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c938:	2301      	movs	r3, #1
 800c93a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c93e:	e006      	b.n	800c94e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800c940:	bf00      	nop
 800c942:	e004      	b.n	800c94e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800c944:	bf00      	nop
 800c946:	e002      	b.n	800c94e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800c948:	bf00      	nop
 800c94a:	e000      	b.n	800c94e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800c94c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c94e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c952:	2b00      	cmp	r3, #0
 800c954:	d10c      	bne.n	800c970 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 800c956:	4b25      	ldr	r3, [pc, #148]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800c958:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c95c:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 800c960:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c964:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c966:	4a21      	ldr	r2, [pc, #132]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800c968:	430b      	orrs	r3, r1
 800c96a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800c96e:	e003      	b.n	800c978 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c970:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c974:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800c978:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c980:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800c984:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800c988:	2300      	movs	r3, #0
 800c98a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800c98e:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 800c992:	460b      	mov	r3, r1
 800c994:	4313      	orrs	r3, r2
 800c996:	d055      	beq.n	800ca44 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 800c998:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c99c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c99e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800c9a2:	d033      	beq.n	800ca0c <HAL_RCCEx_PeriphCLKConfig+0x680>
 800c9a4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800c9a8:	d82c      	bhi.n	800ca04 <HAL_RCCEx_PeriphCLKConfig+0x678>
 800c9aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c9ae:	d02f      	beq.n	800ca10 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800c9b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c9b4:	d826      	bhi.n	800ca04 <HAL_RCCEx_PeriphCLKConfig+0x678>
 800c9b6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c9ba:	d02b      	beq.n	800ca14 <HAL_RCCEx_PeriphCLKConfig+0x688>
 800c9bc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c9c0:	d820      	bhi.n	800ca04 <HAL_RCCEx_PeriphCLKConfig+0x678>
 800c9c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c9c6:	d013      	beq.n	800c9f0 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800c9c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c9cc:	d81a      	bhi.n	800ca04 <HAL_RCCEx_PeriphCLKConfig+0x678>
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d022      	beq.n	800ca18 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 800c9d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c9d6:	d115      	bne.n	800ca04 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c9d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c9dc:	3308      	adds	r3, #8
 800c9de:	4618      	mov	r0, r3
 800c9e0:	f004 fbfc 	bl	80111dc <RCCEx_PLL2_Config>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 800c9ea:	e016      	b.n	800ca1a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 800c9ec:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c9f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c9f4:	3330      	adds	r3, #48	@ 0x30
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	f004 fc88 	bl	801130c <RCCEx_PLL3_Config>
 800c9fc:	4603      	mov	r3, r0
 800c9fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 800ca02:	e00a      	b.n	800ca1a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ca04:	2301      	movs	r3, #1
 800ca06:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800ca0a:	e006      	b.n	800ca1a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800ca0c:	bf00      	nop
 800ca0e:	e004      	b.n	800ca1a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800ca10:	bf00      	nop
 800ca12:	e002      	b.n	800ca1a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800ca14:	bf00      	nop
 800ca16:	e000      	b.n	800ca1a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800ca18:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ca1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d10c      	bne.n	800ca3c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 800ca22:	4bbb      	ldr	r3, [pc, #748]	@ (800cd10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800ca24:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ca28:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800ca2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ca30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ca32:	4ab7      	ldr	r2, [pc, #732]	@ (800cd10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800ca34:	430b      	orrs	r3, r1
 800ca36:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800ca3a:	e003      	b.n	800ca44 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca3c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ca40:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 800ca44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ca48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca4c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 800ca50:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800ca54:	2300      	movs	r3, #0
 800ca56:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800ca5a:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 800ca5e:	460b      	mov	r3, r1
 800ca60:	4313      	orrs	r3, r2
 800ca62:	d053      	beq.n	800cb0c <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 800ca64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ca68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ca6a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800ca6e:	d031      	beq.n	800cad4 <HAL_RCCEx_PeriphCLKConfig+0x748>
 800ca70:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800ca74:	d82a      	bhi.n	800cacc <HAL_RCCEx_PeriphCLKConfig+0x740>
 800ca76:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ca7a:	d02d      	beq.n	800cad8 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 800ca7c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ca80:	d824      	bhi.n	800cacc <HAL_RCCEx_PeriphCLKConfig+0x740>
 800ca82:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ca86:	d029      	beq.n	800cadc <HAL_RCCEx_PeriphCLKConfig+0x750>
 800ca88:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ca8c:	d81e      	bhi.n	800cacc <HAL_RCCEx_PeriphCLKConfig+0x740>
 800ca8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ca92:	d011      	beq.n	800cab8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 800ca94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ca98:	d818      	bhi.n	800cacc <HAL_RCCEx_PeriphCLKConfig+0x740>
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d020      	beq.n	800cae0 <HAL_RCCEx_PeriphCLKConfig+0x754>
 800ca9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800caa2:	d113      	bne.n	800cacc <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800caa4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800caa8:	3308      	adds	r3, #8
 800caaa:	4618      	mov	r0, r3
 800caac:	f004 fb96 	bl	80111dc <RCCEx_PLL2_Config>
 800cab0:	4603      	mov	r3, r0
 800cab2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 800cab6:	e014      	b.n	800cae2 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cab8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cabc:	3330      	adds	r3, #48	@ 0x30
 800cabe:	4618      	mov	r0, r3
 800cac0:	f004 fc24 	bl	801130c <RCCEx_PLL3_Config>
 800cac4:	4603      	mov	r3, r0
 800cac6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 800caca:	e00a      	b.n	800cae2 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cacc:	2301      	movs	r3, #1
 800cace:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800cad2:	e006      	b.n	800cae2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800cad4:	bf00      	nop
 800cad6:	e004      	b.n	800cae2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800cad8:	bf00      	nop
 800cada:	e002      	b.n	800cae2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800cadc:	bf00      	nop
 800cade:	e000      	b.n	800cae2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800cae0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cae2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d10c      	bne.n	800cb04 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 800caea:	4b89      	ldr	r3, [pc, #548]	@ (800cd10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800caec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800caf0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800caf4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800caf8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cafa:	4a85      	ldr	r2, [pc, #532]	@ (800cd10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800cafc:	430b      	orrs	r3, r1
 800cafe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800cb02:	e003      	b.n	800cb0c <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb04:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cb08:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 800cb0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cb10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb14:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 800cb18:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800cb22:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800cb26:	460b      	mov	r3, r1
 800cb28:	4313      	orrs	r3, r2
 800cb2a:	d055      	beq.n	800cbd8 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 800cb2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cb30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb34:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800cb38:	d031      	beq.n	800cb9e <HAL_RCCEx_PeriphCLKConfig+0x812>
 800cb3a:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800cb3e:	d82a      	bhi.n	800cb96 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800cb40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cb44:	d02d      	beq.n	800cba2 <HAL_RCCEx_PeriphCLKConfig+0x816>
 800cb46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cb4a:	d824      	bhi.n	800cb96 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800cb4c:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800cb50:	d029      	beq.n	800cba6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 800cb52:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800cb56:	d81e      	bhi.n	800cb96 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800cb58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cb5c:	d011      	beq.n	800cb82 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 800cb5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cb62:	d818      	bhi.n	800cb96 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d020      	beq.n	800cbaa <HAL_RCCEx_PeriphCLKConfig+0x81e>
 800cb68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cb6c:	d113      	bne.n	800cb96 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800cb6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cb72:	3308      	adds	r3, #8
 800cb74:	4618      	mov	r0, r3
 800cb76:	f004 fb31 	bl	80111dc <RCCEx_PLL2_Config>
 800cb7a:	4603      	mov	r3, r0
 800cb7c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 800cb80:	e014      	b.n	800cbac <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cb82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cb86:	3330      	adds	r3, #48	@ 0x30
 800cb88:	4618      	mov	r0, r3
 800cb8a:	f004 fbbf 	bl	801130c <RCCEx_PLL3_Config>
 800cb8e:	4603      	mov	r3, r0
 800cb90:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 800cb94:	e00a      	b.n	800cbac <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cb96:	2301      	movs	r3, #1
 800cb98:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800cb9c:	e006      	b.n	800cbac <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800cb9e:	bf00      	nop
 800cba0:	e004      	b.n	800cbac <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800cba2:	bf00      	nop
 800cba4:	e002      	b.n	800cbac <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800cba6:	bf00      	nop
 800cba8:	e000      	b.n	800cbac <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800cbaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cbac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d10d      	bne.n	800cbd0 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 800cbb4:	4b56      	ldr	r3, [pc, #344]	@ (800cd10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800cbb6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800cbba:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 800cbbe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cbc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbc6:	4a52      	ldr	r2, [pc, #328]	@ (800cd10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800cbc8:	430b      	orrs	r3, r1
 800cbca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800cbce:	e003      	b.n	800cbd8 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cbd0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cbd4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 800cbd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cbdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbe0:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800cbe4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800cbe8:	2300      	movs	r3, #0
 800cbea:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800cbee:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800cbf2:	460b      	mov	r3, r1
 800cbf4:	4313      	orrs	r3, r2
 800cbf6:	d044      	beq.n	800cc82 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 800cbf8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cbfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cc00:	2b05      	cmp	r3, #5
 800cc02:	d823      	bhi.n	800cc4c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 800cc04:	a201      	add	r2, pc, #4	@ (adr r2, 800cc0c <HAL_RCCEx_PeriphCLKConfig+0x880>)
 800cc06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc0a:	bf00      	nop
 800cc0c:	0800cc55 	.word	0x0800cc55
 800cc10:	0800cc25 	.word	0x0800cc25
 800cc14:	0800cc39 	.word	0x0800cc39
 800cc18:	0800cc55 	.word	0x0800cc55
 800cc1c:	0800cc55 	.word	0x0800cc55
 800cc20:	0800cc55 	.word	0x0800cc55
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800cc24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cc28:	3308      	adds	r3, #8
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	f004 fad6 	bl	80111dc <RCCEx_PLL2_Config>
 800cc30:	4603      	mov	r3, r0
 800cc32:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800cc36:	e00e      	b.n	800cc56 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cc38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cc3c:	3330      	adds	r3, #48	@ 0x30
 800cc3e:	4618      	mov	r0, r3
 800cc40:	f004 fb64 	bl	801130c <RCCEx_PLL3_Config>
 800cc44:	4603      	mov	r3, r0
 800cc46:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800cc4a:	e004      	b.n	800cc56 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cc4c:	2301      	movs	r3, #1
 800cc4e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800cc52:	e000      	b.n	800cc56 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 800cc54:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cc56:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d10d      	bne.n	800cc7a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 800cc5e:	4b2c      	ldr	r3, [pc, #176]	@ (800cd10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800cc60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800cc64:	f023 0107 	bic.w	r1, r3, #7
 800cc68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cc6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cc70:	4a27      	ldr	r2, [pc, #156]	@ (800cd10 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800cc72:	430b      	orrs	r3, r1
 800cc74:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800cc78:	e003      	b.n	800cc82 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc7a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cc7e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 800cc82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc8a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800cc8e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800cc92:	2300      	movs	r3, #0
 800cc94:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800cc98:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800cc9c:	460b      	mov	r3, r1
 800cc9e:	4313      	orrs	r3, r2
 800cca0:	d04f      	beq.n	800cd42 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 800cca2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ccaa:	2b50      	cmp	r3, #80	@ 0x50
 800ccac:	d029      	beq.n	800cd02 <HAL_RCCEx_PeriphCLKConfig+0x976>
 800ccae:	2b50      	cmp	r3, #80	@ 0x50
 800ccb0:	d823      	bhi.n	800ccfa <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800ccb2:	2b40      	cmp	r3, #64	@ 0x40
 800ccb4:	d027      	beq.n	800cd06 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 800ccb6:	2b40      	cmp	r3, #64	@ 0x40
 800ccb8:	d81f      	bhi.n	800ccfa <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800ccba:	2b30      	cmp	r3, #48	@ 0x30
 800ccbc:	d025      	beq.n	800cd0a <HAL_RCCEx_PeriphCLKConfig+0x97e>
 800ccbe:	2b30      	cmp	r3, #48	@ 0x30
 800ccc0:	d81b      	bhi.n	800ccfa <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800ccc2:	2b20      	cmp	r3, #32
 800ccc4:	d00f      	beq.n	800cce6 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800ccc6:	2b20      	cmp	r3, #32
 800ccc8:	d817      	bhi.n	800ccfa <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d022      	beq.n	800cd14 <HAL_RCCEx_PeriphCLKConfig+0x988>
 800ccce:	2b10      	cmp	r3, #16
 800ccd0:	d113      	bne.n	800ccfa <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800ccd2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ccd6:	3308      	adds	r3, #8
 800ccd8:	4618      	mov	r0, r3
 800ccda:	f004 fa7f 	bl	80111dc <RCCEx_PLL2_Config>
 800ccde:	4603      	mov	r3, r0
 800cce0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 800cce4:	e017      	b.n	800cd16 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cce6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ccea:	3330      	adds	r3, #48	@ 0x30
 800ccec:	4618      	mov	r0, r3
 800ccee:	f004 fb0d 	bl	801130c <RCCEx_PLL3_Config>
 800ccf2:	4603      	mov	r3, r0
 800ccf4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 800ccf8:	e00d      	b.n	800cd16 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ccfa:	2301      	movs	r3, #1
 800ccfc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800cd00:	e009      	b.n	800cd16 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800cd02:	bf00      	nop
 800cd04:	e007      	b.n	800cd16 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800cd06:	bf00      	nop
 800cd08:	e005      	b.n	800cd16 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800cd0a:	bf00      	nop
 800cd0c:	e003      	b.n	800cd16 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 800cd0e:	bf00      	nop
 800cd10:	44020c00 	.word	0x44020c00
        break;
 800cd14:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd16:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d10d      	bne.n	800cd3a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 800cd1e:	4baf      	ldr	r3, [pc, #700]	@ (800cfdc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800cd20:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800cd24:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800cd28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cd2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd30:	4aaa      	ldr	r2, [pc, #680]	@ (800cfdc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800cd32:	430b      	orrs	r3, r1
 800cd34:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800cd38:	e003      	b.n	800cd42 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd3a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cd3e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800cd42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cd46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd4a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800cd4e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800cd52:	2300      	movs	r3, #0
 800cd54:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800cd58:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800cd5c:	460b      	mov	r3, r1
 800cd5e:	4313      	orrs	r3, r2
 800cd60:	d055      	beq.n	800ce0e <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800cd62:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cd66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cd6a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800cd6e:	d031      	beq.n	800cdd4 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 800cd70:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800cd74:	d82a      	bhi.n	800cdcc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800cd76:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cd7a:	d02d      	beq.n	800cdd8 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 800cd7c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cd80:	d824      	bhi.n	800cdcc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800cd82:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cd86:	d029      	beq.n	800cddc <HAL_RCCEx_PeriphCLKConfig+0xa50>
 800cd88:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cd8c:	d81e      	bhi.n	800cdcc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800cd8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cd92:	d011      	beq.n	800cdb8 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 800cd94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cd98:	d818      	bhi.n	800cdcc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d020      	beq.n	800cde0 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 800cd9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cda2:	d113      	bne.n	800cdcc <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800cda4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cda8:	3308      	adds	r3, #8
 800cdaa:	4618      	mov	r0, r3
 800cdac:	f004 fa16 	bl	80111dc <RCCEx_PLL2_Config>
 800cdb0:	4603      	mov	r3, r0
 800cdb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800cdb6:	e014      	b.n	800cde2 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cdb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cdbc:	3330      	adds	r3, #48	@ 0x30
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	f004 faa4 	bl	801130c <RCCEx_PLL3_Config>
 800cdc4:	4603      	mov	r3, r0
 800cdc6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800cdca:	e00a      	b.n	800cde2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cdcc:	2301      	movs	r3, #1
 800cdce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800cdd2:	e006      	b.n	800cde2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800cdd4:	bf00      	nop
 800cdd6:	e004      	b.n	800cde2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800cdd8:	bf00      	nop
 800cdda:	e002      	b.n	800cde2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800cddc:	bf00      	nop
 800cdde:	e000      	b.n	800cde2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800cde0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cde2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d10d      	bne.n	800ce06 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800cdea:	4b7c      	ldr	r3, [pc, #496]	@ (800cfdc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800cdec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cdf0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800cdf4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cdf8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cdfc:	4a77      	ldr	r2, [pc, #476]	@ (800cfdc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800cdfe:	430b      	orrs	r3, r1
 800ce00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ce04:	e003      	b.n	800ce0e <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce06:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ce0a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ce0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ce12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce16:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800ce1a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ce1e:	2300      	movs	r3, #0
 800ce20:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800ce24:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800ce28:	460b      	mov	r3, r1
 800ce2a:	4313      	orrs	r3, r2
 800ce2c:	d03d      	beq.n	800ceaa <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800ce2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ce32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce36:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ce3a:	d01b      	beq.n	800ce74 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 800ce3c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ce40:	d814      	bhi.n	800ce6c <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800ce42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ce46:	d017      	beq.n	800ce78 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 800ce48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ce4c:	d80e      	bhi.n	800ce6c <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d014      	beq.n	800ce7c <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 800ce52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce56:	d109      	bne.n	800ce6c <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800ce58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ce5c:	3330      	adds	r3, #48	@ 0x30
 800ce5e:	4618      	mov	r0, r3
 800ce60:	f004 fa54 	bl	801130c <RCCEx_PLL3_Config>
 800ce64:	4603      	mov	r3, r0
 800ce66:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 800ce6a:	e008      	b.n	800ce7e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ce6c:	2301      	movs	r3, #1
 800ce6e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800ce72:	e004      	b.n	800ce7e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800ce74:	bf00      	nop
 800ce76:	e002      	b.n	800ce7e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800ce78:	bf00      	nop
 800ce7a:	e000      	b.n	800ce7e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800ce7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ce7e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d10d      	bne.n	800cea2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800ce86:	4b55      	ldr	r3, [pc, #340]	@ (800cfdc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800ce88:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ce8c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800ce90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ce94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce98:	4a50      	ldr	r2, [pc, #320]	@ (800cfdc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800ce9a:	430b      	orrs	r3, r1
 800ce9c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800cea0:	e003      	b.n	800ceaa <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cea2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cea6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ceaa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ceae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceb2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800ceb6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ceba:	2300      	movs	r3, #0
 800cebc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800cec0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800cec4:	460b      	mov	r3, r1
 800cec6:	4313      	orrs	r3, r2
 800cec8:	d03d      	beq.n	800cf46 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 800ceca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cece:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ced2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800ced6:	d01b      	beq.n	800cf10 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 800ced8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800cedc:	d814      	bhi.n	800cf08 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800cede:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800cee2:	d017      	beq.n	800cf14 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 800cee4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800cee8:	d80e      	bhi.n	800cf08 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d014      	beq.n	800cf18 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 800ceee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cef2:	d109      	bne.n	800cf08 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cef4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cef8:	3330      	adds	r3, #48	@ 0x30
 800cefa:	4618      	mov	r0, r3
 800cefc:	f004 fa06 	bl	801130c <RCCEx_PLL3_Config>
 800cf00:	4603      	mov	r3, r0
 800cf02:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800cf06:	e008      	b.n	800cf1a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cf08:	2301      	movs	r3, #1
 800cf0a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800cf0e:	e004      	b.n	800cf1a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800cf10:	bf00      	nop
 800cf12:	e002      	b.n	800cf1a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800cf14:	bf00      	nop
 800cf16:	e000      	b.n	800cf1a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800cf18:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cf1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d10d      	bne.n	800cf3e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800cf22:	4b2e      	ldr	r3, [pc, #184]	@ (800cfdc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800cf24:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800cf28:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800cf2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cf30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cf34:	4a29      	ldr	r2, [pc, #164]	@ (800cfdc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800cf36:	430b      	orrs	r3, r1
 800cf38:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800cf3c:	e003      	b.n	800cf46 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf3e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cf42:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800cf46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cf4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf4e:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800cf52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800cf56:	2300      	movs	r3, #0
 800cf58:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800cf5c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800cf60:	460b      	mov	r3, r1
 800cf62:	4313      	orrs	r3, r2
 800cf64:	d040      	beq.n	800cfe8 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 800cf66:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cf6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cf6e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cf72:	d01b      	beq.n	800cfac <HAL_RCCEx_PeriphCLKConfig+0xc20>
 800cf74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cf78:	d814      	bhi.n	800cfa4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800cf7a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cf7e:	d017      	beq.n	800cfb0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800cf80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cf84:	d80e      	bhi.n	800cfa4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d014      	beq.n	800cfb4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800cf8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cf8e:	d109      	bne.n	800cfa4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800cf90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cf94:	3330      	adds	r3, #48	@ 0x30
 800cf96:	4618      	mov	r0, r3
 800cf98:	f004 f9b8 	bl	801130c <RCCEx_PLL3_Config>
 800cf9c:	4603      	mov	r3, r0
 800cf9e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 800cfa2:	e008      	b.n	800cfb6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cfa4:	2301      	movs	r3, #1
 800cfa6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800cfaa:	e004      	b.n	800cfb6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800cfac:	bf00      	nop
 800cfae:	e002      	b.n	800cfb6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800cfb0:	bf00      	nop
 800cfb2:	e000      	b.n	800cfb6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800cfb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cfb6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d110      	bne.n	800cfe0 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800cfbe:	4b07      	ldr	r3, [pc, #28]	@ (800cfdc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800cfc0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800cfc4:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800cfc8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cfcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cfd0:	4a02      	ldr	r2, [pc, #8]	@ (800cfdc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800cfd2:	430b      	orrs	r3, r1
 800cfd4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800cfd8:	e006      	b.n	800cfe8 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800cfda:	bf00      	nop
 800cfdc:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cfe0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800cfe4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800cfe8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800cfec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cff0:	2100      	movs	r1, #0
 800cff2:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 800cff6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cffa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800cffe:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800d002:	460b      	mov	r3, r1
 800d004:	4313      	orrs	r3, r2
 800d006:	d03d      	beq.n	800d084 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 800d008:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d00c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d010:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800d014:	d01b      	beq.n	800d04e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800d016:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800d01a:	d814      	bhi.n	800d046 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800d01c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d020:	d017      	beq.n	800d052 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 800d022:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d026:	d80e      	bhi.n	800d046 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d014      	beq.n	800d056 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 800d02c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d030:	d109      	bne.n	800d046 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800d032:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d036:	3330      	adds	r3, #48	@ 0x30
 800d038:	4618      	mov	r0, r3
 800d03a:	f004 f967 	bl	801130c <RCCEx_PLL3_Config>
 800d03e:	4603      	mov	r3, r0
 800d040:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 800d044:	e008      	b.n	800d058 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d046:	2301      	movs	r3, #1
 800d048:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d04c:	e004      	b.n	800d058 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800d04e:	bf00      	nop
 800d050:	e002      	b.n	800d058 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800d052:	bf00      	nop
 800d054:	e000      	b.n	800d058 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800d056:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d058:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d10d      	bne.n	800d07c <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800d060:	4bbe      	ldr	r3, [pc, #760]	@ (800d35c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800d062:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d066:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800d06a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d06e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d072:	4aba      	ldr	r2, [pc, #744]	@ (800d35c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800d074:	430b      	orrs	r3, r1
 800d076:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800d07a:	e003      	b.n	800d084 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d07c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d080:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 800d084:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d08c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800d090:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d094:	2300      	movs	r3, #0
 800d096:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d09a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800d09e:	460b      	mov	r3, r1
 800d0a0:	4313      	orrs	r3, r2
 800d0a2:	d035      	beq.n	800d110 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 800d0a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d0a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d0ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d0b0:	d015      	beq.n	800d0de <HAL_RCCEx_PeriphCLKConfig+0xd52>
 800d0b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d0b6:	d80e      	bhi.n	800d0d6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d012      	beq.n	800d0e2 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 800d0bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d0c0:	d109      	bne.n	800d0d6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800d0c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d0c6:	3330      	adds	r3, #48	@ 0x30
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	f004 f91f 	bl	801130c <RCCEx_PLL3_Config>
 800d0ce:	4603      	mov	r3, r0
 800d0d0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 800d0d4:	e006      	b.n	800d0e4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d0d6:	2301      	movs	r3, #1
 800d0d8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d0dc:	e002      	b.n	800d0e4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800d0de:	bf00      	nop
 800d0e0:	e000      	b.n	800d0e4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800d0e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d0e4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d10d      	bne.n	800d108 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800d0ec:	4b9b      	ldr	r3, [pc, #620]	@ (800d35c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800d0ee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d0f2:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800d0f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d0fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d0fe:	4a97      	ldr	r2, [pc, #604]	@ (800d35c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800d100:	430b      	orrs	r3, r1
 800d102:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800d106:	e003      	b.n	800d110 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d108:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d10c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800d110:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d114:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d118:	2100      	movs	r1, #0
 800d11a:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 800d11e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d122:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d126:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d12a:	460b      	mov	r3, r1
 800d12c:	4313      	orrs	r3, r2
 800d12e:	d00e      	beq.n	800d14e <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 800d130:	4b8a      	ldr	r3, [pc, #552]	@ (800d35c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800d132:	69db      	ldr	r3, [r3, #28]
 800d134:	4a89      	ldr	r2, [pc, #548]	@ (800d35c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800d136:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d13a:	61d3      	str	r3, [r2, #28]
 800d13c:	4b87      	ldr	r3, [pc, #540]	@ (800d35c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800d13e:	69d9      	ldr	r1, [r3, #28]
 800d140:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d144:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800d148:	4a84      	ldr	r2, [pc, #528]	@ (800d35c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800d14a:	430b      	orrs	r3, r1
 800d14c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d14e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d156:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800d15a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d15e:	2300      	movs	r3, #0
 800d160:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800d164:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800d168:	460b      	mov	r3, r1
 800d16a:	4313      	orrs	r3, r2
 800d16c:	d055      	beq.n	800d21a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800d16e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d172:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d176:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800d17a:	d031      	beq.n	800d1e0 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 800d17c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800d180:	d82a      	bhi.n	800d1d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800d182:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d186:	d02d      	beq.n	800d1e4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 800d188:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d18c:	d824      	bhi.n	800d1d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800d18e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d192:	d029      	beq.n	800d1e8 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 800d194:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d198:	d81e      	bhi.n	800d1d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800d19a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d19e:	d011      	beq.n	800d1c4 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 800d1a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d1a4:	d818      	bhi.n	800d1d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d020      	beq.n	800d1ec <HAL_RCCEx_PeriphCLKConfig+0xe60>
 800d1aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d1ae:	d113      	bne.n	800d1d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d1b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d1b4:	3308      	adds	r3, #8
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	f004 f810 	bl	80111dc <RCCEx_PLL2_Config>
 800d1bc:	4603      	mov	r3, r0
 800d1be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800d1c2:	e014      	b.n	800d1ee <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800d1c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d1c8:	3330      	adds	r3, #48	@ 0x30
 800d1ca:	4618      	mov	r0, r3
 800d1cc:	f004 f89e 	bl	801130c <RCCEx_PLL3_Config>
 800d1d0:	4603      	mov	r3, r0
 800d1d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800d1d6:	e00a      	b.n	800d1ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d1d8:	2301      	movs	r3, #1
 800d1da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d1de:	e006      	b.n	800d1ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800d1e0:	bf00      	nop
 800d1e2:	e004      	b.n	800d1ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800d1e4:	bf00      	nop
 800d1e6:	e002      	b.n	800d1ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800d1e8:	bf00      	nop
 800d1ea:	e000      	b.n	800d1ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800d1ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d1ee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d10d      	bne.n	800d212 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800d1f6:	4b59      	ldr	r3, [pc, #356]	@ (800d35c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800d1f8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800d1fc:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800d200:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d204:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d208:	4a54      	ldr	r2, [pc, #336]	@ (800d35c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800d20a:	430b      	orrs	r3, r1
 800d20c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800d210:	e003      	b.n	800d21a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d212:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d216:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800d21a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d222:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800d226:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d22a:	2300      	movs	r3, #0
 800d22c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d230:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800d234:	460b      	mov	r3, r1
 800d236:	4313      	orrs	r3, r2
 800d238:	d055      	beq.n	800d2e6 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800d23a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d23e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800d242:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800d246:	d031      	beq.n	800d2ac <HAL_RCCEx_PeriphCLKConfig+0xf20>
 800d248:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800d24c:	d82a      	bhi.n	800d2a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800d24e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d252:	d02d      	beq.n	800d2b0 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 800d254:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d258:	d824      	bhi.n	800d2a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800d25a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d25e:	d029      	beq.n	800d2b4 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 800d260:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d264:	d81e      	bhi.n	800d2a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800d266:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d26a:	d011      	beq.n	800d290 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 800d26c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d270:	d818      	bhi.n	800d2a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800d272:	2b00      	cmp	r3, #0
 800d274:	d020      	beq.n	800d2b8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800d276:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d27a:	d113      	bne.n	800d2a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d27c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d280:	3308      	adds	r3, #8
 800d282:	4618      	mov	r0, r3
 800d284:	f003 ffaa 	bl	80111dc <RCCEx_PLL2_Config>
 800d288:	4603      	mov	r3, r0
 800d28a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800d28e:	e014      	b.n	800d2ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800d290:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d294:	3330      	adds	r3, #48	@ 0x30
 800d296:	4618      	mov	r0, r3
 800d298:	f004 f838 	bl	801130c <RCCEx_PLL3_Config>
 800d29c:	4603      	mov	r3, r0
 800d29e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800d2a2:	e00a      	b.n	800d2ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d2aa:	e006      	b.n	800d2ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800d2ac:	bf00      	nop
 800d2ae:	e004      	b.n	800d2ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800d2b0:	bf00      	nop
 800d2b2:	e002      	b.n	800d2ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800d2b4:	bf00      	nop
 800d2b6:	e000      	b.n	800d2ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800d2b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d2ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d10d      	bne.n	800d2de <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800d2c2:	4b26      	ldr	r3, [pc, #152]	@ (800d35c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800d2c4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800d2c8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800d2cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d2d0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800d2d4:	4a21      	ldr	r2, [pc, #132]	@ (800d35c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800d2d6:	430b      	orrs	r3, r1
 800d2d8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800d2dc:	e003      	b.n	800d2e6 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2de:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d2e2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 800d2e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d2ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ee:	2100      	movs	r1, #0
 800d2f0:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 800d2f4:	f003 0320 	and.w	r3, r3, #32
 800d2f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d2fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d300:	460b      	mov	r3, r1
 800d302:	4313      	orrs	r3, r2
 800d304:	d057      	beq.n	800d3b6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 800d306:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d30a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d30e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d312:	d033      	beq.n	800d37c <HAL_RCCEx_PeriphCLKConfig+0xff0>
 800d314:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d318:	d82c      	bhi.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800d31a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d31e:	d02f      	beq.n	800d380 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 800d320:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d324:	d826      	bhi.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800d326:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d32a:	d02b      	beq.n	800d384 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 800d32c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d330:	d820      	bhi.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800d332:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d336:	d013      	beq.n	800d360 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800d338:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d33c:	d81a      	bhi.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d022      	beq.n	800d388 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 800d342:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d346:	d115      	bne.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d348:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d34c:	3308      	adds	r3, #8
 800d34e:	4618      	mov	r0, r3
 800d350:	f003 ff44 	bl	80111dc <RCCEx_PLL2_Config>
 800d354:	4603      	mov	r3, r0
 800d356:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800d35a:	e016      	b.n	800d38a <HAL_RCCEx_PeriphCLKConfig+0xffe>
 800d35c:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800d360:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d364:	3330      	adds	r3, #48	@ 0x30
 800d366:	4618      	mov	r0, r3
 800d368:	f003 ffd0 	bl	801130c <RCCEx_PLL3_Config>
 800d36c:	4603      	mov	r3, r0
 800d36e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800d372:	e00a      	b.n	800d38a <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d374:	2301      	movs	r3, #1
 800d376:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d37a:	e006      	b.n	800d38a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800d37c:	bf00      	nop
 800d37e:	e004      	b.n	800d38a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800d380:	bf00      	nop
 800d382:	e002      	b.n	800d38a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800d384:	bf00      	nop
 800d386:	e000      	b.n	800d38a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800d388:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d38a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d10d      	bne.n	800d3ae <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 800d392:	4bbb      	ldr	r3, [pc, #748]	@ (800d680 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800d394:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800d398:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800d39c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d3a0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d3a4:	4ab6      	ldr	r2, [pc, #728]	@ (800d680 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800d3a6:	430b      	orrs	r3, r1
 800d3a8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800d3ac:	e003      	b.n	800d3b6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d3ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d3b2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 800d3b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3be:	2100      	movs	r1, #0
 800d3c0:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 800d3c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d3cc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800d3d0:	460b      	mov	r3, r1
 800d3d2:	4313      	orrs	r3, r2
 800d3d4:	d055      	beq.n	800d482 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 800d3d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d3da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d3de:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800d3e2:	d031      	beq.n	800d448 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 800d3e4:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800d3e8:	d82a      	bhi.n	800d440 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800d3ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d3ee:	d02d      	beq.n	800d44c <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 800d3f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d3f4:	d824      	bhi.n	800d440 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800d3f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d3fa:	d029      	beq.n	800d450 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 800d3fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d400:	d81e      	bhi.n	800d440 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800d402:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d406:	d011      	beq.n	800d42c <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 800d408:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d40c:	d818      	bhi.n	800d440 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d020      	beq.n	800d454 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 800d412:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d416:	d113      	bne.n	800d440 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d418:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d41c:	3308      	adds	r3, #8
 800d41e:	4618      	mov	r0, r3
 800d420:	f003 fedc 	bl	80111dc <RCCEx_PLL2_Config>
 800d424:	4603      	mov	r3, r0
 800d426:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800d42a:	e014      	b.n	800d456 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800d42c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d430:	3330      	adds	r3, #48	@ 0x30
 800d432:	4618      	mov	r0, r3
 800d434:	f003 ff6a 	bl	801130c <RCCEx_PLL3_Config>
 800d438:	4603      	mov	r3, r0
 800d43a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800d43e:	e00a      	b.n	800d456 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d440:	2301      	movs	r3, #1
 800d442:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d446:	e006      	b.n	800d456 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800d448:	bf00      	nop
 800d44a:	e004      	b.n	800d456 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800d44c:	bf00      	nop
 800d44e:	e002      	b.n	800d456 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800d450:	bf00      	nop
 800d452:	e000      	b.n	800d456 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800d454:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d456:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d10d      	bne.n	800d47a <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 800d45e:	4b88      	ldr	r3, [pc, #544]	@ (800d680 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800d460:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800d464:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 800d468:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d46c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d470:	4a83      	ldr	r2, [pc, #524]	@ (800d680 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800d472:	430b      	orrs	r3, r1
 800d474:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800d478:	e003      	b.n	800d482 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d47a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d47e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 800d482:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d48a:	2100      	movs	r1, #0
 800d48c:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 800d490:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d494:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d498:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800d49c:	460b      	mov	r3, r1
 800d49e:	4313      	orrs	r3, r2
 800d4a0:	d055      	beq.n	800d54e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 800d4a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d4a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d4aa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800d4ae:	d031      	beq.n	800d514 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 800d4b0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800d4b4:	d82a      	bhi.n	800d50c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800d4b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d4ba:	d02d      	beq.n	800d518 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 800d4bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d4c0:	d824      	bhi.n	800d50c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800d4c2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d4c6:	d029      	beq.n	800d51c <HAL_RCCEx_PeriphCLKConfig+0x1190>
 800d4c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d4cc:	d81e      	bhi.n	800d50c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800d4ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d4d2:	d011      	beq.n	800d4f8 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 800d4d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d4d8:	d818      	bhi.n	800d50c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d020      	beq.n	800d520 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 800d4de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d4e2:	d113      	bne.n	800d50c <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d4e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d4e8:	3308      	adds	r3, #8
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	f003 fe76 	bl	80111dc <RCCEx_PLL2_Config>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800d4f6:	e014      	b.n	800d522 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800d4f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d4fc:	3330      	adds	r3, #48	@ 0x30
 800d4fe:	4618      	mov	r0, r3
 800d500:	f003 ff04 	bl	801130c <RCCEx_PLL3_Config>
 800d504:	4603      	mov	r3, r0
 800d506:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800d50a:	e00a      	b.n	800d522 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d50c:	2301      	movs	r3, #1
 800d50e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d512:	e006      	b.n	800d522 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800d514:	bf00      	nop
 800d516:	e004      	b.n	800d522 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800d518:	bf00      	nop
 800d51a:	e002      	b.n	800d522 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800d51c:	bf00      	nop
 800d51e:	e000      	b.n	800d522 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800d520:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d522:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d526:	2b00      	cmp	r3, #0
 800d528:	d10d      	bne.n	800d546 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 800d52a:	4b55      	ldr	r3, [pc, #340]	@ (800d680 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800d52c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800d530:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800d534:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d538:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d53c:	4a50      	ldr	r2, [pc, #320]	@ (800d680 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800d53e:	430b      	orrs	r3, r1
 800d540:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800d544:	e003      	b.n	800d54e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d546:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d54a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 800d54e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d552:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d556:	2100      	movs	r1, #0
 800d558:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 800d55c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d560:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d564:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800d568:	460b      	mov	r3, r1
 800d56a:	4313      	orrs	r3, r2
 800d56c:	d055      	beq.n	800d61a <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 800d56e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d572:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800d576:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d57a:	d031      	beq.n	800d5e0 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 800d57c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d580:	d82a      	bhi.n	800d5d8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800d582:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d586:	d02d      	beq.n	800d5e4 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 800d588:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d58c:	d824      	bhi.n	800d5d8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800d58e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d592:	d029      	beq.n	800d5e8 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 800d594:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d598:	d81e      	bhi.n	800d5d8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800d59a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d59e:	d011      	beq.n	800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 800d5a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d5a4:	d818      	bhi.n	800d5d8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d020      	beq.n	800d5ec <HAL_RCCEx_PeriphCLKConfig+0x1260>
 800d5aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d5ae:	d113      	bne.n	800d5d8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d5b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d5b4:	3308      	adds	r3, #8
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	f003 fe10 	bl	80111dc <RCCEx_PLL2_Config>
 800d5bc:	4603      	mov	r3, r0
 800d5be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800d5c2:	e014      	b.n	800d5ee <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800d5c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d5c8:	3330      	adds	r3, #48	@ 0x30
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	f003 fe9e 	bl	801130c <RCCEx_PLL3_Config>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800d5d6:	e00a      	b.n	800d5ee <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d5d8:	2301      	movs	r3, #1
 800d5da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d5de:	e006      	b.n	800d5ee <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800d5e0:	bf00      	nop
 800d5e2:	e004      	b.n	800d5ee <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800d5e4:	bf00      	nop
 800d5e6:	e002      	b.n	800d5ee <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800d5e8:	bf00      	nop
 800d5ea:	e000      	b.n	800d5ee <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800d5ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d5ee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d10d      	bne.n	800d612 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 800d5f6:	4b22      	ldr	r3, [pc, #136]	@ (800d680 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800d5f8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800d5fc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800d600:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d604:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800d608:	4a1d      	ldr	r2, [pc, #116]	@ (800d680 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800d60a:	430b      	orrs	r3, r1
 800d60c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800d610:	e003      	b.n	800d61a <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d612:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d616:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800d61a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d61e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d622:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800d626:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d62a:	2300      	movs	r3, #0
 800d62c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d630:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800d634:	460b      	mov	r3, r1
 800d636:	4313      	orrs	r3, r2
 800d638:	d055      	beq.n	800d6e6 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800d63a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d63e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800d642:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d646:	d035      	beq.n	800d6b4 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 800d648:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d64c:	d82e      	bhi.n	800d6ac <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800d64e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d652:	d031      	beq.n	800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 800d654:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d658:	d828      	bhi.n	800d6ac <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800d65a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d65e:	d01b      	beq.n	800d698 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 800d660:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d664:	d822      	bhi.n	800d6ac <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800d666:	2b00      	cmp	r3, #0
 800d668:	d003      	beq.n	800d672 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 800d66a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d66e:	d009      	beq.n	800d684 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 800d670:	e01c      	b.n	800d6ac <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d672:	4b03      	ldr	r3, [pc, #12]	@ (800d680 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800d674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d676:	4a02      	ldr	r2, [pc, #8]	@ (800d680 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800d678:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d67c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800d67e:	e01c      	b.n	800d6ba <HAL_RCCEx_PeriphCLKConfig+0x132e>
 800d680:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d684:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d688:	3308      	adds	r3, #8
 800d68a:	4618      	mov	r0, r3
 800d68c:	f003 fda6 	bl	80111dc <RCCEx_PLL2_Config>
 800d690:	4603      	mov	r3, r0
 800d692:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800d696:	e010      	b.n	800d6ba <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800d698:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d69c:	3330      	adds	r3, #48	@ 0x30
 800d69e:	4618      	mov	r0, r3
 800d6a0:	f003 fe34 	bl	801130c <RCCEx_PLL3_Config>
 800d6a4:	4603      	mov	r3, r0
 800d6a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800d6aa:	e006      	b.n	800d6ba <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d6ac:	2301      	movs	r3, #1
 800d6ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d6b2:	e002      	b.n	800d6ba <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 800d6b4:	bf00      	nop
 800d6b6:	e000      	b.n	800d6ba <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 800d6b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d6ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d10d      	bne.n	800d6de <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800d6c2:	4bc3      	ldr	r3, [pc, #780]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d6c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d6c8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800d6cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d6d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800d6d4:	4abe      	ldr	r2, [pc, #760]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d6d6:	430b      	orrs	r3, r1
 800d6d8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800d6dc:	e003      	b.n	800d6e6 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d6de:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d6e2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 800d6e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d6ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ee:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800d6f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d6fc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800d700:	460b      	mov	r3, r1
 800d702:	4313      	orrs	r3, r2
 800d704:	d051      	beq.n	800d7aa <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800d706:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d70a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800d70e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d712:	d033      	beq.n	800d77c <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 800d714:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d718:	d82c      	bhi.n	800d774 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800d71a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800d71e:	d02d      	beq.n	800d77c <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 800d720:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800d724:	d826      	bhi.n	800d774 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800d726:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d72a:	d019      	beq.n	800d760 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 800d72c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d730:	d820      	bhi.n	800d774 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800d732:	2b00      	cmp	r3, #0
 800d734:	d003      	beq.n	800d73e <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 800d736:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800d73a:	d007      	beq.n	800d74c <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 800d73c:	e01a      	b.n	800d774 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d73e:	4ba4      	ldr	r3, [pc, #656]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d742:	4aa3      	ldr	r2, [pc, #652]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d744:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d748:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800d74a:	e018      	b.n	800d77e <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d74c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d750:	3308      	adds	r3, #8
 800d752:	4618      	mov	r0, r3
 800d754:	f003 fd42 	bl	80111dc <RCCEx_PLL2_Config>
 800d758:	4603      	mov	r3, r0
 800d75a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800d75e:	e00e      	b.n	800d77e <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800d760:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d764:	3330      	adds	r3, #48	@ 0x30
 800d766:	4618      	mov	r0, r3
 800d768:	f003 fdd0 	bl	801130c <RCCEx_PLL3_Config>
 800d76c:	4603      	mov	r3, r0
 800d76e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800d772:	e004      	b.n	800d77e <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d774:	2301      	movs	r3, #1
 800d776:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d77a:	e000      	b.n	800d77e <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 800d77c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d77e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d782:	2b00      	cmp	r3, #0
 800d784:	d10d      	bne.n	800d7a2 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800d786:	4b92      	ldr	r3, [pc, #584]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d788:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d78c:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 800d790:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d794:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800d798:	4a8d      	ldr	r2, [pc, #564]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d79a:	430b      	orrs	r3, r1
 800d79c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800d7a0:	e003      	b.n	800d7aa <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d7a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d7a6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800d7aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7b2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800d7b6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d7bc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800d7c0:	460b      	mov	r3, r1
 800d7c2:	4313      	orrs	r3, r2
 800d7c4:	d032      	beq.n	800d82c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800d7c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d7ca:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800d7ce:	2b05      	cmp	r3, #5
 800d7d0:	d80f      	bhi.n	800d7f2 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 800d7d2:	2b03      	cmp	r3, #3
 800d7d4:	d211      	bcs.n	800d7fa <HAL_RCCEx_PeriphCLKConfig+0x146e>
 800d7d6:	2b01      	cmp	r3, #1
 800d7d8:	d911      	bls.n	800d7fe <HAL_RCCEx_PeriphCLKConfig+0x1472>
 800d7da:	2b02      	cmp	r3, #2
 800d7dc:	d109      	bne.n	800d7f2 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800d7de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d7e2:	3308      	adds	r3, #8
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	f003 fcf9 	bl	80111dc <RCCEx_PLL2_Config>
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d7f0:	e006      	b.n	800d800 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d7f8:	e002      	b.n	800d800 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800d7fa:	bf00      	nop
 800d7fc:	e000      	b.n	800d800 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800d7fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d800:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d804:	2b00      	cmp	r3, #0
 800d806:	d10d      	bne.n	800d824 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800d808:	4b71      	ldr	r3, [pc, #452]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d80a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d80e:	f023 0107 	bic.w	r1, r3, #7
 800d812:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d816:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800d81a:	4a6d      	ldr	r2, [pc, #436]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d81c:	430b      	orrs	r3, r1
 800d81e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800d822:	e003      	b.n	800d82c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d824:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d828:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800d82c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d834:	2100      	movs	r1, #0
 800d836:	6739      	str	r1, [r7, #112]	@ 0x70
 800d838:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d83c:	677b      	str	r3, [r7, #116]	@ 0x74
 800d83e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800d842:	460b      	mov	r3, r1
 800d844:	4313      	orrs	r3, r2
 800d846:	d024      	beq.n	800d892 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 800d848:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d84c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d850:	2b00      	cmp	r3, #0
 800d852:	d005      	beq.n	800d860 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 800d854:	2b08      	cmp	r3, #8
 800d856:	d005      	beq.n	800d864 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d858:	2301      	movs	r3, #1
 800d85a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d85e:	e002      	b.n	800d866 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 800d860:	bf00      	nop
 800d862:	e000      	b.n	800d866 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 800d864:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d866:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d10d      	bne.n	800d88a <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800d86e:	4b58      	ldr	r3, [pc, #352]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d870:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d874:	f023 0108 	bic.w	r1, r3, #8
 800d878:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d87c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d880:	4a53      	ldr	r2, [pc, #332]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d882:	430b      	orrs	r3, r1
 800d884:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800d888:	e003      	b.n	800d892 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d88a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d88e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d892:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d89a:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800d89e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d8a0:	2300      	movs	r3, #0
 800d8a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d8a4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800d8a8:	460b      	mov	r3, r1
 800d8aa:	4313      	orrs	r3, r2
 800d8ac:	f000 80b9 	beq.w	800da22 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800d8b0:	4b48      	ldr	r3, [pc, #288]	@ (800d9d4 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800d8b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8b4:	4a47      	ldr	r2, [pc, #284]	@ (800d9d4 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800d8b6:	f043 0301 	orr.w	r3, r3, #1
 800d8ba:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d8bc:	f7fa fab0 	bl	8007e20 <HAL_GetTick>
 800d8c0:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800d8c4:	e00b      	b.n	800d8de <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d8c6:	f7fa faab 	bl	8007e20 <HAL_GetTick>
 800d8ca:	4602      	mov	r2, r0
 800d8cc:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800d8d0:	1ad3      	subs	r3, r2, r3
 800d8d2:	2b02      	cmp	r3, #2
 800d8d4:	d903      	bls.n	800d8de <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 800d8d6:	2303      	movs	r3, #3
 800d8d8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800d8dc:	e005      	b.n	800d8ea <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800d8de:	4b3d      	ldr	r3, [pc, #244]	@ (800d9d4 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800d8e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8e2:	f003 0301 	and.w	r3, r3, #1
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d0ed      	beq.n	800d8c6 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 800d8ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	f040 8093 	bne.w	800da1a <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d8f4:	4b36      	ldr	r3, [pc, #216]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d8f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d8fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d8fe:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800d902:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800d906:	2b00      	cmp	r3, #0
 800d908:	d023      	beq.n	800d952 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 800d90a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d90e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 800d912:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800d916:	4293      	cmp	r3, r2
 800d918:	d01b      	beq.n	800d952 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d91a:	4b2d      	ldr	r3, [pc, #180]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d91c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d920:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d924:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d928:	4b29      	ldr	r3, [pc, #164]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d92a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d92e:	4a28      	ldr	r2, [pc, #160]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d930:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d934:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d938:	4b25      	ldr	r3, [pc, #148]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d93a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d93e:	4a24      	ldr	r2, [pc, #144]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d940:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d944:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d948:	4a21      	ldr	r2, [pc, #132]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d94a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800d94e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d952:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800d956:	f003 0301 	and.w	r3, r3, #1
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d019      	beq.n	800d992 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d95e:	f7fa fa5f 	bl	8007e20 <HAL_GetTick>
 800d962:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d966:	e00d      	b.n	800d984 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d968:	f7fa fa5a 	bl	8007e20 <HAL_GetTick>
 800d96c:	4602      	mov	r2, r0
 800d96e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800d972:	1ad2      	subs	r2, r2, r3
 800d974:	f241 3388 	movw	r3, #5000	@ 0x1388
 800d978:	429a      	cmp	r2, r3
 800d97a:	d903      	bls.n	800d984 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 800d97c:	2303      	movs	r3, #3
 800d97e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 800d982:	e006      	b.n	800d992 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d984:	4b12      	ldr	r3, [pc, #72]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d986:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d98a:	f003 0302 	and.w	r3, r3, #2
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d0ea      	beq.n	800d968 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 800d992:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800d996:	2b00      	cmp	r3, #0
 800d998:	d13a      	bne.n	800da10 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800d99a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d99e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800d9a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d9a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d9aa:	d115      	bne.n	800d9d8 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 800d9ac:	4b08      	ldr	r3, [pc, #32]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d9ae:	69db      	ldr	r3, [r3, #28]
 800d9b0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800d9b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d9b8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800d9bc:	091b      	lsrs	r3, r3, #4
 800d9be:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d9c2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800d9c6:	4a02      	ldr	r2, [pc, #8]	@ (800d9d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800d9c8:	430b      	orrs	r3, r1
 800d9ca:	61d3      	str	r3, [r2, #28]
 800d9cc:	e00a      	b.n	800d9e4 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 800d9ce:	bf00      	nop
 800d9d0:	44020c00 	.word	0x44020c00
 800d9d4:	44020800 	.word	0x44020800
 800d9d8:	4b9f      	ldr	r3, [pc, #636]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800d9da:	69db      	ldr	r3, [r3, #28]
 800d9dc:	4a9e      	ldr	r2, [pc, #632]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800d9de:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d9e2:	61d3      	str	r3, [r2, #28]
 800d9e4:	4b9c      	ldr	r3, [pc, #624]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800d9e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d9ea:	4a9b      	ldr	r2, [pc, #620]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800d9ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d9f0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800d9f4:	4b98      	ldr	r3, [pc, #608]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800d9f6:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800d9fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d9fe:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800da02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800da06:	4a94      	ldr	r2, [pc, #592]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800da08:	430b      	orrs	r3, r1
 800da0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800da0e:	e008      	b.n	800da22 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800da10:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800da14:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 800da18:	e003      	b.n	800da22 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800da1e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800da22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800da26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da2a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800da2e:	663b      	str	r3, [r7, #96]	@ 0x60
 800da30:	2300      	movs	r3, #0
 800da32:	667b      	str	r3, [r7, #100]	@ 0x64
 800da34:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800da38:	460b      	mov	r3, r1
 800da3a:	4313      	orrs	r3, r2
 800da3c:	d035      	beq.n	800daaa <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800da3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800da42:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800da46:	2b30      	cmp	r3, #48	@ 0x30
 800da48:	d014      	beq.n	800da74 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 800da4a:	2b30      	cmp	r3, #48	@ 0x30
 800da4c:	d80e      	bhi.n	800da6c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800da4e:	2b20      	cmp	r3, #32
 800da50:	d012      	beq.n	800da78 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 800da52:	2b20      	cmp	r3, #32
 800da54:	d80a      	bhi.n	800da6c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800da56:	2b00      	cmp	r3, #0
 800da58:	d010      	beq.n	800da7c <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 800da5a:	2b10      	cmp	r3, #16
 800da5c:	d106      	bne.n	800da6c <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800da5e:	4b7e      	ldr	r3, [pc, #504]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800da60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da62:	4a7d      	ldr	r2, [pc, #500]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800da64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800da68:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 800da6a:	e008      	b.n	800da7e <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800da6c:	2301      	movs	r3, #1
 800da6e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800da72:	e004      	b.n	800da7e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800da74:	bf00      	nop
 800da76:	e002      	b.n	800da7e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800da78:	bf00      	nop
 800da7a:	e000      	b.n	800da7e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800da7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800da7e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800da82:	2b00      	cmp	r3, #0
 800da84:	d10d      	bne.n	800daa2 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800da86:	4b74      	ldr	r3, [pc, #464]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800da88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800da8c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800da90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800da94:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800da98:	4a6f      	ldr	r2, [pc, #444]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800da9a:	430b      	orrs	r3, r1
 800da9c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800daa0:	e003      	b.n	800daaa <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800daa2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800daa6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800daaa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800daae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dab2:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800dab6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dab8:	2300      	movs	r3, #0
 800daba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dabc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800dac0:	460b      	mov	r3, r1
 800dac2:	4313      	orrs	r3, r2
 800dac4:	d033      	beq.n	800db2e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 800dac6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800daca:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d002      	beq.n	800dad8 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 800dad2:	2b40      	cmp	r3, #64	@ 0x40
 800dad4:	d007      	beq.n	800dae6 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 800dad6:	e010      	b.n	800dafa <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dad8:	4b5f      	ldr	r3, [pc, #380]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800dada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dadc:	4a5e      	ldr	r2, [pc, #376]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800dade:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dae2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 800dae4:	e00d      	b.n	800db02 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800dae6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800daea:	3308      	adds	r3, #8
 800daec:	4618      	mov	r0, r3
 800daee:	f003 fb75 	bl	80111dc <RCCEx_PLL2_Config>
 800daf2:	4603      	mov	r3, r0
 800daf4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 800daf8:	e003      	b.n	800db02 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 800dafa:	2301      	movs	r3, #1
 800dafc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800db00:	bf00      	nop
    }

    if (ret == HAL_OK)
 800db02:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800db06:	2b00      	cmp	r3, #0
 800db08:	d10d      	bne.n	800db26 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 800db0a:	4b53      	ldr	r3, [pc, #332]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800db0c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800db10:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800db14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800db18:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800db1c:	4a4e      	ldr	r2, [pc, #312]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800db1e:	430b      	orrs	r3, r1
 800db20:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800db24:	e003      	b.n	800db2e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800db26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800db2a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800db2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800db32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db36:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800db3a:	653b      	str	r3, [r7, #80]	@ 0x50
 800db3c:	2300      	movs	r3, #0
 800db3e:	657b      	str	r3, [r7, #84]	@ 0x54
 800db40:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800db44:	460b      	mov	r3, r1
 800db46:	4313      	orrs	r3, r2
 800db48:	d033      	beq.n	800dbb2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 800db4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800db4e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800db52:	2b00      	cmp	r3, #0
 800db54:	d002      	beq.n	800db5c <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 800db56:	2b80      	cmp	r3, #128	@ 0x80
 800db58:	d007      	beq.n	800db6a <HAL_RCCEx_PeriphCLKConfig+0x17de>
 800db5a:	e010      	b.n	800db7e <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800db5c:	4b3e      	ldr	r3, [pc, #248]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800db5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db60:	4a3d      	ldr	r2, [pc, #244]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800db62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800db66:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 800db68:	e00d      	b.n	800db86 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800db6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800db6e:	3308      	adds	r3, #8
 800db70:	4618      	mov	r0, r3
 800db72:	f003 fb33 	bl	80111dc <RCCEx_PLL2_Config>
 800db76:	4603      	mov	r3, r0
 800db78:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 800db7c:	e003      	b.n	800db86 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 800db7e:	2301      	movs	r3, #1
 800db80:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800db84:	bf00      	nop
    }

    if (ret == HAL_OK)
 800db86:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d10d      	bne.n	800dbaa <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 800db8e:	4b32      	ldr	r3, [pc, #200]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800db90:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800db94:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800db98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800db9c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800dba0:	4a2d      	ldr	r2, [pc, #180]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800dba2:	430b      	orrs	r3, r1
 800dba4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800dba8:	e003      	b.n	800dbb2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dbaa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800dbae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800dbb2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbba:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800dbbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dbc4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800dbc8:	460b      	mov	r3, r1
 800dbca:	4313      	orrs	r3, r2
 800dbcc:	d04a      	beq.n	800dc64 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 800dbce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dbd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dbd6:	2b04      	cmp	r3, #4
 800dbd8:	d827      	bhi.n	800dc2a <HAL_RCCEx_PeriphCLKConfig+0x189e>
 800dbda:	a201      	add	r2, pc, #4	@ (adr r2, 800dbe0 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 800dbdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbe0:	0800dbf5 	.word	0x0800dbf5
 800dbe4:	0800dc03 	.word	0x0800dc03
 800dbe8:	0800dc17 	.word	0x0800dc17
 800dbec:	0800dc33 	.word	0x0800dc33
 800dbf0:	0800dc33 	.word	0x0800dc33
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dbf4:	4b18      	ldr	r3, [pc, #96]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800dbf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbf8:	4a17      	ldr	r2, [pc, #92]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800dbfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dbfe:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800dc00:	e018      	b.n	800dc34 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800dc02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dc06:	3308      	adds	r3, #8
 800dc08:	4618      	mov	r0, r3
 800dc0a:	f003 fae7 	bl	80111dc <RCCEx_PLL2_Config>
 800dc0e:	4603      	mov	r3, r0
 800dc10:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800dc14:	e00e      	b.n	800dc34 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800dc16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dc1a:	3330      	adds	r3, #48	@ 0x30
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	f003 fb75 	bl	801130c <RCCEx_PLL3_Config>
 800dc22:	4603      	mov	r3, r0
 800dc24:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800dc28:	e004      	b.n	800dc34 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dc2a:	2301      	movs	r3, #1
 800dc2c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800dc30:	e000      	b.n	800dc34 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 800dc32:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dc34:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d10f      	bne.n	800dc5c <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800dc3c:	4b06      	ldr	r3, [pc, #24]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800dc3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dc42:	f023 0107 	bic.w	r1, r3, #7
 800dc46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dc4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dc4e:	4a02      	ldr	r2, [pc, #8]	@ (800dc58 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800dc50:	430b      	orrs	r3, r1
 800dc52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800dc56:	e005      	b.n	800dc64 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 800dc58:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dc5c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800dc60:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800dc64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc6c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800dc70:	643b      	str	r3, [r7, #64]	@ 0x40
 800dc72:	2300      	movs	r3, #0
 800dc74:	647b      	str	r3, [r7, #68]	@ 0x44
 800dc76:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800dc7a:	460b      	mov	r3, r1
 800dc7c:	4313      	orrs	r3, r2
 800dc7e:	f000 8081 	beq.w	800dd84 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800dc82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dc86:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800dc8a:	2b20      	cmp	r3, #32
 800dc8c:	d85f      	bhi.n	800dd4e <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 800dc8e:	a201      	add	r2, pc, #4	@ (adr r2, 800dc94 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 800dc90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc94:	0800dd19 	.word	0x0800dd19
 800dc98:	0800dd4f 	.word	0x0800dd4f
 800dc9c:	0800dd4f 	.word	0x0800dd4f
 800dca0:	0800dd4f 	.word	0x0800dd4f
 800dca4:	0800dd4f 	.word	0x0800dd4f
 800dca8:	0800dd4f 	.word	0x0800dd4f
 800dcac:	0800dd4f 	.word	0x0800dd4f
 800dcb0:	0800dd4f 	.word	0x0800dd4f
 800dcb4:	0800dd27 	.word	0x0800dd27
 800dcb8:	0800dd4f 	.word	0x0800dd4f
 800dcbc:	0800dd4f 	.word	0x0800dd4f
 800dcc0:	0800dd4f 	.word	0x0800dd4f
 800dcc4:	0800dd4f 	.word	0x0800dd4f
 800dcc8:	0800dd4f 	.word	0x0800dd4f
 800dccc:	0800dd4f 	.word	0x0800dd4f
 800dcd0:	0800dd4f 	.word	0x0800dd4f
 800dcd4:	0800dd3b 	.word	0x0800dd3b
 800dcd8:	0800dd4f 	.word	0x0800dd4f
 800dcdc:	0800dd4f 	.word	0x0800dd4f
 800dce0:	0800dd4f 	.word	0x0800dd4f
 800dce4:	0800dd4f 	.word	0x0800dd4f
 800dce8:	0800dd4f 	.word	0x0800dd4f
 800dcec:	0800dd4f 	.word	0x0800dd4f
 800dcf0:	0800dd4f 	.word	0x0800dd4f
 800dcf4:	0800dd57 	.word	0x0800dd57
 800dcf8:	0800dd4f 	.word	0x0800dd4f
 800dcfc:	0800dd4f 	.word	0x0800dd4f
 800dd00:	0800dd4f 	.word	0x0800dd4f
 800dd04:	0800dd4f 	.word	0x0800dd4f
 800dd08:	0800dd4f 	.word	0x0800dd4f
 800dd0c:	0800dd4f 	.word	0x0800dd4f
 800dd10:	0800dd4f 	.word	0x0800dd4f
 800dd14:	0800dd57 	.word	0x0800dd57
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dd18:	4bab      	ldr	r3, [pc, #684]	@ (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800dd1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd1c:	4aaa      	ldr	r2, [pc, #680]	@ (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800dd1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dd22:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800dd24:	e018      	b.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800dd26:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dd2a:	3308      	adds	r3, #8
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	f003 fa55 	bl	80111dc <RCCEx_PLL2_Config>
 800dd32:	4603      	mov	r3, r0
 800dd34:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800dd38:	e00e      	b.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800dd3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dd3e:	3330      	adds	r3, #48	@ 0x30
 800dd40:	4618      	mov	r0, r3
 800dd42:	f003 fae3 	bl	801130c <RCCEx_PLL3_Config>
 800dd46:	4603      	mov	r3, r0
 800dd48:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800dd4c:	e004      	b.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dd4e:	2301      	movs	r3, #1
 800dd50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800dd54:	e000      	b.n	800dd58 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 800dd56:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dd58:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d10d      	bne.n	800dd7c <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800dd60:	4b99      	ldr	r3, [pc, #612]	@ (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800dd62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dd66:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800dd6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dd6e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800dd72:	4a95      	ldr	r2, [pc, #596]	@ (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800dd74:	430b      	orrs	r3, r1
 800dd76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800dd7a:	e003      	b.n	800dd84 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dd7c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800dd80:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800dd84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dd88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd8c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800dd90:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dd92:	2300      	movs	r3, #0
 800dd94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dd96:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800dd9a:	460b      	mov	r3, r1
 800dd9c:	4313      	orrs	r3, r2
 800dd9e:	d04e      	beq.n	800de3e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 800dda0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dda4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800dda8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ddac:	d02e      	beq.n	800de0c <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 800ddae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ddb2:	d827      	bhi.n	800de04 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800ddb4:	2bc0      	cmp	r3, #192	@ 0xc0
 800ddb6:	d02b      	beq.n	800de10 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 800ddb8:	2bc0      	cmp	r3, #192	@ 0xc0
 800ddba:	d823      	bhi.n	800de04 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800ddbc:	2b80      	cmp	r3, #128	@ 0x80
 800ddbe:	d017      	beq.n	800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 800ddc0:	2b80      	cmp	r3, #128	@ 0x80
 800ddc2:	d81f      	bhi.n	800de04 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d002      	beq.n	800ddce <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 800ddc8:	2b40      	cmp	r3, #64	@ 0x40
 800ddca:	d007      	beq.n	800dddc <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 800ddcc:	e01a      	b.n	800de04 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ddce:	4b7e      	ldr	r3, [pc, #504]	@ (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800ddd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddd2:	4a7d      	ldr	r2, [pc, #500]	@ (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800ddd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ddd8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800ddda:	e01a      	b.n	800de12 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800dddc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dde0:	3308      	adds	r3, #8
 800dde2:	4618      	mov	r0, r3
 800dde4:	f003 f9fa 	bl	80111dc <RCCEx_PLL2_Config>
 800dde8:	4603      	mov	r3, r0
 800ddea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800ddee:	e010      	b.n	800de12 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800ddf0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ddf4:	3330      	adds	r3, #48	@ 0x30
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	f003 fa88 	bl	801130c <RCCEx_PLL3_Config>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800de02:	e006      	b.n	800de12 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800de04:	2301      	movs	r3, #1
 800de06:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800de0a:	e002      	b.n	800de12 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800de0c:	bf00      	nop
 800de0e:	e000      	b.n	800de12 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800de10:	bf00      	nop
    }

    if (ret == HAL_OK)
 800de12:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800de16:	2b00      	cmp	r3, #0
 800de18:	d10d      	bne.n	800de36 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800de1a:	4b6b      	ldr	r3, [pc, #428]	@ (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800de1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800de20:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800de24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800de28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800de2c:	4a66      	ldr	r2, [pc, #408]	@ (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800de2e:	430b      	orrs	r3, r1
 800de30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800de34:	e003      	b.n	800de3e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800de36:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800de3a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 800de3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800de42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de46:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800de4a:	633b      	str	r3, [r7, #48]	@ 0x30
 800de4c:	2300      	movs	r3, #0
 800de4e:	637b      	str	r3, [r7, #52]	@ 0x34
 800de50:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800de54:	460b      	mov	r3, r1
 800de56:	4313      	orrs	r3, r2
 800de58:	d055      	beq.n	800df06 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 800de5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800de5e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800de62:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800de66:	d031      	beq.n	800decc <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 800de68:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800de6c:	d82a      	bhi.n	800dec4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800de6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800de72:	d02d      	beq.n	800ded0 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 800de74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800de78:	d824      	bhi.n	800dec4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800de7a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800de7e:	d029      	beq.n	800ded4 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 800de80:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800de84:	d81e      	bhi.n	800dec4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800de86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800de8a:	d011      	beq.n	800deb0 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 800de8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800de90:	d818      	bhi.n	800dec4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800de92:	2b00      	cmp	r3, #0
 800de94:	d020      	beq.n	800ded8 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 800de96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de9a:	d113      	bne.n	800dec4 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800de9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dea0:	3308      	adds	r3, #8
 800dea2:	4618      	mov	r0, r3
 800dea4:	f003 f99a 	bl	80111dc <RCCEx_PLL2_Config>
 800dea8:	4603      	mov	r3, r0
 800deaa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800deae:	e014      	b.n	800deda <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800deb0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800deb4:	3330      	adds	r3, #48	@ 0x30
 800deb6:	4618      	mov	r0, r3
 800deb8:	f003 fa28 	bl	801130c <RCCEx_PLL3_Config>
 800debc:	4603      	mov	r3, r0
 800debe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800dec2:	e00a      	b.n	800deda <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dec4:	2301      	movs	r3, #1
 800dec6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800deca:	e006      	b.n	800deda <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800decc:	bf00      	nop
 800dece:	e004      	b.n	800deda <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800ded0:	bf00      	nop
 800ded2:	e002      	b.n	800deda <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800ded4:	bf00      	nop
 800ded6:	e000      	b.n	800deda <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800ded8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800deda:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d10d      	bne.n	800defe <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 800dee2:	4b39      	ldr	r3, [pc, #228]	@ (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800dee4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dee8:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800deec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800def0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800def4:	4a34      	ldr	r2, [pc, #208]	@ (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800def6:	430b      	orrs	r3, r1
 800def8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800defc:	e003      	b.n	800df06 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800defe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800df02:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800df06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800df0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df0e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800df12:	62bb      	str	r3, [r7, #40]	@ 0x28
 800df14:	2300      	movs	r3, #0
 800df16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800df18:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800df1c:	460b      	mov	r3, r1
 800df1e:	4313      	orrs	r3, r2
 800df20:	d058      	beq.n	800dfd4 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 800df22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800df26:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800df2a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800df2e:	d031      	beq.n	800df94 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 800df30:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800df34:	d82a      	bhi.n	800df8c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800df36:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800df3a:	d02d      	beq.n	800df98 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 800df3c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800df40:	d824      	bhi.n	800df8c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800df42:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800df46:	d029      	beq.n	800df9c <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 800df48:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800df4c:	d81e      	bhi.n	800df8c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800df4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800df52:	d011      	beq.n	800df78 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 800df54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800df58:	d818      	bhi.n	800df8c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d020      	beq.n	800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 800df5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800df62:	d113      	bne.n	800df8c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800df64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800df68:	3308      	adds	r3, #8
 800df6a:	4618      	mov	r0, r3
 800df6c:	f003 f936 	bl	80111dc <RCCEx_PLL2_Config>
 800df70:	4603      	mov	r3, r0
 800df72:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800df76:	e014      	b.n	800dfa2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800df78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800df7c:	3330      	adds	r3, #48	@ 0x30
 800df7e:	4618      	mov	r0, r3
 800df80:	f003 f9c4 	bl	801130c <RCCEx_PLL3_Config>
 800df84:	4603      	mov	r3, r0
 800df86:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800df8a:	e00a      	b.n	800dfa2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800df8c:	2301      	movs	r3, #1
 800df8e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800df92:	e006      	b.n	800dfa2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800df94:	bf00      	nop
 800df96:	e004      	b.n	800dfa2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800df98:	bf00      	nop
 800df9a:	e002      	b.n	800dfa2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800df9c:	bf00      	nop
 800df9e:	e000      	b.n	800dfa2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800dfa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dfa2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d110      	bne.n	800dfcc <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 800dfaa:	4b07      	ldr	r3, [pc, #28]	@ (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800dfac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dfb0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800dfb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dfb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800dfbc:	4902      	ldr	r1, [pc, #8]	@ (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800dfbe:	4313      	orrs	r3, r2
 800dfc0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800dfc4:	e006      	b.n	800dfd4 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 800dfc6:	bf00      	nop
 800dfc8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dfcc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800dfd0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800dfd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dfd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfdc:	2100      	movs	r1, #0
 800dfde:	6239      	str	r1, [r7, #32]
 800dfe0:	f003 0301 	and.w	r3, r3, #1
 800dfe4:	627b      	str	r3, [r7, #36]	@ 0x24
 800dfe6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800dfea:	460b      	mov	r3, r1
 800dfec:	4313      	orrs	r3, r2
 800dfee:	d055      	beq.n	800e09c <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 800dff0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800dff4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800dff8:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800dffc:	d031      	beq.n	800e062 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 800dffe:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800e002:	d82a      	bhi.n	800e05a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800e004:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e008:	d02d      	beq.n	800e066 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800e00a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e00e:	d824      	bhi.n	800e05a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800e010:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800e014:	d029      	beq.n	800e06a <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 800e016:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800e01a:	d81e      	bhi.n	800e05a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800e01c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e020:	d011      	beq.n	800e046 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 800e022:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e026:	d818      	bhi.n	800e05a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d020      	beq.n	800e06e <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 800e02c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e030:	d113      	bne.n	800e05a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800e032:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e036:	3308      	adds	r3, #8
 800e038:	4618      	mov	r0, r3
 800e03a:	f003 f8cf 	bl	80111dc <RCCEx_PLL2_Config>
 800e03e:	4603      	mov	r3, r0
 800e040:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e044:	e014      	b.n	800e070 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800e046:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e04a:	3330      	adds	r3, #48	@ 0x30
 800e04c:	4618      	mov	r0, r3
 800e04e:	f003 f95d 	bl	801130c <RCCEx_PLL3_Config>
 800e052:	4603      	mov	r3, r0
 800e054:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e058:	e00a      	b.n	800e070 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e05a:	2301      	movs	r3, #1
 800e05c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800e060:	e006      	b.n	800e070 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800e062:	bf00      	nop
 800e064:	e004      	b.n	800e070 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800e066:	bf00      	nop
 800e068:	e002      	b.n	800e070 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800e06a:	bf00      	nop
 800e06c:	e000      	b.n	800e070 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800e06e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e070:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800e074:	2b00      	cmp	r3, #0
 800e076:	d10d      	bne.n	800e094 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 800e078:	4b88      	ldr	r3, [pc, #544]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e07a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e07e:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 800e082:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e086:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800e08a:	4984      	ldr	r1, [pc, #528]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e08c:	4313      	orrs	r3, r2
 800e08e:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800e092:	e003      	b.n	800e09c <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e094:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800e098:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800e09c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0a4:	2100      	movs	r1, #0
 800e0a6:	61b9      	str	r1, [r7, #24]
 800e0a8:	f003 0302 	and.w	r3, r3, #2
 800e0ac:	61fb      	str	r3, [r7, #28]
 800e0ae:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800e0b2:	460b      	mov	r3, r1
 800e0b4:	4313      	orrs	r3, r2
 800e0b6:	d03d      	beq.n	800e134 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 800e0b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e0bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e0c0:	2b03      	cmp	r3, #3
 800e0c2:	d81c      	bhi.n	800e0fe <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 800e0c4:	a201      	add	r2, pc, #4	@ (adr r2, 800e0cc <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 800e0c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0ca:	bf00      	nop
 800e0cc:	0800e107 	.word	0x0800e107
 800e0d0:	0800e0dd 	.word	0x0800e0dd
 800e0d4:	0800e0eb 	.word	0x0800e0eb
 800e0d8:	0800e107 	.word	0x0800e107
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e0dc:	4b6f      	ldr	r3, [pc, #444]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e0de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0e0:	4a6e      	ldr	r2, [pc, #440]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e0e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e0e6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800e0e8:	e00e      	b.n	800e108 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800e0ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e0ee:	3308      	adds	r3, #8
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	f003 f873 	bl	80111dc <RCCEx_PLL2_Config>
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 800e0fc:	e004      	b.n	800e108 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e0fe:	2301      	movs	r3, #1
 800e100:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800e104:	e000      	b.n	800e108 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 800e106:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e108:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d10d      	bne.n	800e12c <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800e110:	4b62      	ldr	r3, [pc, #392]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e112:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800e116:	f023 0203 	bic.w	r2, r3, #3
 800e11a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e11e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e122:	495e      	ldr	r1, [pc, #376]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e124:	4313      	orrs	r3, r2
 800e126:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800e12a:	e003      	b.n	800e134 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e12c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800e130:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e134:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e13c:	2100      	movs	r1, #0
 800e13e:	6139      	str	r1, [r7, #16]
 800e140:	f003 0304 	and.w	r3, r3, #4
 800e144:	617b      	str	r3, [r7, #20]
 800e146:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800e14a:	460b      	mov	r3, r1
 800e14c:	4313      	orrs	r3, r2
 800e14e:	d03a      	beq.n	800e1c6 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 800e150:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e154:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800e158:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e15c:	d00e      	beq.n	800e17c <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 800e15e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e162:	d815      	bhi.n	800e190 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 800e164:	2b00      	cmp	r3, #0
 800e166:	d017      	beq.n	800e198 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 800e168:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e16c:	d110      	bne.n	800e190 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e16e:	4b4b      	ldr	r3, [pc, #300]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e172:	4a4a      	ldr	r2, [pc, #296]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e174:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e178:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800e17a:	e00e      	b.n	800e19a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800e17c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e180:	3308      	adds	r3, #8
 800e182:	4618      	mov	r0, r3
 800e184:	f003 f82a 	bl	80111dc <RCCEx_PLL2_Config>
 800e188:	4603      	mov	r3, r0
 800e18a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800e18e:	e004      	b.n	800e19a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 800e190:	2301      	movs	r3, #1
 800e192:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800e196:	e000      	b.n	800e19a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 800e198:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e19a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d10d      	bne.n	800e1be <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800e1a2:	4b3e      	ldr	r3, [pc, #248]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e1a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e1a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e1ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e1b0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800e1b4:	4939      	ldr	r1, [pc, #228]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e1b6:	4313      	orrs	r3, r2
 800e1b8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800e1bc:	e003      	b.n	800e1c6 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e1be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800e1c2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800e1c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ce:	2100      	movs	r1, #0
 800e1d0:	60b9      	str	r1, [r7, #8]
 800e1d2:	f003 0310 	and.w	r3, r3, #16
 800e1d6:	60fb      	str	r3, [r7, #12]
 800e1d8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800e1dc:	460b      	mov	r3, r1
 800e1de:	4313      	orrs	r3, r2
 800e1e0:	d038      	beq.n	800e254 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 800e1e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e1e6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800e1ea:	2b30      	cmp	r3, #48	@ 0x30
 800e1ec:	d01b      	beq.n	800e226 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 800e1ee:	2b30      	cmp	r3, #48	@ 0x30
 800e1f0:	d815      	bhi.n	800e21e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 800e1f2:	2b10      	cmp	r3, #16
 800e1f4:	d002      	beq.n	800e1fc <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 800e1f6:	2b20      	cmp	r3, #32
 800e1f8:	d007      	beq.n	800e20a <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800e1fa:	e010      	b.n	800e21e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e1fc:	4b27      	ldr	r3, [pc, #156]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e1fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e200:	4a26      	ldr	r2, [pc, #152]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e202:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e206:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800e208:	e00e      	b.n	800e228 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800e20a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e20e:	3330      	adds	r3, #48	@ 0x30
 800e210:	4618      	mov	r0, r3
 800e212:	f003 f87b 	bl	801130c <RCCEx_PLL3_Config>
 800e216:	4603      	mov	r3, r0
 800e218:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800e21c:	e004      	b.n	800e228 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e21e:	2301      	movs	r3, #1
 800e220:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800e224:	e000      	b.n	800e228 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 800e226:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e228:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d10d      	bne.n	800e24c <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 800e230:	4b1a      	ldr	r3, [pc, #104]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e232:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800e236:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e23a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e23e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800e242:	4916      	ldr	r1, [pc, #88]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e244:	4313      	orrs	r3, r2
 800e246:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800e24a:	e003      	b.n	800e254 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e24c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800e250:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800e254:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e25c:	2100      	movs	r1, #0
 800e25e:	6039      	str	r1, [r7, #0]
 800e260:	f003 0308 	and.w	r3, r3, #8
 800e264:	607b      	str	r3, [r7, #4]
 800e266:	e9d7 1200 	ldrd	r1, r2, [r7]
 800e26a:	460b      	mov	r3, r1
 800e26c:	4313      	orrs	r3, r2
 800e26e:	d00c      	beq.n	800e28a <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 800e270:	4b0a      	ldr	r3, [pc, #40]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e272:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e276:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e27a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e27e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800e282:	4906      	ldr	r1, [pc, #24]	@ (800e29c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800e284:	4313      	orrs	r3, r2
 800e286:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800e28a:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 800e28e:	4618      	mov	r0, r3
 800e290:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 800e294:	46bd      	mov	sp, r7
 800e296:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e29a:	bf00      	nop
 800e29c:	44020c00 	.word	0x44020c00

0800e2a0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 800e2a0:	b480      	push	{r7}
 800e2a2:	b08b      	sub	sp, #44	@ 0x2c
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800e2a8:	4bae      	ldr	r3, [pc, #696]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e2aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e2ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2b0:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800e2b2:	4bac      	ldr	r3, [pc, #688]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e2b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2b6:	f003 0303 	and.w	r3, r3, #3
 800e2ba:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800e2bc:	4ba9      	ldr	r3, [pc, #676]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e2be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2c0:	0a1b      	lsrs	r3, r3, #8
 800e2c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e2c6:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800e2c8:	4ba6      	ldr	r3, [pc, #664]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e2ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2cc:	091b      	lsrs	r3, r3, #4
 800e2ce:	f003 0301 	and.w	r3, r3, #1
 800e2d2:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800e2d4:	4ba3      	ldr	r3, [pc, #652]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e2d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2d8:	08db      	lsrs	r3, r3, #3
 800e2da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e2de:	697a      	ldr	r2, [r7, #20]
 800e2e0:	fb02 f303 	mul.w	r3, r2, r3
 800e2e4:	ee07 3a90 	vmov	s15, r3
 800e2e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e2ec:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 800e2f0:	69bb      	ldr	r3, [r7, #24]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	f000 8126 	beq.w	800e544 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 800e2f8:	69fb      	ldr	r3, [r7, #28]
 800e2fa:	2b03      	cmp	r3, #3
 800e2fc:	d053      	beq.n	800e3a6 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800e2fe:	69fb      	ldr	r3, [r7, #28]
 800e300:	2b03      	cmp	r3, #3
 800e302:	d86f      	bhi.n	800e3e4 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800e304:	69fb      	ldr	r3, [r7, #28]
 800e306:	2b01      	cmp	r3, #1
 800e308:	d003      	beq.n	800e312 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800e30a:	69fb      	ldr	r3, [r7, #28]
 800e30c:	2b02      	cmp	r3, #2
 800e30e:	d02b      	beq.n	800e368 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800e310:	e068      	b.n	800e3e4 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e312:	4b94      	ldr	r3, [pc, #592]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	08db      	lsrs	r3, r3, #3
 800e318:	f003 0303 	and.w	r3, r3, #3
 800e31c:	4a92      	ldr	r2, [pc, #584]	@ (800e568 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800e31e:	fa22 f303 	lsr.w	r3, r2, r3
 800e322:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	ee07 3a90 	vmov	s15, r3
 800e32a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e32e:	69bb      	ldr	r3, [r7, #24]
 800e330:	ee07 3a90 	vmov	s15, r3
 800e334:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e338:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e33c:	6a3b      	ldr	r3, [r7, #32]
 800e33e:	ee07 3a90 	vmov	s15, r3
 800e342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e346:	ed97 6a04 	vldr	s12, [r7, #16]
 800e34a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800e56c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800e34e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e356:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e35a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e35e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e362:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800e366:	e068      	b.n	800e43a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800e368:	69bb      	ldr	r3, [r7, #24]
 800e36a:	ee07 3a90 	vmov	s15, r3
 800e36e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e372:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800e570 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800e376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e37a:	6a3b      	ldr	r3, [r7, #32]
 800e37c:	ee07 3a90 	vmov	s15, r3
 800e380:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e384:	ed97 6a04 	vldr	s12, [r7, #16]
 800e388:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e56c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800e38c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e390:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e394:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e398:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e39c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e3a0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800e3a4:	e049      	b.n	800e43a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800e3a6:	69bb      	ldr	r3, [r7, #24]
 800e3a8:	ee07 3a90 	vmov	s15, r3
 800e3ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e3b0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800e574 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 800e3b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e3b8:	6a3b      	ldr	r3, [r7, #32]
 800e3ba:	ee07 3a90 	vmov	s15, r3
 800e3be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e3c2:	ed97 6a04 	vldr	s12, [r7, #16]
 800e3c6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800e56c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800e3ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e3ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e3d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e3d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e3da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e3de:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800e3e2:	e02a      	b.n	800e43a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e3e4:	4b5f      	ldr	r3, [pc, #380]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	08db      	lsrs	r3, r3, #3
 800e3ea:	f003 0303 	and.w	r3, r3, #3
 800e3ee:	4a5e      	ldr	r2, [pc, #376]	@ (800e568 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800e3f0:	fa22 f303 	lsr.w	r3, r2, r3
 800e3f4:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	ee07 3a90 	vmov	s15, r3
 800e3fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e400:	69bb      	ldr	r3, [r7, #24]
 800e402:	ee07 3a90 	vmov	s15, r3
 800e406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e40a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e40e:	6a3b      	ldr	r3, [r7, #32]
 800e410:	ee07 3a90 	vmov	s15, r3
 800e414:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e418:	ed97 6a04 	vldr	s12, [r7, #16]
 800e41c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800e56c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800e420:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e424:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e428:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e42c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e430:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e434:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800e438:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e43a:	4b4a      	ldr	r3, [pc, #296]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e442:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e446:	d121      	bne.n	800e48c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800e448:	4b46      	ldr	r3, [pc, #280]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e44a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e44c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e450:	2b00      	cmp	r3, #0
 800e452:	d017      	beq.n	800e484 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800e454:	4b43      	ldr	r3, [pc, #268]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e456:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e458:	0a5b      	lsrs	r3, r3, #9
 800e45a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e45e:	ee07 3a90 	vmov	s15, r3
 800e462:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800e466:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e46a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800e46e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800e472:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e476:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e47a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	601a      	str	r2, [r3, #0]
 800e482:	e006      	b.n	800e492 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	2200      	movs	r2, #0
 800e488:	601a      	str	r2, [r3, #0]
 800e48a:	e002      	b.n	800e492 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	2200      	movs	r2, #0
 800e490:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e492:	4b34      	ldr	r3, [pc, #208]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e49a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e49e:	d121      	bne.n	800e4e4 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800e4a0:	4b30      	ldr	r3, [pc, #192]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e4a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d017      	beq.n	800e4dc <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800e4ac:	4b2d      	ldr	r3, [pc, #180]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e4ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4b0:	0c1b      	lsrs	r3, r3, #16
 800e4b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e4b6:	ee07 3a90 	vmov	s15, r3
 800e4ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800e4be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e4c2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800e4c6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800e4ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e4ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e4d2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	605a      	str	r2, [r3, #4]
 800e4da:	e006      	b.n	800e4ea <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	2200      	movs	r2, #0
 800e4e0:	605a      	str	r2, [r3, #4]
 800e4e2:	e002      	b.n	800e4ea <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e4ea:	4b1e      	ldr	r3, [pc, #120]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e4f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e4f6:	d121      	bne.n	800e53c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800e4f8:	4b1a      	ldr	r3, [pc, #104]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e4fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e500:	2b00      	cmp	r3, #0
 800e502:	d017      	beq.n	800e534 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800e504:	4b17      	ldr	r3, [pc, #92]	@ (800e564 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800e506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e508:	0e1b      	lsrs	r3, r3, #24
 800e50a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e50e:	ee07 3a90 	vmov	s15, r3
 800e512:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800e516:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e51a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800e51e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800e522:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e526:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e52a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800e532:	e010      	b.n	800e556 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	2200      	movs	r2, #0
 800e538:	609a      	str	r2, [r3, #8]
}
 800e53a:	e00c      	b.n	800e556 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	2200      	movs	r2, #0
 800e540:	609a      	str	r2, [r3, #8]
}
 800e542:	e008      	b.n	800e556 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	2200      	movs	r2, #0
 800e548:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	2200      	movs	r2, #0
 800e54e:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	2200      	movs	r2, #0
 800e554:	609a      	str	r2, [r3, #8]
}
 800e556:	bf00      	nop
 800e558:	372c      	adds	r7, #44	@ 0x2c
 800e55a:	46bd      	mov	sp, r7
 800e55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e560:	4770      	bx	lr
 800e562:	bf00      	nop
 800e564:	44020c00 	.word	0x44020c00
 800e568:	03d09000 	.word	0x03d09000
 800e56c:	46000000 	.word	0x46000000
 800e570:	4a742400 	.word	0x4a742400
 800e574:	4bbebc20 	.word	0x4bbebc20

0800e578 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 800e578:	b480      	push	{r7}
 800e57a:	b08b      	sub	sp, #44	@ 0x2c
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800e580:	4bae      	ldr	r3, [pc, #696]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e584:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e588:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800e58a:	4bac      	ldr	r3, [pc, #688]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e58c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e58e:	f003 0303 	and.w	r3, r3, #3
 800e592:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 800e594:	4ba9      	ldr	r3, [pc, #676]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e598:	0a1b      	lsrs	r3, r3, #8
 800e59a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e59e:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800e5a0:	4ba6      	ldr	r3, [pc, #664]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e5a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5a4:	091b      	lsrs	r3, r3, #4
 800e5a6:	f003 0301 	and.w	r3, r3, #1
 800e5aa:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800e5ac:	4ba3      	ldr	r3, [pc, #652]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e5ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5b0:	08db      	lsrs	r3, r3, #3
 800e5b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e5b6:	697a      	ldr	r2, [r7, #20]
 800e5b8:	fb02 f303 	mul.w	r3, r2, r3
 800e5bc:	ee07 3a90 	vmov	s15, r3
 800e5c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5c4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 800e5c8:	69bb      	ldr	r3, [r7, #24]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	f000 8126 	beq.w	800e81c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 800e5d0:	69fb      	ldr	r3, [r7, #28]
 800e5d2:	2b03      	cmp	r3, #3
 800e5d4:	d053      	beq.n	800e67e <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 800e5d6:	69fb      	ldr	r3, [r7, #28]
 800e5d8:	2b03      	cmp	r3, #3
 800e5da:	d86f      	bhi.n	800e6bc <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800e5dc:	69fb      	ldr	r3, [r7, #28]
 800e5de:	2b01      	cmp	r3, #1
 800e5e0:	d003      	beq.n	800e5ea <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800e5e2:	69fb      	ldr	r3, [r7, #28]
 800e5e4:	2b02      	cmp	r3, #2
 800e5e6:	d02b      	beq.n	800e640 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800e5e8:	e068      	b.n	800e6bc <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e5ea:	4b94      	ldr	r3, [pc, #592]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	08db      	lsrs	r3, r3, #3
 800e5f0:	f003 0303 	and.w	r3, r3, #3
 800e5f4:	4a92      	ldr	r2, [pc, #584]	@ (800e840 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800e5f6:	fa22 f303 	lsr.w	r3, r2, r3
 800e5fa:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	ee07 3a90 	vmov	s15, r3
 800e602:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e606:	69bb      	ldr	r3, [r7, #24]
 800e608:	ee07 3a90 	vmov	s15, r3
 800e60c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e610:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e614:	6a3b      	ldr	r3, [r7, #32]
 800e616:	ee07 3a90 	vmov	s15, r3
 800e61a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e61e:	ed97 6a04 	vldr	s12, [r7, #16]
 800e622:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800e844 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800e626:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e62a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e62e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e632:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e63a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800e63e:	e068      	b.n	800e712 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800e640:	69bb      	ldr	r3, [r7, #24]
 800e642:	ee07 3a90 	vmov	s15, r3
 800e646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e64a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800e848 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800e64e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e652:	6a3b      	ldr	r3, [r7, #32]
 800e654:	ee07 3a90 	vmov	s15, r3
 800e658:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e65c:	ed97 6a04 	vldr	s12, [r7, #16]
 800e660:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e844 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800e664:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e668:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e66c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e670:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e674:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e678:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800e67c:	e049      	b.n	800e712 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800e67e:	69bb      	ldr	r3, [r7, #24]
 800e680:	ee07 3a90 	vmov	s15, r3
 800e684:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e688:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800e84c <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 800e68c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e690:	6a3b      	ldr	r3, [r7, #32]
 800e692:	ee07 3a90 	vmov	s15, r3
 800e696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e69a:	ed97 6a04 	vldr	s12, [r7, #16]
 800e69e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800e844 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800e6a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e6a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e6aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e6ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e6b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e6b6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800e6ba:	e02a      	b.n	800e712 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e6bc:	4b5f      	ldr	r3, [pc, #380]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	08db      	lsrs	r3, r3, #3
 800e6c2:	f003 0303 	and.w	r3, r3, #3
 800e6c6:	4a5e      	ldr	r2, [pc, #376]	@ (800e840 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800e6c8:	fa22 f303 	lsr.w	r3, r2, r3
 800e6cc:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	ee07 3a90 	vmov	s15, r3
 800e6d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e6d8:	69bb      	ldr	r3, [r7, #24]
 800e6da:	ee07 3a90 	vmov	s15, r3
 800e6de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e6e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e6e6:	6a3b      	ldr	r3, [r7, #32]
 800e6e8:	ee07 3a90 	vmov	s15, r3
 800e6ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e6f0:	ed97 6a04 	vldr	s12, [r7, #16]
 800e6f4:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800e844 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800e6f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e6fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e700:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e704:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e708:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e70c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800e710:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e712:	4b4a      	ldr	r3, [pc, #296]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e71a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e71e:	d121      	bne.n	800e764 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800e720:	4b46      	ldr	r3, [pc, #280]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e724:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d017      	beq.n	800e75c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800e72c:	4b43      	ldr	r3, [pc, #268]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e72e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e730:	0a5b      	lsrs	r3, r3, #9
 800e732:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e736:	ee07 3a90 	vmov	s15, r3
 800e73a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800e73e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e742:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800e746:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800e74a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e74e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e752:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	601a      	str	r2, [r3, #0]
 800e75a:	e006      	b.n	800e76a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	2200      	movs	r2, #0
 800e760:	601a      	str	r2, [r3, #0]
 800e762:	e002      	b.n	800e76a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	2200      	movs	r2, #0
 800e768:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e76a:	4b34      	ldr	r3, [pc, #208]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e772:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e776:	d121      	bne.n	800e7bc <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800e778:	4b30      	ldr	r3, [pc, #192]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e77a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e77c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e780:	2b00      	cmp	r3, #0
 800e782:	d017      	beq.n	800e7b4 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800e784:	4b2d      	ldr	r3, [pc, #180]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e786:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e788:	0c1b      	lsrs	r3, r3, #16
 800e78a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e78e:	ee07 3a90 	vmov	s15, r3
 800e792:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800e796:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e79a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800e79e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800e7a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e7a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e7aa:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	605a      	str	r2, [r3, #4]
 800e7b2:	e006      	b.n	800e7c2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	605a      	str	r2, [r3, #4]
 800e7ba:	e002      	b.n	800e7c2 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	2200      	movs	r2, #0
 800e7c0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e7c2:	4b1e      	ldr	r3, [pc, #120]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e7ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e7ce:	d121      	bne.n	800e814 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800e7d0:	4b1a      	ldr	r3, [pc, #104]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e7d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d017      	beq.n	800e80c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800e7dc:	4b17      	ldr	r3, [pc, #92]	@ (800e83c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800e7de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e7e0:	0e1b      	lsrs	r3, r3, #24
 800e7e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e7e6:	ee07 3a90 	vmov	s15, r3
 800e7ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800e7ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e7f2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800e7f6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800e7fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e7fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e802:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800e80a:	e010      	b.n	800e82e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	2200      	movs	r2, #0
 800e810:	609a      	str	r2, [r3, #8]
}
 800e812:	e00c      	b.n	800e82e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	2200      	movs	r2, #0
 800e818:	609a      	str	r2, [r3, #8]
}
 800e81a:	e008      	b.n	800e82e <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	2200      	movs	r2, #0
 800e820:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	2200      	movs	r2, #0
 800e826:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	2200      	movs	r2, #0
 800e82c:	609a      	str	r2, [r3, #8]
}
 800e82e:	bf00      	nop
 800e830:	372c      	adds	r7, #44	@ 0x2c
 800e832:	46bd      	mov	sp, r7
 800e834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e838:	4770      	bx	lr
 800e83a:	bf00      	nop
 800e83c:	44020c00 	.word	0x44020c00
 800e840:	03d09000 	.word	0x03d09000
 800e844:	46000000 	.word	0x46000000
 800e848:	4a742400 	.word	0x4a742400
 800e84c:	4bbebc20 	.word	0x4bbebc20

0800e850 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 800e850:	b480      	push	{r7}
 800e852:	b08b      	sub	sp, #44	@ 0x2c
 800e854:	af00      	add	r7, sp, #0
 800e856:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800e858:	4bae      	ldr	r3, [pc, #696]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800e85a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e85c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e860:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800e862:	4bac      	ldr	r3, [pc, #688]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800e864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e866:	f003 0303 	and.w	r3, r3, #3
 800e86a:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 800e86c:	4ba9      	ldr	r3, [pc, #676]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800e86e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e870:	0a1b      	lsrs	r3, r3, #8
 800e872:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e876:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800e878:	4ba6      	ldr	r3, [pc, #664]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800e87a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e87c:	091b      	lsrs	r3, r3, #4
 800e87e:	f003 0301 	and.w	r3, r3, #1
 800e882:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800e884:	4ba3      	ldr	r3, [pc, #652]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800e886:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e888:	08db      	lsrs	r3, r3, #3
 800e88a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e88e:	697a      	ldr	r2, [r7, #20]
 800e890:	fb02 f303 	mul.w	r3, r2, r3
 800e894:	ee07 3a90 	vmov	s15, r3
 800e898:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e89c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 800e8a0:	69bb      	ldr	r3, [r7, #24]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	f000 8126 	beq.w	800eaf4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 800e8a8:	69fb      	ldr	r3, [r7, #28]
 800e8aa:	2b03      	cmp	r3, #3
 800e8ac:	d053      	beq.n	800e956 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 800e8ae:	69fb      	ldr	r3, [r7, #28]
 800e8b0:	2b03      	cmp	r3, #3
 800e8b2:	d86f      	bhi.n	800e994 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 800e8b4:	69fb      	ldr	r3, [r7, #28]
 800e8b6:	2b01      	cmp	r3, #1
 800e8b8:	d003      	beq.n	800e8c2 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 800e8ba:	69fb      	ldr	r3, [r7, #28]
 800e8bc:	2b02      	cmp	r3, #2
 800e8be:	d02b      	beq.n	800e918 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800e8c0:	e068      	b.n	800e994 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e8c2:	4b94      	ldr	r3, [pc, #592]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	08db      	lsrs	r3, r3, #3
 800e8c8:	f003 0303 	and.w	r3, r3, #3
 800e8cc:	4a92      	ldr	r2, [pc, #584]	@ (800eb18 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800e8ce:	fa22 f303 	lsr.w	r3, r2, r3
 800e8d2:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	ee07 3a90 	vmov	s15, r3
 800e8da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e8de:	69bb      	ldr	r3, [r7, #24]
 800e8e0:	ee07 3a90 	vmov	s15, r3
 800e8e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e8e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e8ec:	6a3b      	ldr	r3, [r7, #32]
 800e8ee:	ee07 3a90 	vmov	s15, r3
 800e8f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e8f6:	ed97 6a04 	vldr	s12, [r7, #16]
 800e8fa:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800eb1c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800e8fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e902:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e906:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e90a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e90e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e912:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800e916:	e068      	b.n	800e9ea <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800e918:	69bb      	ldr	r3, [r7, #24]
 800e91a:	ee07 3a90 	vmov	s15, r3
 800e91e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e922:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800eb20 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 800e926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e92a:	6a3b      	ldr	r3, [r7, #32]
 800e92c:	ee07 3a90 	vmov	s15, r3
 800e930:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e934:	ed97 6a04 	vldr	s12, [r7, #16]
 800e938:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800eb1c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800e93c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e940:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e944:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e948:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e94c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e950:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800e954:	e049      	b.n	800e9ea <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800e956:	69bb      	ldr	r3, [r7, #24]
 800e958:	ee07 3a90 	vmov	s15, r3
 800e95c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e960:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800eb24 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 800e964:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e968:	6a3b      	ldr	r3, [r7, #32]
 800e96a:	ee07 3a90 	vmov	s15, r3
 800e96e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e972:	ed97 6a04 	vldr	s12, [r7, #16]
 800e976:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800eb1c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800e97a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e97e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e982:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e986:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e98a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e98e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800e992:	e02a      	b.n	800e9ea <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e994:	4b5f      	ldr	r3, [pc, #380]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	08db      	lsrs	r3, r3, #3
 800e99a:	f003 0303 	and.w	r3, r3, #3
 800e99e:	4a5e      	ldr	r2, [pc, #376]	@ (800eb18 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800e9a0:	fa22 f303 	lsr.w	r3, r2, r3
 800e9a4:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	ee07 3a90 	vmov	s15, r3
 800e9ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e9b0:	69bb      	ldr	r3, [r7, #24]
 800e9b2:	ee07 3a90 	vmov	s15, r3
 800e9b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e9ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e9be:	6a3b      	ldr	r3, [r7, #32]
 800e9c0:	ee07 3a90 	vmov	s15, r3
 800e9c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e9c8:	ed97 6a04 	vldr	s12, [r7, #16]
 800e9cc:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800eb1c <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800e9d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e9d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e9d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e9dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e9e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e9e4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800e9e8:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e9ea:	4b4a      	ldr	r3, [pc, #296]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e9f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e9f6:	d121      	bne.n	800ea3c <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800e9f8:	4b46      	ldr	r3, [pc, #280]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800e9fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e9fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d017      	beq.n	800ea34 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800ea04:	4b43      	ldr	r3, [pc, #268]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800ea06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ea08:	0a5b      	lsrs	r3, r3, #9
 800ea0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ea0e:	ee07 3a90 	vmov	s15, r3
 800ea12:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 800ea16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ea1a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800ea1e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800ea22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ea26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ea2a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	601a      	str	r2, [r3, #0]
 800ea32:	e006      	b.n	800ea42 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	2200      	movs	r2, #0
 800ea38:	601a      	str	r2, [r3, #0]
 800ea3a:	e002      	b.n	800ea42 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	2200      	movs	r2, #0
 800ea40:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ea42:	4b34      	ldr	r3, [pc, #208]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ea4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ea4e:	d121      	bne.n	800ea94 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800ea50:	4b30      	ldr	r3, [pc, #192]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800ea52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d017      	beq.n	800ea8c <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800ea5c:	4b2d      	ldr	r3, [pc, #180]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800ea5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ea60:	0c1b      	lsrs	r3, r3, #16
 800ea62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ea66:	ee07 3a90 	vmov	s15, r3
 800ea6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800ea6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ea72:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800ea76:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800ea7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ea7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ea82:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	605a      	str	r2, [r3, #4]
 800ea8a:	e006      	b.n	800ea9a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	2200      	movs	r2, #0
 800ea90:	605a      	str	r2, [r3, #4]
 800ea92:	e002      	b.n	800ea9a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	2200      	movs	r2, #0
 800ea98:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ea9a:	4b1e      	ldr	r3, [pc, #120]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800eaa2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eaa6:	d121      	bne.n	800eaec <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 800eaa8:	4b1a      	ldr	r3, [pc, #104]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800eaaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eaac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d017      	beq.n	800eae4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800eab4:	4b17      	ldr	r3, [pc, #92]	@ (800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800eab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eab8:	0e1b      	lsrs	r3, r3, #24
 800eaba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eabe:	ee07 3a90 	vmov	s15, r3
 800eac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 800eac6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800eaca:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800eace:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800ead2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ead6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eada:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 800eae2:	e010      	b.n	800eb06 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	2200      	movs	r2, #0
 800eae8:	609a      	str	r2, [r3, #8]
}
 800eaea:	e00c      	b.n	800eb06 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	2200      	movs	r2, #0
 800eaf0:	609a      	str	r2, [r3, #8]
}
 800eaf2:	e008      	b.n	800eb06 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	2200      	movs	r2, #0
 800eaf8:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	2200      	movs	r2, #0
 800eafe:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	2200      	movs	r2, #0
 800eb04:	609a      	str	r2, [r3, #8]
}
 800eb06:	bf00      	nop
 800eb08:	372c      	adds	r7, #44	@ 0x2c
 800eb0a:	46bd      	mov	sp, r7
 800eb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb10:	4770      	bx	lr
 800eb12:	bf00      	nop
 800eb14:	44020c00 	.word	0x44020c00
 800eb18:	03d09000 	.word	0x03d09000
 800eb1c:	46000000 	.word	0x46000000
 800eb20:	4a742400 	.word	0x4a742400
 800eb24:	4bbebc20 	.word	0x4bbebc20

0800eb28 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800eb28:	b590      	push	{r4, r7, lr}
 800eb2a:	b08f      	sub	sp, #60	@ 0x3c
 800eb2c:	af00      	add	r7, sp, #0
 800eb2e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800eb32:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eb36:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 800eb3a:	4321      	orrs	r1, r4
 800eb3c:	d150      	bne.n	800ebe0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800eb3e:	4b26      	ldr	r3, [pc, #152]	@ (800ebd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800eb40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800eb44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800eb48:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800eb4a:	4b23      	ldr	r3, [pc, #140]	@ (800ebd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800eb4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800eb50:	f003 0302 	and.w	r3, r3, #2
 800eb54:	2b02      	cmp	r3, #2
 800eb56:	d108      	bne.n	800eb6a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800eb58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eb5e:	d104      	bne.n	800eb6a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800eb60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800eb64:	637b      	str	r3, [r7, #52]	@ 0x34
 800eb66:	f002 bb2a 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800eb6a:	4b1b      	ldr	r3, [pc, #108]	@ (800ebd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800eb6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800eb70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800eb74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800eb78:	d108      	bne.n	800eb8c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800eb7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eb80:	d104      	bne.n	800eb8c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 800eb82:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800eb86:	637b      	str	r3, [r7, #52]	@ 0x34
 800eb88:	f002 bb19 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 800eb8c:	4b12      	ldr	r3, [pc, #72]	@ (800ebd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eb94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eb98:	d119      	bne.n	800ebce <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 800eb9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800eba0:	d115      	bne.n	800ebce <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800eba2:	4b0d      	ldr	r3, [pc, #52]	@ (800ebd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800eba4:	69db      	ldr	r3, [r3, #28]
 800eba6:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800ebaa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ebae:	d30a      	bcc.n	800ebc6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 800ebb0:	4b09      	ldr	r3, [pc, #36]	@ (800ebd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800ebb2:	69db      	ldr	r3, [r3, #28]
 800ebb4:	0a1b      	lsrs	r3, r3, #8
 800ebb6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ebba:	4a08      	ldr	r2, [pc, #32]	@ (800ebdc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800ebbc:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebc0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800ebc2:	f002 bafc 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800ebca:	f002 baf8 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800ebce:	2300      	movs	r3, #0
 800ebd0:	637b      	str	r3, [r7, #52]	@ 0x34
 800ebd2:	f002 baf4 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ebd6:	bf00      	nop
 800ebd8:	44020c00 	.word	0x44020c00
 800ebdc:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 800ebe0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ebe4:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 800ebe8:	ea50 0104 	orrs.w	r1, r0, r4
 800ebec:	f001 8275 	beq.w	80100da <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 800ebf0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ebf4:	2801      	cmp	r0, #1
 800ebf6:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 800ebfa:	f082 82dd 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ebfe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ec02:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 800ec06:	ea50 0104 	orrs.w	r1, r0, r4
 800ec0a:	f001 816c 	beq.w	800fee6 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 800ec0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ec12:	2801      	cmp	r0, #1
 800ec14:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 800ec18:	f082 82ce 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ec1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ec20:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 800ec24:	ea50 0104 	orrs.w	r1, r0, r4
 800ec28:	f001 8602 	beq.w	8010830 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 800ec2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ec30:	2801      	cmp	r0, #1
 800ec32:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 800ec36:	f082 82bf 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ec3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ec3e:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 800ec42:	ea50 0104 	orrs.w	r1, r0, r4
 800ec46:	f001 854c 	beq.w	80106e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 800ec4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ec4e:	2801      	cmp	r0, #1
 800ec50:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 800ec54:	f082 82b0 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ec58:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ec5c:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 800ec60:	ea50 0104 	orrs.w	r1, r0, r4
 800ec64:	f001 849e 	beq.w	80105a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 800ec68:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ec6c:	2801      	cmp	r0, #1
 800ec6e:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 800ec72:	f082 82a1 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ec76:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ec7a:	f1a1 0420 	sub.w	r4, r1, #32
 800ec7e:	ea50 0104 	orrs.w	r1, r0, r4
 800ec82:	f001 83e8 	beq.w	8010456 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 800ec86:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ec8a:	2801      	cmp	r0, #1
 800ec8c:	f171 0120 	sbcs.w	r1, r1, #32
 800ec90:	f082 8292 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ec94:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ec98:	f1a1 0410 	sub.w	r4, r1, #16
 800ec9c:	ea50 0104 	orrs.w	r1, r0, r4
 800eca0:	f002 8256 	beq.w	8011150 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800eca4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eca8:	2801      	cmp	r0, #1
 800ecaa:	f171 0110 	sbcs.w	r1, r1, #16
 800ecae:	f082 8283 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ecb2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ecb6:	f1a1 0408 	sub.w	r4, r1, #8
 800ecba:	ea50 0104 	orrs.w	r1, r0, r4
 800ecbe:	f002 81cc 	beq.w	801105a <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 800ecc2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ecc6:	2801      	cmp	r0, #1
 800ecc8:	f171 0108 	sbcs.w	r1, r1, #8
 800eccc:	f082 8274 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ecd0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ecd4:	1f0c      	subs	r4, r1, #4
 800ecd6:	ea50 0104 	orrs.w	r1, r0, r4
 800ecda:	f001 8648 	beq.w	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 800ecde:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ece2:	2801      	cmp	r0, #1
 800ece4:	f171 0104 	sbcs.w	r1, r1, #4
 800ece8:	f082 8266 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ecec:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ecf0:	1e8c      	subs	r4, r1, #2
 800ecf2:	ea50 0104 	orrs.w	r1, r0, r4
 800ecf6:	f002 8143 	beq.w	8010f80 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 800ecfa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ecfe:	2801      	cmp	r0, #1
 800ed00:	f171 0102 	sbcs.w	r1, r1, #2
 800ed04:	f082 8258 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ed08:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed0c:	1e4c      	subs	r4, r1, #1
 800ed0e:	ea50 0104 	orrs.w	r1, r0, r4
 800ed12:	f002 80ce 	beq.w	8010eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 800ed16:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed1a:	2801      	cmp	r0, #1
 800ed1c:	f171 0101 	sbcs.w	r1, r1, #1
 800ed20:	f082 824a 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ed24:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed28:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800ed2c:	4321      	orrs	r1, r4
 800ed2e:	f002 8059 	beq.w	8010de4 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 800ed32:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed36:	4cd9      	ldr	r4, [pc, #868]	@ (800f09c <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 800ed38:	42a0      	cmp	r0, r4
 800ed3a:	f171 0100 	sbcs.w	r1, r1, #0
 800ed3e:	f082 823b 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ed42:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed46:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 800ed4a:	4321      	orrs	r1, r4
 800ed4c:	f001 87d9 	beq.w	8010d02 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 800ed50:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed54:	4cd2      	ldr	r4, [pc, #840]	@ (800f0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800ed56:	42a0      	cmp	r0, r4
 800ed58:	f171 0100 	sbcs.w	r1, r1, #0
 800ed5c:	f082 822c 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ed60:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed64:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 800ed68:	4321      	orrs	r1, r4
 800ed6a:	f001 8751 	beq.w	8010c10 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 800ed6e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed72:	4ccc      	ldr	r4, [pc, #816]	@ (800f0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800ed74:	42a0      	cmp	r0, r4
 800ed76:	f171 0100 	sbcs.w	r1, r1, #0
 800ed7a:	f082 821d 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ed7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed82:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 800ed86:	4321      	orrs	r1, r4
 800ed88:	f001 869a 	beq.w	8010ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 800ed8c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed90:	4cc5      	ldr	r4, [pc, #788]	@ (800f0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 800ed92:	42a0      	cmp	r0, r4
 800ed94:	f171 0100 	sbcs.w	r1, r1, #0
 800ed98:	f082 820e 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ed9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eda0:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 800eda4:	4321      	orrs	r1, r4
 800eda6:	f001 8612 	beq.w	80109ce <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 800edaa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800edae:	4cbf      	ldr	r4, [pc, #764]	@ (800f0ac <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 800edb0:	42a0      	cmp	r0, r4
 800edb2:	f171 0100 	sbcs.w	r1, r1, #0
 800edb6:	f082 81ff 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800edba:	e9d7 0100 	ldrd	r0, r1, [r7]
 800edbe:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 800edc2:	4321      	orrs	r1, r4
 800edc4:	f002 817e 	beq.w	80110c4 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 800edc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800edcc:	4cb8      	ldr	r4, [pc, #736]	@ (800f0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800edce:	42a0      	cmp	r0, r4
 800edd0:	f171 0100 	sbcs.w	r1, r1, #0
 800edd4:	f082 81f0 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800edd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eddc:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 800ede0:	4321      	orrs	r1, r4
 800ede2:	f000 829e 	beq.w	800f322 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 800ede6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800edea:	4cb2      	ldr	r4, [pc, #712]	@ (800f0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800edec:	42a0      	cmp	r0, r4
 800edee:	f171 0100 	sbcs.w	r1, r1, #0
 800edf2:	f082 81e1 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800edf6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800edfa:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 800edfe:	4321      	orrs	r1, r4
 800ee00:	f000 826d 	beq.w	800f2de <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 800ee04:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ee08:	4cab      	ldr	r4, [pc, #684]	@ (800f0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ee0a:	42a0      	cmp	r0, r4
 800ee0c:	f171 0100 	sbcs.w	r1, r1, #0
 800ee10:	f082 81d2 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ee14:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ee18:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 800ee1c:	4321      	orrs	r1, r4
 800ee1e:	f001 800d 	beq.w	800fe3c <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 800ee22:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ee26:	4ca5      	ldr	r4, [pc, #660]	@ (800f0bc <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800ee28:	42a0      	cmp	r0, r4
 800ee2a:	f171 0100 	sbcs.w	r1, r1, #0
 800ee2e:	f082 81c3 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ee32:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ee36:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 800ee3a:	4321      	orrs	r1, r4
 800ee3c:	f000 81d0 	beq.w	800f1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 800ee40:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ee44:	4c9e      	ldr	r4, [pc, #632]	@ (800f0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800ee46:	42a0      	cmp	r0, r4
 800ee48:	f171 0100 	sbcs.w	r1, r1, #0
 800ee4c:	f082 81b4 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ee50:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ee54:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 800ee58:	4321      	orrs	r1, r4
 800ee5a:	f000 8142 	beq.w	800f0e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 800ee5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ee62:	4c98      	ldr	r4, [pc, #608]	@ (800f0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800ee64:	42a0      	cmp	r0, r4
 800ee66:	f171 0100 	sbcs.w	r1, r1, #0
 800ee6a:	f082 81a5 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ee6e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ee72:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 800ee76:	4321      	orrs	r1, r4
 800ee78:	f001 824e 	beq.w	8010318 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 800ee7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ee80:	4c91      	ldr	r4, [pc, #580]	@ (800f0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800ee82:	42a0      	cmp	r0, r4
 800ee84:	f171 0100 	sbcs.w	r1, r1, #0
 800ee88:	f082 8196 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ee8c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ee90:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 800ee94:	4321      	orrs	r1, r4
 800ee96:	f001 8197 	beq.w	80101c8 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 800ee9a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ee9e:	4c8b      	ldr	r4, [pc, #556]	@ (800f0cc <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800eea0:	42a0      	cmp	r0, r4
 800eea2:	f171 0100 	sbcs.w	r1, r1, #0
 800eea6:	f082 8187 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800eeaa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eeae:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 800eeb2:	4321      	orrs	r1, r4
 800eeb4:	f001 8154 	beq.w	8010160 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 800eeb8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eebc:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 800eec0:	f171 0100 	sbcs.w	r1, r1, #0
 800eec4:	f082 8178 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800eec8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eecc:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 800eed0:	4321      	orrs	r1, r4
 800eed2:	f001 80b7 	beq.w	8010044 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 800eed6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eeda:	f248 0401 	movw	r4, #32769	@ 0x8001
 800eede:	42a0      	cmp	r0, r4
 800eee0:	f171 0100 	sbcs.w	r1, r1, #0
 800eee4:	f082 8168 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800eee8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eeec:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 800eef0:	4321      	orrs	r1, r4
 800eef2:	f001 8064 	beq.w	800ffbe <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 800eef6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eefa:	f244 0401 	movw	r4, #16385	@ 0x4001
 800eefe:	42a0      	cmp	r0, r4
 800ef00:	f171 0100 	sbcs.w	r1, r1, #0
 800ef04:	f082 8158 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ef08:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef0c:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 800ef10:	4321      	orrs	r1, r4
 800ef12:	f001 8011 	beq.w	800ff38 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 800ef16:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef1a:	f242 0401 	movw	r4, #8193	@ 0x2001
 800ef1e:	42a0      	cmp	r0, r4
 800ef20:	f171 0100 	sbcs.w	r1, r1, #0
 800ef24:	f082 8148 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ef28:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef2c:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 800ef30:	4321      	orrs	r1, r4
 800ef32:	f000 871e 	beq.w	800fd72 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 800ef36:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef3a:	f241 0401 	movw	r4, #4097	@ 0x1001
 800ef3e:	42a0      	cmp	r0, r4
 800ef40:	f171 0100 	sbcs.w	r1, r1, #0
 800ef44:	f082 8138 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ef48:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef4c:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 800ef50:	4321      	orrs	r1, r4
 800ef52:	f000 86a8 	beq.w	800fca6 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 800ef56:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef5a:	f640 0401 	movw	r4, #2049	@ 0x801
 800ef5e:	42a0      	cmp	r0, r4
 800ef60:	f171 0100 	sbcs.w	r1, r1, #0
 800ef64:	f082 8128 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ef68:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef6c:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 800ef70:	4321      	orrs	r1, r4
 800ef72:	f000 8632 	beq.w	800fbda <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 800ef76:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef7a:	f240 4401 	movw	r4, #1025	@ 0x401
 800ef7e:	42a0      	cmp	r0, r4
 800ef80:	f171 0100 	sbcs.w	r1, r1, #0
 800ef84:	f082 8118 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ef88:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef8c:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 800ef90:	4321      	orrs	r1, r4
 800ef92:	f000 85b0 	beq.w	800faf6 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 800ef96:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef9a:	f240 2401 	movw	r4, #513	@ 0x201
 800ef9e:	42a0      	cmp	r0, r4
 800efa0:	f171 0100 	sbcs.w	r1, r1, #0
 800efa4:	f082 8108 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800efa8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800efac:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 800efb0:	4321      	orrs	r1, r4
 800efb2:	f000 8535 	beq.w	800fa20 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 800efb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800efba:	f240 1401 	movw	r4, #257	@ 0x101
 800efbe:	42a0      	cmp	r0, r4
 800efc0:	f171 0100 	sbcs.w	r1, r1, #0
 800efc4:	f082 80f8 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800efc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800efcc:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 800efd0:	4321      	orrs	r1, r4
 800efd2:	f000 84ba 	beq.w	800f94a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 800efd6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800efda:	2881      	cmp	r0, #129	@ 0x81
 800efdc:	f171 0100 	sbcs.w	r1, r1, #0
 800efe0:	f082 80ea 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800efe4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800efe8:	2821      	cmp	r0, #33	@ 0x21
 800efea:	f171 0100 	sbcs.w	r1, r1, #0
 800efee:	d26f      	bcs.n	800f0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800eff0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eff4:	4301      	orrs	r1, r0
 800eff6:	f002 80df 	beq.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800effa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800effe:	1e42      	subs	r2, r0, #1
 800f000:	f141 33ff 	adc.w	r3, r1, #4294967295
 800f004:	2a20      	cmp	r2, #32
 800f006:	f173 0100 	sbcs.w	r1, r3, #0
 800f00a:	f082 80d5 	bcs.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800f00e:	2a1f      	cmp	r2, #31
 800f010:	f202 80d2 	bhi.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800f014:	a101      	add	r1, pc, #4	@ (adr r1, 800f01c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800f016:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f01a:	bf00      	nop
 800f01c:	0800f37d 	.word	0x0800f37d
 800f020:	0800f449 	.word	0x0800f449
 800f024:	080111b9 	.word	0x080111b9
 800f028:	0800f509 	.word	0x0800f509
 800f02c:	080111b9 	.word	0x080111b9
 800f030:	080111b9 	.word	0x080111b9
 800f034:	080111b9 	.word	0x080111b9
 800f038:	0800f5d9 	.word	0x0800f5d9
 800f03c:	080111b9 	.word	0x080111b9
 800f040:	080111b9 	.word	0x080111b9
 800f044:	080111b9 	.word	0x080111b9
 800f048:	080111b9 	.word	0x080111b9
 800f04c:	080111b9 	.word	0x080111b9
 800f050:	080111b9 	.word	0x080111b9
 800f054:	080111b9 	.word	0x080111b9
 800f058:	0800f6bb 	.word	0x0800f6bb
 800f05c:	080111b9 	.word	0x080111b9
 800f060:	080111b9 	.word	0x080111b9
 800f064:	080111b9 	.word	0x080111b9
 800f068:	080111b9 	.word	0x080111b9
 800f06c:	080111b9 	.word	0x080111b9
 800f070:	080111b9 	.word	0x080111b9
 800f074:	080111b9 	.word	0x080111b9
 800f078:	080111b9 	.word	0x080111b9
 800f07c:	080111b9 	.word	0x080111b9
 800f080:	080111b9 	.word	0x080111b9
 800f084:	080111b9 	.word	0x080111b9
 800f088:	080111b9 	.word	0x080111b9
 800f08c:	080111b9 	.word	0x080111b9
 800f090:	080111b9 	.word	0x080111b9
 800f094:	080111b9 	.word	0x080111b9
 800f098:	0800f791 	.word	0x0800f791
 800f09c:	80000001 	.word	0x80000001
 800f0a0:	40000001 	.word	0x40000001
 800f0a4:	20000001 	.word	0x20000001
 800f0a8:	10000001 	.word	0x10000001
 800f0ac:	08000001 	.word	0x08000001
 800f0b0:	04000001 	.word	0x04000001
 800f0b4:	00800001 	.word	0x00800001
 800f0b8:	00400001 	.word	0x00400001
 800f0bc:	00200001 	.word	0x00200001
 800f0c0:	00100001 	.word	0x00100001
 800f0c4:	00080001 	.word	0x00080001
 800f0c8:	00040001 	.word	0x00040001
 800f0cc:	00020001 	.word	0x00020001
 800f0d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f0d4:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800f0d8:	430b      	orrs	r3, r1
 800f0da:	f000 83c4 	beq.w	800f866 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800f0de:	f002 b86b 	b.w	80111b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800f0e2:	4ba1      	ldr	r3, [pc, #644]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f0e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800f0e8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800f0ec:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800f0ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0f0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f0f4:	d036      	beq.n	800f164 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 800f0f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0f8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f0fc:	d86b      	bhi.n	800f1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800f0fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f100:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f104:	d02b      	beq.n	800f15e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800f106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f108:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f10c:	d863      	bhi.n	800f1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800f10e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f110:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f114:	d01b      	beq.n	800f14e <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 800f116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f118:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f11c:	d85b      	bhi.n	800f1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800f11e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f120:	2b00      	cmp	r3, #0
 800f122:	d004      	beq.n	800f12e <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 800f124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f126:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f12a:	d008      	beq.n	800f13e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 800f12c:	e053      	b.n	800f1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f12e:	f107 0320 	add.w	r3, r7, #32
 800f132:	4618      	mov	r0, r3
 800f134:	f7ff f8b4 	bl	800e2a0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800f138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f13a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800f13c:	e04e      	b.n	800f1dc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f13e:	f107 0314 	add.w	r3, r7, #20
 800f142:	4618      	mov	r0, r3
 800f144:	f7ff fa18 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800f148:	697b      	ldr	r3, [r7, #20]
 800f14a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800f14c:	e046      	b.n	800f1dc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f14e:	f107 0308 	add.w	r3, r7, #8
 800f152:	4618      	mov	r0, r3
 800f154:	f7ff fb7c 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800f158:	68bb      	ldr	r3, [r7, #8]
 800f15a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800f15c:	e03e      	b.n	800f1dc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800f15e:	4b83      	ldr	r3, [pc, #524]	@ (800f36c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800f160:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800f162:	e03b      	b.n	800f1dc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f164:	4b80      	ldr	r3, [pc, #512]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f166:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800f16a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800f16e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f170:	4b7d      	ldr	r3, [pc, #500]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	f003 0302 	and.w	r3, r3, #2
 800f178:	2b02      	cmp	r3, #2
 800f17a:	d10c      	bne.n	800f196 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 800f17c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d109      	bne.n	800f196 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f182:	4b79      	ldr	r3, [pc, #484]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	08db      	lsrs	r3, r3, #3
 800f188:	f003 0303 	and.w	r3, r3, #3
 800f18c:	4a78      	ldr	r2, [pc, #480]	@ (800f370 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800f18e:	fa22 f303 	lsr.w	r3, r2, r3
 800f192:	637b      	str	r3, [r7, #52]	@ 0x34
 800f194:	e01e      	b.n	800f1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f196:	4b74      	ldr	r3, [pc, #464]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f19e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f1a2:	d106      	bne.n	800f1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800f1a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f1aa:	d102      	bne.n	800f1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800f1ac:	4b71      	ldr	r3, [pc, #452]	@ (800f374 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800f1ae:	637b      	str	r3, [r7, #52]	@ 0x34
 800f1b0:	e010      	b.n	800f1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f1b2:	4b6d      	ldr	r3, [pc, #436]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f1ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f1be:	d106      	bne.n	800f1ce <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 800f1c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f1c6:	d102      	bne.n	800f1ce <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800f1c8:	4b6b      	ldr	r3, [pc, #428]	@ (800f378 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800f1ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800f1cc:	e002      	b.n	800f1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800f1ce:	2300      	movs	r3, #0
 800f1d0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800f1d2:	e003      	b.n	800f1dc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 800f1d4:	e002      	b.n	800f1dc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 800f1d6:	2300      	movs	r3, #0
 800f1d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800f1da:	bf00      	nop
          }
        }
        break;
 800f1dc:	f001 bfef 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800f1e0:	4b61      	ldr	r3, [pc, #388]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f1e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800f1e6:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800f1ea:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800f1ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f1f2:	d036      	beq.n	800f262 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 800f1f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f1fa:	d86b      	bhi.n	800f2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800f1fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1fe:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800f202:	d02b      	beq.n	800f25c <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 800f204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f206:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800f20a:	d863      	bhi.n	800f2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800f20c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f20e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f212:	d01b      	beq.n	800f24c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800f214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f216:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f21a:	d85b      	bhi.n	800f2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800f21c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d004      	beq.n	800f22c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800f222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f224:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800f228:	d008      	beq.n	800f23c <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 800f22a:	e053      	b.n	800f2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f22c:	f107 0320 	add.w	r3, r7, #32
 800f230:	4618      	mov	r0, r3
 800f232:	f7ff f835 	bl	800e2a0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800f236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f238:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800f23a:	e04e      	b.n	800f2da <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f23c:	f107 0314 	add.w	r3, r7, #20
 800f240:	4618      	mov	r0, r3
 800f242:	f7ff f999 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800f246:	697b      	ldr	r3, [r7, #20]
 800f248:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800f24a:	e046      	b.n	800f2da <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f24c:	f107 0308 	add.w	r3, r7, #8
 800f250:	4618      	mov	r0, r3
 800f252:	f7ff fafd 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800f256:	68bb      	ldr	r3, [r7, #8]
 800f258:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800f25a:	e03e      	b.n	800f2da <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800f25c:	4b43      	ldr	r3, [pc, #268]	@ (800f36c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800f25e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800f260:	e03b      	b.n	800f2da <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f262:	4b41      	ldr	r3, [pc, #260]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f264:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800f268:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800f26c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f26e:	4b3e      	ldr	r3, [pc, #248]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	f003 0302 	and.w	r3, r3, #2
 800f276:	2b02      	cmp	r3, #2
 800f278:	d10c      	bne.n	800f294 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 800f27a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d109      	bne.n	800f294 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f280:	4b39      	ldr	r3, [pc, #228]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	08db      	lsrs	r3, r3, #3
 800f286:	f003 0303 	and.w	r3, r3, #3
 800f28a:	4a39      	ldr	r2, [pc, #228]	@ (800f370 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800f28c:	fa22 f303 	lsr.w	r3, r2, r3
 800f290:	637b      	str	r3, [r7, #52]	@ 0x34
 800f292:	e01e      	b.n	800f2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f294:	4b34      	ldr	r3, [pc, #208]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f29c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f2a0:	d106      	bne.n	800f2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800f2a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f2a8:	d102      	bne.n	800f2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800f2aa:	4b32      	ldr	r3, [pc, #200]	@ (800f374 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800f2ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800f2ae:	e010      	b.n	800f2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f2b0:	4b2d      	ldr	r3, [pc, #180]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f2b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f2bc:	d106      	bne.n	800f2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 800f2be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f2c4:	d102      	bne.n	800f2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800f2c6:	4b2c      	ldr	r3, [pc, #176]	@ (800f378 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800f2c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f2ca:	e002      	b.n	800f2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800f2cc:	2300      	movs	r3, #0
 800f2ce:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800f2d0:	e003      	b.n	800f2da <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 800f2d2:	e002      	b.n	800f2da <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800f2d8:	bf00      	nop
          }
        }
        break;
 800f2da:	f001 bf70 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800f2de:	4b22      	ldr	r3, [pc, #136]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f2e0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f2e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2e8:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800f2ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d108      	bne.n	800f302 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f2f0:	f107 0320 	add.w	r3, r7, #32
 800f2f4:	4618      	mov	r0, r3
 800f2f6:	f7fe ffd3 	bl	800e2a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f2fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2fc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800f2fe:	f001 bf5e 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800f302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f304:	2b40      	cmp	r3, #64	@ 0x40
 800f306:	d108      	bne.n	800f31a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f308:	f107 0314 	add.w	r3, r7, #20
 800f30c:	4618      	mov	r0, r3
 800f30e:	f7ff f933 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800f312:	69fb      	ldr	r3, [r7, #28]
 800f314:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f316:	f001 bf52 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800f31a:	2300      	movs	r3, #0
 800f31c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f31e:	f001 bf4e 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 800f322:	4b11      	ldr	r3, [pc, #68]	@ (800f368 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800f324:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f328:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f32c:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 800f32e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f330:	2b00      	cmp	r3, #0
 800f332:	d108      	bne.n	800f346 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f334:	f107 0320 	add.w	r3, r7, #32
 800f338:	4618      	mov	r0, r3
 800f33a:	f7fe ffb1 	bl	800e2a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f33e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f340:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800f342:	f001 bf3c 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 800f346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f348:	2b80      	cmp	r3, #128	@ 0x80
 800f34a:	d108      	bne.n	800f35e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f34c:	f107 0314 	add.w	r3, r7, #20
 800f350:	4618      	mov	r0, r3
 800f352:	f7ff f911 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800f356:	69fb      	ldr	r3, [r7, #28]
 800f358:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f35a:	f001 bf30 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800f35e:	2300      	movs	r3, #0
 800f360:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f362:	f001 bf2c 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f366:	bf00      	nop
 800f368:	44020c00 	.word	0x44020c00
 800f36c:	00bb8000 	.word	0x00bb8000
 800f370:	03d09000 	.word	0x03d09000
 800f374:	003d0900 	.word	0x003d0900
 800f378:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800f37c:	4b9d      	ldr	r3, [pc, #628]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f37e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f382:	f003 0307 	and.w	r3, r3, #7
 800f386:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800f388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d104      	bne.n	800f398 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800f38e:	f7fc ffd1 	bl	800c334 <HAL_RCC_GetPCLK2Freq>
 800f392:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800f394:	f001 bf13 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800f398:	4b96      	ldr	r3, [pc, #600]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f3a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f3a4:	d10a      	bne.n	800f3bc <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800f3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3a8:	2b01      	cmp	r3, #1
 800f3aa:	d107      	bne.n	800f3bc <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f3ac:	f107 0314 	add.w	r3, r7, #20
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	f7ff f8e1 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f3b6:	69bb      	ldr	r3, [r7, #24]
 800f3b8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f3ba:	e043      	b.n	800f444 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 800f3bc:	4b8d      	ldr	r3, [pc, #564]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f3c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f3c8:	d10a      	bne.n	800f3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 800f3ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3cc:	2b02      	cmp	r3, #2
 800f3ce:	d107      	bne.n	800f3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f3d0:	f107 0308 	add.w	r3, r7, #8
 800f3d4:	4618      	mov	r0, r3
 800f3d6:	f7ff fa3b 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	637b      	str	r3, [r7, #52]	@ 0x34
 800f3de:	e031      	b.n	800f444 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800f3e0:	4b84      	ldr	r3, [pc, #528]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	f003 0302 	and.w	r3, r3, #2
 800f3e8:	2b02      	cmp	r3, #2
 800f3ea:	d10c      	bne.n	800f406 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800f3ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3ee:	2b03      	cmp	r3, #3
 800f3f0:	d109      	bne.n	800f406 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f3f2:	4b80      	ldr	r3, [pc, #512]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	08db      	lsrs	r3, r3, #3
 800f3f8:	f003 0303 	and.w	r3, r3, #3
 800f3fc:	4a7e      	ldr	r2, [pc, #504]	@ (800f5f8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800f3fe:	fa22 f303 	lsr.w	r3, r2, r3
 800f402:	637b      	str	r3, [r7, #52]	@ 0x34
 800f404:	e01e      	b.n	800f444 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800f406:	4b7b      	ldr	r3, [pc, #492]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f40e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f412:	d105      	bne.n	800f420 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800f414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f416:	2b04      	cmp	r3, #4
 800f418:	d102      	bne.n	800f420 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 800f41a:	4b78      	ldr	r3, [pc, #480]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800f41c:	637b      	str	r3, [r7, #52]	@ 0x34
 800f41e:	e011      	b.n	800f444 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800f420:	4b74      	ldr	r3, [pc, #464]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f422:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f426:	f003 0302 	and.w	r3, r3, #2
 800f42a:	2b02      	cmp	r3, #2
 800f42c:	d106      	bne.n	800f43c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 800f42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f430:	2b05      	cmp	r3, #5
 800f432:	d103      	bne.n	800f43c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 800f434:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f438:	637b      	str	r3, [r7, #52]	@ 0x34
 800f43a:	e003      	b.n	800f444 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 800f43c:	2300      	movs	r3, #0
 800f43e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f440:	f001 bebd 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f444:	f001 bebb 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800f448:	4b6a      	ldr	r3, [pc, #424]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f44a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f44e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f452:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800f454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f456:	2b00      	cmp	r3, #0
 800f458:	d104      	bne.n	800f464 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800f45a:	f7fc ff55 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 800f45e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 800f460:	f001 bead 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800f464:	4b63      	ldr	r3, [pc, #396]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f46c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f470:	d10a      	bne.n	800f488 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800f472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f474:	2b08      	cmp	r3, #8
 800f476:	d107      	bne.n	800f488 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f478:	f107 0314 	add.w	r3, r7, #20
 800f47c:	4618      	mov	r0, r3
 800f47e:	f7ff f87b 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f482:	69bb      	ldr	r3, [r7, #24]
 800f484:	637b      	str	r3, [r7, #52]	@ 0x34
 800f486:	e03d      	b.n	800f504 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 800f488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f48a:	2b10      	cmp	r3, #16
 800f48c:	d108      	bne.n	800f4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f48e:	f107 0308 	add.w	r3, r7, #8
 800f492:	4618      	mov	r0, r3
 800f494:	f7ff f9dc 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f49c:	f001 be8f 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800f4a0:	4b54      	ldr	r3, [pc, #336]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	f003 0302 	and.w	r3, r3, #2
 800f4a8:	2b02      	cmp	r3, #2
 800f4aa:	d10c      	bne.n	800f4c6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 800f4ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4ae:	2b18      	cmp	r3, #24
 800f4b0:	d109      	bne.n	800f4c6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f4b2:	4b50      	ldr	r3, [pc, #320]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	08db      	lsrs	r3, r3, #3
 800f4b8:	f003 0303 	and.w	r3, r3, #3
 800f4bc:	4a4e      	ldr	r2, [pc, #312]	@ (800f5f8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800f4be:	fa22 f303 	lsr.w	r3, r2, r3
 800f4c2:	637b      	str	r3, [r7, #52]	@ 0x34
 800f4c4:	e01e      	b.n	800f504 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800f4c6:	4b4b      	ldr	r3, [pc, #300]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f4ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f4d2:	d105      	bne.n	800f4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800f4d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4d6:	2b20      	cmp	r3, #32
 800f4d8:	d102      	bne.n	800f4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 800f4da:	4b48      	ldr	r3, [pc, #288]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800f4dc:	637b      	str	r3, [r7, #52]	@ 0x34
 800f4de:	e011      	b.n	800f504 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800f4e0:	4b44      	ldr	r3, [pc, #272]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f4e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f4e6:	f003 0302 	and.w	r3, r3, #2
 800f4ea:	2b02      	cmp	r3, #2
 800f4ec:	d106      	bne.n	800f4fc <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 800f4ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4f0:	2b28      	cmp	r3, #40	@ 0x28
 800f4f2:	d103      	bne.n	800f4fc <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 800f4f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f4f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f4fa:	e003      	b.n	800f504 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f500:	f001 be5d 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f504:	f001 be5b 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800f508:	4b3a      	ldr	r3, [pc, #232]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f50a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f50e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800f512:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800f514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f516:	2b00      	cmp	r3, #0
 800f518:	d104      	bne.n	800f524 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800f51a:	f7fc fef5 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 800f51e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 800f520:	f001 be4d 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 800f524:	4b33      	ldr	r3, [pc, #204]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f52c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f530:	d10a      	bne.n	800f548 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800f532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f534:	2b40      	cmp	r3, #64	@ 0x40
 800f536:	d107      	bne.n	800f548 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f538:	f107 0314 	add.w	r3, r7, #20
 800f53c:	4618      	mov	r0, r3
 800f53e:	f7ff f81b 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f542:	69bb      	ldr	r3, [r7, #24]
 800f544:	637b      	str	r3, [r7, #52]	@ 0x34
 800f546:	e045      	b.n	800f5d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 800f548:	4b2a      	ldr	r3, [pc, #168]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f550:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f554:	d10a      	bne.n	800f56c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 800f556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f558:	2b80      	cmp	r3, #128	@ 0x80
 800f55a:	d107      	bne.n	800f56c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f55c:	f107 0308 	add.w	r3, r7, #8
 800f560:	4618      	mov	r0, r3
 800f562:	f7ff f975 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	637b      	str	r3, [r7, #52]	@ 0x34
 800f56a:	e033      	b.n	800f5d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800f56c:	4b21      	ldr	r3, [pc, #132]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	f003 0302 	and.w	r3, r3, #2
 800f574:	2b02      	cmp	r3, #2
 800f576:	d10c      	bne.n	800f592 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 800f578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f57a:	2bc0      	cmp	r3, #192	@ 0xc0
 800f57c:	d109      	bne.n	800f592 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f57e:	4b1d      	ldr	r3, [pc, #116]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	08db      	lsrs	r3, r3, #3
 800f584:	f003 0303 	and.w	r3, r3, #3
 800f588:	4a1b      	ldr	r2, [pc, #108]	@ (800f5f8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800f58a:	fa22 f303 	lsr.w	r3, r2, r3
 800f58e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f590:	e020      	b.n	800f5d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800f592:	4b18      	ldr	r3, [pc, #96]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f59a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f59e:	d106      	bne.n	800f5ae <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 800f5a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f5a6:	d102      	bne.n	800f5ae <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 800f5a8:	4b14      	ldr	r3, [pc, #80]	@ (800f5fc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800f5aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800f5ac:	e012      	b.n	800f5d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800f5ae:	4b11      	ldr	r3, [pc, #68]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f5b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f5b4:	f003 0302 	and.w	r3, r3, #2
 800f5b8:	2b02      	cmp	r3, #2
 800f5ba:	d107      	bne.n	800f5cc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 800f5bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5be:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800f5c2:	d103      	bne.n	800f5cc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 800f5c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f5c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f5ca:	e003      	b.n	800f5d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 800f5cc:	2300      	movs	r3, #0
 800f5ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f5d0:	f001 bdf5 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f5d4:	f001 bdf3 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800f5d8:	4b06      	ldr	r3, [pc, #24]	@ (800f5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800f5da:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f5de:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800f5e2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800f5e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d10a      	bne.n	800f600 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800f5ea:	f7fc fe8d 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 800f5ee:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 800f5f0:	f001 bde5 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f5f4:	44020c00 	.word	0x44020c00
 800f5f8:	03d09000 	.word	0x03d09000
 800f5fc:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 800f600:	4ba0      	ldr	r3, [pc, #640]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f608:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f60c:	d10b      	bne.n	800f626 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 800f60e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f610:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f614:	d107      	bne.n	800f626 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f616:	f107 0314 	add.w	r3, r7, #20
 800f61a:	4618      	mov	r0, r3
 800f61c:	f7fe ffac 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f620:	69bb      	ldr	r3, [r7, #24]
 800f622:	637b      	str	r3, [r7, #52]	@ 0x34
 800f624:	e047      	b.n	800f6b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800f626:	4b97      	ldr	r3, [pc, #604]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f62e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f632:	d10b      	bne.n	800f64c <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 800f634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f636:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f63a:	d107      	bne.n	800f64c <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f63c:	f107 0308 	add.w	r3, r7, #8
 800f640:	4618      	mov	r0, r3
 800f642:	f7ff f905 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	637b      	str	r3, [r7, #52]	@ 0x34
 800f64a:	e034      	b.n	800f6b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800f64c:	4b8d      	ldr	r3, [pc, #564]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	f003 0302 	and.w	r3, r3, #2
 800f654:	2b02      	cmp	r3, #2
 800f656:	d10d      	bne.n	800f674 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 800f658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f65a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f65e:	d109      	bne.n	800f674 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f660:	4b88      	ldr	r3, [pc, #544]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	08db      	lsrs	r3, r3, #3
 800f666:	f003 0303 	and.w	r3, r3, #3
 800f66a:	4a87      	ldr	r2, [pc, #540]	@ (800f888 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800f66c:	fa22 f303 	lsr.w	r3, r2, r3
 800f670:	637b      	str	r3, [r7, #52]	@ 0x34
 800f672:	e020      	b.n	800f6b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800f674:	4b83      	ldr	r3, [pc, #524]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f67c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f680:	d106      	bne.n	800f690 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 800f682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f684:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f688:	d102      	bne.n	800f690 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 800f68a:	4b80      	ldr	r3, [pc, #512]	@ (800f88c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800f68c:	637b      	str	r3, [r7, #52]	@ 0x34
 800f68e:	e012      	b.n	800f6b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800f690:	4b7c      	ldr	r3, [pc, #496]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f692:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f696:	f003 0302 	and.w	r3, r3, #2
 800f69a:	2b02      	cmp	r3, #2
 800f69c:	d107      	bne.n	800f6ae <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 800f69e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6a0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800f6a4:	d103      	bne.n	800f6ae <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 800f6a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f6aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800f6ac:	e003      	b.n	800f6b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 800f6ae:	2300      	movs	r3, #0
 800f6b0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f6b2:	f001 bd84 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f6b6:	f001 bd82 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800f6ba:	4b72      	ldr	r3, [pc, #456]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f6bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f6c0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800f6c4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800f6c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d104      	bne.n	800f6d6 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800f6cc:	f7fc fe1c 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 800f6d0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 800f6d2:	f001 bd74 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 800f6d6:	4b6b      	ldr	r3, [pc, #428]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f6de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f6e2:	d10b      	bne.n	800f6fc <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 800f6e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f6ea:	d107      	bne.n	800f6fc <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f6ec:	f107 0314 	add.w	r3, r7, #20
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	f7fe ff41 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f6f6:	69bb      	ldr	r3, [r7, #24]
 800f6f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f6fa:	e047      	b.n	800f78c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 800f6fc:	4b61      	ldr	r3, [pc, #388]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f704:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f708:	d10b      	bne.n	800f722 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800f70a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f70c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f710:	d107      	bne.n	800f722 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f712:	f107 0308 	add.w	r3, r7, #8
 800f716:	4618      	mov	r0, r3
 800f718:	f7ff f89a 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f720:	e034      	b.n	800f78c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800f722:	4b58      	ldr	r3, [pc, #352]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	f003 0302 	and.w	r3, r3, #2
 800f72a:	2b02      	cmp	r3, #2
 800f72c:	d10d      	bne.n	800f74a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800f72e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f730:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f734:	d109      	bne.n	800f74a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f736:	4b53      	ldr	r3, [pc, #332]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	08db      	lsrs	r3, r3, #3
 800f73c:	f003 0303 	and.w	r3, r3, #3
 800f740:	4a51      	ldr	r2, [pc, #324]	@ (800f888 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800f742:	fa22 f303 	lsr.w	r3, r2, r3
 800f746:	637b      	str	r3, [r7, #52]	@ 0x34
 800f748:	e020      	b.n	800f78c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 800f74a:	4b4e      	ldr	r3, [pc, #312]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f752:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f756:	d106      	bne.n	800f766 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 800f758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f75a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f75e:	d102      	bne.n	800f766 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 800f760:	4b4a      	ldr	r3, [pc, #296]	@ (800f88c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800f762:	637b      	str	r3, [r7, #52]	@ 0x34
 800f764:	e012      	b.n	800f78c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800f766:	4b47      	ldr	r3, [pc, #284]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f768:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f76c:	f003 0302 	and.w	r3, r3, #2
 800f770:	2b02      	cmp	r3, #2
 800f772:	d107      	bne.n	800f784 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 800f774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f776:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800f77a:	d103      	bne.n	800f784 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 800f77c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f780:	637b      	str	r3, [r7, #52]	@ 0x34
 800f782:	e003      	b.n	800f78c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 800f784:	2300      	movs	r3, #0
 800f786:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f788:	f001 bd19 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f78c:	f001 bd17 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800f790:	4b3c      	ldr	r3, [pc, #240]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f792:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f796:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800f79a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 800f79c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d104      	bne.n	800f7ac <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800f7a2:	f7fc fdb1 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 800f7a6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 800f7a8:	f001 bd09 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 800f7ac:	4b35      	ldr	r3, [pc, #212]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f7b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f7b8:	d10b      	bne.n	800f7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 800f7ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f7c0:	d107      	bne.n	800f7d2 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f7c2:	f107 0314 	add.w	r3, r7, #20
 800f7c6:	4618      	mov	r0, r3
 800f7c8:	f7fe fed6 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f7cc:	69bb      	ldr	r3, [r7, #24]
 800f7ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800f7d0:	e047      	b.n	800f862 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 800f7d2:	4b2c      	ldr	r3, [pc, #176]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f7da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f7de:	d10b      	bne.n	800f7f8 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 800f7e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f7e6:	d107      	bne.n	800f7f8 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f7e8:	f107 0308 	add.w	r3, r7, #8
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	f7ff f82f 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f7f2:	68fb      	ldr	r3, [r7, #12]
 800f7f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800f7f6:	e034      	b.n	800f862 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800f7f8:	4b22      	ldr	r3, [pc, #136]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	f003 0302 	and.w	r3, r3, #2
 800f800:	2b02      	cmp	r3, #2
 800f802:	d10d      	bne.n	800f820 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 800f804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f806:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800f80a:	d109      	bne.n	800f820 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f80c:	4b1d      	ldr	r3, [pc, #116]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	08db      	lsrs	r3, r3, #3
 800f812:	f003 0303 	and.w	r3, r3, #3
 800f816:	4a1c      	ldr	r2, [pc, #112]	@ (800f888 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800f818:	fa22 f303 	lsr.w	r3, r2, r3
 800f81c:	637b      	str	r3, [r7, #52]	@ 0x34
 800f81e:	e020      	b.n	800f862 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 800f820:	4b18      	ldr	r3, [pc, #96]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f828:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f82c:	d106      	bne.n	800f83c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800f82e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f830:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f834:	d102      	bne.n	800f83c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 800f836:	4b15      	ldr	r3, [pc, #84]	@ (800f88c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800f838:	637b      	str	r3, [r7, #52]	@ 0x34
 800f83a:	e012      	b.n	800f862 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 800f83c:	4b11      	ldr	r3, [pc, #68]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f83e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f842:	f003 0302 	and.w	r3, r3, #2
 800f846:	2b02      	cmp	r3, #2
 800f848:	d107      	bne.n	800f85a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 800f84a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f84c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800f850:	d103      	bne.n	800f85a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 800f852:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f856:	637b      	str	r3, [r7, #52]	@ 0x34
 800f858:	e003      	b.n	800f862 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 800f85a:	2300      	movs	r3, #0
 800f85c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f85e:	f001 bcae 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f862:	f001 bcac 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800f866:	4b07      	ldr	r3, [pc, #28]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800f868:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f86c:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 800f870:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800f872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f874:	2b00      	cmp	r3, #0
 800f876:	d10b      	bne.n	800f890 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800f878:	f7fc fd46 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 800f87c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 800f87e:	f001 bc9e 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f882:	bf00      	nop
 800f884:	44020c00 	.word	0x44020c00
 800f888:	03d09000 	.word	0x03d09000
 800f88c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 800f890:	4ba0      	ldr	r3, [pc, #640]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f898:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f89c:	d10b      	bne.n	800f8b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 800f89e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f8a4:	d107      	bne.n	800f8b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f8a6:	f107 0314 	add.w	r3, r7, #20
 800f8aa:	4618      	mov	r0, r3
 800f8ac:	f7fe fe64 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f8b0:	69bb      	ldr	r3, [r7, #24]
 800f8b2:	637b      	str	r3, [r7, #52]	@ 0x34
 800f8b4:	e047      	b.n	800f946 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 800f8b6:	4b97      	ldr	r3, [pc, #604]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f8be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f8c2:	d10b      	bne.n	800f8dc <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 800f8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8c6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800f8ca:	d107      	bne.n	800f8dc <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f8cc:	f107 0308 	add.w	r3, r7, #8
 800f8d0:	4618      	mov	r0, r3
 800f8d2:	f7fe ffbd 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f8da:	e034      	b.n	800f946 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 800f8dc:	4b8d      	ldr	r3, [pc, #564]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	f003 0302 	and.w	r3, r3, #2
 800f8e4:	2b02      	cmp	r3, #2
 800f8e6:	d10d      	bne.n	800f904 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 800f8e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8ea:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800f8ee:	d109      	bne.n	800f904 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f8f0:	4b88      	ldr	r3, [pc, #544]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	08db      	lsrs	r3, r3, #3
 800f8f6:	f003 0303 	and.w	r3, r3, #3
 800f8fa:	4a87      	ldr	r2, [pc, #540]	@ (800fb18 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800f8fc:	fa22 f303 	lsr.w	r3, r2, r3
 800f900:	637b      	str	r3, [r7, #52]	@ 0x34
 800f902:	e020      	b.n	800f946 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 800f904:	4b83      	ldr	r3, [pc, #524]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800f906:	681b      	ldr	r3, [r3, #0]
 800f908:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f90c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f910:	d106      	bne.n	800f920 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 800f912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f914:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f918:	d102      	bne.n	800f920 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 800f91a:	4b80      	ldr	r3, [pc, #512]	@ (800fb1c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800f91c:	637b      	str	r3, [r7, #52]	@ 0x34
 800f91e:	e012      	b.n	800f946 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 800f920:	4b7c      	ldr	r3, [pc, #496]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800f922:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f926:	f003 0302 	and.w	r3, r3, #2
 800f92a:	2b02      	cmp	r3, #2
 800f92c:	d107      	bne.n	800f93e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 800f92e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f930:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800f934:	d103      	bne.n	800f93e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 800f936:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f93a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f93c:	e003      	b.n	800f946 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 800f93e:	2300      	movs	r3, #0
 800f940:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f942:	f001 bc3c 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f946:	f001 bc3a 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 800f94a:	4b72      	ldr	r3, [pc, #456]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800f94c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f950:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800f954:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800f956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d104      	bne.n	800f966 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800f95c:	f7fc fcd4 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 800f960:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 800f962:	f001 bc2c 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 800f966:	4b6b      	ldr	r3, [pc, #428]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f96e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f972:	d10b      	bne.n	800f98c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800f974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f976:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f97a:	d107      	bne.n	800f98c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f97c:	f107 0314 	add.w	r3, r7, #20
 800f980:	4618      	mov	r0, r3
 800f982:	f7fe fdf9 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f986:	69bb      	ldr	r3, [r7, #24]
 800f988:	637b      	str	r3, [r7, #52]	@ 0x34
 800f98a:	e047      	b.n	800fa1c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 800f98c:	4b61      	ldr	r3, [pc, #388]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f994:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f998:	d10b      	bne.n	800f9b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 800f99a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f99c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f9a0:	d107      	bne.n	800f9b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f9a2:	f107 0308 	add.w	r3, r7, #8
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	f7fe ff52 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	637b      	str	r3, [r7, #52]	@ 0x34
 800f9b0:	e034      	b.n	800fa1c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 800f9b2:	4b58      	ldr	r3, [pc, #352]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	f003 0302 	and.w	r3, r3, #2
 800f9ba:	2b02      	cmp	r3, #2
 800f9bc:	d10d      	bne.n	800f9da <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 800f9be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9c0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f9c4:	d109      	bne.n	800f9da <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f9c6:	4b53      	ldr	r3, [pc, #332]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	08db      	lsrs	r3, r3, #3
 800f9cc:	f003 0303 	and.w	r3, r3, #3
 800f9d0:	4a51      	ldr	r2, [pc, #324]	@ (800fb18 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800f9d2:	fa22 f303 	lsr.w	r3, r2, r3
 800f9d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800f9d8:	e020      	b.n	800fa1c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 800f9da:	4b4e      	ldr	r3, [pc, #312]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f9e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f9e6:	d106      	bne.n	800f9f6 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 800f9e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f9ee:	d102      	bne.n	800f9f6 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 800f9f0:	4b4a      	ldr	r3, [pc, #296]	@ (800fb1c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800f9f2:	637b      	str	r3, [r7, #52]	@ 0x34
 800f9f4:	e012      	b.n	800fa1c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 800f9f6:	4b47      	ldr	r3, [pc, #284]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800f9f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f9fc:	f003 0302 	and.w	r3, r3, #2
 800fa00:	2b02      	cmp	r3, #2
 800fa02:	d107      	bne.n	800fa14 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 800fa04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa06:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800fa0a:	d103      	bne.n	800fa14 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 800fa0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fa10:	637b      	str	r3, [r7, #52]	@ 0x34
 800fa12:	e003      	b.n	800fa1c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 800fa14:	2300      	movs	r3, #0
 800fa16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800fa18:	f001 bbd1 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800fa1c:	f001 bbcf 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 800fa20:	4b3c      	ldr	r3, [pc, #240]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800fa22:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800fa26:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800fa2a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 800fa2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d104      	bne.n	800fa3c <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800fa32:	f7fc fc69 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 800fa36:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 800fa38:	f001 bbc1 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 800fa3c:	4b35      	ldr	r3, [pc, #212]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fa44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fa48:	d10b      	bne.n	800fa62 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 800fa4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fa50:	d107      	bne.n	800fa62 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fa52:	f107 0314 	add.w	r3, r7, #20
 800fa56:	4618      	mov	r0, r3
 800fa58:	f7fe fd8e 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800fa5c:	69bb      	ldr	r3, [r7, #24]
 800fa5e:	637b      	str	r3, [r7, #52]	@ 0x34
 800fa60:	e047      	b.n	800faf2 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 800fa62:	4b2c      	ldr	r3, [pc, #176]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fa6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fa6e:	d10b      	bne.n	800fa88 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 800fa70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa72:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fa76:	d107      	bne.n	800fa88 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fa78:	f107 0308 	add.w	r3, r7, #8
 800fa7c:	4618      	mov	r0, r3
 800fa7e:	f7fe fee7 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	637b      	str	r3, [r7, #52]	@ 0x34
 800fa86:	e034      	b.n	800faf2 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 800fa88:	4b22      	ldr	r3, [pc, #136]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	f003 0302 	and.w	r3, r3, #2
 800fa90:	2b02      	cmp	r3, #2
 800fa92:	d10d      	bne.n	800fab0 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 800fa94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa96:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800fa9a:	d109      	bne.n	800fab0 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800fa9c:	4b1d      	ldr	r3, [pc, #116]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	08db      	lsrs	r3, r3, #3
 800faa2:	f003 0303 	and.w	r3, r3, #3
 800faa6:	4a1c      	ldr	r2, [pc, #112]	@ (800fb18 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800faa8:	fa22 f303 	lsr.w	r3, r2, r3
 800faac:	637b      	str	r3, [r7, #52]	@ 0x34
 800faae:	e020      	b.n	800faf2 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 800fab0:	4b18      	ldr	r3, [pc, #96]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800fab8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fabc:	d106      	bne.n	800facc <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 800fabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fac0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800fac4:	d102      	bne.n	800facc <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 800fac6:	4b15      	ldr	r3, [pc, #84]	@ (800fb1c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800fac8:	637b      	str	r3, [r7, #52]	@ 0x34
 800faca:	e012      	b.n	800faf2 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 800facc:	4b11      	ldr	r3, [pc, #68]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800face:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800fad2:	f003 0302 	and.w	r3, r3, #2
 800fad6:	2b02      	cmp	r3, #2
 800fad8:	d107      	bne.n	800faea <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 800fada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fadc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800fae0:	d103      	bne.n	800faea <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 800fae2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fae6:	637b      	str	r3, [r7, #52]	@ 0x34
 800fae8:	e003      	b.n	800faf2 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 800faea:	2300      	movs	r3, #0
 800faec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800faee:	f001 bb66 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800faf2:	f001 bb64 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 800faf6:	4b07      	ldr	r3, [pc, #28]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800faf8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800fafc:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 800fb00:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 800fb02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d10b      	bne.n	800fb20 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800fb08:	f7fc fbfe 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 800fb0c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 800fb0e:	f001 bb56 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800fb12:	bf00      	nop
 800fb14:	44020c00 	.word	0x44020c00
 800fb18:	03d09000 	.word	0x03d09000
 800fb1c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 800fb20:	4ba1      	ldr	r3, [pc, #644]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fb28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fb2c:	d10b      	bne.n	800fb46 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 800fb2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fb34:	d107      	bne.n	800fb46 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fb36:	f107 0314 	add.w	r3, r7, #20
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	f7fe fd1c 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800fb40:	69bb      	ldr	r3, [r7, #24]
 800fb42:	637b      	str	r3, [r7, #52]	@ 0x34
 800fb44:	e047      	b.n	800fbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 800fb46:	4b98      	ldr	r3, [pc, #608]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fb48:	681b      	ldr	r3, [r3, #0]
 800fb4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fb4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb52:	d10b      	bne.n	800fb6c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 800fb54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fb5a:	d107      	bne.n	800fb6c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fb5c:	f107 0308 	add.w	r3, r7, #8
 800fb60:	4618      	mov	r0, r3
 800fb62:	f7fe fe75 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	637b      	str	r3, [r7, #52]	@ 0x34
 800fb6a:	e034      	b.n	800fbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 800fb6c:	4b8e      	ldr	r3, [pc, #568]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	f003 0302 	and.w	r3, r3, #2
 800fb74:	2b02      	cmp	r3, #2
 800fb76:	d10d      	bne.n	800fb94 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 800fb78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb7a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800fb7e:	d109      	bne.n	800fb94 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800fb80:	4b89      	ldr	r3, [pc, #548]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	08db      	lsrs	r3, r3, #3
 800fb86:	f003 0303 	and.w	r3, r3, #3
 800fb8a:	4a88      	ldr	r2, [pc, #544]	@ (800fdac <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800fb8c:	fa22 f303 	lsr.w	r3, r2, r3
 800fb90:	637b      	str	r3, [r7, #52]	@ 0x34
 800fb92:	e020      	b.n	800fbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 800fb94:	4b84      	ldr	r3, [pc, #528]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800fb9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fba0:	d106      	bne.n	800fbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 800fba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fba4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fba8:	d102      	bne.n	800fbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 800fbaa:	4b81      	ldr	r3, [pc, #516]	@ (800fdb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800fbac:	637b      	str	r3, [r7, #52]	@ 0x34
 800fbae:	e012      	b.n	800fbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 800fbb0:	4b7d      	ldr	r3, [pc, #500]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fbb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800fbb6:	f003 0302 	and.w	r3, r3, #2
 800fbba:	2b02      	cmp	r3, #2
 800fbbc:	d107      	bne.n	800fbce <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 800fbbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbc0:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800fbc4:	d103      	bne.n	800fbce <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 800fbc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fbca:	637b      	str	r3, [r7, #52]	@ 0x34
 800fbcc:	e003      	b.n	800fbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 800fbce:	2300      	movs	r3, #0
 800fbd0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800fbd2:	f001 baf4 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800fbd6:	f001 baf2 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 800fbda:	4b73      	ldr	r3, [pc, #460]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fbdc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800fbe0:	f003 0307 	and.w	r3, r3, #7
 800fbe4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 800fbe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d104      	bne.n	800fbf6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800fbec:	f7fc fb8c 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 800fbf0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 800fbf2:	f001 bae4 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 800fbf6:	4b6c      	ldr	r3, [pc, #432]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fbfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fc02:	d10a      	bne.n	800fc1a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 800fc04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc06:	2b01      	cmp	r3, #1
 800fc08:	d107      	bne.n	800fc1a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fc0a:	f107 0314 	add.w	r3, r7, #20
 800fc0e:	4618      	mov	r0, r3
 800fc10:	f7fe fcb2 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800fc14:	69bb      	ldr	r3, [r7, #24]
 800fc16:	637b      	str	r3, [r7, #52]	@ 0x34
 800fc18:	e043      	b.n	800fca2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 800fc1a:	4b63      	ldr	r3, [pc, #396]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fc22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fc26:	d10a      	bne.n	800fc3e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 800fc28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc2a:	2b02      	cmp	r3, #2
 800fc2c:	d107      	bne.n	800fc3e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fc2e:	f107 0308 	add.w	r3, r7, #8
 800fc32:	4618      	mov	r0, r3
 800fc34:	f7fe fe0c 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	637b      	str	r3, [r7, #52]	@ 0x34
 800fc3c:	e031      	b.n	800fca2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 800fc3e:	4b5a      	ldr	r3, [pc, #360]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	f003 0302 	and.w	r3, r3, #2
 800fc46:	2b02      	cmp	r3, #2
 800fc48:	d10c      	bne.n	800fc64 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 800fc4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc4c:	2b03      	cmp	r3, #3
 800fc4e:	d109      	bne.n	800fc64 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800fc50:	4b55      	ldr	r3, [pc, #340]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	08db      	lsrs	r3, r3, #3
 800fc56:	f003 0303 	and.w	r3, r3, #3
 800fc5a:	4a54      	ldr	r2, [pc, #336]	@ (800fdac <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800fc5c:	fa22 f303 	lsr.w	r3, r2, r3
 800fc60:	637b      	str	r3, [r7, #52]	@ 0x34
 800fc62:	e01e      	b.n	800fca2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 800fc64:	4b50      	ldr	r3, [pc, #320]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800fc6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fc70:	d105      	bne.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 800fc72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc74:	2b04      	cmp	r3, #4
 800fc76:	d102      	bne.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 800fc78:	4b4d      	ldr	r3, [pc, #308]	@ (800fdb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800fc7a:	637b      	str	r3, [r7, #52]	@ 0x34
 800fc7c:	e011      	b.n	800fca2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 800fc7e:	4b4a      	ldr	r3, [pc, #296]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fc80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800fc84:	f003 0302 	and.w	r3, r3, #2
 800fc88:	2b02      	cmp	r3, #2
 800fc8a:	d106      	bne.n	800fc9a <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 800fc8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc8e:	2b05      	cmp	r3, #5
 800fc90:	d103      	bne.n	800fc9a <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 800fc92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fc96:	637b      	str	r3, [r7, #52]	@ 0x34
 800fc98:	e003      	b.n	800fca2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 800fc9a:	2300      	movs	r3, #0
 800fc9c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800fc9e:	f001 ba8e 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800fca2:	f001 ba8c 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 800fca6:	4b40      	ldr	r3, [pc, #256]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fca8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800fcac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800fcb0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 800fcb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d104      	bne.n	800fcc2 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800fcb8:	f7fc fb26 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 800fcbc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 800fcbe:	f001 ba7e 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 800fcc2:	4b39      	ldr	r3, [pc, #228]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fcca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fcce:	d10a      	bne.n	800fce6 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 800fcd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcd2:	2b10      	cmp	r3, #16
 800fcd4:	d107      	bne.n	800fce6 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fcd6:	f107 0314 	add.w	r3, r7, #20
 800fcda:	4618      	mov	r0, r3
 800fcdc:	f7fe fc4c 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800fce0:	69bb      	ldr	r3, [r7, #24]
 800fce2:	637b      	str	r3, [r7, #52]	@ 0x34
 800fce4:	e043      	b.n	800fd6e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 800fce6:	4b30      	ldr	r3, [pc, #192]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fcee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fcf2:	d10a      	bne.n	800fd0a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 800fcf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcf6:	2b20      	cmp	r3, #32
 800fcf8:	d107      	bne.n	800fd0a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fcfa:	f107 0308 	add.w	r3, r7, #8
 800fcfe:	4618      	mov	r0, r3
 800fd00:	f7fe fda6 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	637b      	str	r3, [r7, #52]	@ 0x34
 800fd08:	e031      	b.n	800fd6e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 800fd0a:	4b27      	ldr	r3, [pc, #156]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fd0c:	681b      	ldr	r3, [r3, #0]
 800fd0e:	f003 0302 	and.w	r3, r3, #2
 800fd12:	2b02      	cmp	r3, #2
 800fd14:	d10c      	bne.n	800fd30 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 800fd16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd18:	2b30      	cmp	r3, #48	@ 0x30
 800fd1a:	d109      	bne.n	800fd30 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800fd1c:	4b22      	ldr	r3, [pc, #136]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	08db      	lsrs	r3, r3, #3
 800fd22:	f003 0303 	and.w	r3, r3, #3
 800fd26:	4a21      	ldr	r2, [pc, #132]	@ (800fdac <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800fd28:	fa22 f303 	lsr.w	r3, r2, r3
 800fd2c:	637b      	str	r3, [r7, #52]	@ 0x34
 800fd2e:	e01e      	b.n	800fd6e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 800fd30:	4b1d      	ldr	r3, [pc, #116]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800fd38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fd3c:	d105      	bne.n	800fd4a <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 800fd3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd40:	2b40      	cmp	r3, #64	@ 0x40
 800fd42:	d102      	bne.n	800fd4a <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 800fd44:	4b1a      	ldr	r3, [pc, #104]	@ (800fdb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800fd46:	637b      	str	r3, [r7, #52]	@ 0x34
 800fd48:	e011      	b.n	800fd6e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 800fd4a:	4b17      	ldr	r3, [pc, #92]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fd4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800fd50:	f003 0302 	and.w	r3, r3, #2
 800fd54:	2b02      	cmp	r3, #2
 800fd56:	d106      	bne.n	800fd66 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 800fd58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd5a:	2b50      	cmp	r3, #80	@ 0x50
 800fd5c:	d103      	bne.n	800fd66 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 800fd5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fd62:	637b      	str	r3, [r7, #52]	@ 0x34
 800fd64:	e003      	b.n	800fd6e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 800fd66:	2300      	movs	r3, #0
 800fd68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800fd6a:	f001 ba28 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800fd6e:	f001 ba26 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800fd72:	4b0d      	ldr	r3, [pc, #52]	@ (800fda8 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800fd74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fd78:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800fd7c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800fd7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d104      	bne.n	800fd8e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800fd84:	f7fc faec 	bl	800c360 <HAL_RCC_GetPCLK3Freq>
 800fd88:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800fd8a:	f001 ba18 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800fd8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fd94:	d10e      	bne.n	800fdb4 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fd96:	f107 0314 	add.w	r3, r7, #20
 800fd9a:	4618      	mov	r0, r3
 800fd9c:	f7fe fbec 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800fda0:	69bb      	ldr	r3, [r7, #24]
 800fda2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800fda4:	f001 ba0b 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800fda8:	44020c00 	.word	0x44020c00
 800fdac:	03d09000 	.word	0x03d09000
 800fdb0:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 800fdb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fdba:	d108      	bne.n	800fdce <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fdbc:	f107 0308 	add.w	r3, r7, #8
 800fdc0:	4618      	mov	r0, r3
 800fdc2:	f7fe fd45 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800fdca:	f001 b9f8 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800fdce:	4ba4      	ldr	r3, [pc, #656]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	f003 0302 	and.w	r3, r3, #2
 800fdd6:	2b02      	cmp	r3, #2
 800fdd8:	d10d      	bne.n	800fdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 800fdda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fddc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800fde0:	d109      	bne.n	800fdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800fde2:	4b9f      	ldr	r3, [pc, #636]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	08db      	lsrs	r3, r3, #3
 800fde8:	f003 0303 	and.w	r3, r3, #3
 800fdec:	4a9d      	ldr	r2, [pc, #628]	@ (8010064 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800fdee:	fa22 f303 	lsr.w	r3, r2, r3
 800fdf2:	637b      	str	r3, [r7, #52]	@ 0x34
 800fdf4:	e020      	b.n	800fe38 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800fdf6:	4b9a      	ldr	r3, [pc, #616]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800fdfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fe02:	d106      	bne.n	800fe12 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 800fe04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe06:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800fe0a:	d102      	bne.n	800fe12 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 800fe0c:	4b96      	ldr	r3, [pc, #600]	@ (8010068 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800fe0e:	637b      	str	r3, [r7, #52]	@ 0x34
 800fe10:	e012      	b.n	800fe38 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800fe12:	4b93      	ldr	r3, [pc, #588]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800fe14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800fe18:	f003 0302 	and.w	r3, r3, #2
 800fe1c:	2b02      	cmp	r3, #2
 800fe1e:	d107      	bne.n	800fe30 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 800fe20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe22:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800fe26:	d103      	bne.n	800fe30 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 800fe28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fe2c:	637b      	str	r3, [r7, #52]	@ 0x34
 800fe2e:	e003      	b.n	800fe38 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 800fe30:	2300      	movs	r3, #0
 800fe32:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800fe34:	f001 b9c3 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800fe38:	f001 b9c1 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800fe3c:	4b88      	ldr	r3, [pc, #544]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800fe3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800fe42:	f003 0307 	and.w	r3, r3, #7
 800fe46:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800fe48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d104      	bne.n	800fe58 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800fe4e:	f7fc fa3f 	bl	800c2d0 <HAL_RCC_GetHCLKFreq>
 800fe52:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 800fe54:	f001 b9b3 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800fe58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe5a:	2b01      	cmp	r3, #1
 800fe5c:	d104      	bne.n	800fe68 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 800fe5e:	f7fc f90b 	bl	800c078 <HAL_RCC_GetSysClockFreq>
 800fe62:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800fe64:	f001 b9ab 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800fe68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe6a:	2b02      	cmp	r3, #2
 800fe6c:	d108      	bne.n	800fe80 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fe6e:	f107 0314 	add.w	r3, r7, #20
 800fe72:	4618      	mov	r0, r3
 800fe74:	f7fe fb80 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800fe78:	69fb      	ldr	r3, [r7, #28]
 800fe7a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800fe7c:	f001 b99f 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800fe80:	4b77      	ldr	r3, [pc, #476]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fe88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fe8c:	d105      	bne.n	800fe9a <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 800fe8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe90:	2b03      	cmp	r3, #3
 800fe92:	d102      	bne.n	800fe9a <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 800fe94:	4b75      	ldr	r3, [pc, #468]	@ (801006c <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 800fe96:	637b      	str	r3, [r7, #52]	@ 0x34
 800fe98:	e023      	b.n	800fee2 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800fe9a:	4b71      	ldr	r3, [pc, #452]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	f003 0302 	and.w	r3, r3, #2
 800fea2:	2b02      	cmp	r3, #2
 800fea4:	d10c      	bne.n	800fec0 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 800fea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fea8:	2b04      	cmp	r3, #4
 800feaa:	d109      	bne.n	800fec0 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800feac:	4b6c      	ldr	r3, [pc, #432]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	08db      	lsrs	r3, r3, #3
 800feb2:	f003 0303 	and.w	r3, r3, #3
 800feb6:	4a6b      	ldr	r2, [pc, #428]	@ (8010064 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800feb8:	fa22 f303 	lsr.w	r3, r2, r3
 800febc:	637b      	str	r3, [r7, #52]	@ 0x34
 800febe:	e010      	b.n	800fee2 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800fec0:	4b67      	ldr	r3, [pc, #412]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800fec8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fecc:	d105      	bne.n	800feda <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 800fece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fed0:	2b05      	cmp	r3, #5
 800fed2:	d102      	bne.n	800feda <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 800fed4:	4b64      	ldr	r3, [pc, #400]	@ (8010068 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800fed6:	637b      	str	r3, [r7, #52]	@ 0x34
 800fed8:	e003      	b.n	800fee2 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 800feda:	2300      	movs	r3, #0
 800fedc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800fede:	f001 b96e 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800fee2:	f001 b96c 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800fee6:	4b5e      	ldr	r3, [pc, #376]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800fee8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800feec:	f003 0308 	and.w	r3, r3, #8
 800fef0:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800fef2:	4b5b      	ldr	r3, [pc, #364]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800fef4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800fef8:	f003 0302 	and.w	r3, r3, #2
 800fefc:	2b02      	cmp	r3, #2
 800fefe:	d106      	bne.n	800ff0e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 800ff00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d103      	bne.n	800ff0e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 800ff06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ff0a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ff0c:	e012      	b.n	800ff34 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800ff0e:	4b54      	ldr	r3, [pc, #336]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800ff10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ff14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ff18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ff1c:	d106      	bne.n	800ff2c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 800ff1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff20:	2b08      	cmp	r3, #8
 800ff22:	d103      	bne.n	800ff2c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 800ff24:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ff28:	637b      	str	r3, [r7, #52]	@ 0x34
 800ff2a:	e003      	b.n	800ff34 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 800ff2c:	2300      	movs	r3, #0
 800ff2e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800ff30:	f001 b945 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ff34:	f001 b943 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800ff38:	4b49      	ldr	r3, [pc, #292]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800ff3a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ff3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ff42:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800ff44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	d104      	bne.n	800ff54 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800ff4a:	f7fc f9dd 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 800ff4e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800ff50:	f001 b935 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 800ff54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ff5a:	d108      	bne.n	800ff6e <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ff5c:	f107 0308 	add.w	r3, r7, #8
 800ff60:	4618      	mov	r0, r3
 800ff62:	f7fe fc75 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ff66:	693b      	ldr	r3, [r7, #16]
 800ff68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ff6a:	f001 b928 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800ff6e:	4b3c      	ldr	r3, [pc, #240]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	f003 0302 	and.w	r3, r3, #2
 800ff76:	2b02      	cmp	r3, #2
 800ff78:	d10d      	bne.n	800ff96 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 800ff7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ff80:	d109      	bne.n	800ff96 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ff82:	4b37      	ldr	r3, [pc, #220]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	08db      	lsrs	r3, r3, #3
 800ff88:	f003 0303 	and.w	r3, r3, #3
 800ff8c:	4a35      	ldr	r2, [pc, #212]	@ (8010064 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800ff8e:	fa22 f303 	lsr.w	r3, r2, r3
 800ff92:	637b      	str	r3, [r7, #52]	@ 0x34
 800ff94:	e011      	b.n	800ffba <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800ff96:	4b32      	ldr	r3, [pc, #200]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ff9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ffa2:	d106      	bne.n	800ffb2 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 800ffa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffa6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ffaa:	d102      	bne.n	800ffb2 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 800ffac:	4b2e      	ldr	r3, [pc, #184]	@ (8010068 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800ffae:	637b      	str	r3, [r7, #52]	@ 0x34
 800ffb0:	e003      	b.n	800ffba <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ffb6:	f001 b902 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ffba:	f001 b900 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800ffbe:	4b28      	ldr	r3, [pc, #160]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800ffc0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ffc4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800ffc8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800ffca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d104      	bne.n	800ffda <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800ffd0:	f7fc f99a 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 800ffd4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800ffd6:	f001 b8f2 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800ffda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffdc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ffe0:	d108      	bne.n	800fff4 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ffe2:	f107 0308 	add.w	r3, r7, #8
 800ffe6:	4618      	mov	r0, r3
 800ffe8:	f7fe fc32 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ffec:	693b      	ldr	r3, [r7, #16]
 800ffee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800fff0:	f001 b8e5 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800fff4:	4b1a      	ldr	r3, [pc, #104]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	f003 0302 	and.w	r3, r3, #2
 800fffc:	2b02      	cmp	r3, #2
 800fffe:	d10d      	bne.n	801001c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8010000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010002:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8010006:	d109      	bne.n	801001c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8010008:	4b15      	ldr	r3, [pc, #84]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	08db      	lsrs	r3, r3, #3
 801000e:	f003 0303 	and.w	r3, r3, #3
 8010012:	4a14      	ldr	r2, [pc, #80]	@ (8010064 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8010014:	fa22 f303 	lsr.w	r3, r2, r3
 8010018:	637b      	str	r3, [r7, #52]	@ 0x34
 801001a:	e011      	b.n	8010040 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 801001c:	4b10      	ldr	r3, [pc, #64]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010024:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010028:	d106      	bne.n	8010038 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 801002a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801002c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8010030:	d102      	bne.n	8010038 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 8010032:	4b0d      	ldr	r3, [pc, #52]	@ (8010068 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8010034:	637b      	str	r3, [r7, #52]	@ 0x34
 8010036:	e003      	b.n	8010040 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 8010038:	2300      	movs	r3, #0
 801003a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801003c:	f001 b8bf 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8010040:	f001 b8bd 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8010044:	4b06      	ldr	r3, [pc, #24]	@ (8010060 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8010046:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801004a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 801004e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8010050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010052:	2b00      	cmp	r3, #0
 8010054:	d10c      	bne.n	8010070 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8010056:	f7fc f983 	bl	800c360 <HAL_RCC_GetPCLK3Freq>
 801005a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 801005c:	f001 b8af 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8010060:	44020c00 	.word	0x44020c00
 8010064:	03d09000 	.word	0x03d09000
 8010068:	003d0900 	.word	0x003d0900
 801006c:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8010070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010072:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010076:	d108      	bne.n	801008a <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010078:	f107 0308 	add.w	r3, r7, #8
 801007c:	4618      	mov	r0, r3
 801007e:	f7fe fbe7 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8010082:	693b      	ldr	r3, [r7, #16]
 8010084:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8010086:	f001 b89a 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 801008a:	4b9f      	ldr	r3, [pc, #636]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	f003 0302 	and.w	r3, r3, #2
 8010092:	2b02      	cmp	r3, #2
 8010094:	d10d      	bne.n	80100b2 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 8010096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010098:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801009c:	d109      	bne.n	80100b2 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 801009e:	4b9a      	ldr	r3, [pc, #616]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	08db      	lsrs	r3, r3, #3
 80100a4:	f003 0303 	and.w	r3, r3, #3
 80100a8:	4a98      	ldr	r2, [pc, #608]	@ (801030c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80100aa:	fa22 f303 	lsr.w	r3, r2, r3
 80100ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80100b0:	e011      	b.n	80100d6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 80100b2:	4b95      	ldr	r3, [pc, #596]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80100b4:	681b      	ldr	r3, [r3, #0]
 80100b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80100ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80100be:	d106      	bne.n	80100ce <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 80100c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80100c6:	d102      	bne.n	80100ce <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 80100c8:	4b91      	ldr	r3, [pc, #580]	@ (8010310 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80100ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80100cc:	e003      	b.n	80100d6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 80100ce:	2300      	movs	r3, #0
 80100d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80100d2:	f001 b874 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80100d6:	f001 b872 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80100da:	4b8b      	ldr	r3, [pc, #556]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80100dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80100e0:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80100e4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 80100e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d104      	bne.n	80100f6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80100ec:	f7fc f938 	bl	800c360 <HAL_RCC_GetPCLK3Freq>
 80100f0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 80100f2:	f001 b864 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 80100f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80100fc:	d108      	bne.n	8010110 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80100fe:	f107 0308 	add.w	r3, r7, #8
 8010102:	4618      	mov	r0, r3
 8010104:	f7fe fba4 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8010108:	693b      	ldr	r3, [r7, #16]
 801010a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801010c:	f001 b857 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8010110:	4b7d      	ldr	r3, [pc, #500]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	f003 0302 	and.w	r3, r3, #2
 8010118:	2b02      	cmp	r3, #2
 801011a:	d10d      	bne.n	8010138 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 801011c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801011e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010122:	d109      	bne.n	8010138 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8010124:	4b78      	ldr	r3, [pc, #480]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	08db      	lsrs	r3, r3, #3
 801012a:	f003 0303 	and.w	r3, r3, #3
 801012e:	4a77      	ldr	r2, [pc, #476]	@ (801030c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8010130:	fa22 f303 	lsr.w	r3, r2, r3
 8010134:	637b      	str	r3, [r7, #52]	@ 0x34
 8010136:	e011      	b.n	801015c <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8010138:	4b73      	ldr	r3, [pc, #460]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010140:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010144:	d106      	bne.n	8010154 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 8010146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010148:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 801014c:	d102      	bne.n	8010154 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 801014e:	4b70      	ldr	r3, [pc, #448]	@ (8010310 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8010150:	637b      	str	r3, [r7, #52]	@ 0x34
 8010152:	e003      	b.n	801015c <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 8010154:	2300      	movs	r3, #0
 8010156:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8010158:	f001 b831 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 801015c:	f001 b82f 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8010160:	4b69      	ldr	r3, [pc, #420]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8010162:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8010166:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 801016a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 801016c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801016e:	2b00      	cmp	r3, #0
 8010170:	d104      	bne.n	801017c <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8010172:	f7fc f8c9 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 8010176:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8010178:	f001 b821 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 801017c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801017e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010182:	d108      	bne.n	8010196 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010184:	f107 0308 	add.w	r3, r7, #8
 8010188:	4618      	mov	r0, r3
 801018a:	f7fe fb61 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 801018e:	693b      	ldr	r3, [r7, #16]
 8010190:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8010192:	f001 b814 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8010196:	4b5c      	ldr	r3, [pc, #368]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	f003 0302 	and.w	r3, r3, #2
 801019e:	2b02      	cmp	r3, #2
 80101a0:	d10e      	bne.n	80101c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 80101a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80101a8:	d10a      	bne.n	80101c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80101aa:	4b57      	ldr	r3, [pc, #348]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	08db      	lsrs	r3, r3, #3
 80101b0:	f003 0303 	and.w	r3, r3, #3
 80101b4:	4a55      	ldr	r2, [pc, #340]	@ (801030c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80101b6:	fa22 f303 	lsr.w	r3, r2, r3
 80101ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80101bc:	f000 bfff 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80101c0:	2300      	movs	r3, #0
 80101c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80101c4:	f000 bffb 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80101c8:	4b4f      	ldr	r3, [pc, #316]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80101ca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80101ce:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80101d2:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80101d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101d6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80101da:	d056      	beq.n	801028a <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 80101dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101de:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80101e2:	f200 808b 	bhi.w	80102fc <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80101e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80101ec:	d03e      	beq.n	801026c <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 80101ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80101f4:	f200 8082 	bhi.w	80102fc <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80101f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80101fe:	d027      	beq.n	8010250 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8010200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010202:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010206:	d879      	bhi.n	80102fc <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8010208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801020a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801020e:	d017      	beq.n	8010240 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8010210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010212:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010216:	d871      	bhi.n	80102fc <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8010218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801021a:	2b00      	cmp	r3, #0
 801021c:	d004      	beq.n	8010228 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 801021e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010220:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010224:	d004      	beq.n	8010230 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 8010226:	e069      	b.n	80102fc <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8010228:	f7fc f89a 	bl	800c360 <HAL_RCC_GetPCLK3Freq>
 801022c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 801022e:	e068      	b.n	8010302 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010230:	f107 0314 	add.w	r3, r7, #20
 8010234:	4618      	mov	r0, r3
 8010236:	f7fe f99f 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 801023a:	697b      	ldr	r3, [r7, #20]
 801023c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 801023e:	e060      	b.n	8010302 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010240:	f107 0308 	add.w	r3, r7, #8
 8010244:	4618      	mov	r0, r3
 8010246:	f7fe fb03 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 801024a:	693b      	ldr	r3, [r7, #16]
 801024c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 801024e:	e058      	b.n	8010302 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8010250:	4b2d      	ldr	r3, [pc, #180]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8010252:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8010256:	f003 0302 	and.w	r3, r3, #2
 801025a:	2b02      	cmp	r3, #2
 801025c:	d103      	bne.n	8010266 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 801025e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010262:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8010264:	e04d      	b.n	8010302 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8010266:	2300      	movs	r3, #0
 8010268:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 801026a:	e04a      	b.n	8010302 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 801026c:	4b26      	ldr	r3, [pc, #152]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 801026e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8010272:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010276:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801027a:	d103      	bne.n	8010284 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 801027c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8010280:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8010282:	e03e      	b.n	8010302 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8010284:	2300      	movs	r3, #0
 8010286:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010288:	e03b      	b.n	8010302 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801028a:	4b1f      	ldr	r3, [pc, #124]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 801028c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8010290:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8010294:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010296:	4b1c      	ldr	r3, [pc, #112]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	f003 0302 	and.w	r3, r3, #2
 801029e:	2b02      	cmp	r3, #2
 80102a0:	d10c      	bne.n	80102bc <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 80102a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d109      	bne.n	80102bc <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80102a8:	4b17      	ldr	r3, [pc, #92]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	08db      	lsrs	r3, r3, #3
 80102ae:	f003 0303 	and.w	r3, r3, #3
 80102b2:	4a16      	ldr	r2, [pc, #88]	@ (801030c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80102b4:	fa22 f303 	lsr.w	r3, r2, r3
 80102b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80102ba:	e01e      	b.n	80102fa <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80102bc:	4b12      	ldr	r3, [pc, #72]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80102c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80102c8:	d106      	bne.n	80102d8 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 80102ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80102d0:	d102      	bne.n	80102d8 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80102d2:	4b0f      	ldr	r3, [pc, #60]	@ (8010310 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80102d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80102d6:	e010      	b.n	80102fa <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80102d8:	4b0b      	ldr	r3, [pc, #44]	@ (8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80102e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80102e4:	d106      	bne.n	80102f4 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 80102e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80102ec:	d102      	bne.n	80102f4 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80102ee:	4b09      	ldr	r3, [pc, #36]	@ (8010314 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 80102f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80102f2:	e002      	b.n	80102fa <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80102f4:	2300      	movs	r3, #0
 80102f6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80102f8:	e003      	b.n	8010302 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 80102fa:	e002      	b.n	8010302 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 80102fc:	2300      	movs	r3, #0
 80102fe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010300:	bf00      	nop
          }
        }
        break;
 8010302:	f000 bf5c 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8010306:	bf00      	nop
 8010308:	44020c00 	.word	0x44020c00
 801030c:	03d09000 	.word	0x03d09000
 8010310:	003d0900 	.word	0x003d0900
 8010314:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8010318:	4b9e      	ldr	r3, [pc, #632]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 801031a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 801031e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8010322:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8010324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010326:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 801032a:	d056      	beq.n	80103da <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 801032c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801032e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8010332:	f200 808b 	bhi.w	801044c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8010336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010338:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801033c:	d03e      	beq.n	80103bc <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 801033e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010340:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010344:	f200 8082 	bhi.w	801044c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8010348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801034a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801034e:	d027      	beq.n	80103a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8010350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010352:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010356:	d879      	bhi.n	801044c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8010358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801035a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801035e:	d017      	beq.n	8010390 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 8010360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010362:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010366:	d871      	bhi.n	801044c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8010368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801036a:	2b00      	cmp	r3, #0
 801036c:	d004      	beq.n	8010378 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 801036e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010370:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010374:	d004      	beq.n	8010380 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 8010376:	e069      	b.n	801044c <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8010378:	f7fb ffc6 	bl	800c308 <HAL_RCC_GetPCLK1Freq>
 801037c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 801037e:	e068      	b.n	8010452 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010380:	f107 0314 	add.w	r3, r7, #20
 8010384:	4618      	mov	r0, r3
 8010386:	f7fe f8f7 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 801038a:	697b      	ldr	r3, [r7, #20]
 801038c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 801038e:	e060      	b.n	8010452 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010390:	f107 0308 	add.w	r3, r7, #8
 8010394:	4618      	mov	r0, r3
 8010396:	f7fe fa5b 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 801039a:	693b      	ldr	r3, [r7, #16]
 801039c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 801039e:	e058      	b.n	8010452 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80103a0:	4b7c      	ldr	r3, [pc, #496]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80103a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80103a6:	f003 0302 	and.w	r3, r3, #2
 80103aa:	2b02      	cmp	r3, #2
 80103ac:	d103      	bne.n	80103b6 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 80103ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80103b2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80103b4:	e04d      	b.n	8010452 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80103b6:	2300      	movs	r3, #0
 80103b8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80103ba:	e04a      	b.n	8010452 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80103bc:	4b75      	ldr	r3, [pc, #468]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80103be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80103c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80103c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80103ca:	d103      	bne.n	80103d4 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 80103cc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80103d0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80103d2:	e03e      	b.n	8010452 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80103d4:	2300      	movs	r3, #0
 80103d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80103d8:	e03b      	b.n	8010452 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80103da:	4b6e      	ldr	r3, [pc, #440]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80103dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80103e0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80103e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80103e6:	4b6b      	ldr	r3, [pc, #428]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	f003 0302 	and.w	r3, r3, #2
 80103ee:	2b02      	cmp	r3, #2
 80103f0:	d10c      	bne.n	801040c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 80103f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d109      	bne.n	801040c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80103f8:	4b66      	ldr	r3, [pc, #408]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	08db      	lsrs	r3, r3, #3
 80103fe:	f003 0303 	and.w	r3, r3, #3
 8010402:	4a65      	ldr	r2, [pc, #404]	@ (8010598 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8010404:	fa22 f303 	lsr.w	r3, r2, r3
 8010408:	637b      	str	r3, [r7, #52]	@ 0x34
 801040a:	e01e      	b.n	801044a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801040c:	4b61      	ldr	r3, [pc, #388]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010414:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010418:	d106      	bne.n	8010428 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 801041a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801041c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010420:	d102      	bne.n	8010428 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8010422:	4b5e      	ldr	r3, [pc, #376]	@ (801059c <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8010424:	637b      	str	r3, [r7, #52]	@ 0x34
 8010426:	e010      	b.n	801044a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010428:	4b5a      	ldr	r3, [pc, #360]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010430:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010434:	d106      	bne.n	8010444 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 8010436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010438:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801043c:	d102      	bne.n	8010444 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 801043e:	4b58      	ldr	r3, [pc, #352]	@ (80105a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8010440:	637b      	str	r3, [r7, #52]	@ 0x34
 8010442:	e002      	b.n	801044a <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8010444:	2300      	movs	r3, #0
 8010446:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8010448:	e003      	b.n	8010452 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 801044a:	e002      	b.n	8010452 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 801044c:	2300      	movs	r3, #0
 801044e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010450:	bf00      	nop
          }
        }
        break;
 8010452:	f000 beb4 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8010456:	4b4f      	ldr	r3, [pc, #316]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8010458:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 801045c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8010460:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8010462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010464:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010468:	d056      	beq.n	8010518 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 801046a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801046c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010470:	f200 808b 	bhi.w	801058a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8010474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010476:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801047a:	d03e      	beq.n	80104fa <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 801047c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801047e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010482:	f200 8082 	bhi.w	801058a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8010486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010488:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801048c:	d027      	beq.n	80104de <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 801048e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010490:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010494:	d879      	bhi.n	801058a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8010496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010498:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801049c:	d017      	beq.n	80104ce <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 801049e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80104a4:	d871      	bhi.n	801058a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80104a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d004      	beq.n	80104b6 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 80104ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80104b2:	d004      	beq.n	80104be <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 80104b4:	e069      	b.n	801058a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80104b6:	f7fb ff53 	bl	800c360 <HAL_RCC_GetPCLK3Freq>
 80104ba:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80104bc:	e068      	b.n	8010590 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80104be:	f107 0314 	add.w	r3, r7, #20
 80104c2:	4618      	mov	r0, r3
 80104c4:	f7fe f858 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80104c8:	697b      	ldr	r3, [r7, #20]
 80104ca:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80104cc:	e060      	b.n	8010590 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80104ce:	f107 0308 	add.w	r3, r7, #8
 80104d2:	4618      	mov	r0, r3
 80104d4:	f7fe f9bc 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80104d8:	693b      	ldr	r3, [r7, #16]
 80104da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80104dc:	e058      	b.n	8010590 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80104de:	4b2d      	ldr	r3, [pc, #180]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80104e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80104e4:	f003 0302 	and.w	r3, r3, #2
 80104e8:	2b02      	cmp	r3, #2
 80104ea:	d103      	bne.n	80104f4 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 80104ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80104f0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80104f2:	e04d      	b.n	8010590 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 80104f4:	2300      	movs	r3, #0
 80104f6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80104f8:	e04a      	b.n	8010590 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80104fa:	4b26      	ldr	r3, [pc, #152]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80104fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8010500:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010504:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010508:	d103      	bne.n	8010512 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 801050a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 801050e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8010510:	e03e      	b.n	8010590 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8010512:	2300      	movs	r3, #0
 8010514:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010516:	e03b      	b.n	8010590 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010518:	4b1e      	ldr	r3, [pc, #120]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 801051a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801051e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8010522:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010524:	4b1b      	ldr	r3, [pc, #108]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	f003 0302 	and.w	r3, r3, #2
 801052c:	2b02      	cmp	r3, #2
 801052e:	d10c      	bne.n	801054a <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8010530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010532:	2b00      	cmp	r3, #0
 8010534:	d109      	bne.n	801054a <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8010536:	4b17      	ldr	r3, [pc, #92]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8010538:	681b      	ldr	r3, [r3, #0]
 801053a:	08db      	lsrs	r3, r3, #3
 801053c:	f003 0303 	and.w	r3, r3, #3
 8010540:	4a15      	ldr	r2, [pc, #84]	@ (8010598 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8010542:	fa22 f303 	lsr.w	r3, r2, r3
 8010546:	637b      	str	r3, [r7, #52]	@ 0x34
 8010548:	e01e      	b.n	8010588 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801054a:	4b12      	ldr	r3, [pc, #72]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010552:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010556:	d106      	bne.n	8010566 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8010558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801055a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801055e:	d102      	bne.n	8010566 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8010560:	4b0e      	ldr	r3, [pc, #56]	@ (801059c <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8010562:	637b      	str	r3, [r7, #52]	@ 0x34
 8010564:	e010      	b.n	8010588 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010566:	4b0b      	ldr	r3, [pc, #44]	@ (8010594 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801056e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010572:	d106      	bne.n	8010582 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 8010574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010576:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801057a:	d102      	bne.n	8010582 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 801057c:	4b08      	ldr	r3, [pc, #32]	@ (80105a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 801057e:	637b      	str	r3, [r7, #52]	@ 0x34
 8010580:	e002      	b.n	8010588 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8010582:	2300      	movs	r3, #0
 8010584:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8010586:	e003      	b.n	8010590 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8010588:	e002      	b.n	8010590 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 801058a:	2300      	movs	r3, #0
 801058c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 801058e:	bf00      	nop
          }
        }
        break;
 8010590:	f000 be15 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8010594:	44020c00 	.word	0x44020c00
 8010598:	03d09000 	.word	0x03d09000
 801059c:	003d0900 	.word	0x003d0900
 80105a0:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 80105a4:	4b9e      	ldr	r3, [pc, #632]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80105a6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80105aa:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 80105ae:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80105b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105b2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80105b6:	d056      	beq.n	8010666 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 80105b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105ba:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80105be:	f200 808b 	bhi.w	80106d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80105c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80105c8:	d03e      	beq.n	8010648 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 80105ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80105d0:	f200 8082 	bhi.w	80106d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80105d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80105da:	d027      	beq.n	801062c <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 80105dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80105e2:	d879      	bhi.n	80106d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80105e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80105ea:	d017      	beq.n	801061c <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 80105ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80105f2:	d871      	bhi.n	80106d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80105f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d004      	beq.n	8010604 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 80105fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010600:	d004      	beq.n	801060c <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 8010602:	e069      	b.n	80106d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8010604:	f7fb feac 	bl	800c360 <HAL_RCC_GetPCLK3Freq>
 8010608:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 801060a:	e068      	b.n	80106de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801060c:	f107 0314 	add.w	r3, r7, #20
 8010610:	4618      	mov	r0, r3
 8010612:	f7fd ffb1 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8010616:	697b      	ldr	r3, [r7, #20]
 8010618:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 801061a:	e060      	b.n	80106de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801061c:	f107 0308 	add.w	r3, r7, #8
 8010620:	4618      	mov	r0, r3
 8010622:	f7fe f915 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8010626:	693b      	ldr	r3, [r7, #16]
 8010628:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 801062a:	e058      	b.n	80106de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 801062c:	4b7c      	ldr	r3, [pc, #496]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 801062e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8010632:	f003 0302 	and.w	r3, r3, #2
 8010636:	2b02      	cmp	r3, #2
 8010638:	d103      	bne.n	8010642 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 801063a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801063e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8010640:	e04d      	b.n	80106de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8010642:	2300      	movs	r3, #0
 8010644:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010646:	e04a      	b.n	80106de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8010648:	4b75      	ldr	r3, [pc, #468]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 801064a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801064e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010652:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010656:	d103      	bne.n	8010660 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8010658:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 801065c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 801065e:	e03e      	b.n	80106de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8010660:	2300      	movs	r3, #0
 8010662:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010664:	e03b      	b.n	80106de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010666:	4b6e      	ldr	r3, [pc, #440]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8010668:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801066c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8010670:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010672:	4b6b      	ldr	r3, [pc, #428]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	f003 0302 	and.w	r3, r3, #2
 801067a:	2b02      	cmp	r3, #2
 801067c:	d10c      	bne.n	8010698 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 801067e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010680:	2b00      	cmp	r3, #0
 8010682:	d109      	bne.n	8010698 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8010684:	4b66      	ldr	r3, [pc, #408]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	08db      	lsrs	r3, r3, #3
 801068a:	f003 0303 	and.w	r3, r3, #3
 801068e:	4a65      	ldr	r2, [pc, #404]	@ (8010824 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8010690:	fa22 f303 	lsr.w	r3, r2, r3
 8010694:	637b      	str	r3, [r7, #52]	@ 0x34
 8010696:	e01e      	b.n	80106d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010698:	4b61      	ldr	r3, [pc, #388]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80106a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80106a4:	d106      	bne.n	80106b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 80106a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80106ac:	d102      	bne.n	80106b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80106ae:	4b5e      	ldr	r3, [pc, #376]	@ (8010828 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80106b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80106b2:	e010      	b.n	80106d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80106b4:	4b5a      	ldr	r3, [pc, #360]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80106bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80106c0:	d106      	bne.n	80106d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 80106c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80106c8:	d102      	bne.n	80106d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80106ca:	4b58      	ldr	r3, [pc, #352]	@ (801082c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 80106cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80106ce:	e002      	b.n	80106d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80106d0:	2300      	movs	r3, #0
 80106d2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80106d4:	e003      	b.n	80106de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 80106d6:	e002      	b.n	80106de <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 80106d8:	2300      	movs	r3, #0
 80106da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80106dc:	bf00      	nop
          }
        }
        break;
 80106de:	f000 bd6e 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 80106e2:	4b4f      	ldr	r3, [pc, #316]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80106e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80106e8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80106ec:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80106ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106f0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80106f4:	d056      	beq.n	80107a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 80106f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106f8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80106fc:	f200 808b 	bhi.w	8010816 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8010700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010702:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010706:	d03e      	beq.n	8010786 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8010708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801070a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801070e:	f200 8082 	bhi.w	8010816 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8010712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010714:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010718:	d027      	beq.n	801076a <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 801071a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801071c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010720:	d879      	bhi.n	8010816 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8010722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010724:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010728:	d017      	beq.n	801075a <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 801072a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801072c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010730:	d871      	bhi.n	8010816 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8010732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010734:	2b00      	cmp	r3, #0
 8010736:	d004      	beq.n	8010742 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8010738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801073a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801073e:	d004      	beq.n	801074a <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8010740:	e069      	b.n	8010816 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8010742:	f7fb fe0d 	bl	800c360 <HAL_RCC_GetPCLK3Freq>
 8010746:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8010748:	e068      	b.n	801081c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801074a:	f107 0314 	add.w	r3, r7, #20
 801074e:	4618      	mov	r0, r3
 8010750:	f7fd ff12 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8010754:	697b      	ldr	r3, [r7, #20]
 8010756:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010758:	e060      	b.n	801081c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801075a:	f107 0308 	add.w	r3, r7, #8
 801075e:	4618      	mov	r0, r3
 8010760:	f7fe f876 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8010764:	693b      	ldr	r3, [r7, #16]
 8010766:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010768:	e058      	b.n	801081c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 801076a:	4b2d      	ldr	r3, [pc, #180]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 801076c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8010770:	f003 0302 	and.w	r3, r3, #2
 8010774:	2b02      	cmp	r3, #2
 8010776:	d103      	bne.n	8010780 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 8010778:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801077c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 801077e:	e04d      	b.n	801081c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8010780:	2300      	movs	r3, #0
 8010782:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010784:	e04a      	b.n	801081c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8010786:	4b26      	ldr	r3, [pc, #152]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8010788:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801078c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010790:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010794:	d103      	bne.n	801079e <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 8010796:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 801079a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 801079c:	e03e      	b.n	801081c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 801079e:	2300      	movs	r3, #0
 80107a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80107a2:	e03b      	b.n	801081c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80107a4:	4b1e      	ldr	r3, [pc, #120]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80107a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80107aa:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80107ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80107b0:	4b1b      	ldr	r3, [pc, #108]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	f003 0302 	and.w	r3, r3, #2
 80107b8:	2b02      	cmp	r3, #2
 80107ba:	d10c      	bne.n	80107d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 80107bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d109      	bne.n	80107d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80107c2:	4b17      	ldr	r3, [pc, #92]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	08db      	lsrs	r3, r3, #3
 80107c8:	f003 0303 	and.w	r3, r3, #3
 80107cc:	4a15      	ldr	r2, [pc, #84]	@ (8010824 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80107ce:	fa22 f303 	lsr.w	r3, r2, r3
 80107d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80107d4:	e01e      	b.n	8010814 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80107d6:	4b12      	ldr	r3, [pc, #72]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80107de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80107e2:	d106      	bne.n	80107f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 80107e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80107ea:	d102      	bne.n	80107f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80107ec:	4b0e      	ldr	r3, [pc, #56]	@ (8010828 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80107ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80107f0:	e010      	b.n	8010814 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80107f2:	4b0b      	ldr	r3, [pc, #44]	@ (8010820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80107fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80107fe:	d106      	bne.n	801080e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8010800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010802:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010806:	d102      	bne.n	801080e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8010808:	4b08      	ldr	r3, [pc, #32]	@ (801082c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 801080a:	637b      	str	r3, [r7, #52]	@ 0x34
 801080c:	e002      	b.n	8010814 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 801080e:	2300      	movs	r3, #0
 8010810:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8010812:	e003      	b.n	801081c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8010814:	e002      	b.n	801081c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 8010816:	2300      	movs	r3, #0
 8010818:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 801081a:	bf00      	nop
          }
        }
        break;
 801081c:	f000 bccf 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8010820:	44020c00 	.word	0x44020c00
 8010824:	03d09000 	.word	0x03d09000
 8010828:	003d0900 	.word	0x003d0900
 801082c:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8010830:	4b9e      	ldr	r3, [pc, #632]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8010832:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8010836:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 801083a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 801083c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801083e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010842:	d056      	beq.n	80108f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 8010844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010846:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801084a:	f200 808b 	bhi.w	8010964 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 801084e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010850:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010854:	d03e      	beq.n	80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 8010856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801085c:	f200 8082 	bhi.w	8010964 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8010860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010862:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8010866:	d027      	beq.n	80108b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8010868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801086a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801086e:	d879      	bhi.n	8010964 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8010870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010872:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010876:	d017      	beq.n	80108a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 8010878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801087a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801087e:	d871      	bhi.n	8010964 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8010880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010882:	2b00      	cmp	r3, #0
 8010884:	d004      	beq.n	8010890 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 8010886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010888:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801088c:	d004      	beq.n	8010898 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 801088e:	e069      	b.n	8010964 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8010890:	f7fb fd66 	bl	800c360 <HAL_RCC_GetPCLK3Freq>
 8010894:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8010896:	e068      	b.n	801096a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010898:	f107 0314 	add.w	r3, r7, #20
 801089c:	4618      	mov	r0, r3
 801089e:	f7fd fe6b 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80108a2:	697b      	ldr	r3, [r7, #20]
 80108a4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80108a6:	e060      	b.n	801096a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80108a8:	f107 0308 	add.w	r3, r7, #8
 80108ac:	4618      	mov	r0, r3
 80108ae:	f7fd ffcf 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80108b2:	693b      	ldr	r3, [r7, #16]
 80108b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80108b6:	e058      	b.n	801096a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80108b8:	4b7c      	ldr	r3, [pc, #496]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80108ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80108be:	f003 0302 	and.w	r3, r3, #2
 80108c2:	2b02      	cmp	r3, #2
 80108c4:	d103      	bne.n	80108ce <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 80108c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80108ca:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80108cc:	e04d      	b.n	801096a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80108ce:	2300      	movs	r3, #0
 80108d0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80108d2:	e04a      	b.n	801096a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80108d4:	4b75      	ldr	r3, [pc, #468]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80108d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80108da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80108de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80108e2:	d103      	bne.n	80108ec <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 80108e4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80108e8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80108ea:	e03e      	b.n	801096a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80108ec:	2300      	movs	r3, #0
 80108ee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80108f0:	e03b      	b.n	801096a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80108f2:	4b6e      	ldr	r3, [pc, #440]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80108f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80108f8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80108fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80108fe:	4b6b      	ldr	r3, [pc, #428]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	f003 0302 	and.w	r3, r3, #2
 8010906:	2b02      	cmp	r3, #2
 8010908:	d10c      	bne.n	8010924 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 801090a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801090c:	2b00      	cmp	r3, #0
 801090e:	d109      	bne.n	8010924 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8010910:	4b66      	ldr	r3, [pc, #408]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8010912:	681b      	ldr	r3, [r3, #0]
 8010914:	08db      	lsrs	r3, r3, #3
 8010916:	f003 0303 	and.w	r3, r3, #3
 801091a:	4a65      	ldr	r2, [pc, #404]	@ (8010ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 801091c:	fa22 f303 	lsr.w	r3, r2, r3
 8010920:	637b      	str	r3, [r7, #52]	@ 0x34
 8010922:	e01e      	b.n	8010962 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010924:	4b61      	ldr	r3, [pc, #388]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801092c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010930:	d106      	bne.n	8010940 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8010932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010934:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010938:	d102      	bne.n	8010940 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 801093a:	4b5e      	ldr	r3, [pc, #376]	@ (8010ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 801093c:	637b      	str	r3, [r7, #52]	@ 0x34
 801093e:	e010      	b.n	8010962 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010940:	4b5a      	ldr	r3, [pc, #360]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010948:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801094c:	d106      	bne.n	801095c <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 801094e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010950:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010954:	d102      	bne.n	801095c <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8010956:	4b58      	ldr	r3, [pc, #352]	@ (8010ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8010958:	637b      	str	r3, [r7, #52]	@ 0x34
 801095a:	e002      	b.n	8010962 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 801095c:	2300      	movs	r3, #0
 801095e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8010960:	e003      	b.n	801096a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 8010962:	e002      	b.n	801096a <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8010964:	2300      	movs	r3, #0
 8010966:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010968:	bf00      	nop
          }
        }
        break;
 801096a:	f000 bc28 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 801096e:	4b4f      	ldr	r3, [pc, #316]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8010970:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8010974:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010978:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 801097a:	4b4c      	ldr	r3, [pc, #304]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010982:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010986:	d106      	bne.n	8010996 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8010988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801098a:	2b00      	cmp	r3, #0
 801098c:	d103      	bne.n	8010996 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 801098e:	4b4a      	ldr	r3, [pc, #296]	@ (8010ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8010990:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8010992:	f000 bc14 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8010996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010998:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801099c:	d108      	bne.n	80109b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801099e:	f107 0320 	add.w	r3, r7, #32
 80109a2:	4618      	mov	r0, r3
 80109a4:	f7fd fc7c 	bl	800e2a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80109a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80109ac:	f000 bc07 	b.w	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80109b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80109b6:	d107      	bne.n	80109c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80109b8:	f107 0314 	add.w	r3, r7, #20
 80109bc:	4618      	mov	r0, r3
 80109be:	f7fd fddb 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80109c2:	69bb      	ldr	r3, [r7, #24]
 80109c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80109c6:	e3fa      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80109c8:	2300      	movs	r3, #0
 80109ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80109cc:	e3f7      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80109ce:	4b37      	ldr	r3, [pc, #220]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80109d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80109d4:	f003 0307 	and.w	r3, r3, #7
 80109d8:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 80109da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109dc:	2b04      	cmp	r3, #4
 80109de:	d861      	bhi.n	8010aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 80109e0:	a201      	add	r2, pc, #4	@ (adr r2, 80109e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 80109e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109e6:	bf00      	nop
 80109e8:	080109fd 	.word	0x080109fd
 80109ec:	08010a0d 	.word	0x08010a0d
 80109f0:	08010a1d 	.word	0x08010a1d
 80109f4:	08010a2d 	.word	0x08010a2d
 80109f8:	08010a33 	.word	0x08010a33
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80109fc:	f107 0320 	add.w	r3, r7, #32
 8010a00:	4618      	mov	r0, r3
 8010a02:	f7fd fc4d 	bl	800e2a0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8010a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a08:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010a0a:	e04e      	b.n	8010aaa <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010a0c:	f107 0314 	add.w	r3, r7, #20
 8010a10:	4618      	mov	r0, r3
 8010a12:	f7fd fdb1 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8010a16:	697b      	ldr	r3, [r7, #20]
 8010a18:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010a1a:	e046      	b.n	8010aaa <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010a1c:	f107 0308 	add.w	r3, r7, #8
 8010a20:	4618      	mov	r0, r3
 8010a22:	f7fd ff15 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8010a26:	68bb      	ldr	r3, [r7, #8]
 8010a28:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010a2a:	e03e      	b.n	8010aaa <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8010a2c:	4b23      	ldr	r3, [pc, #140]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8010a2e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010a30:	e03b      	b.n	8010aaa <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010a32:	4b1e      	ldr	r3, [pc, #120]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8010a34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8010a38:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8010a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010a3e:	4b1b      	ldr	r3, [pc, #108]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	f003 0302 	and.w	r3, r3, #2
 8010a46:	2b02      	cmp	r3, #2
 8010a48:	d10c      	bne.n	8010a64 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8010a4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d109      	bne.n	8010a64 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8010a50:	4b16      	ldr	r3, [pc, #88]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	08db      	lsrs	r3, r3, #3
 8010a56:	f003 0303 	and.w	r3, r3, #3
 8010a5a:	4a15      	ldr	r2, [pc, #84]	@ (8010ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8010a5c:	fa22 f303 	lsr.w	r3, r2, r3
 8010a60:	637b      	str	r3, [r7, #52]	@ 0x34
 8010a62:	e01e      	b.n	8010aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010a64:	4b11      	ldr	r3, [pc, #68]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010a6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010a70:	d106      	bne.n	8010a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 8010a72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010a78:	d102      	bne.n	8010a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8010a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8010ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8010a7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8010a7e:	e010      	b.n	8010aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010a80:	4b0a      	ldr	r3, [pc, #40]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010a88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010a8c:	d106      	bne.n	8010a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8010a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010a94:	d102      	bne.n	8010a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8010a96:	4b08      	ldr	r3, [pc, #32]	@ (8010ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8010a98:	637b      	str	r3, [r7, #52]	@ 0x34
 8010a9a:	e002      	b.n	8010aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8010a9c:	2300      	movs	r3, #0
 8010a9e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8010aa0:	e003      	b.n	8010aaa <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 8010aa2:	e002      	b.n	8010aaa <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 8010aa4:	2300      	movs	r3, #0
 8010aa6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010aa8:	bf00      	nop
          }
        }
        break;
 8010aaa:	e388      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8010aac:	44020c00 	.word	0x44020c00
 8010ab0:	03d09000 	.word	0x03d09000
 8010ab4:	003d0900 	.word	0x003d0900
 8010ab8:	017d7840 	.word	0x017d7840
 8010abc:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8010ac0:	4ba9      	ldr	r3, [pc, #676]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010ac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010ac6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010aca:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8010acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ace:	2b20      	cmp	r3, #32
 8010ad0:	f200 809a 	bhi.w	8010c08 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8010ad4:	a201      	add	r2, pc, #4	@ (adr r2, 8010adc <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8010ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ada:	bf00      	nop
 8010adc:	08010b61 	.word	0x08010b61
 8010ae0:	08010c09 	.word	0x08010c09
 8010ae4:	08010c09 	.word	0x08010c09
 8010ae8:	08010c09 	.word	0x08010c09
 8010aec:	08010c09 	.word	0x08010c09
 8010af0:	08010c09 	.word	0x08010c09
 8010af4:	08010c09 	.word	0x08010c09
 8010af8:	08010c09 	.word	0x08010c09
 8010afc:	08010b71 	.word	0x08010b71
 8010b00:	08010c09 	.word	0x08010c09
 8010b04:	08010c09 	.word	0x08010c09
 8010b08:	08010c09 	.word	0x08010c09
 8010b0c:	08010c09 	.word	0x08010c09
 8010b10:	08010c09 	.word	0x08010c09
 8010b14:	08010c09 	.word	0x08010c09
 8010b18:	08010c09 	.word	0x08010c09
 8010b1c:	08010b81 	.word	0x08010b81
 8010b20:	08010c09 	.word	0x08010c09
 8010b24:	08010c09 	.word	0x08010c09
 8010b28:	08010c09 	.word	0x08010c09
 8010b2c:	08010c09 	.word	0x08010c09
 8010b30:	08010c09 	.word	0x08010c09
 8010b34:	08010c09 	.word	0x08010c09
 8010b38:	08010c09 	.word	0x08010c09
 8010b3c:	08010b91 	.word	0x08010b91
 8010b40:	08010c09 	.word	0x08010c09
 8010b44:	08010c09 	.word	0x08010c09
 8010b48:	08010c09 	.word	0x08010c09
 8010b4c:	08010c09 	.word	0x08010c09
 8010b50:	08010c09 	.word	0x08010c09
 8010b54:	08010c09 	.word	0x08010c09
 8010b58:	08010c09 	.word	0x08010c09
 8010b5c:	08010b97 	.word	0x08010b97
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010b60:	f107 0320 	add.w	r3, r7, #32
 8010b64:	4618      	mov	r0, r3
 8010b66:	f7fd fb9b 	bl	800e2a0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8010b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b6c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010b6e:	e04e      	b.n	8010c0e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010b70:	f107 0314 	add.w	r3, r7, #20
 8010b74:	4618      	mov	r0, r3
 8010b76:	f7fd fcff 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8010b7a:	697b      	ldr	r3, [r7, #20]
 8010b7c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010b7e:	e046      	b.n	8010c0e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010b80:	f107 0308 	add.w	r3, r7, #8
 8010b84:	4618      	mov	r0, r3
 8010b86:	f7fd fe63 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8010b8a:	68bb      	ldr	r3, [r7, #8]
 8010b8c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010b8e:	e03e      	b.n	8010c0e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8010b90:	4b76      	ldr	r3, [pc, #472]	@ (8010d6c <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8010b92:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010b94:	e03b      	b.n	8010c0e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010b96:	4b74      	ldr	r3, [pc, #464]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010b98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8010b9c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8010ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010ba2:	4b71      	ldr	r3, [pc, #452]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	f003 0302 	and.w	r3, r3, #2
 8010baa:	2b02      	cmp	r3, #2
 8010bac:	d10c      	bne.n	8010bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8010bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	d109      	bne.n	8010bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8010bb4:	4b6c      	ldr	r3, [pc, #432]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	08db      	lsrs	r3, r3, #3
 8010bba:	f003 0303 	and.w	r3, r3, #3
 8010bbe:	4a6c      	ldr	r2, [pc, #432]	@ (8010d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8010bc0:	fa22 f303 	lsr.w	r3, r2, r3
 8010bc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8010bc6:	e01e      	b.n	8010c06 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010bc8:	4b67      	ldr	r3, [pc, #412]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010bd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010bd4:	d106      	bne.n	8010be4 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8010bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010bdc:	d102      	bne.n	8010be4 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8010bde:	4b65      	ldr	r3, [pc, #404]	@ (8010d74 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8010be0:	637b      	str	r3, [r7, #52]	@ 0x34
 8010be2:	e010      	b.n	8010c06 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010be4:	4b60      	ldr	r3, [pc, #384]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010be6:	681b      	ldr	r3, [r3, #0]
 8010be8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010bec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010bf0:	d106      	bne.n	8010c00 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8010bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bf4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010bf8:	d102      	bne.n	8010c00 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8010bfa:	4b5f      	ldr	r3, [pc, #380]	@ (8010d78 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8010bfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8010bfe:	e002      	b.n	8010c06 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8010c00:	2300      	movs	r3, #0
 8010c02:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8010c04:	e003      	b.n	8010c0e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8010c06:	e002      	b.n	8010c0e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8010c08:	2300      	movs	r3, #0
 8010c0a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010c0c:	bf00      	nop
          }
        }
        break;
 8010c0e:	e2d6      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8010c10:	4b55      	ldr	r3, [pc, #340]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010c12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010c16:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8010c1a:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8010c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010c22:	d031      	beq.n	8010c88 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8010c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010c2a:	d866      	bhi.n	8010cfa <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8010c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8010c30:	d027      	beq.n	8010c82 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8010c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c34:	2bc0      	cmp	r3, #192	@ 0xc0
 8010c36:	d860      	bhi.n	8010cfa <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8010c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c3a:	2b80      	cmp	r3, #128	@ 0x80
 8010c3c:	d019      	beq.n	8010c72 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8010c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c40:	2b80      	cmp	r3, #128	@ 0x80
 8010c42:	d85a      	bhi.n	8010cfa <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8010c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d003      	beq.n	8010c52 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8010c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c4c:	2b40      	cmp	r3, #64	@ 0x40
 8010c4e:	d008      	beq.n	8010c62 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8010c50:	e053      	b.n	8010cfa <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010c52:	f107 0320 	add.w	r3, r7, #32
 8010c56:	4618      	mov	r0, r3
 8010c58:	f7fd fb22 	bl	800e2a0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8010c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c5e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010c60:	e04e      	b.n	8010d00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010c62:	f107 0314 	add.w	r3, r7, #20
 8010c66:	4618      	mov	r0, r3
 8010c68:	f7fd fc86 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8010c6c:	697b      	ldr	r3, [r7, #20]
 8010c6e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010c70:	e046      	b.n	8010d00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010c72:	f107 0308 	add.w	r3, r7, #8
 8010c76:	4618      	mov	r0, r3
 8010c78:	f7fd fdea 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8010c7c:	68bb      	ldr	r3, [r7, #8]
 8010c7e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010c80:	e03e      	b.n	8010d00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8010c82:	4b3a      	ldr	r3, [pc, #232]	@ (8010d6c <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8010c84:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010c86:	e03b      	b.n	8010d00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010c88:	4b37      	ldr	r3, [pc, #220]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010c8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8010c8e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8010c92:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010c94:	4b34      	ldr	r3, [pc, #208]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	f003 0302 	and.w	r3, r3, #2
 8010c9c:	2b02      	cmp	r3, #2
 8010c9e:	d10c      	bne.n	8010cba <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8010ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d109      	bne.n	8010cba <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8010ca6:	4b30      	ldr	r3, [pc, #192]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	08db      	lsrs	r3, r3, #3
 8010cac:	f003 0303 	and.w	r3, r3, #3
 8010cb0:	4a2f      	ldr	r2, [pc, #188]	@ (8010d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8010cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8010cb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8010cb8:	e01e      	b.n	8010cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010cba:	4b2b      	ldr	r3, [pc, #172]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010cbc:	681b      	ldr	r3, [r3, #0]
 8010cbe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010cc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010cc6:	d106      	bne.n	8010cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8010cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010cce:	d102      	bne.n	8010cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8010cd0:	4b28      	ldr	r3, [pc, #160]	@ (8010d74 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8010cd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8010cd4:	e010      	b.n	8010cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010cd6:	4b24      	ldr	r3, [pc, #144]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010cde:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010ce2:	d106      	bne.n	8010cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8010ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ce6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010cea:	d102      	bne.n	8010cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8010cec:	4b22      	ldr	r3, [pc, #136]	@ (8010d78 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8010cee:	637b      	str	r3, [r7, #52]	@ 0x34
 8010cf0:	e002      	b.n	8010cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8010cf2:	2300      	movs	r3, #0
 8010cf4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8010cf6:	e003      	b.n	8010d00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8010cf8:	e002      	b.n	8010d00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8010cfa:	2300      	movs	r3, #0
 8010cfc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010cfe:	bf00      	nop
          }
        }
        break;
 8010d00:	e25d      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8010d02:	4b19      	ldr	r3, [pc, #100]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010d04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010d08:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8010d0c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8010d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d103      	bne.n	8010d1c <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8010d14:	f7fb fb0e 	bl	800c334 <HAL_RCC_GetPCLK2Freq>
 8010d18:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8010d1a:	e250      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8010d1c:	4b12      	ldr	r3, [pc, #72]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010d24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010d28:	d10b      	bne.n	8010d42 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8010d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010d30:	d107      	bne.n	8010d42 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010d32:	f107 0314 	add.w	r3, r7, #20
 8010d36:	4618      	mov	r0, r3
 8010d38:	f7fd fc1e 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010d3c:	69bb      	ldr	r3, [r7, #24]
 8010d3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8010d40:	e04f      	b.n	8010de2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8010d42:	4b09      	ldr	r3, [pc, #36]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010d4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010d4e:	d115      	bne.n	8010d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8010d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010d56:	d111      	bne.n	8010d7c <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010d58:	f107 0308 	add.w	r3, r7, #8
 8010d5c:	4618      	mov	r0, r3
 8010d5e:	f7fd fd77 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8010d62:	68fb      	ldr	r3, [r7, #12]
 8010d64:	637b      	str	r3, [r7, #52]	@ 0x34
 8010d66:	e03c      	b.n	8010de2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8010d68:	44020c00 	.word	0x44020c00
 8010d6c:	00bb8000 	.word	0x00bb8000
 8010d70:	03d09000 	.word	0x03d09000
 8010d74:	003d0900 	.word	0x003d0900
 8010d78:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8010d7c:	4b94      	ldr	r3, [pc, #592]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	f003 0302 	and.w	r3, r3, #2
 8010d84:	2b02      	cmp	r3, #2
 8010d86:	d10d      	bne.n	8010da4 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 8010d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d8a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8010d8e:	d109      	bne.n	8010da4 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8010d90:	4b8f      	ldr	r3, [pc, #572]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	08db      	lsrs	r3, r3, #3
 8010d96:	f003 0303 	and.w	r3, r3, #3
 8010d9a:	4a8e      	ldr	r2, [pc, #568]	@ (8010fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8010d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8010da0:	637b      	str	r3, [r7, #52]	@ 0x34
 8010da2:	e01e      	b.n	8010de2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8010da4:	4b8a      	ldr	r3, [pc, #552]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010dac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010db0:	d106      	bne.n	8010dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 8010db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010db4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010db8:	d102      	bne.n	8010dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 8010dba:	4b87      	ldr	r3, [pc, #540]	@ (8010fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8010dbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8010dbe:	e010      	b.n	8010de2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8010dc0:	4b83      	ldr	r3, [pc, #524]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010dc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010dcc:	d106      	bne.n	8010ddc <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 8010dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dd0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8010dd4:	d102      	bne.n	8010ddc <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 8010dd6:	4b81      	ldr	r3, [pc, #516]	@ (8010fdc <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8010dd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8010dda:	e002      	b.n	8010de2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8010ddc:	2300      	movs	r3, #0
 8010dde:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8010de0:	e1ed      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8010de2:	e1ec      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8010de4:	4b7a      	ldr	r3, [pc, #488]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010de6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010dea:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8010dee:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8010df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d103      	bne.n	8010dfe <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8010df6:	f7fb fab3 	bl	800c360 <HAL_RCC_GetPCLK3Freq>
 8010dfa:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8010dfc:	e1df      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8010dfe:	4b74      	ldr	r3, [pc, #464]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010e06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010e0a:	d10b      	bne.n	8010e24 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8010e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010e12:	d107      	bne.n	8010e24 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010e14:	f107 0314 	add.w	r3, r7, #20
 8010e18:	4618      	mov	r0, r3
 8010e1a:	f7fd fbad 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010e1e:	69bb      	ldr	r3, [r7, #24]
 8010e20:	637b      	str	r3, [r7, #52]	@ 0x34
 8010e22:	e045      	b.n	8010eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8010e24:	4b6a      	ldr	r3, [pc, #424]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010e2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010e30:	d10b      	bne.n	8010e4a <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8010e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010e38:	d107      	bne.n	8010e4a <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010e3a:	f107 0308 	add.w	r3, r7, #8
 8010e3e:	4618      	mov	r0, r3
 8010e40:	f7fd fd06 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8010e44:	68fb      	ldr	r3, [r7, #12]
 8010e46:	637b      	str	r3, [r7, #52]	@ 0x34
 8010e48:	e032      	b.n	8010eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8010e4a:	4b61      	ldr	r3, [pc, #388]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	f003 0302 	and.w	r3, r3, #2
 8010e52:	2b02      	cmp	r3, #2
 8010e54:	d10d      	bne.n	8010e72 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 8010e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e58:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010e5c:	d109      	bne.n	8010e72 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8010e5e:	4b5c      	ldr	r3, [pc, #368]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010e60:	681b      	ldr	r3, [r3, #0]
 8010e62:	08db      	lsrs	r3, r3, #3
 8010e64:	f003 0303 	and.w	r3, r3, #3
 8010e68:	4a5a      	ldr	r2, [pc, #360]	@ (8010fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8010e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8010e6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8010e70:	e01e      	b.n	8010eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 8010e72:	4b57      	ldr	r3, [pc, #348]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010e7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010e7e:	d106      	bne.n	8010e8e <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 8010e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010e86:	d102      	bne.n	8010e8e <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 8010e88:	4b53      	ldr	r3, [pc, #332]	@ (8010fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8010e8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8010e8c:	e010      	b.n	8010eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 8010e8e:	4b50      	ldr	r3, [pc, #320]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010e96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010e9a:	d106      	bne.n	8010eaa <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 8010e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e9e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8010ea2:	d102      	bne.n	8010eaa <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 8010ea4:	4b4d      	ldr	r3, [pc, #308]	@ (8010fdc <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8010ea6:	637b      	str	r3, [r7, #52]	@ 0x34
 8010ea8:	e002      	b.n	8010eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 8010eaa:	2300      	movs	r3, #0
 8010eac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8010eae:	e186      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8010eb0:	e185      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8010eb2:	4b47      	ldr	r3, [pc, #284]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010eb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010eb8:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8010ebc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 8010ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d103      	bne.n	8010ecc <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8010ec4:	f7fb fa36 	bl	800c334 <HAL_RCC_GetPCLK2Freq>
 8010ec8:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8010eca:	e178      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8010ecc:	4b40      	ldr	r3, [pc, #256]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010ece:	681b      	ldr	r3, [r3, #0]
 8010ed0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010ed4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010ed8:	d10b      	bne.n	8010ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 8010eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010edc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010ee0:	d107      	bne.n	8010ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010ee2:	f107 0314 	add.w	r3, r7, #20
 8010ee6:	4618      	mov	r0, r3
 8010ee8:	f7fd fb46 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010eec:	69bb      	ldr	r3, [r7, #24]
 8010eee:	637b      	str	r3, [r7, #52]	@ 0x34
 8010ef0:	e045      	b.n	8010f7e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 8010ef2:	4b37      	ldr	r3, [pc, #220]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010efa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010efe:	d10b      	bne.n	8010f18 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8010f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010f06:	d107      	bne.n	8010f18 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010f08:	f107 0308 	add.w	r3, r7, #8
 8010f0c:	4618      	mov	r0, r3
 8010f0e:	f7fd fc9f 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8010f12:	68fb      	ldr	r3, [r7, #12]
 8010f14:	637b      	str	r3, [r7, #52]	@ 0x34
 8010f16:	e032      	b.n	8010f7e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8010f18:	4b2d      	ldr	r3, [pc, #180]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	f003 0302 	and.w	r3, r3, #2
 8010f20:	2b02      	cmp	r3, #2
 8010f22:	d10d      	bne.n	8010f40 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 8010f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f26:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8010f2a:	d109      	bne.n	8010f40 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8010f2c:	4b28      	ldr	r3, [pc, #160]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	08db      	lsrs	r3, r3, #3
 8010f32:	f003 0303 	and.w	r3, r3, #3
 8010f36:	4a27      	ldr	r2, [pc, #156]	@ (8010fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8010f38:	fa22 f303 	lsr.w	r3, r2, r3
 8010f3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8010f3e:	e01e      	b.n	8010f7e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 8010f40:	4b23      	ldr	r3, [pc, #140]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010f48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010f4c:	d106      	bne.n	8010f5c <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 8010f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010f54:	d102      	bne.n	8010f5c <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 8010f56:	4b20      	ldr	r3, [pc, #128]	@ (8010fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8010f58:	637b      	str	r3, [r7, #52]	@ 0x34
 8010f5a:	e010      	b.n	8010f7e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8010f5c:	4b1c      	ldr	r3, [pc, #112]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010f64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010f68:	d106      	bne.n	8010f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 8010f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f6c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8010f70:	d102      	bne.n	8010f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 8010f72:	4b1a      	ldr	r3, [pc, #104]	@ (8010fdc <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8010f74:	637b      	str	r3, [r7, #52]	@ 0x34
 8010f76:	e002      	b.n	8010f7e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 8010f78:	2300      	movs	r3, #0
 8010f7a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8010f7c:	e11f      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8010f7e:	e11e      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8010f80:	4b13      	ldr	r3, [pc, #76]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8010f82:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8010f86:	f003 0303 	and.w	r3, r3, #3
 8010f8a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8010f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f8e:	2b03      	cmp	r3, #3
 8010f90:	d85f      	bhi.n	8011052 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 8010f92:	a201      	add	r2, pc, #4	@ (adr r2, 8010f98 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 8010f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f98:	08010fa9 	.word	0x08010fa9
 8010f9c:	08010fb1 	.word	0x08010fb1
 8010fa0:	08010fc1 	.word	0x08010fc1
 8010fa4:	08010fe1 	.word	0x08010fe1
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 8010fa8:	f7fb f992 	bl	800c2d0 <HAL_RCC_GetHCLKFreq>
 8010fac:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8010fae:	e053      	b.n	8011058 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010fb0:	f107 0320 	add.w	r3, r7, #32
 8010fb4:	4618      	mov	r0, r3
 8010fb6:	f7fd f973 	bl	800e2a0 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8010fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fbc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010fbe:	e04b      	b.n	8011058 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010fc0:	f107 0314 	add.w	r3, r7, #20
 8010fc4:	4618      	mov	r0, r3
 8010fc6:	f7fd fad7 	bl	800e578 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 8010fca:	69fb      	ldr	r3, [r7, #28]
 8010fcc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8010fce:	e043      	b.n	8011058 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8010fd0:	44020c00 	.word	0x44020c00
 8010fd4:	03d09000 	.word	0x03d09000
 8010fd8:	003d0900 	.word	0x003d0900
 8010fdc:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010fe0:	4b79      	ldr	r3, [pc, #484]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8010fe2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8010fe6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8010fea:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010fec:	4b76      	ldr	r3, [pc, #472]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	f003 0302 	and.w	r3, r3, #2
 8010ff4:	2b02      	cmp	r3, #2
 8010ff6:	d10c      	bne.n	8011012 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 8010ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d109      	bne.n	8011012 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8010ffe:	4b72      	ldr	r3, [pc, #456]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	08db      	lsrs	r3, r3, #3
 8011004:	f003 0303 	and.w	r3, r3, #3
 8011008:	4a70      	ldr	r2, [pc, #448]	@ (80111cc <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 801100a:	fa22 f303 	lsr.w	r3, r2, r3
 801100e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011010:	e01e      	b.n	8011050 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8011012:	4b6d      	ldr	r3, [pc, #436]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801101a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801101e:	d106      	bne.n	801102e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8011020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011022:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011026:	d102      	bne.n	801102e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8011028:	4b69      	ldr	r3, [pc, #420]	@ (80111d0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 801102a:	637b      	str	r3, [r7, #52]	@ 0x34
 801102c:	e010      	b.n	8011050 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801102e:	4b66      	ldr	r3, [pc, #408]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8011030:	681b      	ldr	r3, [r3, #0]
 8011032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011036:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801103a:	d106      	bne.n	801104a <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 801103c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801103e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011042:	d102      	bne.n	801104a <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8011044:	4b63      	ldr	r3, [pc, #396]	@ (80111d4 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 8011046:	637b      	str	r3, [r7, #52]	@ 0x34
 8011048:	e002      	b.n	8011050 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 801104a:	2300      	movs	r3, #0
 801104c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 801104e:	e003      	b.n	8011058 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8011050:	e002      	b.n	8011058 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 8011052:	2300      	movs	r3, #0
 8011054:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8011056:	bf00      	nop
          }
        }
        break;
 8011058:	e0b1      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 801105a:	4b5b      	ldr	r3, [pc, #364]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 801105c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8011060:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8011064:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8011066:	4b58      	ldr	r3, [pc, #352]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8011068:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801106c:	f003 0302 	and.w	r3, r3, #2
 8011070:	2b02      	cmp	r3, #2
 8011072:	d106      	bne.n	8011082 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 8011074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011076:	2b00      	cmp	r3, #0
 8011078:	d103      	bne.n	8011082 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 801107a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801107e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011080:	e01f      	b.n	80110c2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 8011082:	4b51      	ldr	r3, [pc, #324]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8011084:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011088:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801108c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011090:	d106      	bne.n	80110a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 8011092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011094:	2b40      	cmp	r3, #64	@ 0x40
 8011096:	d103      	bne.n	80110a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 8011098:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 801109c:	637b      	str	r3, [r7, #52]	@ 0x34
 801109e:	e010      	b.n	80110c2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 80110a0:	4b49      	ldr	r3, [pc, #292]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80110a2:	681b      	ldr	r3, [r3, #0]
 80110a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80110a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80110ac:	d106      	bne.n	80110bc <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 80110ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110b0:	2b80      	cmp	r3, #128	@ 0x80
 80110b2:	d103      	bne.n	80110bc <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 80110b4:	f248 0312 	movw	r3, #32786	@ 0x8012
 80110b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80110ba:	e002      	b.n	80110c2 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 80110bc:	2300      	movs	r3, #0
 80110be:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80110c0:	e07d      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80110c2:	e07c      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80110c4:	4b40      	ldr	r3, [pc, #256]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80110c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80110ca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80110ce:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80110d0:	4b3d      	ldr	r3, [pc, #244]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80110d2:	681b      	ldr	r3, [r3, #0]
 80110d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80110d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80110dc:	d105      	bne.n	80110ea <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 80110de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d102      	bne.n	80110ea <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 80110e4:	4b3c      	ldr	r3, [pc, #240]	@ (80111d8 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 80110e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80110e8:	e031      	b.n	801114e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80110ea:	4b37      	ldr	r3, [pc, #220]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80110ec:	681b      	ldr	r3, [r3, #0]
 80110ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80110f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80110f6:	d10a      	bne.n	801110e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 80110f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110fa:	2b10      	cmp	r3, #16
 80110fc:	d107      	bne.n	801110e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80110fe:	f107 0320 	add.w	r3, r7, #32
 8011102:	4618      	mov	r0, r3
 8011104:	f7fd f8cc 	bl	800e2a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8011108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801110a:	637b      	str	r3, [r7, #52]	@ 0x34
 801110c:	e01f      	b.n	801114e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 801110e:	4b2e      	ldr	r3, [pc, #184]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8011110:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011114:	f003 0302 	and.w	r3, r3, #2
 8011118:	2b02      	cmp	r3, #2
 801111a:	d106      	bne.n	801112a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 801111c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801111e:	2b20      	cmp	r3, #32
 8011120:	d103      	bne.n	801112a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 8011122:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011126:	637b      	str	r3, [r7, #52]	@ 0x34
 8011128:	e011      	b.n	801114e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 801112a:	4b27      	ldr	r3, [pc, #156]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 801112c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8011130:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011134:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011138:	d106      	bne.n	8011148 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 801113a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801113c:	2b30      	cmp	r3, #48	@ 0x30
 801113e:	d103      	bne.n	8011148 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 8011140:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8011144:	637b      	str	r3, [r7, #52]	@ 0x34
 8011146:	e002      	b.n	801114e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8011148:	2300      	movs	r3, #0
 801114a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 801114c:	e037      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 801114e:	e036      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8011150:	4b1d      	ldr	r3, [pc, #116]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8011152:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8011156:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801115a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 801115c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801115e:	2b10      	cmp	r3, #16
 8011160:	d107      	bne.n	8011172 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8011162:	f107 0320 	add.w	r3, r7, #32
 8011166:	4618      	mov	r0, r3
 8011168:	f7fd f89a 	bl	800e2a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801116c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801116e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8011170:	e025      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 8011172:	4b15      	ldr	r3, [pc, #84]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801117a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801117e:	d10a      	bne.n	8011196 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 8011180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011182:	2b20      	cmp	r3, #32
 8011184:	d107      	bne.n	8011196 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011186:	f107 0308 	add.w	r3, r7, #8
 801118a:	4618      	mov	r0, r3
 801118c:	f7fd fb60 	bl	800e850 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	637b      	str	r3, [r7, #52]	@ 0x34
 8011194:	e00f      	b.n	80111b6 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8011196:	4b0c      	ldr	r3, [pc, #48]	@ (80111c8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8011198:	681b      	ldr	r3, [r3, #0]
 801119a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801119e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80111a2:	d105      	bne.n	80111b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 80111a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111a6:	2b30      	cmp	r3, #48	@ 0x30
 80111a8:	d102      	bne.n	80111b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 80111aa:	4b0b      	ldr	r3, [pc, #44]	@ (80111d8 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 80111ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80111ae:	e002      	b.n	80111b6 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80111b0:	2300      	movs	r3, #0
 80111b2:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 80111b4:	e003      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80111b6:	e002      	b.n	80111be <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 80111b8:	2300      	movs	r3, #0
 80111ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80111bc:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80111be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80111c0:	4618      	mov	r0, r3
 80111c2:	373c      	adds	r7, #60	@ 0x3c
 80111c4:	46bd      	mov	sp, r7
 80111c6:	bd90      	pop	{r4, r7, pc}
 80111c8:	44020c00 	.word	0x44020c00
 80111cc:	03d09000 	.word	0x03d09000
 80111d0:	003d0900 	.word	0x003d0900
 80111d4:	017d7840 	.word	0x017d7840
 80111d8:	02dc6c00 	.word	0x02dc6c00

080111dc <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80111dc:	b580      	push	{r7, lr}
 80111de:	b084      	sub	sp, #16
 80111e0:	af00      	add	r7, sp, #0
 80111e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80111e4:	4b48      	ldr	r3, [pc, #288]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	4a47      	ldr	r2, [pc, #284]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 80111ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80111ee:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80111f0:	f7f6 fe16 	bl	8007e20 <HAL_GetTick>
 80111f4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80111f6:	e008      	b.n	801120a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80111f8:	f7f6 fe12 	bl	8007e20 <HAL_GetTick>
 80111fc:	4602      	mov	r2, r0
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	1ad3      	subs	r3, r2, r3
 8011202:	2b02      	cmp	r3, #2
 8011204:	d901      	bls.n	801120a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8011206:	2303      	movs	r3, #3
 8011208:	e07a      	b.n	8011300 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 801120a:	4b3f      	ldr	r3, [pc, #252]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011212:	2b00      	cmp	r3, #0
 8011214:	d1f0      	bne.n	80111f8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8011216:	4b3c      	ldr	r3, [pc, #240]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 8011218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801121a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801121e:	f023 0303 	bic.w	r3, r3, #3
 8011222:	687a      	ldr	r2, [r7, #4]
 8011224:	6811      	ldr	r1, [r2, #0]
 8011226:	687a      	ldr	r2, [r7, #4]
 8011228:	6852      	ldr	r2, [r2, #4]
 801122a:	0212      	lsls	r2, r2, #8
 801122c:	430a      	orrs	r2, r1
 801122e:	4936      	ldr	r1, [pc, #216]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 8011230:	4313      	orrs	r3, r2
 8011232:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	689b      	ldr	r3, [r3, #8]
 8011238:	3b01      	subs	r3, #1
 801123a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	68db      	ldr	r3, [r3, #12]
 8011242:	3b01      	subs	r3, #1
 8011244:	025b      	lsls	r3, r3, #9
 8011246:	b29b      	uxth	r3, r3
 8011248:	431a      	orrs	r2, r3
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	691b      	ldr	r3, [r3, #16]
 801124e:	3b01      	subs	r3, #1
 8011250:	041b      	lsls	r3, r3, #16
 8011252:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011256:	431a      	orrs	r2, r3
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	695b      	ldr	r3, [r3, #20]
 801125c:	3b01      	subs	r3, #1
 801125e:	061b      	lsls	r3, r3, #24
 8011260:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011264:	4928      	ldr	r1, [pc, #160]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 8011266:	4313      	orrs	r3, r2
 8011268:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 801126a:	4b27      	ldr	r3, [pc, #156]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 801126c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801126e:	f023 020c 	bic.w	r2, r3, #12
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	699b      	ldr	r3, [r3, #24]
 8011276:	4924      	ldr	r1, [pc, #144]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 8011278:	4313      	orrs	r3, r2
 801127a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 801127c:	4b22      	ldr	r3, [pc, #136]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 801127e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011280:	f023 0220 	bic.w	r2, r3, #32
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	69db      	ldr	r3, [r3, #28]
 8011288:	491f      	ldr	r1, [pc, #124]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 801128a:	4313      	orrs	r3, r2
 801128c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 801128e:	4b1e      	ldr	r3, [pc, #120]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 8011290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011296:	491c      	ldr	r1, [pc, #112]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 8011298:	4313      	orrs	r3, r2
 801129a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 801129c:	4b1a      	ldr	r3, [pc, #104]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 801129e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112a0:	4a19      	ldr	r2, [pc, #100]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 80112a2:	f023 0310 	bic.w	r3, r3, #16
 80112a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80112a8:	4b17      	ldr	r3, [pc, #92]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 80112aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80112ac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80112b0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80112b4:	687a      	ldr	r2, [r7, #4]
 80112b6:	6a12      	ldr	r2, [r2, #32]
 80112b8:	00d2      	lsls	r2, r2, #3
 80112ba:	4913      	ldr	r1, [pc, #76]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 80112bc:	4313      	orrs	r3, r2
 80112be:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80112c0:	4b11      	ldr	r3, [pc, #68]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 80112c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112c4:	4a10      	ldr	r2, [pc, #64]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 80112c6:	f043 0310 	orr.w	r3, r3, #16
 80112ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80112cc:	4b0e      	ldr	r3, [pc, #56]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 80112ce:	681b      	ldr	r3, [r3, #0]
 80112d0:	4a0d      	ldr	r2, [pc, #52]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 80112d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80112d6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80112d8:	f7f6 fda2 	bl	8007e20 <HAL_GetTick>
 80112dc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80112de:	e008      	b.n	80112f2 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80112e0:	f7f6 fd9e 	bl	8007e20 <HAL_GetTick>
 80112e4:	4602      	mov	r2, r0
 80112e6:	68fb      	ldr	r3, [r7, #12]
 80112e8:	1ad3      	subs	r3, r2, r3
 80112ea:	2b02      	cmp	r3, #2
 80112ec:	d901      	bls.n	80112f2 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80112ee:	2303      	movs	r3, #3
 80112f0:	e006      	b.n	8011300 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80112f2:	4b05      	ldr	r3, [pc, #20]	@ (8011308 <RCCEx_PLL2_Config+0x12c>)
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d0f0      	beq.n	80112e0 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80112fe:	2300      	movs	r3, #0

}
 8011300:	4618      	mov	r0, r3
 8011302:	3710      	adds	r7, #16
 8011304:	46bd      	mov	sp, r7
 8011306:	bd80      	pop	{r7, pc}
 8011308:	44020c00 	.word	0x44020c00

0801130c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 801130c:	b580      	push	{r7, lr}
 801130e:	b084      	sub	sp, #16
 8011310:	af00      	add	r7, sp, #0
 8011312:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8011314:	4b48      	ldr	r3, [pc, #288]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 8011316:	681b      	ldr	r3, [r3, #0]
 8011318:	4a47      	ldr	r2, [pc, #284]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 801131a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801131e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8011320:	f7f6 fd7e 	bl	8007e20 <HAL_GetTick>
 8011324:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011326:	e008      	b.n	801133a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011328:	f7f6 fd7a 	bl	8007e20 <HAL_GetTick>
 801132c:	4602      	mov	r2, r0
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	1ad3      	subs	r3, r2, r3
 8011332:	2b02      	cmp	r3, #2
 8011334:	d901      	bls.n	801133a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8011336:	2303      	movs	r3, #3
 8011338:	e07a      	b.n	8011430 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 801133a:	4b3f      	ldr	r3, [pc, #252]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011342:	2b00      	cmp	r3, #0
 8011344:	d1f0      	bne.n	8011328 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8011346:	4b3c      	ldr	r3, [pc, #240]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 8011348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801134a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801134e:	f023 0303 	bic.w	r3, r3, #3
 8011352:	687a      	ldr	r2, [r7, #4]
 8011354:	6811      	ldr	r1, [r2, #0]
 8011356:	687a      	ldr	r2, [r7, #4]
 8011358:	6852      	ldr	r2, [r2, #4]
 801135a:	0212      	lsls	r2, r2, #8
 801135c:	430a      	orrs	r2, r1
 801135e:	4936      	ldr	r1, [pc, #216]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 8011360:	4313      	orrs	r3, r2
 8011362:	630b      	str	r3, [r1, #48]	@ 0x30
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	689b      	ldr	r3, [r3, #8]
 8011368:	3b01      	subs	r3, #1
 801136a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	68db      	ldr	r3, [r3, #12]
 8011372:	3b01      	subs	r3, #1
 8011374:	025b      	lsls	r3, r3, #9
 8011376:	b29b      	uxth	r3, r3
 8011378:	431a      	orrs	r2, r3
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	691b      	ldr	r3, [r3, #16]
 801137e:	3b01      	subs	r3, #1
 8011380:	041b      	lsls	r3, r3, #16
 8011382:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011386:	431a      	orrs	r2, r3
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	695b      	ldr	r3, [r3, #20]
 801138c:	3b01      	subs	r3, #1
 801138e:	061b      	lsls	r3, r3, #24
 8011390:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011394:	4928      	ldr	r1, [pc, #160]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 8011396:	4313      	orrs	r3, r2
 8011398:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 801139a:	4b27      	ldr	r3, [pc, #156]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 801139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801139e:	f023 020c 	bic.w	r2, r3, #12
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	699b      	ldr	r3, [r3, #24]
 80113a6:	4924      	ldr	r1, [pc, #144]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 80113a8:	4313      	orrs	r3, r2
 80113aa:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80113ac:	4b22      	ldr	r3, [pc, #136]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 80113ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80113b0:	f023 0220 	bic.w	r2, r3, #32
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	69db      	ldr	r3, [r3, #28]
 80113b8:	491f      	ldr	r1, [pc, #124]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 80113ba:	4313      	orrs	r3, r2
 80113bc:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80113be:	4b1e      	ldr	r3, [pc, #120]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 80113c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113c6:	491c      	ldr	r1, [pc, #112]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 80113c8:	4313      	orrs	r3, r2
 80113ca:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80113cc:	4b1a      	ldr	r3, [pc, #104]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 80113ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80113d0:	4a19      	ldr	r2, [pc, #100]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 80113d2:	f023 0310 	bic.w	r3, r3, #16
 80113d6:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 80113d8:	4b17      	ldr	r3, [pc, #92]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 80113da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80113dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80113e0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80113e4:	687a      	ldr	r2, [r7, #4]
 80113e6:	6a12      	ldr	r2, [r2, #32]
 80113e8:	00d2      	lsls	r2, r2, #3
 80113ea:	4913      	ldr	r1, [pc, #76]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 80113ec:	4313      	orrs	r3, r2
 80113ee:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 80113f0:	4b11      	ldr	r3, [pc, #68]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 80113f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80113f4:	4a10      	ldr	r2, [pc, #64]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 80113f6:	f043 0310 	orr.w	r3, r3, #16
 80113fa:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 80113fc:	4b0e      	ldr	r3, [pc, #56]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	4a0d      	ldr	r2, [pc, #52]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 8011402:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011406:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8011408:	f7f6 fd0a 	bl	8007e20 <HAL_GetTick>
 801140c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801140e:	e008      	b.n	8011422 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011410:	f7f6 fd06 	bl	8007e20 <HAL_GetTick>
 8011414:	4602      	mov	r2, r0
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	1ad3      	subs	r3, r2, r3
 801141a:	2b02      	cmp	r3, #2
 801141c:	d901      	bls.n	8011422 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 801141e:	2303      	movs	r3, #3
 8011420:	e006      	b.n	8011430 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011422:	4b05      	ldr	r3, [pc, #20]	@ (8011438 <RCCEx_PLL3_Config+0x12c>)
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801142a:	2b00      	cmp	r3, #0
 801142c:	d0f0      	beq.n	8011410 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 801142e:	2300      	movs	r3, #0
}
 8011430:	4618      	mov	r0, r3
 8011432:	3710      	adds	r7, #16
 8011434:	46bd      	mov	sp, r7
 8011436:	bd80      	pop	{r7, pc}
 8011438:	44020c00 	.word	0x44020c00

0801143c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 801143c:	b580      	push	{r7, lr}
 801143e:	b08a      	sub	sp, #40	@ 0x28
 8011440:	af00      	add	r7, sp, #0
 8011442:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	2b00      	cmp	r3, #0
 8011448:	d101      	bne.n	801144e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 801144a:	2301      	movs	r3, #1
 801144c:	e1de      	b.n	801180c <HAL_SAI_Init+0x3d0>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8011454:	2b01      	cmp	r3, #1
 8011456:	d10e      	bne.n	8011476 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	4a89      	ldr	r2, [pc, #548]	@ (8011684 <HAL_SAI_Init+0x248>)
 801145e:	4293      	cmp	r3, r2
 8011460:	d107      	bne.n	8011472 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 8011466:	2b01      	cmp	r3, #1
 8011468:	d103      	bne.n	8011472 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 801146e:	2b00      	cmp	r3, #0
 8011470:	d001      	beq.n	8011476 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8011472:	2301      	movs	r3, #1
 8011474:	e1ca      	b.n	801180c <HAL_SAI_Init+0x3d0>
    }
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 801147c:	b2db      	uxtb	r3, r3
 801147e:	2b00      	cmp	r3, #0
 8011480:	d106      	bne.n	8011490 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	2200      	movs	r2, #0
 8011486:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 801148a:	6878      	ldr	r0, [r7, #4]
 801148c:	f000 f9ca 	bl	8011824 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8011490:	6878      	ldr	r0, [r7, #4]
 8011492:	f000 f9d1 	bl	8011838 <SAI_Disable>
 8011496:	4603      	mov	r3, r0
 8011498:	2b00      	cmp	r3, #0
 801149a:	d001      	beq.n	80114a0 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 801149c:	2301      	movs	r3, #1
 801149e:	e1b5      	b.n	801180c <HAL_SAI_Init+0x3d0>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	2202      	movs	r2, #2
 80114a4:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	68db      	ldr	r3, [r3, #12]
 80114ac:	2b02      	cmp	r3, #2
 80114ae:	d00c      	beq.n	80114ca <HAL_SAI_Init+0x8e>
 80114b0:	2b02      	cmp	r3, #2
 80114b2:	d80d      	bhi.n	80114d0 <HAL_SAI_Init+0x94>
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d002      	beq.n	80114be <HAL_SAI_Init+0x82>
 80114b8:	2b01      	cmp	r3, #1
 80114ba:	d003      	beq.n	80114c4 <HAL_SAI_Init+0x88>
 80114bc:	e008      	b.n	80114d0 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80114be:	2300      	movs	r3, #0
 80114c0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80114c2:	e008      	b.n	80114d6 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80114c4:	2310      	movs	r3, #16
 80114c6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80114c8:	e005      	b.n	80114d6 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80114ca:	2320      	movs	r3, #32
 80114cc:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80114ce:	e002      	b.n	80114d6 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 80114d0:	2300      	movs	r3, #0
 80114d2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80114d4:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	689b      	ldr	r3, [r3, #8]
 80114da:	2b03      	cmp	r3, #3
 80114dc:	d81d      	bhi.n	801151a <HAL_SAI_Init+0xde>
 80114de:	a201      	add	r2, pc, #4	@ (adr r2, 80114e4 <HAL_SAI_Init+0xa8>)
 80114e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80114e4:	080114f5 	.word	0x080114f5
 80114e8:	080114fb 	.word	0x080114fb
 80114ec:	08011503 	.word	0x08011503
 80114f0:	0801150b 	.word	0x0801150b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80114f4:	2300      	movs	r3, #0
 80114f6:	61fb      	str	r3, [r7, #28]
      break;
 80114f8:	e012      	b.n	8011520 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80114fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80114fe:	61fb      	str	r3, [r7, #28]
      break;
 8011500:	e00e      	b.n	8011520 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8011502:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011506:	61fb      	str	r3, [r7, #28]
      break;
 8011508:	e00a      	b.n	8011520 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 801150a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801150e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8011510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011512:	f043 0301 	orr.w	r3, r3, #1
 8011516:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8011518:	e002      	b.n	8011520 <HAL_SAI_Init+0xe4>
    default :
      syncen_bits = 0;
 801151a:	2300      	movs	r3, #0
 801151c:	61fb      	str	r3, [r7, #28]
      break;
 801151e:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	4a57      	ldr	r2, [pc, #348]	@ (8011684 <HAL_SAI_Init+0x248>)
 8011526:	4293      	cmp	r3, r2
 8011528:	d004      	beq.n	8011534 <HAL_SAI_Init+0xf8>
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	4a56      	ldr	r2, [pc, #344]	@ (8011688 <HAL_SAI_Init+0x24c>)
 8011530:	4293      	cmp	r3, r2
 8011532:	d103      	bne.n	801153c <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 8011534:	4a55      	ldr	r2, [pc, #340]	@ (801168c <HAL_SAI_Init+0x250>)
 8011536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011538:	6013      	str	r3, [r2, #0]
 801153a:	e002      	b.n	8011542 <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 801153c:	4a54      	ldr	r2, [pc, #336]	@ (8011690 <HAL_SAI_Init+0x254>)
 801153e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011540:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	6a1b      	ldr	r3, [r3, #32]
 8011546:	2b00      	cmp	r3, #0
 8011548:	f000 8083 	beq.w	8011652 <HAL_SAI_Init+0x216>
  {
    uint32_t freq = 0;
 801154c:	2300      	movs	r3, #0
 801154e:	61bb      	str	r3, [r7, #24]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	4a4b      	ldr	r2, [pc, #300]	@ (8011684 <HAL_SAI_Init+0x248>)
 8011556:	4293      	cmp	r3, r2
 8011558:	d004      	beq.n	8011564 <HAL_SAI_Init+0x128>
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	4a4a      	ldr	r2, [pc, #296]	@ (8011688 <HAL_SAI_Init+0x24c>)
 8011560:	4293      	cmp	r3, r2
 8011562:	d106      	bne.n	8011572 <HAL_SAI_Init+0x136>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8011564:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8011568:	f04f 0100 	mov.w	r1, #0
 801156c:	f7fd fadc 	bl	800eb28 <HAL_RCCEx_GetPeriphCLKFreq>
 8011570:	61b8      	str	r0, [r7, #24]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	4a47      	ldr	r2, [pc, #284]	@ (8011694 <HAL_SAI_Init+0x258>)
 8011578:	4293      	cmp	r3, r2
 801157a:	d004      	beq.n	8011586 <HAL_SAI_Init+0x14a>
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	681b      	ldr	r3, [r3, #0]
 8011580:	4a45      	ldr	r2, [pc, #276]	@ (8011698 <HAL_SAI_Init+0x25c>)
 8011582:	4293      	cmp	r3, r2
 8011584:	d106      	bne.n	8011594 <HAL_SAI_Init+0x158>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8011586:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 801158a:	f04f 0100 	mov.w	r1, #0
 801158e:	f7fd facb 	bl	800eb28 <HAL_RCCEx_GetPeriphCLKFreq>
 8011592:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	699b      	ldr	r3, [r3, #24]
 8011598:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 801159c:	d120      	bne.n	80115e0 <HAL_SAI_Init+0x1a4>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80115a2:	2b04      	cmp	r3, #4
 80115a4:	d102      	bne.n	80115ac <HAL_SAI_Init+0x170>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 80115a6:	2340      	movs	r3, #64	@ 0x40
 80115a8:	613b      	str	r3, [r7, #16]
 80115aa:	e00a      	b.n	80115c2 <HAL_SAI_Init+0x186>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80115b0:	2b08      	cmp	r3, #8
 80115b2:	d103      	bne.n	80115bc <HAL_SAI_Init+0x180>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 80115b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80115b8:	613b      	str	r3, [r7, #16]
 80115ba:	e002      	b.n	80115c2 <HAL_SAI_Init+0x186>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80115c0:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 80115c2:	69ba      	ldr	r2, [r7, #24]
 80115c4:	4613      	mov	r3, r2
 80115c6:	009b      	lsls	r3, r3, #2
 80115c8:	4413      	add	r3, r2
 80115ca:	005b      	lsls	r3, r3, #1
 80115cc:	4619      	mov	r1, r3
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	6a1b      	ldr	r3, [r3, #32]
 80115d2:	693a      	ldr	r2, [r7, #16]
 80115d4:	fb02 f303 	mul.w	r3, r2, r3
 80115d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80115dc:	617b      	str	r3, [r7, #20]
 80115de:	e017      	b.n	8011610 <HAL_SAI_Init+0x1d4>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80115e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80115e8:	d101      	bne.n	80115ee <HAL_SAI_Init+0x1b2>
 80115ea:	2302      	movs	r3, #2
 80115ec:	e000      	b.n	80115f0 <HAL_SAI_Init+0x1b4>
 80115ee:	2301      	movs	r3, #1
 80115f0:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 80115f2:	69ba      	ldr	r2, [r7, #24]
 80115f4:	4613      	mov	r3, r2
 80115f6:	009b      	lsls	r3, r3, #2
 80115f8:	4413      	add	r3, r2
 80115fa:	005b      	lsls	r3, r3, #1
 80115fc:	4619      	mov	r1, r3
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	6a1b      	ldr	r3, [r3, #32]
 8011602:	68fa      	ldr	r2, [r7, #12]
 8011604:	fb02 f303 	mul.w	r3, r2, r3
 8011608:	021b      	lsls	r3, r3, #8
 801160a:	fbb1 f3f3 	udiv	r3, r1, r3
 801160e:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8011610:	697b      	ldr	r3, [r7, #20]
 8011612:	4a22      	ldr	r2, [pc, #136]	@ (801169c <HAL_SAI_Init+0x260>)
 8011614:	fba2 2303 	umull	r2, r3, r2, r3
 8011618:	08da      	lsrs	r2, r3, #3
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 801161e:	6979      	ldr	r1, [r7, #20]
 8011620:	4b1e      	ldr	r3, [pc, #120]	@ (801169c <HAL_SAI_Init+0x260>)
 8011622:	fba3 2301 	umull	r2, r3, r3, r1
 8011626:	08da      	lsrs	r2, r3, #3
 8011628:	4613      	mov	r3, r2
 801162a:	009b      	lsls	r3, r3, #2
 801162c:	4413      	add	r3, r2
 801162e:	005b      	lsls	r3, r3, #1
 8011630:	1aca      	subs	r2, r1, r3
 8011632:	2a08      	cmp	r2, #8
 8011634:	d904      	bls.n	8011640 <HAL_SAI_Init+0x204>
    {
      hsai->Init.Mckdiv += 1U;
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801163a:	1c5a      	adds	r2, r3, #1
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011644:	2b04      	cmp	r3, #4
 8011646:	d104      	bne.n	8011652 <HAL_SAI_Init+0x216>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801164c:	085a      	lsrs	r2, r3, #1
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	685b      	ldr	r3, [r3, #4]
 8011656:	2b00      	cmp	r3, #0
 8011658:	d003      	beq.n	8011662 <HAL_SAI_Init+0x226>
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	685b      	ldr	r3, [r3, #4]
 801165e:	2b02      	cmp	r3, #2
 8011660:	d109      	bne.n	8011676 <HAL_SAI_Init+0x23a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011666:	2b01      	cmp	r3, #1
 8011668:	d101      	bne.n	801166e <HAL_SAI_Init+0x232>
 801166a:	2300      	movs	r3, #0
 801166c:	e001      	b.n	8011672 <HAL_SAI_Init+0x236>
 801166e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011672:	623b      	str	r3, [r7, #32]
 8011674:	e016      	b.n	80116a4 <HAL_SAI_Init+0x268>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801167a:	2b01      	cmp	r3, #1
 801167c:	d110      	bne.n	80116a0 <HAL_SAI_Init+0x264>
 801167e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011682:	e00e      	b.n	80116a2 <HAL_SAI_Init+0x266>
 8011684:	40015404 	.word	0x40015404
 8011688:	40015424 	.word	0x40015424
 801168c:	40015400 	.word	0x40015400
 8011690:	40015800 	.word	0x40015800
 8011694:	40015804 	.word	0x40015804
 8011698:	40015824 	.word	0x40015824
 801169c:	cccccccd 	.word	0xcccccccd
 80116a0:	2300      	movs	r3, #0
 80116a2:	623b      	str	r3, [r7, #32]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	6819      	ldr	r1, [r3, #0]
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	681a      	ldr	r2, [r3, #0]
 80116ae:	4b59      	ldr	r3, [pc, #356]	@ (8011814 <HAL_SAI_Init+0x3d8>)
 80116b0:	400b      	ands	r3, r1
 80116b2:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	6819      	ldr	r1, [r3, #0]
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	685a      	ldr	r2, [r3, #4]
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80116c2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80116c8:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80116ce:	431a      	orrs	r2, r3
 80116d0:	6a3b      	ldr	r3, [r7, #32]
 80116d2:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80116d4:	69fb      	ldr	r3, [r7, #28]
 80116d6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                          ckstr_bits | syncen_bits |                             \
 80116dc:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	695b      	ldr	r3, [r3, #20]
 80116e2:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80116e8:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80116ee:	051b      	lsls	r3, r3, #20
 80116f0:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80116f6:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	691b      	ldr	r3, [r3, #16]
 80116fc:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	681b      	ldr	r3, [r3, #0]
 8011702:	430a      	orrs	r2, r1
 8011704:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	681b      	ldr	r3, [r3, #0]
 801170a:	685b      	ldr	r3, [r3, #4]
 801170c:	687a      	ldr	r2, [r7, #4]
 801170e:	6812      	ldr	r2, [r2, #0]
 8011710:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8011714:	f023 030f 	bic.w	r3, r3, #15
 8011718:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	681b      	ldr	r3, [r3, #0]
 801171e:	6859      	ldr	r1, [r3, #4]
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	69da      	ldr	r2, [r3, #28]
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011728:	431a      	orrs	r2, r3
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801172e:	431a      	orrs	r2, r3
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	681b      	ldr	r3, [r3, #0]
 8011734:	430a      	orrs	r2, r1
 8011736:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	6899      	ldr	r1, [r3, #8]
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	681a      	ldr	r2, [r3, #0]
 8011742:	4b35      	ldr	r3, [pc, #212]	@ (8011818 <HAL_SAI_Init+0x3dc>)
 8011744:	400b      	ands	r3, r1
 8011746:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	6899      	ldr	r1, [r3, #8]
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011752:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8011758:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 801175e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8011764:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801176a:	3b01      	subs	r3, #1
 801176c:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 801176e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	681b      	ldr	r3, [r3, #0]
 8011774:	430a      	orrs	r2, r1
 8011776:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	681b      	ldr	r3, [r3, #0]
 801177c:	68d9      	ldr	r1, [r3, #12]
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	681a      	ldr	r2, [r3, #0]
 8011782:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8011786:	400b      	ands	r3, r1
 8011788:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	681b      	ldr	r3, [r3, #0]
 801178e:	68d9      	ldr	r1, [r3, #12]
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011798:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801179e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80117a0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80117a6:	3b01      	subs	r3, #1
 80117a8:	021b      	lsls	r3, r3, #8
 80117aa:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	681b      	ldr	r3, [r3, #0]
 80117b0:	430a      	orrs	r2, r1
 80117b2:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	4a18      	ldr	r2, [pc, #96]	@ (801181c <HAL_SAI_Init+0x3e0>)
 80117ba:	4293      	cmp	r3, r2
 80117bc:	d119      	bne.n	80117f2 <HAL_SAI_Init+0x3b6>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 80117be:	4b18      	ldr	r3, [pc, #96]	@ (8011820 <HAL_SAI_Init+0x3e4>)
 80117c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80117c2:	4a17      	ldr	r2, [pc, #92]	@ (8011820 <HAL_SAI_Init+0x3e4>)
 80117c4:	f023 0301 	bic.w	r3, r3, #1
 80117c8:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80117d0:	2b01      	cmp	r3, #1
 80117d2:	d10e      	bne.n	80117f2 <HAL_SAI_Init+0x3b6>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80117dc:	3b01      	subs	r3, #1
 80117de:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80117e0:	490f      	ldr	r1, [pc, #60]	@ (8011820 <HAL_SAI_Init+0x3e4>)
 80117e2:	4313      	orrs	r3, r2
 80117e4:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 80117e6:	4b0e      	ldr	r3, [pc, #56]	@ (8011820 <HAL_SAI_Init+0x3e4>)
 80117e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80117ea:	4a0d      	ldr	r2, [pc, #52]	@ (8011820 <HAL_SAI_Init+0x3e4>)
 80117ec:	f043 0301 	orr.w	r3, r3, #1
 80117f0:	6453      	str	r3, [r2, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	2200      	movs	r2, #0
 80117f6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	2201      	movs	r2, #1
 80117fe:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	2200      	movs	r2, #0
 8011806:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 801180a:	2300      	movs	r3, #0
}
 801180c:	4618      	mov	r0, r3
 801180e:	3728      	adds	r7, #40	@ 0x28
 8011810:	46bd      	mov	sp, r7
 8011812:	bd80      	pop	{r7, pc}
 8011814:	f005c010 	.word	0xf005c010
 8011818:	fff88000 	.word	0xfff88000
 801181c:	40015404 	.word	0x40015404
 8011820:	40015400 	.word	0x40015400

08011824 <HAL_SAI_MspInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_MspInit(SAI_HandleTypeDef *hsai)
{
 8011824:	b480      	push	{r7}
 8011826:	b083      	sub	sp, #12
 8011828:	af00      	add	r7, sp, #0
 801182a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_MspInit could be implemented in the user file
   */
}
 801182c:	bf00      	nop
 801182e:	370c      	adds	r7, #12
 8011830:	46bd      	mov	sp, r7
 8011832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011836:	4770      	bx	lr

08011838 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8011838:	b480      	push	{r7}
 801183a:	b085      	sub	sp, #20
 801183c:	af00      	add	r7, sp, #0
 801183e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8011840:	4b18      	ldr	r3, [pc, #96]	@ (80118a4 <SAI_Disable+0x6c>)
 8011842:	681b      	ldr	r3, [r3, #0]
 8011844:	4a18      	ldr	r2, [pc, #96]	@ (80118a8 <SAI_Disable+0x70>)
 8011846:	fba2 2303 	umull	r2, r3, r2, r3
 801184a:	0b1b      	lsrs	r3, r3, #12
 801184c:	009b      	lsls	r3, r3, #2
 801184e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8011850:	2300      	movs	r3, #0
 8011852:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	681a      	ldr	r2, [r3, #0]
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8011862:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	2b00      	cmp	r3, #0
 8011868:	d10a      	bne.n	8011880 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8011870:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 801187a:	2303      	movs	r3, #3
 801187c:	72fb      	strb	r3, [r7, #11]
      break;
 801187e:	e009      	b.n	8011894 <SAI_Disable+0x5c>
    }
    count--;
 8011880:	68fb      	ldr	r3, [r7, #12]
 8011882:	3b01      	subs	r3, #1
 8011884:	60fb      	str	r3, [r7, #12]
  } while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011890:	2b00      	cmp	r3, #0
 8011892:	d1e7      	bne.n	8011864 <SAI_Disable+0x2c>

  return status;
 8011894:	7afb      	ldrb	r3, [r7, #11]
}
 8011896:	4618      	mov	r0, r3
 8011898:	3714      	adds	r7, #20
 801189a:	46bd      	mov	sp, r7
 801189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a0:	4770      	bx	lr
 80118a2:	bf00      	nop
 80118a4:	20000000 	.word	0x20000000
 80118a8:	95cbec1b 	.word	0x95cbec1b

080118ac <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80118ac:	b580      	push	{r7, lr}
 80118ae:	b08a      	sub	sp, #40	@ 0x28
 80118b0:	af00      	add	r7, sp, #0
 80118b2:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d101      	bne.n	80118be <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80118ba:	2301      	movs	r3, #1
 80118bc:	e075      	b.n	80119aa <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80118c4:	b2db      	uxtb	r3, r3
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d105      	bne.n	80118d6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	2200      	movs	r2, #0
 80118ce:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80118d0:	6878      	ldr	r0, [r7, #4]
 80118d2:	f000 f921 	bl	8011b18 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	2204      	movs	r2, #4
 80118da:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80118de:	6878      	ldr	r0, [r7, #4]
 80118e0:	f000 f868 	bl	80119b4 <HAL_SD_InitCard>
 80118e4:	4603      	mov	r3, r0
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	d001      	beq.n	80118ee <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80118ea:	2301      	movs	r3, #1
 80118ec:	e05d      	b.n	80119aa <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 80118ee:	f107 0308 	add.w	r3, r7, #8
 80118f2:	4619      	mov	r1, r3
 80118f4:	6878      	ldr	r0, [r7, #4]
 80118f6:	f000 fc69 	bl	80121cc <HAL_SD_GetCardStatus>
 80118fa:	4603      	mov	r3, r0
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d001      	beq.n	8011904 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8011900:	2301      	movs	r3, #1
 8011902:	e052      	b.n	80119aa <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8011904:	7e3b      	ldrb	r3, [r7, #24]
 8011906:	b2db      	uxtb	r3, r3
 8011908:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 801190a:	7e7b      	ldrb	r3, [r7, #25]
 801190c:	b2db      	uxtb	r3, r3
 801190e:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011914:	2b01      	cmp	r3, #1
 8011916:	d10a      	bne.n	801192e <HAL_SD_Init+0x82>
 8011918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801191a:	2b00      	cmp	r3, #0
 801191c:	d102      	bne.n	8011924 <HAL_SD_Init+0x78>
 801191e:	6a3b      	ldr	r3, [r7, #32]
 8011920:	2b00      	cmp	r3, #0
 8011922:	d004      	beq.n	801192e <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801192a:	659a      	str	r2, [r3, #88]	@ 0x58
 801192c:	e00b      	b.n	8011946 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011932:	2b01      	cmp	r3, #1
 8011934:	d104      	bne.n	8011940 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801193c:	659a      	str	r2, [r3, #88]	@ 0x58
 801193e:	e002      	b.n	8011946 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	2200      	movs	r2, #0
 8011944:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	68db      	ldr	r3, [r3, #12]
 801194a:	4619      	mov	r1, r3
 801194c:	6878      	ldr	r0, [r7, #4]
 801194e:	f000 fcfb 	bl	8012348 <HAL_SD_ConfigWideBusOperation>
 8011952:	4603      	mov	r3, r0
 8011954:	2b00      	cmp	r3, #0
 8011956:	d001      	beq.n	801195c <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8011958:	2301      	movs	r3, #1
 801195a:	e026      	b.n	80119aa <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 801195c:	f7f6 fa60 	bl	8007e20 <HAL_GetTick>
 8011960:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8011962:	e011      	b.n	8011988 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8011964:	f7f6 fa5c 	bl	8007e20 <HAL_GetTick>
 8011968:	4602      	mov	r2, r0
 801196a:	69fb      	ldr	r3, [r7, #28]
 801196c:	1ad3      	subs	r3, r2, r3
 801196e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011972:	d109      	bne.n	8011988 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801197a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	2201      	movs	r2, #1
 8011980:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 8011984:	2303      	movs	r3, #3
 8011986:	e010      	b.n	80119aa <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8011988:	6878      	ldr	r0, [r7, #4]
 801198a:	f000 fec5 	bl	8012718 <HAL_SD_GetCardState>
 801198e:	4603      	mov	r3, r0
 8011990:	2b04      	cmp	r3, #4
 8011992:	d1e7      	bne.n	8011964 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	2200      	movs	r2, #0
 8011998:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	2200      	movs	r2, #0
 801199e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	2201      	movs	r2, #1
 80119a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80119a8:	2300      	movs	r3, #0
}
 80119aa:	4618      	mov	r0, r3
 80119ac:	3728      	adds	r7, #40	@ 0x28
 80119ae:	46bd      	mov	sp, r7
 80119b0:	bd80      	pop	{r7, pc}
	...

080119b4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80119b4:	b590      	push	{r4, r7, lr}
 80119b6:	b08d      	sub	sp, #52	@ 0x34
 80119b8:	af02      	add	r7, sp, #8
 80119ba:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk = 0U;
 80119bc:	2300      	movs	r3, #0
 80119be:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80119c0:	2300      	movs	r3, #0
 80119c2:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80119c4:	2300      	movs	r3, #0
 80119c6:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80119c8:	2300      	movs	r3, #0
 80119ca:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80119cc:	2300      	movs	r3, #0
 80119ce:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  if (hsd->Instance == SDMMC1)
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	681b      	ldr	r3, [r3, #0]
 80119d4:	4a4b      	ldr	r2, [pc, #300]	@ (8011b04 <HAL_SD_InitCard+0x150>)
 80119d6:	4293      	cmp	r3, r2
 80119d8:	d106      	bne.n	80119e8 <HAL_SD_InitCard+0x34>
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 80119da:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 80119de:	f04f 0100 	mov.w	r1, #0
 80119e2:	f7fd f8a1 	bl	800eb28 <HAL_RCCEx_GetPeriphCLKFreq>
 80119e6:	6278      	str	r0, [r7, #36]	@ 0x24
  }
#if defined(SDMMC2)
  if (hsd->Instance == SDMMC2)
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	4a46      	ldr	r2, [pc, #280]	@ (8011b08 <HAL_SD_InitCard+0x154>)
 80119ee:	4293      	cmp	r3, r2
 80119f0:	d106      	bne.n	8011a00 <HAL_SD_InitCard+0x4c>
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC2);
 80119f2:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80119f6:	f04f 0100 	mov.w	r1, #0
 80119fa:	f7fd f895 	bl	800eb28 <HAL_RCCEx_GetPeriphCLKFreq>
 80119fe:	6278      	str	r0, [r7, #36]	@ 0x24
  }
#endif /* SDMMC2 */
  if (sdmmc_clk == 0U)
 8011a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d109      	bne.n	8011a1a <HAL_SD_InitCard+0x66>
  {
    hsd->State = HAL_SD_STATE_READY;
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	2201      	movs	r2, #1
 8011a0a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8011a14:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8011a16:	2301      	movs	r3, #1
 8011a18:	e070      	b.n	8011afc <HAL_SD_InitCard+0x148>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8011a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a1c:	0a1b      	lsrs	r3, r3, #8
 8011a1e:	4a3b      	ldr	r2, [pc, #236]	@ (8011b0c <HAL_SD_InitCard+0x158>)
 8011a20:	fba2 2303 	umull	r2, r3, r2, r3
 8011a24:	091b      	lsrs	r3, r3, #4
 8011a26:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	681c      	ldr	r4, [r3, #0]
 8011a2c:	466a      	mov	r2, sp
 8011a2e:	f107 0318 	add.w	r3, r7, #24
 8011a32:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011a36:	e882 0003 	stmia.w	r2, {r0, r1}
 8011a3a:	f107 030c 	add.w	r3, r7, #12
 8011a3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8011a40:	4620      	mov	r0, r4
 8011a42:	f004 fc8b 	bl	801635c <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	4618      	mov	r0, r3
 8011a4c:	f004 fcce 	bl	80163ec <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 8011a50:	69fb      	ldr	r3, [r7, #28]
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	d005      	beq.n	8011a62 <HAL_SD_InitCard+0xae>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8011a56:	69fb      	ldr	r3, [r7, #28]
 8011a58:	005b      	lsls	r3, r3, #1
 8011a5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011a60:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8011a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d007      	beq.n	8011a78 <HAL_SD_InitCard+0xc4>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8011a68:	4a29      	ldr	r2, [pc, #164]	@ (8011b10 <HAL_SD_InitCard+0x15c>)
 8011a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011a70:	3301      	adds	r3, #1
 8011a72:	4618      	mov	r0, r3
 8011a74:	f7f6 f9e0 	bl	8007e38 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8011a78:	6878      	ldr	r0, [r7, #4]
 8011a7a:	f000 ff3b 	bl	80128f4 <SD_PowerON>
 8011a7e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8011a80:	6a3b      	ldr	r3, [r7, #32]
 8011a82:	2b00      	cmp	r3, #0
 8011a84:	d00b      	beq.n	8011a9e <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	2201      	movs	r2, #1
 8011a8a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011a92:	6a3b      	ldr	r3, [r7, #32]
 8011a94:	431a      	orrs	r2, r3
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8011a9a:	2301      	movs	r3, #1
 8011a9c:	e02e      	b.n	8011afc <HAL_SD_InitCard+0x148>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8011a9e:	6878      	ldr	r0, [r7, #4]
 8011aa0:	f000 fe5a 	bl	8012758 <SD_InitCard>
 8011aa4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8011aa6:	6a3b      	ldr	r3, [r7, #32]
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d00b      	beq.n	8011ac4 <HAL_SD_InitCard+0x110>
  {
    hsd->State = HAL_SD_STATE_READY;
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	2201      	movs	r2, #1
 8011ab0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011ab8:	6a3b      	ldr	r3, [r7, #32]
 8011aba:	431a      	orrs	r2, r3
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8011ac0:	2301      	movs	r3, #1
 8011ac2:	e01b      	b.n	8011afc <HAL_SD_InitCard+0x148>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8011acc:	4618      	mov	r0, r3
 8011ace:	f004 fd23 	bl	8016518 <SDMMC_CmdBlockLength>
 8011ad2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8011ad4:	6a3b      	ldr	r3, [r7, #32]
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d00f      	beq.n	8011afa <HAL_SD_InitCard+0x146>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	4a0d      	ldr	r2, [pc, #52]	@ (8011b14 <HAL_SD_InitCard+0x160>)
 8011ae0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011ae6:	6a3b      	ldr	r3, [r7, #32]
 8011ae8:	431a      	orrs	r2, r3
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	2201      	movs	r2, #1
 8011af2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8011af6:	2301      	movs	r3, #1
 8011af8:	e000      	b.n	8011afc <HAL_SD_InitCard+0x148>
  }

  return HAL_OK;
 8011afa:	2300      	movs	r3, #0
}
 8011afc:	4618      	mov	r0, r3
 8011afe:	372c      	adds	r7, #44	@ 0x2c
 8011b00:	46bd      	mov	sp, r7
 8011b02:	bd90      	pop	{r4, r7, pc}
 8011b04:	46008000 	.word	0x46008000
 8011b08:	46008c00 	.word	0x46008c00
 8011b0c:	014f8b59 	.word	0x014f8b59
 8011b10:	00012110 	.word	0x00012110
 8011b14:	1fe00fff 	.word	0x1fe00fff

08011b18 <HAL_SD_MspInit>:
  * @brief  Initializes the SD MSP.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
__weak void HAL_SD_MspInit(SD_HandleTypeDef *hsd)
{
 8011b18:	b480      	push	{r7}
 8011b1a:	b083      	sub	sp, #12
 8011b1c:	af00      	add	r7, sp, #0
 8011b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_MspInit could be implemented in the user file
   */
}
 8011b20:	bf00      	nop
 8011b22:	370c      	adds	r7, #12
 8011b24:	46bd      	mov	sp, r7
 8011b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b2a:	4770      	bx	lr

08011b2c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8011b2c:	b580      	push	{r7, lr}
 8011b2e:	b084      	sub	sp, #16
 8011b30:	af00      	add	r7, sp, #0
 8011b32:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b38:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011b40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d008      	beq.n	8011b5a <HAL_SD_IRQHandler+0x2e>
 8011b48:	68fb      	ldr	r3, [r7, #12]
 8011b4a:	f003 0308 	and.w	r3, r3, #8
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d003      	beq.n	8011b5a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8011b52:	6878      	ldr	r0, [r7, #4]
 8011b54:	f001 f9ba 	bl	8012ecc <SD_Read_IT>
 8011b58:	e186      	b.n	8011e68 <HAL_SD_IRQHandler+0x33c>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011b60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	f000 80ae 	beq.w	8011cc6 <HAL_SD_IRQHandler+0x19a>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	681b      	ldr	r3, [r3, #0]
 8011b6e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011b72:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	681b      	ldr	r3, [r3, #0]
 8011b78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011b7a:	687a      	ldr	r2, [r7, #4]
 8011b7c:	6812      	ldr	r2, [r2, #0]
 8011b7e:	f423 4341 	bic.w	r3, r3, #49408	@ 0xc100
 8011b82:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8011b86:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8011b96:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	681b      	ldr	r3, [r3, #0]
 8011b9c:	68da      	ldr	r2, [r3, #12]
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011ba6:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 8011ba8:	68fb      	ldr	r3, [r7, #12]
 8011baa:	f003 0308 	and.w	r3, r3, #8
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d038      	beq.n	8011c24 <HAL_SD_IRQHandler+0xf8>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8011bb2:	68fb      	ldr	r3, [r7, #12]
 8011bb4:	f003 0302 	and.w	r3, r3, #2
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d104      	bne.n	8011bc6 <HAL_SD_IRQHandler+0x9a>
 8011bbc:	68fb      	ldr	r3, [r7, #12]
 8011bbe:	f003 0320 	and.w	r3, r3, #32
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d011      	beq.n	8011bea <HAL_SD_IRQHandler+0xbe>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	681b      	ldr	r3, [r3, #0]
 8011bca:	4618      	mov	r0, r3
 8011bcc:	f004 fcc8 	bl	8016560 <SDMMC_CmdStopTransfer>
 8011bd0:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8011bd2:	68bb      	ldr	r3, [r7, #8]
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d008      	beq.n	8011bea <HAL_SD_IRQHandler+0xbe>
        {
          hsd->ErrorCode |= errorstate;
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011bdc:	68bb      	ldr	r3, [r7, #8]
 8011bde:	431a      	orrs	r2, r3
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8011be4:	6878      	ldr	r0, [r7, #4]
 8011be6:	f000 f943 	bl	8011e70 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	681b      	ldr	r3, [r3, #0]
 8011bee:	4a9b      	ldr	r2, [pc, #620]	@ (8011e5c <HAL_SD_IRQHandler+0x330>)
 8011bf0:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	2201      	movs	r2, #1
 8011bf6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	2200      	movs	r2, #0
 8011bfe:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8011c00:	68fb      	ldr	r3, [r7, #12]
 8011c02:	f003 0301 	and.w	r3, r3, #1
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d104      	bne.n	8011c14 <HAL_SD_IRQHandler+0xe8>
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	f003 0302 	and.w	r3, r3, #2
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d003      	beq.n	8011c1c <HAL_SD_IRQHandler+0xf0>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8011c14:	6878      	ldr	r0, [r7, #4]
 8011c16:	f7f5 fd21 	bl	800765c <HAL_SD_RxCpltCallback>
 8011c1a:	e125      	b.n	8011e68 <HAL_SD_IRQHandler+0x33c>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8011c1c:	6878      	ldr	r0, [r7, #4]
 8011c1e:	f7f5 fd09 	bl	8007634 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8011c22:	e121      	b.n	8011e68 <HAL_SD_IRQHandler+0x33c>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	f000 811c 	beq.w	8011e68 <HAL_SD_IRQHandler+0x33c>
      hsd->Instance->DLEN = 0;
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	681b      	ldr	r3, [r3, #0]
 8011c34:	2200      	movs	r2, #0
 8011c36:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	2200      	movs	r2, #0
 8011c3e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	2200      	movs	r2, #0
 8011c46:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	f003 0302 	and.w	r3, r3, #2
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d104      	bne.n	8011c5c <HAL_SD_IRQHandler+0x130>
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	f003 0320 	and.w	r3, r3, #32
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d011      	beq.n	8011c80 <HAL_SD_IRQHandler+0x154>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	4618      	mov	r0, r3
 8011c62:	f004 fc7d 	bl	8016560 <SDMMC_CmdStopTransfer>
 8011c66:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8011c68:	68bb      	ldr	r3, [r7, #8]
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d008      	beq.n	8011c80 <HAL_SD_IRQHandler+0x154>
          hsd->ErrorCode |= errorstate;
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011c72:	68bb      	ldr	r3, [r7, #8]
 8011c74:	431a      	orrs	r2, r3
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 8011c7a:	6878      	ldr	r0, [r7, #4]
 8011c7c:	f000 f8f8 	bl	8011e70 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	2201      	movs	r2, #1
 8011c84:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	2200      	movs	r2, #0
 8011c8c:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	f003 0310 	and.w	r3, r3, #16
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d104      	bne.n	8011ca2 <HAL_SD_IRQHandler+0x176>
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	f003 0320 	and.w	r3, r3, #32
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d002      	beq.n	8011ca8 <HAL_SD_IRQHandler+0x17c>
        HAL_SD_TxCpltCallback(hsd);
 8011ca2:	6878      	ldr	r0, [r7, #4]
 8011ca4:	f7f5 fcc6 	bl	8007634 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	f003 0301 	and.w	r3, r3, #1
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	d105      	bne.n	8011cbe <HAL_SD_IRQHandler+0x192>
 8011cb2:	68fb      	ldr	r3, [r7, #12]
 8011cb4:	f003 0302 	and.w	r3, r3, #2
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	f000 80d5 	beq.w	8011e68 <HAL_SD_IRQHandler+0x33c>
        HAL_SD_RxCpltCallback(hsd);
 8011cbe:	6878      	ldr	r0, [r7, #4]
 8011cc0:	f7f5 fccc 	bl	800765c <HAL_SD_RxCpltCallback>
}
 8011cc4:	e0d0      	b.n	8011e68 <HAL_SD_IRQHandler+0x33c>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	681b      	ldr	r3, [r3, #0]
 8011cca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011ccc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d008      	beq.n	8011ce6 <HAL_SD_IRQHandler+0x1ba>
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	f003 0308 	and.w	r3, r3, #8
 8011cda:	2b00      	cmp	r3, #0
 8011cdc:	d003      	beq.n	8011ce6 <HAL_SD_IRQHandler+0x1ba>
    SD_Write_IT(hsd);
 8011cde:	6878      	ldr	r0, [r7, #4]
 8011ce0:	f001 f93a 	bl	8012f58 <SD_Write_IT>
 8011ce4:	e0c0      	b.n	8011e68 <HAL_SD_IRQHandler+0x33c>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	681b      	ldr	r3, [r3, #0]
 8011cea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011cec:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	f000 809d 	beq.w	8011e30 <HAL_SD_IRQHandler+0x304>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	681b      	ldr	r3, [r3, #0]
 8011cfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011cfc:	f003 0302 	and.w	r3, r3, #2
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d005      	beq.n	8011d10 <HAL_SD_IRQHandler+0x1e4>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d08:	f043 0202 	orr.w	r2, r3, #2
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d16:	f003 0308 	and.w	r3, r3, #8
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d005      	beq.n	8011d2a <HAL_SD_IRQHandler+0x1fe>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d22:	f043 0208 	orr.w	r2, r3, #8
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	681b      	ldr	r3, [r3, #0]
 8011d2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d30:	f003 0320 	and.w	r3, r3, #32
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d005      	beq.n	8011d44 <HAL_SD_IRQHandler+0x218>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d3c:	f043 0220 	orr.w	r2, r3, #32
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	681b      	ldr	r3, [r3, #0]
 8011d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d4a:	f003 0310 	and.w	r3, r3, #16
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d005      	beq.n	8011d5e <HAL_SD_IRQHandler+0x232>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d56:	f043 0210 	orr.w	r2, r3, #16
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	681b      	ldr	r3, [r3, #0]
 8011d62:	4a3e      	ldr	r2, [pc, #248]	@ (8011e5c <HAL_SD_IRQHandler+0x330>)
 8011d64:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	681b      	ldr	r3, [r3, #0]
 8011d6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8011d74:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	681b      	ldr	r3, [r3, #0]
 8011d7a:	68da      	ldr	r2, [r3, #12]
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	681b      	ldr	r3, [r3, #0]
 8011d80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011d84:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	681b      	ldr	r3, [r3, #0]
 8011d8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8011d94:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	681b      	ldr	r3, [r3, #0]
 8011d9a:	68da      	ldr	r2, [r3, #12]
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	681b      	ldr	r3, [r3, #0]
 8011da0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8011da4:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	4618      	mov	r0, r3
 8011dac:	f004 fbd8 	bl	8016560 <SDMMC_CmdStopTransfer>
 8011db0:	4602      	mov	r2, r0
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011db6:	431a      	orrs	r2, r3
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	68da      	ldr	r2, [r3, #12]
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8011dca:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	681b      	ldr	r3, [r3, #0]
 8011dd0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011dd4:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 8011dd6:	68fb      	ldr	r3, [r7, #12]
 8011dd8:	f003 0308 	and.w	r3, r3, #8
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d00a      	beq.n	8011df6 <HAL_SD_IRQHandler+0x2ca>
      hsd->State = HAL_SD_STATE_READY;
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	2201      	movs	r2, #1
 8011de4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	2200      	movs	r2, #0
 8011dec:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 8011dee:	6878      	ldr	r0, [r7, #4]
 8011df0:	f000 f83e 	bl	8011e70 <HAL_SD_ErrorCallback>
}
 8011df4:	e038      	b.n	8011e68 <HAL_SD_IRQHandler+0x33c>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8011df6:	68fb      	ldr	r3, [r7, #12]
 8011df8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d033      	beq.n	8011e68 <HAL_SD_IRQHandler+0x33c>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d02f      	beq.n	8011e68 <HAL_SD_IRQHandler+0x33c>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	681b      	ldr	r3, [r3, #0]
 8011e0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	681b      	ldr	r3, [r3, #0]
 8011e12:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8011e16:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	681b      	ldr	r3, [r3, #0]
 8011e1c:	2200      	movs	r2, #0
 8011e1e:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	2201      	movs	r2, #1
 8011e24:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 8011e28:	6878      	ldr	r0, [r7, #4]
 8011e2a:	f000 f821 	bl	8011e70 <HAL_SD_ErrorCallback>
}
 8011e2e:	e01b      	b.n	8011e68 <HAL_SD_IRQHandler+0x33c>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	681b      	ldr	r3, [r3, #0]
 8011e34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d014      	beq.n	8011e68 <HAL_SD_IRQHandler+0x33c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e46:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	f003 0320 	and.w	r3, r3, #32
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	d006      	beq.n	8011e60 <HAL_SD_IRQHandler+0x334>
      HAL_SDEx_Write_DMALnkLstBufCpltCallback(hsd);
 8011e52:	6878      	ldr	r0, [r7, #4]
 8011e54:	f001 f9a2 	bl	801319c <HAL_SDEx_Write_DMALnkLstBufCpltCallback>
}
 8011e58:	e006      	b.n	8011e68 <HAL_SD_IRQHandler+0x33c>
 8011e5a:	bf00      	nop
 8011e5c:	18000f3a 	.word	0x18000f3a
      HAL_SDEx_Read_DMALnkLstBufCpltCallback(hsd);
 8011e60:	6878      	ldr	r0, [r7, #4]
 8011e62:	f001 f991 	bl	8013188 <HAL_SDEx_Read_DMALnkLstBufCpltCallback>
}
 8011e66:	e7ff      	b.n	8011e68 <HAL_SD_IRQHandler+0x33c>
 8011e68:	bf00      	nop
 8011e6a:	3710      	adds	r7, #16
 8011e6c:	46bd      	mov	sp, r7
 8011e6e:	bd80      	pop	{r7, pc}

08011e70 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8011e70:	b480      	push	{r7}
 8011e72:	b083      	sub	sp, #12
 8011e74:	af00      	add	r7, sp, #0
 8011e76:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8011e78:	bf00      	nop
 8011e7a:	370c      	adds	r7, #12
 8011e7c:	46bd      	mov	sp, r7
 8011e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e82:	4770      	bx	lr

08011e84 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8011e84:	b480      	push	{r7}
 8011e86:	b083      	sub	sp, #12
 8011e88:	af00      	add	r7, sp, #0
 8011e8a:	6078      	str	r0, [r7, #4]
 8011e8c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011e92:	0f9b      	lsrs	r3, r3, #30
 8011e94:	b2da      	uxtb	r2, r3
 8011e96:	683b      	ldr	r3, [r7, #0]
 8011e98:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011e9e:	0e9b      	lsrs	r3, r3, #26
 8011ea0:	b2db      	uxtb	r3, r3
 8011ea2:	f003 030f 	and.w	r3, r3, #15
 8011ea6:	b2da      	uxtb	r2, r3
 8011ea8:	683b      	ldr	r3, [r7, #0]
 8011eaa:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011eb0:	0e1b      	lsrs	r3, r3, #24
 8011eb2:	b2db      	uxtb	r3, r3
 8011eb4:	f003 0303 	and.w	r3, r3, #3
 8011eb8:	b2da      	uxtb	r2, r3
 8011eba:	683b      	ldr	r3, [r7, #0]
 8011ebc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011ec2:	0c1b      	lsrs	r3, r3, #16
 8011ec4:	b2da      	uxtb	r2, r3
 8011ec6:	683b      	ldr	r3, [r7, #0]
 8011ec8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011ece:	0a1b      	lsrs	r3, r3, #8
 8011ed0:	b2da      	uxtb	r2, r3
 8011ed2:	683b      	ldr	r3, [r7, #0]
 8011ed4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011eda:	b2da      	uxtb	r2, r3
 8011edc:	683b      	ldr	r3, [r7, #0]
 8011ede:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011ee4:	0d1b      	lsrs	r3, r3, #20
 8011ee6:	b29a      	uxth	r2, r3
 8011ee8:	683b      	ldr	r3, [r7, #0]
 8011eea:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011ef0:	0c1b      	lsrs	r3, r3, #16
 8011ef2:	b2db      	uxtb	r3, r3
 8011ef4:	f003 030f 	and.w	r3, r3, #15
 8011ef8:	b2da      	uxtb	r2, r3
 8011efa:	683b      	ldr	r3, [r7, #0]
 8011efc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011f02:	0bdb      	lsrs	r3, r3, #15
 8011f04:	b2db      	uxtb	r3, r3
 8011f06:	f003 0301 	and.w	r3, r3, #1
 8011f0a:	b2da      	uxtb	r2, r3
 8011f0c:	683b      	ldr	r3, [r7, #0]
 8011f0e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011f14:	0b9b      	lsrs	r3, r3, #14
 8011f16:	b2db      	uxtb	r3, r3
 8011f18:	f003 0301 	and.w	r3, r3, #1
 8011f1c:	b2da      	uxtb	r2, r3
 8011f1e:	683b      	ldr	r3, [r7, #0]
 8011f20:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011f26:	0b5b      	lsrs	r3, r3, #13
 8011f28:	b2db      	uxtb	r3, r3
 8011f2a:	f003 0301 	and.w	r3, r3, #1
 8011f2e:	b2da      	uxtb	r2, r3
 8011f30:	683b      	ldr	r3, [r7, #0]
 8011f32:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011f38:	0b1b      	lsrs	r3, r3, #12
 8011f3a:	b2db      	uxtb	r3, r3
 8011f3c:	f003 0301 	and.w	r3, r3, #1
 8011f40:	b2da      	uxtb	r2, r3
 8011f42:	683b      	ldr	r3, [r7, #0]
 8011f44:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8011f46:	683b      	ldr	r3, [r7, #0]
 8011f48:	2200      	movs	r2, #0
 8011f4a:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d163      	bne.n	801201c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011f58:	009a      	lsls	r2, r3, #2
 8011f5a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8011f5e:	4013      	ands	r3, r2
 8011f60:	687a      	ldr	r2, [r7, #4]
 8011f62:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8011f64:	0f92      	lsrs	r2, r2, #30
 8011f66:	431a      	orrs	r2, r3
 8011f68:	683b      	ldr	r3, [r7, #0]
 8011f6a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011f70:	0edb      	lsrs	r3, r3, #27
 8011f72:	b2db      	uxtb	r3, r3
 8011f74:	f003 0307 	and.w	r3, r3, #7
 8011f78:	b2da      	uxtb	r2, r3
 8011f7a:	683b      	ldr	r3, [r7, #0]
 8011f7c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011f82:	0e1b      	lsrs	r3, r3, #24
 8011f84:	b2db      	uxtb	r3, r3
 8011f86:	f003 0307 	and.w	r3, r3, #7
 8011f8a:	b2da      	uxtb	r2, r3
 8011f8c:	683b      	ldr	r3, [r7, #0]
 8011f8e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011f94:	0d5b      	lsrs	r3, r3, #21
 8011f96:	b2db      	uxtb	r3, r3
 8011f98:	f003 0307 	and.w	r3, r3, #7
 8011f9c:	b2da      	uxtb	r2, r3
 8011f9e:	683b      	ldr	r3, [r7, #0]
 8011fa0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011fa6:	0c9b      	lsrs	r3, r3, #18
 8011fa8:	b2db      	uxtb	r3, r3
 8011faa:	f003 0307 	and.w	r3, r3, #7
 8011fae:	b2da      	uxtb	r2, r3
 8011fb0:	683b      	ldr	r3, [r7, #0]
 8011fb2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011fb8:	0bdb      	lsrs	r3, r3, #15
 8011fba:	b2db      	uxtb	r3, r3
 8011fbc:	f003 0307 	and.w	r3, r3, #7
 8011fc0:	b2da      	uxtb	r2, r3
 8011fc2:	683b      	ldr	r3, [r7, #0]
 8011fc4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8011fc6:	683b      	ldr	r3, [r7, #0]
 8011fc8:	691b      	ldr	r3, [r3, #16]
 8011fca:	1c5a      	adds	r2, r3, #1
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8011fd0:	683b      	ldr	r3, [r7, #0]
 8011fd2:	7e1b      	ldrb	r3, [r3, #24]
 8011fd4:	b2db      	uxtb	r3, r3
 8011fd6:	f003 0307 	and.w	r3, r3, #7
 8011fda:	3302      	adds	r3, #2
 8011fdc:	2201      	movs	r2, #1
 8011fde:	fa02 f303 	lsl.w	r3, r2, r3
 8011fe2:	687a      	ldr	r2, [r7, #4]
 8011fe4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8011fe6:	fb03 f202 	mul.w	r2, r3, r2
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8011fee:	683b      	ldr	r3, [r7, #0]
 8011ff0:	7a1b      	ldrb	r3, [r3, #8]
 8011ff2:	b2db      	uxtb	r3, r3
 8011ff4:	f003 030f 	and.w	r3, r3, #15
 8011ff8:	2201      	movs	r2, #1
 8011ffa:	409a      	lsls	r2, r3
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012004:	687a      	ldr	r2, [r7, #4]
 8012006:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8012008:	0a52      	lsrs	r2, r2, #9
 801200a:	fb03 f202 	mul.w	r2, r3, r2
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012018:	655a      	str	r2, [r3, #84]	@ 0x54
 801201a:	e031      	b.n	8012080 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012020:	2b01      	cmp	r3, #1
 8012022:	d11d      	bne.n	8012060 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012028:	041b      	lsls	r3, r3, #16
 801202a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012032:	0c1b      	lsrs	r3, r3, #16
 8012034:	431a      	orrs	r2, r3
 8012036:	683b      	ldr	r3, [r7, #0]
 8012038:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 801203a:	683b      	ldr	r3, [r7, #0]
 801203c:	691b      	ldr	r3, [r3, #16]
 801203e:	3301      	adds	r3, #1
 8012040:	029a      	lsls	r2, r3, #10
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012054:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	655a      	str	r2, [r3, #84]	@ 0x54
 801205e:	e00f      	b.n	8012080 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	681b      	ldr	r3, [r3, #0]
 8012064:	4a58      	ldr	r2, [pc, #352]	@ (80121c8 <HAL_SD_GetCardCSD+0x344>)
 8012066:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801206c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	2201      	movs	r2, #1
 8012078:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 801207c:	2301      	movs	r3, #1
 801207e:	e09d      	b.n	80121bc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012084:	0b9b      	lsrs	r3, r3, #14
 8012086:	b2db      	uxtb	r3, r3
 8012088:	f003 0301 	and.w	r3, r3, #1
 801208c:	b2da      	uxtb	r2, r3
 801208e:	683b      	ldr	r3, [r7, #0]
 8012090:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012096:	09db      	lsrs	r3, r3, #7
 8012098:	b2db      	uxtb	r3, r3
 801209a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801209e:	b2da      	uxtb	r2, r3
 80120a0:	683b      	ldr	r3, [r7, #0]
 80120a2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80120a8:	b2db      	uxtb	r3, r3
 80120aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80120ae:	b2da      	uxtb	r2, r3
 80120b0:	683b      	ldr	r3, [r7, #0]
 80120b2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80120b8:	0fdb      	lsrs	r3, r3, #31
 80120ba:	b2da      	uxtb	r2, r3
 80120bc:	683b      	ldr	r3, [r7, #0]
 80120be:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80120c4:	0f5b      	lsrs	r3, r3, #29
 80120c6:	b2db      	uxtb	r3, r3
 80120c8:	f003 0303 	and.w	r3, r3, #3
 80120cc:	b2da      	uxtb	r2, r3
 80120ce:	683b      	ldr	r3, [r7, #0]
 80120d0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80120d6:	0e9b      	lsrs	r3, r3, #26
 80120d8:	b2db      	uxtb	r3, r3
 80120da:	f003 0307 	and.w	r3, r3, #7
 80120de:	b2da      	uxtb	r2, r3
 80120e0:	683b      	ldr	r3, [r7, #0]
 80120e2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80120e8:	0d9b      	lsrs	r3, r3, #22
 80120ea:	b2db      	uxtb	r3, r3
 80120ec:	f003 030f 	and.w	r3, r3, #15
 80120f0:	b2da      	uxtb	r2, r3
 80120f2:	683b      	ldr	r3, [r7, #0]
 80120f4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80120fa:	0d5b      	lsrs	r3, r3, #21
 80120fc:	b2db      	uxtb	r3, r3
 80120fe:	f003 0301 	and.w	r3, r3, #1
 8012102:	b2da      	uxtb	r2, r3
 8012104:	683b      	ldr	r3, [r7, #0]
 8012106:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 801210a:	683b      	ldr	r3, [r7, #0]
 801210c:	2200      	movs	r2, #0
 801210e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012116:	0c1b      	lsrs	r3, r3, #16
 8012118:	b2db      	uxtb	r3, r3
 801211a:	f003 0301 	and.w	r3, r3, #1
 801211e:	b2da      	uxtb	r2, r3
 8012120:	683b      	ldr	r3, [r7, #0]
 8012122:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801212a:	0bdb      	lsrs	r3, r3, #15
 801212c:	b2db      	uxtb	r3, r3
 801212e:	f003 0301 	and.w	r3, r3, #1
 8012132:	b2da      	uxtb	r2, r3
 8012134:	683b      	ldr	r3, [r7, #0]
 8012136:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801213e:	0b9b      	lsrs	r3, r3, #14
 8012140:	b2db      	uxtb	r3, r3
 8012142:	f003 0301 	and.w	r3, r3, #1
 8012146:	b2da      	uxtb	r2, r3
 8012148:	683b      	ldr	r3, [r7, #0]
 801214a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012152:	0b5b      	lsrs	r3, r3, #13
 8012154:	b2db      	uxtb	r3, r3
 8012156:	f003 0301 	and.w	r3, r3, #1
 801215a:	b2da      	uxtb	r2, r3
 801215c:	683b      	ldr	r3, [r7, #0]
 801215e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012166:	0b1b      	lsrs	r3, r3, #12
 8012168:	b2db      	uxtb	r3, r3
 801216a:	f003 0301 	and.w	r3, r3, #1
 801216e:	b2da      	uxtb	r2, r3
 8012170:	683b      	ldr	r3, [r7, #0]
 8012172:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801217a:	0a9b      	lsrs	r3, r3, #10
 801217c:	b2db      	uxtb	r3, r3
 801217e:	f003 0303 	and.w	r3, r3, #3
 8012182:	b2da      	uxtb	r2, r3
 8012184:	683b      	ldr	r3, [r7, #0]
 8012186:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801218e:	0a1b      	lsrs	r3, r3, #8
 8012190:	b2db      	uxtb	r3, r3
 8012192:	f003 0303 	and.w	r3, r3, #3
 8012196:	b2da      	uxtb	r2, r3
 8012198:	683b      	ldr	r3, [r7, #0]
 801219a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80121a2:	085b      	lsrs	r3, r3, #1
 80121a4:	b2db      	uxtb	r3, r3
 80121a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80121aa:	b2da      	uxtb	r2, r3
 80121ac:	683b      	ldr	r3, [r7, #0]
 80121ae:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80121b2:	683b      	ldr	r3, [r7, #0]
 80121b4:	2201      	movs	r2, #1
 80121b6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80121ba:	2300      	movs	r3, #0
}
 80121bc:	4618      	mov	r0, r3
 80121be:	370c      	adds	r7, #12
 80121c0:	46bd      	mov	sp, r7
 80121c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121c6:	4770      	bx	lr
 80121c8:	1fe00fff 	.word	0x1fe00fff

080121cc <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 80121cc:	b580      	push	{r7, lr}
 80121ce:	b094      	sub	sp, #80	@ 0x50
 80121d0:	af00      	add	r7, sp, #0
 80121d2:	6078      	str	r0, [r7, #4]
 80121d4:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80121d6:	2300      	movs	r3, #0
 80121d8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80121e2:	b2db      	uxtb	r3, r3
 80121e4:	2b03      	cmp	r3, #3
 80121e6:	d101      	bne.n	80121ec <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 80121e8:	2301      	movs	r3, #1
 80121ea:	e0a7      	b.n	801233c <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 80121ec:	f107 0308 	add.w	r3, r7, #8
 80121f0:	4619      	mov	r1, r3
 80121f2:	6878      	ldr	r0, [r7, #4]
 80121f4:	f000 fc0c 	bl	8012a10 <SD_SendSDStatus>
 80121f8:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 80121fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	d011      	beq.n	8012224 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	681b      	ldr	r3, [r3, #0]
 8012204:	4a4f      	ldr	r2, [pc, #316]	@ (8012344 <HAL_SD_GetCardStatus+0x178>)
 8012206:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801220c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801220e:	431a      	orrs	r2, r3
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	2201      	movs	r2, #1
 8012218:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 801221c:	2301      	movs	r3, #1
 801221e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8012222:	e070      	b.n	8012306 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8012224:	68bb      	ldr	r3, [r7, #8]
 8012226:	099b      	lsrs	r3, r3, #6
 8012228:	b2db      	uxtb	r3, r3
 801222a:	f003 0303 	and.w	r3, r3, #3
 801222e:	b2da      	uxtb	r2, r3
 8012230:	683b      	ldr	r3, [r7, #0]
 8012232:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8012234:	68bb      	ldr	r3, [r7, #8]
 8012236:	095b      	lsrs	r3, r3, #5
 8012238:	b2db      	uxtb	r3, r3
 801223a:	f003 0301 	and.w	r3, r3, #1
 801223e:	b2da      	uxtb	r2, r3
 8012240:	683b      	ldr	r3, [r7, #0]
 8012242:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8012244:	68bb      	ldr	r3, [r7, #8]
 8012246:	0a1b      	lsrs	r3, r3, #8
 8012248:	b29b      	uxth	r3, r3
 801224a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801224e:	b29a      	uxth	r2, r3
 8012250:	68bb      	ldr	r3, [r7, #8]
 8012252:	0e1b      	lsrs	r3, r3, #24
 8012254:	b29b      	uxth	r3, r3
 8012256:	4313      	orrs	r3, r2
 8012258:	b29a      	uxth	r2, r3
 801225a:	683b      	ldr	r3, [r7, #0]
 801225c:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 801225e:	68fb      	ldr	r3, [r7, #12]
 8012260:	061a      	lsls	r2, r3, #24
 8012262:	68fb      	ldr	r3, [r7, #12]
 8012264:	021b      	lsls	r3, r3, #8
 8012266:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801226a:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 801226c:	68fb      	ldr	r3, [r7, #12]
 801226e:	0a1b      	lsrs	r3, r3, #8
 8012270:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8012274:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8012276:	68fb      	ldr	r3, [r7, #12]
 8012278:	0e1b      	lsrs	r3, r3, #24
 801227a:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 801227c:	683b      	ldr	r3, [r7, #0]
 801227e:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8012280:	693b      	ldr	r3, [r7, #16]
 8012282:	b2da      	uxtb	r2, r3
 8012284:	683b      	ldr	r3, [r7, #0]
 8012286:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8012288:	693b      	ldr	r3, [r7, #16]
 801228a:	0a1b      	lsrs	r3, r3, #8
 801228c:	b2da      	uxtb	r2, r3
 801228e:	683b      	ldr	r3, [r7, #0]
 8012290:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8012292:	693b      	ldr	r3, [r7, #16]
 8012294:	0d1b      	lsrs	r3, r3, #20
 8012296:	b2db      	uxtb	r3, r3
 8012298:	f003 030f 	and.w	r3, r3, #15
 801229c:	b2da      	uxtb	r2, r3
 801229e:	683b      	ldr	r3, [r7, #0]
 80122a0:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 80122a2:	693b      	ldr	r3, [r7, #16]
 80122a4:	0c1b      	lsrs	r3, r3, #16
 80122a6:	b29b      	uxth	r3, r3
 80122a8:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80122ac:	b29a      	uxth	r2, r3
 80122ae:	697b      	ldr	r3, [r7, #20]
 80122b0:	b29b      	uxth	r3, r3
 80122b2:	b2db      	uxtb	r3, r3
 80122b4:	b29b      	uxth	r3, r3
 80122b6:	4313      	orrs	r3, r2
 80122b8:	b29a      	uxth	r2, r3
 80122ba:	683b      	ldr	r3, [r7, #0]
 80122bc:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 80122be:	697b      	ldr	r3, [r7, #20]
 80122c0:	0a9b      	lsrs	r3, r3, #10
 80122c2:	b2db      	uxtb	r3, r3
 80122c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80122c8:	b2da      	uxtb	r2, r3
 80122ca:	683b      	ldr	r3, [r7, #0]
 80122cc:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 80122ce:	697b      	ldr	r3, [r7, #20]
 80122d0:	0a1b      	lsrs	r3, r3, #8
 80122d2:	b2db      	uxtb	r3, r3
 80122d4:	f003 0303 	and.w	r3, r3, #3
 80122d8:	b2da      	uxtb	r2, r3
 80122da:	683b      	ldr	r3, [r7, #0]
 80122dc:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 80122de:	697b      	ldr	r3, [r7, #20]
 80122e0:	091b      	lsrs	r3, r3, #4
 80122e2:	b2db      	uxtb	r3, r3
 80122e4:	f003 030f 	and.w	r3, r3, #15
 80122e8:	b2da      	uxtb	r2, r3
 80122ea:	683b      	ldr	r3, [r7, #0]
 80122ec:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 80122ee:	697b      	ldr	r3, [r7, #20]
 80122f0:	b2db      	uxtb	r3, r3
 80122f2:	f003 030f 	and.w	r3, r3, #15
 80122f6:	b2da      	uxtb	r2, r3
 80122f8:	683b      	ldr	r3, [r7, #0]
 80122fa:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 80122fc:	69bb      	ldr	r3, [r7, #24]
 80122fe:	0e1b      	lsrs	r3, r3, #24
 8012300:	b2da      	uxtb	r2, r3
 8012302:	683b      	ldr	r3, [r7, #0]
 8012304:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	681b      	ldr	r3, [r3, #0]
 801230a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801230e:	4618      	mov	r0, r3
 8012310:	f004 f902 	bl	8016518 <SDMMC_CmdBlockLength>
 8012314:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8012316:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012318:	2b00      	cmp	r3, #0
 801231a:	d00d      	beq.n	8012338 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	681b      	ldr	r3, [r3, #0]
 8012320:	4a08      	ldr	r2, [pc, #32]	@ (8012344 <HAL_SD_GetCardStatus+0x178>)
 8012322:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012328:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	2201      	movs	r2, #1
 801232e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8012332:	2301      	movs	r3, #1
 8012334:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 8012338:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 801233c:	4618      	mov	r0, r3
 801233e:	3750      	adds	r7, #80	@ 0x50
 8012340:	46bd      	mov	sp, r7
 8012342:	bd80      	pop	{r7, pc}
 8012344:	1fe00fff 	.word	0x1fe00fff

08012348 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8012348:	b590      	push	{r4, r7, lr}
 801234a:	b08d      	sub	sp, #52	@ 0x34
 801234c:	af02      	add	r7, sp, #8
 801234e:	6078      	str	r0, [r7, #4]
 8012350:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 8012352:	2300      	movs	r3, #0
 8012354:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	2203      	movs	r2, #3
 801235c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012364:	2b03      	cmp	r3, #3
 8012366:	d02e      	beq.n	80123c6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8012368:	683b      	ldr	r3, [r7, #0]
 801236a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801236e:	d106      	bne.n	801237e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012374:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	635a      	str	r2, [r3, #52]	@ 0x34
 801237c:	e029      	b.n	80123d2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 801237e:	683b      	ldr	r3, [r7, #0]
 8012380:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012384:	d10a      	bne.n	801239c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8012386:	6878      	ldr	r0, [r7, #4]
 8012388:	f000 fc3a 	bl	8012c00 <SD_WideBus_Enable>
 801238c:	61f8      	str	r0, [r7, #28]

      hsd->ErrorCode |= errorstate;
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012392:	69fb      	ldr	r3, [r7, #28]
 8012394:	431a      	orrs	r2, r3
 8012396:	687b      	ldr	r3, [r7, #4]
 8012398:	635a      	str	r2, [r3, #52]	@ 0x34
 801239a:	e01a      	b.n	80123d2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 801239c:	683b      	ldr	r3, [r7, #0]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d10a      	bne.n	80123b8 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80123a2:	6878      	ldr	r0, [r7, #4]
 80123a4:	f000 fc77 	bl	8012c96 <SD_WideBus_Disable>
 80123a8:	61f8      	str	r0, [r7, #28]

      hsd->ErrorCode |= errorstate;
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80123ae:	69fb      	ldr	r3, [r7, #28]
 80123b0:	431a      	orrs	r2, r3
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80123b6:	e00c      	b.n	80123d2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80123bc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	635a      	str	r2, [r3, #52]	@ 0x34
 80123c4:	e005      	b.n	80123d2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80123ca:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	d007      	beq.n	80123ea <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	4a6a      	ldr	r2, [pc, #424]	@ (8012588 <HAL_SD_ConfigWideBusOperation+0x240>)
 80123e0:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80123e2:	2301      	movs	r3, #1
 80123e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80123e8:	e0ab      	b.n	8012542 <HAL_SD_ConfigWideBusOperation+0x1fa>
  }
  else
  {
    if (hsd->Instance == SDMMC1)
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	4a67      	ldr	r2, [pc, #412]	@ (801258c <HAL_SD_ConfigWideBusOperation+0x244>)
 80123f0:	4293      	cmp	r3, r2
 80123f2:	d107      	bne.n	8012404 <HAL_SD_ConfigWideBusOperation+0xbc>
    {
      sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 80123f4:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 80123f8:	f04f 0100 	mov.w	r1, #0
 80123fc:	f7fc fb94 	bl	800eb28 <HAL_RCCEx_GetPeriphCLKFreq>
 8012400:	6278      	str	r0, [r7, #36]	@ 0x24
 8012402:	e00e      	b.n	8012422 <HAL_SD_ConfigWideBusOperation+0xda>
    }
#if defined(SDMMC2)
    else if (hsd->Instance == SDMMC2)
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	4a61      	ldr	r2, [pc, #388]	@ (8012590 <HAL_SD_ConfigWideBusOperation+0x248>)
 801240a:	4293      	cmp	r3, r2
 801240c:	d107      	bne.n	801241e <HAL_SD_ConfigWideBusOperation+0xd6>
    {
      sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC2);
 801240e:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8012412:	f04f 0100 	mov.w	r1, #0
 8012416:	f7fc fb87 	bl	800eb28 <HAL_RCCEx_GetPeriphCLKFreq>
 801241a:	6278      	str	r0, [r7, #36]	@ 0x24
 801241c:	e001      	b.n	8012422 <HAL_SD_ConfigWideBusOperation+0xda>
    }
#endif /* SDMMC2 */
    else
    {
      sdmmc_clk = 0U;
 801241e:	2300      	movs	r3, #0
 8012420:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    if (sdmmc_clk != 0U)
 8012422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012424:	2b00      	cmp	r3, #0
 8012426:	f000 8083 	beq.w	8012530 <HAL_SD_ConfigWideBusOperation+0x1e8>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	685b      	ldr	r3, [r3, #4]
 801242e:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	689b      	ldr	r3, [r3, #8]
 8012434:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 8012436:	683b      	ldr	r3, [r7, #0]
 8012438:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	691b      	ldr	r3, [r3, #16]
 801243e:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	695a      	ldr	r2, [r3, #20]
 8012444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012446:	4953      	ldr	r1, [pc, #332]	@ (8012594 <HAL_SD_ConfigWideBusOperation+0x24c>)
 8012448:	fba1 1303 	umull	r1, r3, r1, r3
 801244c:	0e1b      	lsrs	r3, r3, #24
 801244e:	429a      	cmp	r2, r3
 8012450:	d303      	bcc.n	801245a <HAL_SD_ConfigWideBusOperation+0x112>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	695b      	ldr	r3, [r3, #20]
 8012456:	61bb      	str	r3, [r7, #24]
 8012458:	e05a      	b.n	8012510 <HAL_SD_ConfigWideBusOperation+0x1c8>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801245e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012462:	d103      	bne.n	801246c <HAL_SD_ConfigWideBusOperation+0x124>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	695b      	ldr	r3, [r3, #20]
 8012468:	61bb      	str	r3, [r7, #24]
 801246a:	e051      	b.n	8012510 <HAL_SD_ConfigWideBusOperation+0x1c8>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012470:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012474:	d126      	bne.n	80124c4 <HAL_SD_ConfigWideBusOperation+0x17c>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	695b      	ldr	r3, [r3, #20]
 801247a:	2b00      	cmp	r3, #0
 801247c:	d10e      	bne.n	801249c <HAL_SD_ConfigWideBusOperation+0x154>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 801247e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012480:	4a45      	ldr	r2, [pc, #276]	@ (8012598 <HAL_SD_ConfigWideBusOperation+0x250>)
 8012482:	4293      	cmp	r3, r2
 8012484:	d906      	bls.n	8012494 <HAL_SD_ConfigWideBusOperation+0x14c>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8012486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012488:	4a42      	ldr	r2, [pc, #264]	@ (8012594 <HAL_SD_ConfigWideBusOperation+0x24c>)
 801248a:	fba2 2303 	umull	r2, r3, r2, r3
 801248e:	0e5b      	lsrs	r3, r3, #25
 8012490:	61bb      	str	r3, [r7, #24]
 8012492:	e03d      	b.n	8012510 <HAL_SD_ConfigWideBusOperation+0x1c8>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	695b      	ldr	r3, [r3, #20]
 8012498:	61bb      	str	r3, [r7, #24]
 801249a:	e039      	b.n	8012510 <HAL_SD_ConfigWideBusOperation+0x1c8>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	695b      	ldr	r3, [r3, #20]
 80124a0:	005b      	lsls	r3, r3, #1
 80124a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80124a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80124a8:	4a3b      	ldr	r2, [pc, #236]	@ (8012598 <HAL_SD_ConfigWideBusOperation+0x250>)
 80124aa:	4293      	cmp	r3, r2
 80124ac:	d906      	bls.n	80124bc <HAL_SD_ConfigWideBusOperation+0x174>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 80124ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124b0:	4a38      	ldr	r2, [pc, #224]	@ (8012594 <HAL_SD_ConfigWideBusOperation+0x24c>)
 80124b2:	fba2 2303 	umull	r2, r3, r2, r3
 80124b6:	0e5b      	lsrs	r3, r3, #25
 80124b8:	61bb      	str	r3, [r7, #24]
 80124ba:	e029      	b.n	8012510 <HAL_SD_ConfigWideBusOperation+0x1c8>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	695b      	ldr	r3, [r3, #20]
 80124c0:	61bb      	str	r3, [r7, #24]
 80124c2:	e025      	b.n	8012510 <HAL_SD_ConfigWideBusOperation+0x1c8>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	695b      	ldr	r3, [r3, #20]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d10e      	bne.n	80124ea <HAL_SD_ConfigWideBusOperation+0x1a2>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 80124cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124ce:	4a33      	ldr	r2, [pc, #204]	@ (801259c <HAL_SD_ConfigWideBusOperation+0x254>)
 80124d0:	4293      	cmp	r3, r2
 80124d2:	d906      	bls.n	80124e2 <HAL_SD_ConfigWideBusOperation+0x19a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80124d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124d6:	4a2f      	ldr	r2, [pc, #188]	@ (8012594 <HAL_SD_ConfigWideBusOperation+0x24c>)
 80124d8:	fba2 2303 	umull	r2, r3, r2, r3
 80124dc:	0e1b      	lsrs	r3, r3, #24
 80124de:	61bb      	str	r3, [r7, #24]
 80124e0:	e016      	b.n	8012510 <HAL_SD_ConfigWideBusOperation+0x1c8>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	695b      	ldr	r3, [r3, #20]
 80124e6:	61bb      	str	r3, [r7, #24]
 80124e8:	e012      	b.n	8012510 <HAL_SD_ConfigWideBusOperation+0x1c8>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	695b      	ldr	r3, [r3, #20]
 80124ee:	005b      	lsls	r3, r3, #1
 80124f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80124f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80124f6:	4a29      	ldr	r2, [pc, #164]	@ (801259c <HAL_SD_ConfigWideBusOperation+0x254>)
 80124f8:	4293      	cmp	r3, r2
 80124fa:	d906      	bls.n	801250a <HAL_SD_ConfigWideBusOperation+0x1c2>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80124fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124fe:	4a25      	ldr	r2, [pc, #148]	@ (8012594 <HAL_SD_ConfigWideBusOperation+0x24c>)
 8012500:	fba2 2303 	umull	r2, r3, r2, r3
 8012504:	0e1b      	lsrs	r3, r3, #24
 8012506:	61bb      	str	r3, [r7, #24]
 8012508:	e002      	b.n	8012510 <HAL_SD_ConfigWideBusOperation+0x1c8>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	695b      	ldr	r3, [r3, #20]
 801250e:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	681c      	ldr	r4, [r3, #0]
 8012514:	466a      	mov	r2, sp
 8012516:	f107 0314 	add.w	r3, r7, #20
 801251a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801251e:	e882 0003 	stmia.w	r2, {r0, r1}
 8012522:	f107 0308 	add.w	r3, r7, #8
 8012526:	cb0e      	ldmia	r3, {r1, r2, r3}
 8012528:	4620      	mov	r0, r4
 801252a:	f003 ff17 	bl	801635c <SDMMC_Init>
 801252e:	e008      	b.n	8012542 <HAL_SD_ConfigWideBusOperation+0x1fa>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012534:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 801253c:	2301      	movs	r3, #1
 801253e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801254a:	4618      	mov	r0, r3
 801254c:	f003 ffe4 	bl	8016518 <SDMMC_CmdBlockLength>
 8012550:	61f8      	str	r0, [r7, #28]
  if (errorstate != HAL_SD_ERROR_NONE)
 8012552:	69fb      	ldr	r3, [r7, #28]
 8012554:	2b00      	cmp	r3, #0
 8012556:	d00c      	beq.n	8012572 <HAL_SD_ConfigWideBusOperation+0x22a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	4a0a      	ldr	r2, [pc, #40]	@ (8012588 <HAL_SD_ConfigWideBusOperation+0x240>)
 801255e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8012560:	687b      	ldr	r3, [r7, #4]
 8012562:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012564:	69fb      	ldr	r3, [r7, #28]
 8012566:	431a      	orrs	r2, r3
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 801256c:	2301      	movs	r3, #1
 801256e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	2201      	movs	r2, #1
 8012576:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 801257a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 801257e:	4618      	mov	r0, r3
 8012580:	372c      	adds	r7, #44	@ 0x2c
 8012582:	46bd      	mov	sp, r7
 8012584:	bd90      	pop	{r4, r7, pc}
 8012586:	bf00      	nop
 8012588:	1fe00fff 	.word	0x1fe00fff
 801258c:	46008000 	.word	0x46008000
 8012590:	46008c00 	.word	0x46008c00
 8012594:	55e63b89 	.word	0x55e63b89
 8012598:	02faf080 	.word	0x02faf080
 801259c:	017d7840 	.word	0x017d7840

080125a0 <HAL_SD_ConfigSpeedBusOperation>:
  *            @arg SDMMC_SPEED_MODE_ULTRA: Ultra high speed mode
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_SD_ConfigSpeedBusOperation(SD_HandleTypeDef *hsd, uint32_t SpeedMode)
{
 80125a0:	b580      	push	{r7, lr}
 80125a2:	b086      	sub	sp, #24
 80125a4:	af00      	add	r7, sp, #0
 80125a6:	6078      	str	r0, [r7, #4]
 80125a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80125aa:	2300      	movs	r3, #0
 80125ac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SDMMC_SPEED_MODE(SpeedMode));
  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	2203      	movs	r2, #3
 80125b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        status = HAL_ERROR;
        break;
    }
  }
#else
  switch (SpeedMode)
 80125b6:	683b      	ldr	r3, [r7, #0]
 80125b8:	2b02      	cmp	r3, #2
 80125ba:	d027      	beq.n	801260c <HAL_SD_ConfigSpeedBusOperation+0x6c>
 80125bc:	683b      	ldr	r3, [r7, #0]
 80125be:	2b02      	cmp	r3, #2
 80125c0:	d85c      	bhi.n	801267c <HAL_SD_ConfigSpeedBusOperation+0xdc>
 80125c2:	683b      	ldr	r3, [r7, #0]
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	d003      	beq.n	80125d0 <HAL_SD_ConfigSpeedBusOperation+0x30>
 80125c8:	683b      	ldr	r3, [r7, #0]
 80125ca:	2b01      	cmp	r3, #1
 80125cc:	d046      	beq.n	801265c <HAL_SD_ConfigSpeedBusOperation+0xbc>
 80125ce:	e055      	b.n	801267c <HAL_SD_ConfigSpeedBusOperation+0xdc>
  {
    case SDMMC_SPEED_MODE_AUTO:
    {
      if ((hsd->SdCard.CardSpeed  == CARD_ULTRA_HIGH_SPEED) ||
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80125d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80125d8:	d008      	beq.n	80125ec <HAL_SD_ConfigSpeedBusOperation+0x4c>
          (hsd->SdCard.CardSpeed  == CARD_HIGH_SPEED) ||
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
      if ((hsd->SdCard.CardSpeed  == CARD_ULTRA_HIGH_SPEED) ||
 80125de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80125e2:	d003      	beq.n	80125ec <HAL_SD_ConfigSpeedBusOperation+0x4c>
          (hsd->SdCard.CardType == CARD_SDHC_SDXC))
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (hsd->SdCard.CardSpeed  == CARD_HIGH_SPEED) ||
 80125e8:	2b01      	cmp	r3, #1
 80125ea:	d150      	bne.n	801268e <HAL_SD_ConfigSpeedBusOperation+0xee>
      {
        /* Enable High Speed */
        if (SD_SwitchSpeed(hsd, SDMMC_SDR25_SWITCH_PATTERN) != HAL_SD_ERROR_NONE)
 80125ec:	4947      	ldr	r1, [pc, #284]	@ (801270c <HAL_SD_ConfigSpeedBusOperation+0x16c>)
 80125ee:	6878      	ldr	r0, [r7, #4]
 80125f0:	f000 fcfc 	bl	8012fec <SD_SwitchSpeed>
 80125f4:	4603      	mov	r3, r0
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d049      	beq.n	801268e <HAL_SD_ConfigSpeedBusOperation+0xee>
        {
          hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80125fe:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	635a      	str	r2, [r3, #52]	@ 0x34
          status = HAL_ERROR;
 8012606:	2301      	movs	r3, #1
 8012608:	75fb      	strb	r3, [r7, #23]
      }
      else
      {
        /*Nothing to do, Use defaultSpeed */
      }
      break;
 801260a:	e040      	b.n	801268e <HAL_SD_ConfigSpeedBusOperation+0xee>
    }
    case SDMMC_SPEED_MODE_HIGH:
    {
      if ((hsd->SdCard.CardSpeed  == CARD_ULTRA_HIGH_SPEED) ||
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012610:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012614:	d008      	beq.n	8012628 <HAL_SD_ConfigSpeedBusOperation+0x88>
          (hsd->SdCard.CardSpeed  == CARD_HIGH_SPEED) ||
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
      if ((hsd->SdCard.CardSpeed  == CARD_ULTRA_HIGH_SPEED) ||
 801261a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801261e:	d003      	beq.n	8012628 <HAL_SD_ConfigSpeedBusOperation+0x88>
          (hsd->SdCard.CardType == CARD_SDHC_SDXC))
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (hsd->SdCard.CardSpeed  == CARD_HIGH_SPEED) ||
 8012624:	2b01      	cmp	r3, #1
 8012626:	d10f      	bne.n	8012648 <HAL_SD_ConfigSpeedBusOperation+0xa8>
      {
        /* Enable High Speed */
        if (SD_SwitchSpeed(hsd, SDMMC_SDR25_SWITCH_PATTERN) != HAL_SD_ERROR_NONE)
 8012628:	4938      	ldr	r1, [pc, #224]	@ (801270c <HAL_SD_ConfigSpeedBusOperation+0x16c>)
 801262a:	6878      	ldr	r0, [r7, #4]
 801262c:	f000 fcde 	bl	8012fec <SD_SwitchSpeed>
 8012630:	4603      	mov	r3, r0
 8012632:	2b00      	cmp	r3, #0
 8012634:	d011      	beq.n	801265a <HAL_SD_ConfigSpeedBusOperation+0xba>
        {
          hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801263a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	635a      	str	r2, [r3, #52]	@ 0x34
          status = HAL_ERROR;
 8012642:	2301      	movs	r3, #1
 8012644:	75fb      	strb	r3, [r7, #23]
        if (SD_SwitchSpeed(hsd, SDMMC_SDR25_SWITCH_PATTERN) != HAL_SD_ERROR_NONE)
 8012646:	e008      	b.n	801265a <HAL_SD_ConfigSpeedBusOperation+0xba>
        }
      }
      else
      {
        hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801264c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	635a      	str	r2, [r3, #52]	@ 0x34
        status = HAL_ERROR;
 8012654:	2301      	movs	r3, #1
 8012656:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8012658:	e01c      	b.n	8012694 <HAL_SD_ConfigSpeedBusOperation+0xf4>
 801265a:	e01b      	b.n	8012694 <HAL_SD_ConfigSpeedBusOperation+0xf4>
    }
    case SDMMC_SPEED_MODE_DEFAULT:
    {
      /* Switch to default Speed */
      if (SD_SwitchSpeed(hsd, SDMMC_SDR12_SWITCH_PATTERN) != HAL_SD_ERROR_NONE)
 801265c:	492c      	ldr	r1, [pc, #176]	@ (8012710 <HAL_SD_ConfigSpeedBusOperation+0x170>)
 801265e:	6878      	ldr	r0, [r7, #4]
 8012660:	f000 fcc4 	bl	8012fec <SD_SwitchSpeed>
 8012664:	4603      	mov	r3, r0
 8012666:	2b00      	cmp	r3, #0
 8012668:	d013      	beq.n	8012692 <HAL_SD_ConfigSpeedBusOperation+0xf2>
      {
        hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801266e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	635a      	str	r2, [r3, #52]	@ 0x34
        status = HAL_ERROR;
 8012676:	2301      	movs	r3, #1
 8012678:	75fb      	strb	r3, [r7, #23]
      }

      break;
 801267a:	e00a      	b.n	8012692 <HAL_SD_ConfigSpeedBusOperation+0xf2>
    }
    case SDMMC_SPEED_MODE_ULTRA: /*not valid without transceiver*/
    default:
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012680:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 8012688:	2301      	movs	r3, #1
 801268a:	75fb      	strb	r3, [r7, #23]
      break;
 801268c:	e002      	b.n	8012694 <HAL_SD_ConfigSpeedBusOperation+0xf4>
      break;
 801268e:	bf00      	nop
 8012690:	e000      	b.n	8012694 <HAL_SD_ConfigSpeedBusOperation+0xf4>
      break;
 8012692:	bf00      	nop
  }
#endif /* USE_SD_TRANSCEIVER */

  /* Verify that SD card is ready to use after Speed mode switch*/
  tickstart = HAL_GetTick();
 8012694:	f7f5 fbc4 	bl	8007e20 <HAL_GetTick>
 8012698:	6138      	str	r0, [r7, #16]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 801269a:	e011      	b.n	80126c0 <HAL_SD_ConfigSpeedBusOperation+0x120>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 801269c:	f7f5 fbc0 	bl	8007e20 <HAL_GetTick>
 80126a0:	4602      	mov	r2, r0
 80126a2:	693b      	ldr	r3, [r7, #16]
 80126a4:	1ad3      	subs	r3, r2, r3
 80126a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80126aa:	d109      	bne.n	80126c0 <HAL_SD_ConfigSpeedBusOperation+0x120>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80126b2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	2201      	movs	r2, #1
 80126b8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 80126bc:	2303      	movs	r3, #3
 80126be:	e021      	b.n	8012704 <HAL_SD_ConfigSpeedBusOperation+0x164>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80126c0:	6878      	ldr	r0, [r7, #4]
 80126c2:	f000 f829 	bl	8012718 <HAL_SD_GetCardState>
 80126c6:	4603      	mov	r3, r0
 80126c8:	2b04      	cmp	r3, #4
 80126ca:	d1e7      	bne.n	801269c <HAL_SD_ConfigSpeedBusOperation+0xfc>
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	681b      	ldr	r3, [r3, #0]
 80126d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80126d4:	4618      	mov	r0, r3
 80126d6:	f003 ff1f 	bl	8016518 <SDMMC_CmdBlockLength>
 80126da:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 80126dc:	68fb      	ldr	r3, [r7, #12]
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d00b      	beq.n	80126fa <HAL_SD_ConfigSpeedBusOperation+0x15a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	4a0b      	ldr	r2, [pc, #44]	@ (8012714 <HAL_SD_ConfigSpeedBusOperation+0x174>)
 80126e8:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80126ee:	68fb      	ldr	r3, [r7, #12]
 80126f0:	431a      	orrs	r2, r3
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 80126f6:	2301      	movs	r3, #1
 80126f8:	75fb      	strb	r3, [r7, #23]
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	2201      	movs	r2, #1
 80126fe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  return status;
 8012702:	7dfb      	ldrb	r3, [r7, #23]
}
 8012704:	4618      	mov	r0, r3
 8012706:	3718      	adds	r7, #24
 8012708:	46bd      	mov	sp, r7
 801270a:	bd80      	pop	{r7, pc}
 801270c:	80ffff01 	.word	0x80ffff01
 8012710:	80ffff00 	.word	0x80ffff00
 8012714:	1fe00fff 	.word	0x1fe00fff

08012718 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8012718:	b580      	push	{r7, lr}
 801271a:	b086      	sub	sp, #24
 801271c:	af00      	add	r7, sp, #0
 801271e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8012720:	2300      	movs	r3, #0
 8012722:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8012724:	f107 030c 	add.w	r3, r7, #12
 8012728:	4619      	mov	r1, r3
 801272a:	6878      	ldr	r0, [r7, #4]
 801272c:	f000 fa40 	bl	8012bb0 <SD_SendStatus>
 8012730:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8012732:	697b      	ldr	r3, [r7, #20]
 8012734:	2b00      	cmp	r3, #0
 8012736:	d005      	beq.n	8012744 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801273c:	697b      	ldr	r3, [r7, #20]
 801273e:	431a      	orrs	r2, r3
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8012744:	68fb      	ldr	r3, [r7, #12]
 8012746:	0a5b      	lsrs	r3, r3, #9
 8012748:	f003 030f 	and.w	r3, r3, #15
 801274c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 801274e:	693b      	ldr	r3, [r7, #16]
}
 8012750:	4618      	mov	r0, r3
 8012752:	3718      	adds	r7, #24
 8012754:	46bd      	mov	sp, r7
 8012756:	bd80      	pop	{r7, pc}

08012758 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8012758:	b580      	push	{r7, lr}
 801275a:	b090      	sub	sp, #64	@ 0x40
 801275c:	af00      	add	r7, sp, #0
 801275e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8012760:	2300      	movs	r3, #0
 8012762:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8012764:	f7f5 fb5c 	bl	8007e20 <HAL_GetTick>
 8012768:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	681b      	ldr	r3, [r3, #0]
 801276e:	4618      	mov	r0, r3
 8012770:	f003 fe4d 	bl	801640e <SDMMC_GetPowerState>
 8012774:	4603      	mov	r3, r0
 8012776:	2b00      	cmp	r3, #0
 8012778:	d102      	bne.n	8012780 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 801277a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 801277e:	e0b5      	b.n	80128ec <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012784:	2b03      	cmp	r3, #3
 8012786:	d02e      	beq.n	80127e6 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	4618      	mov	r0, r3
 801278e:	f004 f80c 	bl	80167aa <SDMMC_CmdSendCID>
 8012792:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8012794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012796:	2b00      	cmp	r3, #0
 8012798:	d001      	beq.n	801279e <SD_InitCard+0x46>
    {
      return errorstate;
 801279a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801279c:	e0a6      	b.n	80128ec <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	681b      	ldr	r3, [r3, #0]
 80127a2:	2100      	movs	r1, #0
 80127a4:	4618      	mov	r0, r3
 80127a6:	f003 fe78 	bl	801649a <SDMMC_GetResponse>
 80127aa:	4602      	mov	r2, r0
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	2104      	movs	r1, #4
 80127b6:	4618      	mov	r0, r3
 80127b8:	f003 fe6f 	bl	801649a <SDMMC_GetResponse>
 80127bc:	4602      	mov	r2, r0
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	2108      	movs	r1, #8
 80127c8:	4618      	mov	r0, r3
 80127ca:	f003 fe66 	bl	801649a <SDMMC_GetResponse>
 80127ce:	4602      	mov	r2, r0
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	681b      	ldr	r3, [r3, #0]
 80127d8:	210c      	movs	r1, #12
 80127da:	4618      	mov	r0, r3
 80127dc:	f003 fe5d 	bl	801649a <SDMMC_GetResponse>
 80127e0:	4602      	mov	r2, r0
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80127ea:	2b03      	cmp	r3, #3
 80127ec:	d01d      	beq.n	801282a <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 80127ee:	e019      	b.n	8012824 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	f107 020a 	add.w	r2, r7, #10
 80127f8:	4611      	mov	r1, r2
 80127fa:	4618      	mov	r0, r3
 80127fc:	f004 f814 	bl	8016828 <SDMMC_CmdSetRelAdd>
 8012800:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8012802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012804:	2b00      	cmp	r3, #0
 8012806:	d001      	beq.n	801280c <SD_InitCard+0xb4>
      {
        return errorstate;
 8012808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801280a:	e06f      	b.n	80128ec <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 801280c:	f7f5 fb08 	bl	8007e20 <HAL_GetTick>
 8012810:	4602      	mov	r2, r0
 8012812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012814:	1ad3      	subs	r3, r2, r3
 8012816:	f241 3287 	movw	r2, #4999	@ 0x1387
 801281a:	4293      	cmp	r3, r2
 801281c:	d902      	bls.n	8012824 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 801281e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012822:	e063      	b.n	80128ec <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8012824:	897b      	ldrh	r3, [r7, #10]
 8012826:	2b00      	cmp	r3, #0
 8012828:	d0e2      	beq.n	80127f0 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 801282a:	687b      	ldr	r3, [r7, #4]
 801282c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801282e:	2b03      	cmp	r3, #3
 8012830:	d036      	beq.n	80128a0 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8012832:	897b      	ldrh	r3, [r7, #10]
 8012834:	461a      	mov	r2, r3
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	681a      	ldr	r2, [r3, #0]
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012842:	041b      	lsls	r3, r3, #16
 8012844:	4619      	mov	r1, r3
 8012846:	4610      	mov	r0, r2
 8012848:	f003 ffce 	bl	80167e8 <SDMMC_CmdSendCSD>
 801284c:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 801284e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012850:	2b00      	cmp	r3, #0
 8012852:	d001      	beq.n	8012858 <SD_InitCard+0x100>
    {
      return errorstate;
 8012854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012856:	e049      	b.n	80128ec <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	681b      	ldr	r3, [r3, #0]
 801285c:	2100      	movs	r1, #0
 801285e:	4618      	mov	r0, r3
 8012860:	f003 fe1b 	bl	801649a <SDMMC_GetResponse>
 8012864:	4602      	mov	r2, r0
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	681b      	ldr	r3, [r3, #0]
 801286e:	2104      	movs	r1, #4
 8012870:	4618      	mov	r0, r3
 8012872:	f003 fe12 	bl	801649a <SDMMC_GetResponse>
 8012876:	4602      	mov	r2, r0
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	2108      	movs	r1, #8
 8012882:	4618      	mov	r0, r3
 8012884:	f003 fe09 	bl	801649a <SDMMC_GetResponse>
 8012888:	4602      	mov	r2, r0
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	681b      	ldr	r3, [r3, #0]
 8012892:	210c      	movs	r1, #12
 8012894:	4618      	mov	r0, r3
 8012896:	f003 fe00 	bl	801649a <SDMMC_GetResponse>
 801289a:	4602      	mov	r2, r0
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	2104      	movs	r1, #4
 80128a6:	4618      	mov	r0, r3
 80128a8:	f003 fdf7 	bl	801649a <SDMMC_GetResponse>
 80128ac:	4603      	mov	r3, r0
 80128ae:	0d1a      	lsrs	r2, r3, #20
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80128b4:	f107 030c 	add.w	r3, r7, #12
 80128b8:	4619      	mov	r1, r3
 80128ba:	6878      	ldr	r0, [r7, #4]
 80128bc:	f7ff fae2 	bl	8011e84 <HAL_SD_GetCardCSD>
 80128c0:	4603      	mov	r3, r0
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d002      	beq.n	80128cc <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80128c6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80128ca:	e00f      	b.n	80128ec <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	681a      	ldr	r2, [r3, #0]
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80128d4:	041b      	lsls	r3, r3, #16
 80128d6:	4619      	mov	r1, r3
 80128d8:	4610      	mov	r0, r2
 80128da:	f003 fe7d 	bl	80165d8 <SDMMC_CmdSelDesel>
 80128de:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 80128e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d001      	beq.n	80128ea <SD_InitCard+0x192>
  {
    return errorstate;
 80128e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80128e8:	e000      	b.n	80128ec <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80128ea:	2300      	movs	r3, #0
}
 80128ec:	4618      	mov	r0, r3
 80128ee:	3740      	adds	r7, #64	@ 0x40
 80128f0:	46bd      	mov	sp, r7
 80128f2:	bd80      	pop	{r7, pc}

080128f4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80128f4:	b580      	push	{r7, lr}
 80128f6:	b086      	sub	sp, #24
 80128f8:	af00      	add	r7, sp, #0
 80128fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80128fc:	2300      	movs	r3, #0
 80128fe:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8012900:	2300      	movs	r3, #0
 8012902:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8012904:	2300      	movs	r3, #0
 8012906:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	681b      	ldr	r3, [r3, #0]
 801290c:	4618      	mov	r0, r3
 801290e:	f003 fe86 	bl	801661e <SDMMC_CmdGoIdleState>
 8012912:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	2b00      	cmp	r3, #0
 8012918:	d001      	beq.n	801291e <SD_PowerON+0x2a>
  {
    return errorstate;
 801291a:	68fb      	ldr	r3, [r7, #12]
 801291c:	e072      	b.n	8012a04 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	681b      	ldr	r3, [r3, #0]
 8012922:	4618      	mov	r0, r3
 8012924:	f003 fe99 	bl	801665a <SDMMC_CmdOperCond>
 8012928:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 801292a:	68fb      	ldr	r3, [r7, #12]
 801292c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012930:	d10d      	bne.n	801294e <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	2200      	movs	r2, #0
 8012936:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	681b      	ldr	r3, [r3, #0]
 801293c:	4618      	mov	r0, r3
 801293e:	f003 fe6e 	bl	801661e <SDMMC_CmdGoIdleState>
 8012942:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8012944:	68fb      	ldr	r3, [r7, #12]
 8012946:	2b00      	cmp	r3, #0
 8012948:	d004      	beq.n	8012954 <SD_PowerON+0x60>
    {
      return errorstate;
 801294a:	68fb      	ldr	r3, [r7, #12]
 801294c:	e05a      	b.n	8012a04 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	2201      	movs	r2, #1
 8012952:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012958:	2b01      	cmp	r3, #1
 801295a:	d137      	bne.n	80129cc <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	681b      	ldr	r3, [r3, #0]
 8012960:	2100      	movs	r1, #0
 8012962:	4618      	mov	r0, r3
 8012964:	f003 fe99 	bl	801669a <SDMMC_CmdAppCommand>
 8012968:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 801296a:	68fb      	ldr	r3, [r7, #12]
 801296c:	2b00      	cmp	r3, #0
 801296e:	d02d      	beq.n	80129cc <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8012970:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8012974:	e046      	b.n	8012a04 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	681b      	ldr	r3, [r3, #0]
 801297a:	2100      	movs	r1, #0
 801297c:	4618      	mov	r0, r3
 801297e:	f003 fe8c 	bl	801669a <SDMMC_CmdAppCommand>
 8012982:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	2b00      	cmp	r3, #0
 8012988:	d001      	beq.n	801298e <SD_PowerON+0x9a>
    {
      return errorstate;
 801298a:	68fb      	ldr	r3, [r7, #12]
 801298c:	e03a      	b.n	8012a04 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	681b      	ldr	r3, [r3, #0]
 8012992:	491e      	ldr	r1, [pc, #120]	@ (8012a0c <SD_PowerON+0x118>)
 8012994:	4618      	mov	r0, r3
 8012996:	f003 fea3 	bl	80166e0 <SDMMC_CmdAppOperCommand>
 801299a:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	2b00      	cmp	r3, #0
 80129a0:	d002      	beq.n	80129a8 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80129a2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80129a6:	e02d      	b.n	8012a04 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	2100      	movs	r1, #0
 80129ae:	4618      	mov	r0, r3
 80129b0:	f003 fd73 	bl	801649a <SDMMC_GetResponse>
 80129b4:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80129b6:	697b      	ldr	r3, [r7, #20]
 80129b8:	0fdb      	lsrs	r3, r3, #31
 80129ba:	2b01      	cmp	r3, #1
 80129bc:	d101      	bne.n	80129c2 <SD_PowerON+0xce>
 80129be:	2301      	movs	r3, #1
 80129c0:	e000      	b.n	80129c4 <SD_PowerON+0xd0>
 80129c2:	2300      	movs	r3, #0
 80129c4:	613b      	str	r3, [r7, #16]

    count++;
 80129c6:	68bb      	ldr	r3, [r7, #8]
 80129c8:	3301      	adds	r3, #1
 80129ca:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80129cc:	68bb      	ldr	r3, [r7, #8]
 80129ce:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80129d2:	4293      	cmp	r3, r2
 80129d4:	d802      	bhi.n	80129dc <SD_PowerON+0xe8>
 80129d6:	693b      	ldr	r3, [r7, #16]
 80129d8:	2b00      	cmp	r3, #0
 80129da:	d0cc      	beq.n	8012976 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 80129dc:	68bb      	ldr	r3, [r7, #8]
 80129de:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80129e2:	4293      	cmp	r3, r2
 80129e4:	d902      	bls.n	80129ec <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80129e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80129ea:	e00b      	b.n	8012a04 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	2200      	movs	r2, #0
 80129f0:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 80129f2:	697b      	ldr	r3, [r7, #20]
 80129f4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	d002      	beq.n	8012a02 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	2201      	movs	r2, #1
 8012a00:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8012a02:	2300      	movs	r3, #0
}
 8012a04:	4618      	mov	r0, r3
 8012a06:	3718      	adds	r7, #24
 8012a08:	46bd      	mov	sp, r7
 8012a0a:	bd80      	pop	{r7, pc}
 8012a0c:	c1100000 	.word	0xc1100000

08012a10 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8012a10:	b580      	push	{r7, lr}
 8012a12:	b08c      	sub	sp, #48	@ 0x30
 8012a14:	af00      	add	r7, sp, #0
 8012a16:	6078      	str	r0, [r7, #4]
 8012a18:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8012a1a:	f7f5 fa01 	bl	8007e20 <HAL_GetTick>
 8012a1e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8012a20:	683b      	ldr	r3, [r7, #0]
 8012a22:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	681b      	ldr	r3, [r3, #0]
 8012a28:	2100      	movs	r1, #0
 8012a2a:	4618      	mov	r0, r3
 8012a2c:	f003 fd35 	bl	801649a <SDMMC_GetResponse>
 8012a30:	4603      	mov	r3, r0
 8012a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012a36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8012a3a:	d102      	bne.n	8012a42 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8012a3c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8012a40:	e0b0      	b.n	8012ba4 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	681b      	ldr	r3, [r3, #0]
 8012a46:	2140      	movs	r1, #64	@ 0x40
 8012a48:	4618      	mov	r0, r3
 8012a4a:	f003 fd65 	bl	8016518 <SDMMC_CmdBlockLength>
 8012a4e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8012a50:	6a3b      	ldr	r3, [r7, #32]
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d005      	beq.n	8012a62 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8012a5e:	6a3b      	ldr	r3, [r7, #32]
 8012a60:	e0a0      	b.n	8012ba4 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	681a      	ldr	r2, [r3, #0]
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012a6a:	041b      	lsls	r3, r3, #16
 8012a6c:	4619      	mov	r1, r3
 8012a6e:	4610      	mov	r0, r2
 8012a70:	f003 fe13 	bl	801669a <SDMMC_CmdAppCommand>
 8012a74:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8012a76:	6a3b      	ldr	r3, [r7, #32]
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	d005      	beq.n	8012a88 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8012a84:	6a3b      	ldr	r3, [r7, #32]
 8012a86:	e08d      	b.n	8012ba4 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8012a88:	f04f 33ff 	mov.w	r3, #4294967295
 8012a8c:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8012a8e:	2340      	movs	r3, #64	@ 0x40
 8012a90:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8012a92:	2360      	movs	r3, #96	@ 0x60
 8012a94:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8012a96:	2302      	movs	r3, #2
 8012a98:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8012a9a:	2300      	movs	r3, #0
 8012a9c:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8012a9e:	2301      	movs	r3, #1
 8012aa0:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	f107 0208 	add.w	r2, r7, #8
 8012aaa:	4611      	mov	r1, r2
 8012aac:	4618      	mov	r0, r3
 8012aae:	f003 fd07 	bl	80164c0 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	681b      	ldr	r3, [r3, #0]
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	f003 fefb 	bl	80168b2 <SDMMC_CmdStatusRegister>
 8012abc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8012abe:	6a3b      	ldr	r3, [r7, #32]
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d02b      	beq.n	8012b1c <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8012acc:	6a3b      	ldr	r3, [r7, #32]
 8012ace:	e069      	b.n	8012ba4 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012ad6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d013      	beq.n	8012b06 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8012ade:	2300      	movs	r3, #0
 8012ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012ae2:	e00d      	b.n	8012b00 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	4618      	mov	r0, r3
 8012aea:	f003 fc61 	bl	80163b0 <SDMMC_ReadFIFO>
 8012aee:	4602      	mov	r2, r0
 8012af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012af2:	601a      	str	r2, [r3, #0]
        pData++;
 8012af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012af6:	3304      	adds	r3, #4
 8012af8:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 8012afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012afc:	3301      	adds	r3, #1
 8012afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b02:	2b07      	cmp	r3, #7
 8012b04:	d9ee      	bls.n	8012ae4 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8012b06:	f7f5 f98b 	bl	8007e20 <HAL_GetTick>
 8012b0a:	4602      	mov	r2, r0
 8012b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b0e:	1ad3      	subs	r3, r2, r3
 8012b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b14:	d102      	bne.n	8012b1c <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8012b16:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012b1a:	e043      	b.n	8012ba4 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012b22:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d0d2      	beq.n	8012ad0 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012b30:	f003 0308 	and.w	r3, r3, #8
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d001      	beq.n	8012b3c <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8012b38:	2308      	movs	r3, #8
 8012b3a:	e033      	b.n	8012ba4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	681b      	ldr	r3, [r3, #0]
 8012b40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012b42:	f003 0302 	and.w	r3, r3, #2
 8012b46:	2b00      	cmp	r3, #0
 8012b48:	d001      	beq.n	8012b4e <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8012b4a:	2302      	movs	r3, #2
 8012b4c:	e02a      	b.n	8012ba4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	681b      	ldr	r3, [r3, #0]
 8012b52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012b54:	f003 0320 	and.w	r3, r3, #32
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d017      	beq.n	8012b8c <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8012b5c:	2320      	movs	r3, #32
 8012b5e:	e021      	b.n	8012ba4 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8012b60:	687b      	ldr	r3, [r7, #4]
 8012b62:	681b      	ldr	r3, [r3, #0]
 8012b64:	4618      	mov	r0, r3
 8012b66:	f003 fc23 	bl	80163b0 <SDMMC_ReadFIFO>
 8012b6a:	4602      	mov	r2, r0
 8012b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b6e:	601a      	str	r2, [r3, #0]
    pData++;
 8012b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b72:	3304      	adds	r3, #4
 8012b74:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8012b76:	f7f5 f953 	bl	8007e20 <HAL_GetTick>
 8012b7a:	4602      	mov	r2, r0
 8012b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b7e:	1ad3      	subs	r3, r2, r3
 8012b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b84:	d102      	bne.n	8012b8c <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8012b86:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012b8a:	e00b      	b.n	8012ba4 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	681b      	ldr	r3, [r3, #0]
 8012b90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012b92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	d1e2      	bne.n	8012b60 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	4a03      	ldr	r2, [pc, #12]	@ (8012bac <SD_SendSDStatus+0x19c>)
 8012ba0:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8012ba2:	2300      	movs	r3, #0
}
 8012ba4:	4618      	mov	r0, r3
 8012ba6:	3730      	adds	r7, #48	@ 0x30
 8012ba8:	46bd      	mov	sp, r7
 8012baa:	bd80      	pop	{r7, pc}
 8012bac:	18000f3a 	.word	0x18000f3a

08012bb0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8012bb0:	b580      	push	{r7, lr}
 8012bb2:	b084      	sub	sp, #16
 8012bb4:	af00      	add	r7, sp, #0
 8012bb6:	6078      	str	r0, [r7, #4]
 8012bb8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8012bba:	683b      	ldr	r3, [r7, #0]
 8012bbc:	2b00      	cmp	r3, #0
 8012bbe:	d102      	bne.n	8012bc6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8012bc0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8012bc4:	e018      	b.n	8012bf8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	681a      	ldr	r2, [r3, #0]
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012bce:	041b      	lsls	r3, r3, #16
 8012bd0:	4619      	mov	r1, r3
 8012bd2:	4610      	mov	r0, r2
 8012bd4:	f003 fe4a 	bl	801686c <SDMMC_CmdSendStatus>
 8012bd8:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8012bda:	68fb      	ldr	r3, [r7, #12]
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	d001      	beq.n	8012be4 <SD_SendStatus+0x34>
  {
    return errorstate;
 8012be0:	68fb      	ldr	r3, [r7, #12]
 8012be2:	e009      	b.n	8012bf8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	681b      	ldr	r3, [r3, #0]
 8012be8:	2100      	movs	r1, #0
 8012bea:	4618      	mov	r0, r3
 8012bec:	f003 fc55 	bl	801649a <SDMMC_GetResponse>
 8012bf0:	4602      	mov	r2, r0
 8012bf2:	683b      	ldr	r3, [r7, #0]
 8012bf4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8012bf6:	2300      	movs	r3, #0
}
 8012bf8:	4618      	mov	r0, r3
 8012bfa:	3710      	adds	r7, #16
 8012bfc:	46bd      	mov	sp, r7
 8012bfe:	bd80      	pop	{r7, pc}

08012c00 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8012c00:	b580      	push	{r7, lr}
 8012c02:	b086      	sub	sp, #24
 8012c04:	af00      	add	r7, sp, #0
 8012c06:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8012c08:	2300      	movs	r3, #0
 8012c0a:	60fb      	str	r3, [r7, #12]
 8012c0c:	2300      	movs	r3, #0
 8012c0e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	681b      	ldr	r3, [r3, #0]
 8012c14:	2100      	movs	r1, #0
 8012c16:	4618      	mov	r0, r3
 8012c18:	f003 fc3f 	bl	801649a <SDMMC_GetResponse>
 8012c1c:	4603      	mov	r3, r0
 8012c1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012c22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8012c26:	d102      	bne.n	8012c2e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8012c28:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8012c2c:	e02f      	b.n	8012c8e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8012c2e:	f107 030c 	add.w	r3, r7, #12
 8012c32:	4619      	mov	r1, r3
 8012c34:	6878      	ldr	r0, [r7, #4]
 8012c36:	f000 f879 	bl	8012d2c <SD_FindSCR>
 8012c3a:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8012c3c:	697b      	ldr	r3, [r7, #20]
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d001      	beq.n	8012c46 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8012c42:	697b      	ldr	r3, [r7, #20]
 8012c44:	e023      	b.n	8012c8e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8012c46:	693b      	ldr	r3, [r7, #16]
 8012c48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d01c      	beq.n	8012c8a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	681a      	ldr	r2, [r3, #0]
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012c58:	041b      	lsls	r3, r3, #16
 8012c5a:	4619      	mov	r1, r3
 8012c5c:	4610      	mov	r0, r2
 8012c5e:	f003 fd1c 	bl	801669a <SDMMC_CmdAppCommand>
 8012c62:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8012c64:	697b      	ldr	r3, [r7, #20]
 8012c66:	2b00      	cmp	r3, #0
 8012c68:	d001      	beq.n	8012c6e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8012c6a:	697b      	ldr	r3, [r7, #20]
 8012c6c:	e00f      	b.n	8012c8e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	681b      	ldr	r3, [r3, #0]
 8012c72:	2102      	movs	r1, #2
 8012c74:	4618      	mov	r0, r3
 8012c76:	f003 fd53 	bl	8016720 <SDMMC_CmdBusWidth>
 8012c7a:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8012c7c:	697b      	ldr	r3, [r7, #20]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d001      	beq.n	8012c86 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8012c82:	697b      	ldr	r3, [r7, #20]
 8012c84:	e003      	b.n	8012c8e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8012c86:	2300      	movs	r3, #0
 8012c88:	e001      	b.n	8012c8e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8012c8a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8012c8e:	4618      	mov	r0, r3
 8012c90:	3718      	adds	r7, #24
 8012c92:	46bd      	mov	sp, r7
 8012c94:	bd80      	pop	{r7, pc}

08012c96 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8012c96:	b580      	push	{r7, lr}
 8012c98:	b086      	sub	sp, #24
 8012c9a:	af00      	add	r7, sp, #0
 8012c9c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8012c9e:	2300      	movs	r3, #0
 8012ca0:	60fb      	str	r3, [r7, #12]
 8012ca2:	2300      	movs	r3, #0
 8012ca4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	681b      	ldr	r3, [r3, #0]
 8012caa:	2100      	movs	r1, #0
 8012cac:	4618      	mov	r0, r3
 8012cae:	f003 fbf4 	bl	801649a <SDMMC_GetResponse>
 8012cb2:	4603      	mov	r3, r0
 8012cb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012cb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8012cbc:	d102      	bne.n	8012cc4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8012cbe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8012cc2:	e02f      	b.n	8012d24 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8012cc4:	f107 030c 	add.w	r3, r7, #12
 8012cc8:	4619      	mov	r1, r3
 8012cca:	6878      	ldr	r0, [r7, #4]
 8012ccc:	f000 f82e 	bl	8012d2c <SD_FindSCR>
 8012cd0:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8012cd2:	697b      	ldr	r3, [r7, #20]
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d001      	beq.n	8012cdc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8012cd8:	697b      	ldr	r3, [r7, #20]
 8012cda:	e023      	b.n	8012d24 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8012cdc:	693b      	ldr	r3, [r7, #16]
 8012cde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	d01c      	beq.n	8012d20 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	681a      	ldr	r2, [r3, #0]
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012cee:	041b      	lsls	r3, r3, #16
 8012cf0:	4619      	mov	r1, r3
 8012cf2:	4610      	mov	r0, r2
 8012cf4:	f003 fcd1 	bl	801669a <SDMMC_CmdAppCommand>
 8012cf8:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8012cfa:	697b      	ldr	r3, [r7, #20]
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	d001      	beq.n	8012d04 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8012d00:	697b      	ldr	r3, [r7, #20]
 8012d02:	e00f      	b.n	8012d24 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	2100      	movs	r1, #0
 8012d0a:	4618      	mov	r0, r3
 8012d0c:	f003 fd08 	bl	8016720 <SDMMC_CmdBusWidth>
 8012d10:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8012d12:	697b      	ldr	r3, [r7, #20]
 8012d14:	2b00      	cmp	r3, #0
 8012d16:	d001      	beq.n	8012d1c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8012d18:	697b      	ldr	r3, [r7, #20]
 8012d1a:	e003      	b.n	8012d24 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8012d1c:	2300      	movs	r3, #0
 8012d1e:	e001      	b.n	8012d24 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8012d20:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8012d24:	4618      	mov	r0, r3
 8012d26:	3718      	adds	r7, #24
 8012d28:	46bd      	mov	sp, r7
 8012d2a:	bd80      	pop	{r7, pc}

08012d2c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8012d2c:	b580      	push	{r7, lr}
 8012d2e:	b08e      	sub	sp, #56	@ 0x38
 8012d30:	af00      	add	r7, sp, #0
 8012d32:	6078      	str	r0, [r7, #4]
 8012d34:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8012d36:	f7f5 f873 	bl	8007e20 <HAL_GetTick>
 8012d3a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8012d3c:	2300      	movs	r3, #0
 8012d3e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8012d40:	2300      	movs	r3, #0
 8012d42:	60bb      	str	r3, [r7, #8]
 8012d44:	2300      	movs	r3, #0
 8012d46:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8012d48:	683b      	ldr	r3, [r7, #0]
 8012d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	681b      	ldr	r3, [r3, #0]
 8012d50:	2108      	movs	r1, #8
 8012d52:	4618      	mov	r0, r3
 8012d54:	f003 fbe0 	bl	8016518 <SDMMC_CmdBlockLength>
 8012d58:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8012d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d001      	beq.n	8012d64 <SD_FindSCR+0x38>
  {
    return errorstate;
 8012d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d62:	e0ad      	b.n	8012ec0 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	681a      	ldr	r2, [r3, #0]
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012d6c:	041b      	lsls	r3, r3, #16
 8012d6e:	4619      	mov	r1, r3
 8012d70:	4610      	mov	r0, r2
 8012d72:	f003 fc92 	bl	801669a <SDMMC_CmdAppCommand>
 8012d76:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8012d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d001      	beq.n	8012d82 <SD_FindSCR+0x56>
  {
    return errorstate;
 8012d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d80:	e09e      	b.n	8012ec0 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8012d82:	f04f 33ff 	mov.w	r3, #4294967295
 8012d86:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8012d88:	2308      	movs	r3, #8
 8012d8a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8012d8c:	2330      	movs	r3, #48	@ 0x30
 8012d8e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8012d90:	2302      	movs	r3, #2
 8012d92:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8012d94:	2300      	movs	r3, #0
 8012d96:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8012d98:	2301      	movs	r3, #1
 8012d9a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	681b      	ldr	r3, [r3, #0]
 8012da0:	f107 0210 	add.w	r2, r7, #16
 8012da4:	4611      	mov	r1, r2
 8012da6:	4618      	mov	r0, r3
 8012da8:	f003 fb8a 	bl	80164c0 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	4618      	mov	r0, r3
 8012db2:	f003 fcd8 	bl	8016766 <SDMMC_CmdSendSCR>
 8012db6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8012db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d027      	beq.n	8012e0e <SD_FindSCR+0xe2>
  {
    return errorstate;
 8012dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012dc0:	e07e      	b.n	8012ec0 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	681b      	ldr	r3, [r3, #0]
 8012dc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012dc8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d113      	bne.n	8012df8 <SD_FindSCR+0xcc>
 8012dd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012dd2:	2b00      	cmp	r3, #0
 8012dd4:	d110      	bne.n	8012df8 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	681b      	ldr	r3, [r3, #0]
 8012dda:	4618      	mov	r0, r3
 8012ddc:	f003 fae8 	bl	80163b0 <SDMMC_ReadFIFO>
 8012de0:	4603      	mov	r3, r0
 8012de2:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	681b      	ldr	r3, [r3, #0]
 8012de8:	4618      	mov	r0, r3
 8012dea:	f003 fae1 	bl	80163b0 <SDMMC_ReadFIFO>
 8012dee:	4603      	mov	r3, r0
 8012df0:	60fb      	str	r3, [r7, #12]
      index++;
 8012df2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012df4:	3301      	adds	r3, #1
 8012df6:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8012df8:	f7f5 f812 	bl	8007e20 <HAL_GetTick>
 8012dfc:	4602      	mov	r2, r0
 8012dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e00:	1ad3      	subs	r3, r2, r3
 8012e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e06:	d102      	bne.n	8012e0e <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8012e08:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012e0c:	e058      	b.n	8012ec0 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	681b      	ldr	r3, [r3, #0]
 8012e12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012e14:	f240 532a 	movw	r3, #1322	@ 0x52a
 8012e18:	4013      	ands	r3, r2
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d0d1      	beq.n	8012dc2 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	681b      	ldr	r3, [r3, #0]
 8012e22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012e24:	f003 0308 	and.w	r3, r3, #8
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	d005      	beq.n	8012e38 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	681b      	ldr	r3, [r3, #0]
 8012e30:	2208      	movs	r2, #8
 8012e32:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8012e34:	2308      	movs	r3, #8
 8012e36:	e043      	b.n	8012ec0 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	681b      	ldr	r3, [r3, #0]
 8012e3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012e3e:	f003 0302 	and.w	r3, r3, #2
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	d005      	beq.n	8012e52 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8012e46:	687b      	ldr	r3, [r7, #4]
 8012e48:	681b      	ldr	r3, [r3, #0]
 8012e4a:	2202      	movs	r2, #2
 8012e4c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8012e4e:	2302      	movs	r3, #2
 8012e50:	e036      	b.n	8012ec0 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	681b      	ldr	r3, [r3, #0]
 8012e56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012e58:	f003 0320 	and.w	r3, r3, #32
 8012e5c:	2b00      	cmp	r3, #0
 8012e5e:	d005      	beq.n	8012e6c <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8012e60:	687b      	ldr	r3, [r7, #4]
 8012e62:	681b      	ldr	r3, [r3, #0]
 8012e64:	2220      	movs	r2, #32
 8012e66:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8012e68:	2320      	movs	r3, #32
 8012e6a:	e029      	b.n	8012ec0 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	681b      	ldr	r3, [r3, #0]
 8012e70:	4a15      	ldr	r2, [pc, #84]	@ (8012ec8 <SD_FindSCR+0x19c>)
 8012e72:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8012e74:	68fb      	ldr	r3, [r7, #12]
 8012e76:	061a      	lsls	r2, r3, #24
 8012e78:	68fb      	ldr	r3, [r7, #12]
 8012e7a:	021b      	lsls	r3, r3, #8
 8012e7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012e80:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8012e82:	68fb      	ldr	r3, [r7, #12]
 8012e84:	0a1b      	lsrs	r3, r3, #8
 8012e86:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8012e8a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8012e8c:	68fb      	ldr	r3, [r7, #12]
 8012e8e:	0e1b      	lsrs	r3, r3, #24
 8012e90:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8012e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e94:	601a      	str	r2, [r3, #0]
    scr++;
 8012e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e98:	3304      	adds	r3, #4
 8012e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8012e9c:	68bb      	ldr	r3, [r7, #8]
 8012e9e:	061a      	lsls	r2, r3, #24
 8012ea0:	68bb      	ldr	r3, [r7, #8]
 8012ea2:	021b      	lsls	r3, r3, #8
 8012ea4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012ea8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8012eaa:	68bb      	ldr	r3, [r7, #8]
 8012eac:	0a1b      	lsrs	r3, r3, #8
 8012eae:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8012eb2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8012eb4:	68bb      	ldr	r3, [r7, #8]
 8012eb6:	0e1b      	lsrs	r3, r3, #24
 8012eb8:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8012eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ebc:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8012ebe:	2300      	movs	r3, #0
}
 8012ec0:	4618      	mov	r0, r3
 8012ec2:	3738      	adds	r7, #56	@ 0x38
 8012ec4:	46bd      	mov	sp, r7
 8012ec6:	bd80      	pop	{r7, pc}
 8012ec8:	18000f3a 	.word	0x18000f3a

08012ecc <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8012ecc:	b580      	push	{r7, lr}
 8012ece:	b086      	sub	sp, #24
 8012ed0:	af00      	add	r7, sp, #0
 8012ed2:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ed8:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012ede:	2b1f      	cmp	r3, #31
 8012ee0:	d936      	bls.n	8012f50 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	617b      	str	r3, [r7, #20]
 8012ee6:	e027      	b.n	8012f38 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	681b      	ldr	r3, [r3, #0]
 8012eec:	4618      	mov	r0, r3
 8012eee:	f003 fa5f 	bl	80163b0 <SDMMC_ReadFIFO>
 8012ef2:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 8012ef4:	68fb      	ldr	r3, [r7, #12]
 8012ef6:	b2da      	uxtb	r2, r3
 8012ef8:	693b      	ldr	r3, [r7, #16]
 8012efa:	701a      	strb	r2, [r3, #0]
      tmp++;
 8012efc:	693b      	ldr	r3, [r7, #16]
 8012efe:	3301      	adds	r3, #1
 8012f00:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8012f02:	68fb      	ldr	r3, [r7, #12]
 8012f04:	0a1b      	lsrs	r3, r3, #8
 8012f06:	b2da      	uxtb	r2, r3
 8012f08:	693b      	ldr	r3, [r7, #16]
 8012f0a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8012f0c:	693b      	ldr	r3, [r7, #16]
 8012f0e:	3301      	adds	r3, #1
 8012f10:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8012f12:	68fb      	ldr	r3, [r7, #12]
 8012f14:	0c1b      	lsrs	r3, r3, #16
 8012f16:	b2da      	uxtb	r2, r3
 8012f18:	693b      	ldr	r3, [r7, #16]
 8012f1a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8012f1c:	693b      	ldr	r3, [r7, #16]
 8012f1e:	3301      	adds	r3, #1
 8012f20:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8012f22:	68fb      	ldr	r3, [r7, #12]
 8012f24:	0e1b      	lsrs	r3, r3, #24
 8012f26:	b2da      	uxtb	r2, r3
 8012f28:	693b      	ldr	r3, [r7, #16]
 8012f2a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8012f2c:	693b      	ldr	r3, [r7, #16]
 8012f2e:	3301      	adds	r3, #1
 8012f30:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8012f32:	697b      	ldr	r3, [r7, #20]
 8012f34:	3301      	adds	r3, #1
 8012f36:	617b      	str	r3, [r7, #20]
 8012f38:	697b      	ldr	r3, [r7, #20]
 8012f3a:	2b07      	cmp	r3, #7
 8012f3c:	d9d4      	bls.n	8012ee8 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	693a      	ldr	r2, [r7, #16]
 8012f42:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012f48:	f1a3 0220 	sub.w	r2, r3, #32
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 8012f50:	bf00      	nop
 8012f52:	3718      	adds	r7, #24
 8012f54:	46bd      	mov	sp, r7
 8012f56:	bd80      	pop	{r7, pc}

08012f58 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8012f58:	b580      	push	{r7, lr}
 8012f5a:	b086      	sub	sp, #24
 8012f5c:	af00      	add	r7, sp, #0
 8012f5e:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	69db      	ldr	r3, [r3, #28]
 8012f64:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	6a1b      	ldr	r3, [r3, #32]
 8012f6a:	2b1f      	cmp	r3, #31
 8012f6c:	d93a      	bls.n	8012fe4 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8012f6e:	2300      	movs	r3, #0
 8012f70:	617b      	str	r3, [r7, #20]
 8012f72:	e02b      	b.n	8012fcc <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 8012f74:	693b      	ldr	r3, [r7, #16]
 8012f76:	781b      	ldrb	r3, [r3, #0]
 8012f78:	60fb      	str	r3, [r7, #12]
      tmp++;
 8012f7a:	693b      	ldr	r3, [r7, #16]
 8012f7c:	3301      	adds	r3, #1
 8012f7e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8012f80:	693b      	ldr	r3, [r7, #16]
 8012f82:	781b      	ldrb	r3, [r3, #0]
 8012f84:	021a      	lsls	r2, r3, #8
 8012f86:	68fb      	ldr	r3, [r7, #12]
 8012f88:	4313      	orrs	r3, r2
 8012f8a:	60fb      	str	r3, [r7, #12]
      tmp++;
 8012f8c:	693b      	ldr	r3, [r7, #16]
 8012f8e:	3301      	adds	r3, #1
 8012f90:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8012f92:	693b      	ldr	r3, [r7, #16]
 8012f94:	781b      	ldrb	r3, [r3, #0]
 8012f96:	041a      	lsls	r2, r3, #16
 8012f98:	68fb      	ldr	r3, [r7, #12]
 8012f9a:	4313      	orrs	r3, r2
 8012f9c:	60fb      	str	r3, [r7, #12]
      tmp++;
 8012f9e:	693b      	ldr	r3, [r7, #16]
 8012fa0:	3301      	adds	r3, #1
 8012fa2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8012fa4:	693b      	ldr	r3, [r7, #16]
 8012fa6:	781b      	ldrb	r3, [r3, #0]
 8012fa8:	061a      	lsls	r2, r3, #24
 8012faa:	68fb      	ldr	r3, [r7, #12]
 8012fac:	4313      	orrs	r3, r2
 8012fae:	60fb      	str	r3, [r7, #12]
      tmp++;
 8012fb0:	693b      	ldr	r3, [r7, #16]
 8012fb2:	3301      	adds	r3, #1
 8012fb4:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	f107 020c 	add.w	r2, r7, #12
 8012fbe:	4611      	mov	r1, r2
 8012fc0:	4618      	mov	r0, r3
 8012fc2:	f003 fa02 	bl	80163ca <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8012fc6:	697b      	ldr	r3, [r7, #20]
 8012fc8:	3301      	adds	r3, #1
 8012fca:	617b      	str	r3, [r7, #20]
 8012fcc:	697b      	ldr	r3, [r7, #20]
 8012fce:	2b07      	cmp	r3, #7
 8012fd0:	d9d0      	bls.n	8012f74 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 8012fd2:	687b      	ldr	r3, [r7, #4]
 8012fd4:	693a      	ldr	r2, [r7, #16]
 8012fd6:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	6a1b      	ldr	r3, [r3, #32]
 8012fdc:	f1a3 0220 	sub.w	r2, r3, #32
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	621a      	str	r2, [r3, #32]
  }
}
 8012fe4:	bf00      	nop
 8012fe6:	3718      	adds	r7, #24
 8012fe8:	46bd      	mov	sp, r7
 8012fea:	bd80      	pop	{r7, pc}

08012fec <SD_SwitchSpeed>:
  * @param  hsd: SD handle
  * @param  SwitchSpeedMode: SD speed mode( SDMMC_SDR12_SWITCH_PATTERN, SDMMC_SDR25_SWITCH_PATTERN)
  * @retval SD Card error state
  */
uint32_t SD_SwitchSpeed(SD_HandleTypeDef *hsd, uint32_t SwitchSpeedMode)
{
 8012fec:	b590      	push	{r4, r7, lr}
 8012fee:	b09d      	sub	sp, #116	@ 0x74
 8012ff0:	af00      	add	r7, sp, #0
 8012ff2:	6078      	str	r0, [r7, #4]
 8012ff4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8012ff6:	2300      	movs	r3, #0
 8012ff8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  SDMMC_DataInitTypeDef sdmmc_datainitstructure;
  uint32_t SD_hs[16]  = {0};
 8012ffa:	f107 0308 	add.w	r3, r7, #8
 8012ffe:	2240      	movs	r2, #64	@ 0x40
 8013000:	2100      	movs	r1, #0
 8013002:	4618      	mov	r0, r3
 8013004:	f005 fac4 	bl	8018590 <memset>
  uint32_t count;
  uint32_t loop = 0 ;
 8013008:	2300      	movs	r3, #0
 801300a:	667b      	str	r3, [r7, #100]	@ 0x64
  uint32_t Timeout = HAL_GetTick();
 801300c:	f7f4 ff08 	bl	8007e20 <HAL_GetTick>
 8013010:	6638      	str	r0, [r7, #96]	@ 0x60

  if (hsd->SdCard.CardSpeed == CARD_NORMAL_SPEED)
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013016:	2b00      	cmp	r3, #0
 8013018:	d102      	bne.n	8013020 <SD_SwitchSpeed+0x34>
  {
    /* Standard Speed Card <= 12.5Mhz  */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 801301a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 801301e:	e0ad      	b.n	801317c <SD_SwitchSpeed+0x190>
  }

  if (hsd->SdCard.CardSpeed >= CARD_HIGH_SPEED)
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013024:	2bff      	cmp	r3, #255	@ 0xff
 8013026:	f240 80a8 	bls.w	801317a <SD_SwitchSpeed+0x18e>
  {
    /* Initialize the Data control register */
    hsd->Instance->DCTRL = 0;
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	681b      	ldr	r3, [r3, #0]
 801302e:	2200      	movs	r2, #0
 8013030:	62da      	str	r2, [r3, #44]	@ 0x2c
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	681b      	ldr	r3, [r3, #0]
 8013036:	2140      	movs	r1, #64	@ 0x40
 8013038:	4618      	mov	r0, r3
 801303a:	f003 fa6d 	bl	8016518 <SDMMC_CmdBlockLength>
 801303e:	66f8      	str	r0, [r7, #108]	@ 0x6c

    if (errorstate != HAL_SD_ERROR_NONE)
 8013040:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013042:	2b00      	cmp	r3, #0
 8013044:	d001      	beq.n	801304a <SD_SwitchSpeed+0x5e>
    {
      return errorstate;
 8013046:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013048:	e098      	b.n	801317c <SD_SwitchSpeed+0x190>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    sdmmc_datainitstructure.DataTimeOut   = SDMMC_DATATIMEOUT;
 801304a:	f04f 33ff 	mov.w	r3, #4294967295
 801304e:	64bb      	str	r3, [r7, #72]	@ 0x48
    sdmmc_datainitstructure.DataLength    = 64U;
 8013050:	2340      	movs	r3, #64	@ 0x40
 8013052:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B ;
 8013054:	2360      	movs	r3, #96	@ 0x60
 8013056:	653b      	str	r3, [r7, #80]	@ 0x50
    sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8013058:	2302      	movs	r3, #2
 801305a:	657b      	str	r3, [r7, #84]	@ 0x54
    sdmmc_datainitstructure.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 801305c:	2300      	movs	r3, #0
 801305e:	65bb      	str	r3, [r7, #88]	@ 0x58
    sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 8013060:	2301      	movs	r3, #1
 8013062:	65fb      	str	r3, [r7, #92]	@ 0x5c

    (void)SDMMC_ConfigData(hsd->Instance, &sdmmc_datainitstructure);
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 801306c:	4611      	mov	r1, r2
 801306e:	4618      	mov	r0, r3
 8013070:	f003 fa26 	bl	80164c0 <SDMMC_ConfigData>

    errorstate = SDMMC_CmdSwitch(hsd->Instance, SwitchSpeedMode);
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	681b      	ldr	r3, [r3, #0]
 8013078:	6839      	ldr	r1, [r7, #0]
 801307a:	4618      	mov	r0, r3
 801307c:	f003 fc3b 	bl	80168f6 <SDMMC_CmdSwitch>
 8013080:	66f8      	str	r0, [r7, #108]	@ 0x6c
    if (errorstate != HAL_SD_ERROR_NONE)
 8013082:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013084:	2b00      	cmp	r3, #0
 8013086:	d036      	beq.n	80130f6 <SD_SwitchSpeed+0x10a>
    {
      return errorstate;
 8013088:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801308a:	e077      	b.n	801317c <SD_SwitchSpeed+0x190>
    }

    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                              SDMMC_FLAG_DATAEND))
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	681b      	ldr	r3, [r3, #0]
 8013090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013092:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013096:	2b00      	cmp	r3, #0
 8013098:	d01a      	beq.n	80130d0 <SD_SwitchSpeed+0xe4>
      {
        for (count = 0U; count < 8U; count++)
 801309a:	2300      	movs	r3, #0
 801309c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801309e:	e011      	b.n	80130c4 <SD_SwitchSpeed+0xd8>
        {
          SD_hs[(8U * loop) + count]  = SDMMC_ReadFIFO(hsd->Instance);
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	6819      	ldr	r1, [r3, #0]
 80130a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80130a6:	00da      	lsls	r2, r3, #3
 80130a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80130aa:	18d4      	adds	r4, r2, r3
 80130ac:	4608      	mov	r0, r1
 80130ae:	f003 f97f 	bl	80163b0 <SDMMC_ReadFIFO>
 80130b2:	4602      	mov	r2, r0
 80130b4:	00a3      	lsls	r3, r4, #2
 80130b6:	3370      	adds	r3, #112	@ 0x70
 80130b8:	443b      	add	r3, r7
 80130ba:	f843 2c68 	str.w	r2, [r3, #-104]
        for (count = 0U; count < 8U; count++)
 80130be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80130c0:	3301      	adds	r3, #1
 80130c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80130c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80130c6:	2b07      	cmp	r3, #7
 80130c8:	d9ea      	bls.n	80130a0 <SD_SwitchSpeed+0xb4>
        }
        loop ++;
 80130ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80130cc:	3301      	adds	r3, #1
 80130ce:	667b      	str	r3, [r7, #100]	@ 0x64
      }
      if ((HAL_GetTick() - Timeout) >=  SDMMC_SWDATATIMEOUT)
 80130d0:	f7f4 fea6 	bl	8007e20 <HAL_GetTick>
 80130d4:	4602      	mov	r2, r0
 80130d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80130d8:	1ad3      	subs	r3, r2, r3
 80130da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130de:	d10a      	bne.n	80130f6 <SD_SwitchSpeed+0x10a>
      {
        hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80130e6:	635a      	str	r2, [r3, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 80130e8:	687b      	ldr	r3, [r7, #4]
 80130ea:	2201      	movs	r2, #1
 80130ec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        return HAL_SD_ERROR_TIMEOUT;
 80130f0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80130f4:	e042      	b.n	801317c <SD_SwitchSpeed+0x190>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	681b      	ldr	r3, [r3, #0]
 80130fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80130fc:	f240 532a 	movw	r3, #1322	@ 0x52a
 8013100:	4013      	ands	r3, r2
 8013102:	2b00      	cmp	r3, #0
 8013104:	d0c2      	beq.n	801308c <SD_SwitchSpeed+0xa0>
      }
    }

    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	681b      	ldr	r3, [r3, #0]
 801310a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801310c:	f003 0308 	and.w	r3, r3, #8
 8013110:	2b00      	cmp	r3, #0
 8013112:	d005      	beq.n	8013120 <SD_SwitchSpeed+0x134>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	681b      	ldr	r3, [r3, #0]
 8013118:	2208      	movs	r2, #8
 801311a:	639a      	str	r2, [r3, #56]	@ 0x38

      return errorstate;
 801311c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801311e:	e02d      	b.n	801317c <SD_SwitchSpeed+0x190>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	681b      	ldr	r3, [r3, #0]
 8013124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013126:	f003 0302 	and.w	r3, r3, #2
 801312a:	2b00      	cmp	r3, #0
 801312c:	d007      	beq.n	801313e <SD_SwitchSpeed+0x152>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	681b      	ldr	r3, [r3, #0]
 8013132:	2202      	movs	r2, #2
 8013134:	639a      	str	r2, [r3, #56]	@ 0x38

      errorstate = SDMMC_ERROR_DATA_CRC_FAIL;
 8013136:	2302      	movs	r3, #2
 8013138:	66fb      	str	r3, [r7, #108]	@ 0x6c

      return errorstate;
 801313a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801313c:	e01e      	b.n	801317c <SD_SwitchSpeed+0x190>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	681b      	ldr	r3, [r3, #0]
 8013142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013144:	f003 0320 	and.w	r3, r3, #32
 8013148:	2b00      	cmp	r3, #0
 801314a:	d007      	beq.n	801315c <SD_SwitchSpeed+0x170>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	681b      	ldr	r3, [r3, #0]
 8013150:	2220      	movs	r2, #32
 8013152:	639a      	str	r2, [r3, #56]	@ 0x38

      errorstate = SDMMC_ERROR_RX_OVERRUN;
 8013154:	2320      	movs	r3, #32
 8013156:	66fb      	str	r3, [r7, #108]	@ 0x6c

      return errorstate;
 8013158:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801315a:	e00f      	b.n	801317c <SD_SwitchSpeed+0x190>
    {
      /* No error flag set */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	681b      	ldr	r3, [r3, #0]
 8013160:	4a08      	ldr	r2, [pc, #32]	@ (8013184 <SD_SwitchSpeed+0x198>)
 8013162:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Test if the switch mode HS is ok */
    if ((((uint8_t *)SD_hs)[13] & 2U) != 2U)
 8013164:	f107 0308 	add.w	r3, r7, #8
 8013168:	330d      	adds	r3, #13
 801316a:	781b      	ldrb	r3, [r3, #0]
 801316c:	f003 0302 	and.w	r3, r3, #2
 8013170:	2b00      	cmp	r3, #0
 8013172:	d102      	bne.n	801317a <SD_SwitchSpeed+0x18e>
    {
      errorstate = SDMMC_ERROR_UNSUPPORTED_FEATURE;
 8013174:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8013178:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

  }

  return errorstate;
 801317a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 801317c:	4618      	mov	r0, r3
 801317e:	3774      	adds	r7, #116	@ 0x74
 8013180:	46bd      	mov	sp, r7
 8013182:	bd90      	pop	{r4, r7, pc}
 8013184:	18000f3a 	.word	0x18000f3a

08013188 <HAL_SDEx_Read_DMALnkLstBufCpltCallback>:
  * @brief Read DMA Linked list node Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMALnkLstBufCpltCallback(SD_HandleTypeDef *hsd)
{
 8013188:	b480      	push	{r7}
 801318a:	b083      	sub	sp, #12
 801318c:	af00      	add	r7, sp, #0
 801318e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMALnkLstBufCpltCallback can be implemented in the user file
   */
}
 8013190:	bf00      	nop
 8013192:	370c      	adds	r7, #12
 8013194:	46bd      	mov	sp, r7
 8013196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801319a:	4770      	bx	lr

0801319c <HAL_SDEx_Write_DMALnkLstBufCpltCallback>:
  * @brief Read DMA Linked list node Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMALnkLstBufCpltCallback(SD_HandleTypeDef *hsd)
{
 801319c:	b480      	push	{r7}
 801319e:	b083      	sub	sp, #12
 80131a0:	af00      	add	r7, sp, #0
 80131a2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMALnkLstBufCpltCallback can be implemented in the user file
   */
}
 80131a4:	bf00      	nop
 80131a6:	370c      	adds	r7, #12
 80131a8:	46bd      	mov	sp, r7
 80131aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ae:	4770      	bx	lr

080131b0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80131b0:	b580      	push	{r7, lr}
 80131b2:	b084      	sub	sp, #16
 80131b4:	af00      	add	r7, sp, #0
 80131b6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80131b8:	687b      	ldr	r3, [r7, #4]
 80131ba:	2b00      	cmp	r3, #0
 80131bc:	d101      	bne.n	80131c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80131be:	2301      	movs	r3, #1
 80131c0:	e162      	b.n	8013488 <HAL_SPI_Init+0x2d8>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	681b      	ldr	r3, [r3, #0]
 80131c6:	4a70      	ldr	r2, [pc, #448]	@ (8013388 <HAL_SPI_Init+0x1d8>)
 80131c8:	4293      	cmp	r3, r2
 80131ca:	d018      	beq.n	80131fe <HAL_SPI_Init+0x4e>
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	681b      	ldr	r3, [r3, #0]
 80131d0:	4a6e      	ldr	r2, [pc, #440]	@ (801338c <HAL_SPI_Init+0x1dc>)
 80131d2:	4293      	cmp	r3, r2
 80131d4:	d013      	beq.n	80131fe <HAL_SPI_Init+0x4e>
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	681b      	ldr	r3, [r3, #0]
 80131da:	4a6d      	ldr	r2, [pc, #436]	@ (8013390 <HAL_SPI_Init+0x1e0>)
 80131dc:	4293      	cmp	r3, r2
 80131de:	d00e      	beq.n	80131fe <HAL_SPI_Init+0x4e>
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	4a6b      	ldr	r2, [pc, #428]	@ (8013394 <HAL_SPI_Init+0x1e4>)
 80131e6:	4293      	cmp	r3, r2
 80131e8:	d009      	beq.n	80131fe <HAL_SPI_Init+0x4e>
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	4a6a      	ldr	r2, [pc, #424]	@ (8013398 <HAL_SPI_Init+0x1e8>)
 80131f0:	4293      	cmp	r3, r2
 80131f2:	d004      	beq.n	80131fe <HAL_SPI_Init+0x4e>
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	681b      	ldr	r3, [r3, #0]
 80131f8:	4a68      	ldr	r2, [pc, #416]	@ (801339c <HAL_SPI_Init+0x1ec>)
 80131fa:	4293      	cmp	r3, r2
 80131fc:	e000      	b.n	8013200 <HAL_SPI_Init+0x50>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 80131fe:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	2200      	movs	r2, #0
 8013204:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	681b      	ldr	r3, [r3, #0]
 801320a:	4a5f      	ldr	r2, [pc, #380]	@ (8013388 <HAL_SPI_Init+0x1d8>)
 801320c:	4293      	cmp	r3, r2
 801320e:	d018      	beq.n	8013242 <HAL_SPI_Init+0x92>
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	4a5d      	ldr	r2, [pc, #372]	@ (801338c <HAL_SPI_Init+0x1dc>)
 8013216:	4293      	cmp	r3, r2
 8013218:	d013      	beq.n	8013242 <HAL_SPI_Init+0x92>
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	4a5c      	ldr	r2, [pc, #368]	@ (8013390 <HAL_SPI_Init+0x1e0>)
 8013220:	4293      	cmp	r3, r2
 8013222:	d00e      	beq.n	8013242 <HAL_SPI_Init+0x92>
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	4a5a      	ldr	r2, [pc, #360]	@ (8013394 <HAL_SPI_Init+0x1e4>)
 801322a:	4293      	cmp	r3, r2
 801322c:	d009      	beq.n	8013242 <HAL_SPI_Init+0x92>
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	681b      	ldr	r3, [r3, #0]
 8013232:	4a59      	ldr	r2, [pc, #356]	@ (8013398 <HAL_SPI_Init+0x1e8>)
 8013234:	4293      	cmp	r3, r2
 8013236:	d004      	beq.n	8013242 <HAL_SPI_Init+0x92>
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	681b      	ldr	r3, [r3, #0]
 801323c:	4a57      	ldr	r2, [pc, #348]	@ (801339c <HAL_SPI_Init+0x1ec>)
 801323e:	4293      	cmp	r3, r2
 8013240:	d105      	bne.n	801324e <HAL_SPI_Init+0x9e>
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	68db      	ldr	r3, [r3, #12]
 8013246:	2b0f      	cmp	r3, #15
 8013248:	d901      	bls.n	801324e <HAL_SPI_Init+0x9e>
  {
    return HAL_ERROR;
 801324a:	2301      	movs	r3, #1
 801324c:	e11c      	b.n	8013488 <HAL_SPI_Init+0x2d8>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 801324e:	6878      	ldr	r0, [r7, #4]
 8013250:	f001 fa6e 	bl	8014730 <SPI_GetPacketSize>
 8013254:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	681b      	ldr	r3, [r3, #0]
 801325a:	4a4b      	ldr	r2, [pc, #300]	@ (8013388 <HAL_SPI_Init+0x1d8>)
 801325c:	4293      	cmp	r3, r2
 801325e:	d018      	beq.n	8013292 <HAL_SPI_Init+0xe2>
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	681b      	ldr	r3, [r3, #0]
 8013264:	4a49      	ldr	r2, [pc, #292]	@ (801338c <HAL_SPI_Init+0x1dc>)
 8013266:	4293      	cmp	r3, r2
 8013268:	d013      	beq.n	8013292 <HAL_SPI_Init+0xe2>
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	4a48      	ldr	r2, [pc, #288]	@ (8013390 <HAL_SPI_Init+0x1e0>)
 8013270:	4293      	cmp	r3, r2
 8013272:	d00e      	beq.n	8013292 <HAL_SPI_Init+0xe2>
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	4a46      	ldr	r2, [pc, #280]	@ (8013394 <HAL_SPI_Init+0x1e4>)
 801327a:	4293      	cmp	r3, r2
 801327c:	d009      	beq.n	8013292 <HAL_SPI_Init+0xe2>
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	4a45      	ldr	r2, [pc, #276]	@ (8013398 <HAL_SPI_Init+0x1e8>)
 8013284:	4293      	cmp	r3, r2
 8013286:	d004      	beq.n	8013292 <HAL_SPI_Init+0xe2>
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	681b      	ldr	r3, [r3, #0]
 801328c:	4a43      	ldr	r2, [pc, #268]	@ (801339c <HAL_SPI_Init+0x1ec>)
 801328e:	4293      	cmp	r3, r2
 8013290:	d102      	bne.n	8013298 <HAL_SPI_Init+0xe8>
 8013292:	68fb      	ldr	r3, [r7, #12]
 8013294:	2b08      	cmp	r3, #8
 8013296:	d820      	bhi.n	80132da <HAL_SPI_Init+0x12a>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801329c:	4a40      	ldr	r2, [pc, #256]	@ (80133a0 <HAL_SPI_Init+0x1f0>)
 801329e:	4293      	cmp	r3, r2
 80132a0:	d018      	beq.n	80132d4 <HAL_SPI_Init+0x124>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	4a3f      	ldr	r2, [pc, #252]	@ (80133a4 <HAL_SPI_Init+0x1f4>)
 80132a8:	4293      	cmp	r3, r2
 80132aa:	d013      	beq.n	80132d4 <HAL_SPI_Init+0x124>
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	4a3d      	ldr	r2, [pc, #244]	@ (80133a8 <HAL_SPI_Init+0x1f8>)
 80132b2:	4293      	cmp	r3, r2
 80132b4:	d00e      	beq.n	80132d4 <HAL_SPI_Init+0x124>
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	681b      	ldr	r3, [r3, #0]
 80132ba:	4a3c      	ldr	r2, [pc, #240]	@ (80133ac <HAL_SPI_Init+0x1fc>)
 80132bc:	4293      	cmp	r3, r2
 80132be:	d009      	beq.n	80132d4 <HAL_SPI_Init+0x124>
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	681b      	ldr	r3, [r3, #0]
 80132c4:	4a3a      	ldr	r2, [pc, #232]	@ (80133b0 <HAL_SPI_Init+0x200>)
 80132c6:	4293      	cmp	r3, r2
 80132c8:	d004      	beq.n	80132d4 <HAL_SPI_Init+0x124>
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	681b      	ldr	r3, [r3, #0]
 80132ce:	4a39      	ldr	r2, [pc, #228]	@ (80133b4 <HAL_SPI_Init+0x204>)
 80132d0:	4293      	cmp	r3, r2
 80132d2:	d104      	bne.n	80132de <HAL_SPI_Init+0x12e>
 80132d4:	68fb      	ldr	r3, [r7, #12]
 80132d6:	2b10      	cmp	r3, #16
 80132d8:	d901      	bls.n	80132de <HAL_SPI_Init+0x12e>
  {
    return HAL_ERROR;
 80132da:	2301      	movs	r3, #1
 80132dc:	e0d4      	b.n	8013488 <HAL_SPI_Init+0x2d8>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80132e4:	b2db      	uxtb	r3, r3
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	d106      	bne.n	80132f8 <HAL_SPI_Init+0x148>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	2200      	movs	r2, #0
 80132ee:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80132f2:	6878      	ldr	r0, [r7, #4]
 80132f4:	f7ed ff58 	bl	80011a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	2202      	movs	r2, #2
 80132fc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	681b      	ldr	r3, [r3, #0]
 8013304:	681a      	ldr	r2, [r3, #0]
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	681b      	ldr	r3, [r3, #0]
 801330a:	f022 0201 	bic.w	r2, r2, #1
 801330e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	689b      	ldr	r3, [r3, #8]
 8013316:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 801331a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	699b      	ldr	r3, [r3, #24]
 8013320:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8013324:	d119      	bne.n	801335a <HAL_SPI_Init+0x1aa>
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	685b      	ldr	r3, [r3, #4]
 801332a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801332e:	d103      	bne.n	8013338 <HAL_SPI_Init+0x188>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8013334:	2b00      	cmp	r3, #0
 8013336:	d008      	beq.n	801334a <HAL_SPI_Init+0x19a>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 801333c:	2b00      	cmp	r3, #0
 801333e:	d10c      	bne.n	801335a <HAL_SPI_Init+0x1aa>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8013344:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013348:	d107      	bne.n	801335a <HAL_SPI_Init+0x1aa>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	681b      	ldr	r3, [r3, #0]
 801334e:	681a      	ldr	r2, [r3, #0]
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	681b      	ldr	r3, [r3, #0]
 8013354:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8013358:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	685b      	ldr	r3, [r3, #4]
 801335e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8013362:	2b00      	cmp	r3, #0
 8013364:	d028      	beq.n	80133b8 <HAL_SPI_Init+0x208>
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	68db      	ldr	r3, [r3, #12]
 801336a:	2b06      	cmp	r3, #6
 801336c:	d924      	bls.n	80133b8 <HAL_SPI_Init+0x208>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	681b      	ldr	r3, [r3, #0]
 8013372:	681b      	ldr	r3, [r3, #0]
 8013374:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801337c:	687b      	ldr	r3, [r7, #4]
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	430a      	orrs	r2, r1
 8013382:	601a      	str	r2, [r3, #0]
 8013384:	e020      	b.n	80133c8 <HAL_SPI_Init+0x218>
 8013386:	bf00      	nop
 8013388:	40014c00 	.word	0x40014c00
 801338c:	50014c00 	.word	0x50014c00
 8013390:	44002000 	.word	0x44002000
 8013394:	54002000 	.word	0x54002000
 8013398:	40015000 	.word	0x40015000
 801339c:	50015000 	.word	0x50015000
 80133a0:	40013000 	.word	0x40013000
 80133a4:	50013000 	.word	0x50013000
 80133a8:	40003800 	.word	0x40003800
 80133ac:	50003800 	.word	0x50003800
 80133b0:	40003c00 	.word	0x40003c00
 80133b4:	50003c00 	.word	0x50003c00
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	681a      	ldr	r2, [r3, #0]
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	681b      	ldr	r3, [r3, #0]
 80133c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80133c6:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	69da      	ldr	r2, [r3, #28]
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80133d0:	431a      	orrs	r2, r3
 80133d2:	68bb      	ldr	r3, [r7, #8]
 80133d4:	431a      	orrs	r2, r3
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80133da:	ea42 0103 	orr.w	r1, r2, r3
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	68da      	ldr	r2, [r3, #12]
 80133e2:	687b      	ldr	r3, [r7, #4]
 80133e4:	681b      	ldr	r3, [r3, #0]
 80133e6:	430a      	orrs	r2, r1
 80133e8:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80133f2:	431a      	orrs	r2, r3
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80133f8:	431a      	orrs	r2, r3
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	699b      	ldr	r3, [r3, #24]
 80133fe:	431a      	orrs	r2, r3
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	691b      	ldr	r3, [r3, #16]
 8013404:	431a      	orrs	r2, r3
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	695b      	ldr	r3, [r3, #20]
 801340a:	431a      	orrs	r2, r3
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	6a1b      	ldr	r3, [r3, #32]
 8013410:	431a      	orrs	r2, r3
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	685b      	ldr	r3, [r3, #4]
 8013416:	431a      	orrs	r2, r3
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801341c:	431a      	orrs	r2, r3
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	689b      	ldr	r3, [r3, #8]
 8013422:	431a      	orrs	r2, r3
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013428:	431a      	orrs	r2, r3
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801342e:	431a      	orrs	r2, r3
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013434:	ea42 0103 	orr.w	r1, r2, r3
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	430a      	orrs	r2, r1
 8013442:	60da      	str	r2, [r3, #12]
#endif /* USE_SPI_CRC */
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	681b      	ldr	r3, [r3, #0]
 8013448:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	681b      	ldr	r3, [r3, #0]
 801344e:	f022 0201 	bic.w	r2, r2, #1
 8013452:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	685b      	ldr	r3, [r3, #4]
 8013458:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801345c:	2b00      	cmp	r3, #0
 801345e:	d00a      	beq.n	8013476 <HAL_SPI_Init+0x2c6>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	681b      	ldr	r3, [r3, #0]
 8013464:	68db      	ldr	r3, [r3, #12]
 8013466:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	430a      	orrs	r2, r1
 8013474:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	2200      	movs	r2, #0
 801347a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	2201      	movs	r2, #1
 8013482:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8013486:	2300      	movs	r3, #0
}
 8013488:	4618      	mov	r0, r3
 801348a:	3710      	adds	r7, #16
 801348c:	46bd      	mov	sp, r7
 801348e:	bd80      	pop	{r7, pc}

08013490 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013490:	b580      	push	{r7, lr}
 8013492:	b088      	sub	sp, #32
 8013494:	af02      	add	r7, sp, #8
 8013496:	60f8      	str	r0, [r7, #12]
 8013498:	60b9      	str	r1, [r7, #8]
 801349a:	603b      	str	r3, [r7, #0]
 801349c:	4613      	mov	r3, r2
 801349e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80134a0:	68fb      	ldr	r3, [r7, #12]
 80134a2:	681b      	ldr	r3, [r3, #0]
 80134a4:	3320      	adds	r3, #32
 80134a6:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 80134a8:	68fb      	ldr	r3, [r7, #12]
 80134aa:	681b      	ldr	r3, [r3, #0]
 80134ac:	4a92      	ldr	r2, [pc, #584]	@ (80136f8 <HAL_SPI_Transmit+0x268>)
 80134ae:	4293      	cmp	r3, r2
 80134b0:	d012      	beq.n	80134d8 <HAL_SPI_Transmit+0x48>
 80134b2:	68fb      	ldr	r3, [r7, #12]
 80134b4:	681b      	ldr	r3, [r3, #0]
 80134b6:	4a91      	ldr	r2, [pc, #580]	@ (80136fc <HAL_SPI_Transmit+0x26c>)
 80134b8:	4293      	cmp	r3, r2
 80134ba:	d00d      	beq.n	80134d8 <HAL_SPI_Transmit+0x48>
 80134bc:	68fb      	ldr	r3, [r7, #12]
 80134be:	681b      	ldr	r3, [r3, #0]
 80134c0:	4a8f      	ldr	r2, [pc, #572]	@ (8013700 <HAL_SPI_Transmit+0x270>)
 80134c2:	4293      	cmp	r3, r2
 80134c4:	d008      	beq.n	80134d8 <HAL_SPI_Transmit+0x48>
 80134c6:	68fb      	ldr	r3, [r7, #12]
 80134c8:	681b      	ldr	r3, [r3, #0]
 80134ca:	4a8e      	ldr	r2, [pc, #568]	@ (8013704 <HAL_SPI_Transmit+0x274>)
 80134cc:	4293      	cmp	r3, r2
 80134ce:	d003      	beq.n	80134d8 <HAL_SPI_Transmit+0x48>
 80134d0:	68fb      	ldr	r3, [r7, #12]
 80134d2:	681b      	ldr	r3, [r3, #0]
 80134d4:	4a8c      	ldr	r2, [pc, #560]	@ (8013708 <HAL_SPI_Transmit+0x278>)
 80134d6:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80134d8:	f7f4 fca2 	bl	8007e20 <HAL_GetTick>
 80134dc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80134de:	68fb      	ldr	r3, [r7, #12]
 80134e0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80134e4:	b2db      	uxtb	r3, r3
 80134e6:	2b01      	cmp	r3, #1
 80134e8:	d001      	beq.n	80134ee <HAL_SPI_Transmit+0x5e>
  {
    return HAL_BUSY;
 80134ea:	2302      	movs	r3, #2
 80134ec:	e204      	b.n	80138f8 <HAL_SPI_Transmit+0x468>
  }

  if ((pData == NULL) || (Size == 0UL))
 80134ee:	68bb      	ldr	r3, [r7, #8]
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	d002      	beq.n	80134fa <HAL_SPI_Transmit+0x6a>
 80134f4:	88fb      	ldrh	r3, [r7, #6]
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d101      	bne.n	80134fe <HAL_SPI_Transmit+0x6e>
  {
    return HAL_ERROR;
 80134fa:	2301      	movs	r3, #1
 80134fc:	e1fc      	b.n	80138f8 <HAL_SPI_Transmit+0x468>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80134fe:	68fb      	ldr	r3, [r7, #12]
 8013500:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8013504:	2b01      	cmp	r3, #1
 8013506:	d101      	bne.n	801350c <HAL_SPI_Transmit+0x7c>
 8013508:	2302      	movs	r3, #2
 801350a:	e1f5      	b.n	80138f8 <HAL_SPI_Transmit+0x468>
 801350c:	68fb      	ldr	r3, [r7, #12]
 801350e:	2201      	movs	r2, #1
 8013510:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8013514:	68fb      	ldr	r3, [r7, #12]
 8013516:	2203      	movs	r2, #3
 8013518:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801351c:	68fb      	ldr	r3, [r7, #12]
 801351e:	2200      	movs	r2, #0
 8013520:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	68ba      	ldr	r2, [r7, #8]
 8013528:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 801352a:	68fb      	ldr	r3, [r7, #12]
 801352c:	88fa      	ldrh	r2, [r7, #6]
 801352e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 8013532:	68fb      	ldr	r3, [r7, #12]
 8013534:	88fa      	ldrh	r2, [r7, #6]
 8013536:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	2200      	movs	r2, #0
 801353e:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8013540:	68fb      	ldr	r3, [r7, #12]
 8013542:	2200      	movs	r2, #0
 8013544:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8013548:	68fb      	ldr	r3, [r7, #12]
 801354a:	2200      	movs	r2, #0
 801354c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 8013550:	68fb      	ldr	r3, [r7, #12]
 8013552:	2200      	movs	r2, #0
 8013554:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	2200      	movs	r2, #0
 801355a:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	689b      	ldr	r3, [r3, #8]
 8013560:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8013564:	d108      	bne.n	8013578 <HAL_SPI_Transmit+0xe8>
  {
    SPI_1LINE_TX(hspi);
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	681a      	ldr	r2, [r3, #0]
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8013574:	601a      	str	r2, [r3, #0]
 8013576:	e009      	b.n	801358c <HAL_SPI_Transmit+0xfc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	681b      	ldr	r3, [r3, #0]
 801357c:	68db      	ldr	r3, [r3, #12]
 801357e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	681b      	ldr	r3, [r3, #0]
 8013586:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 801358a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	681b      	ldr	r3, [r3, #0]
 8013590:	685b      	ldr	r3, [r3, #4]
 8013592:	0c1b      	lsrs	r3, r3, #16
 8013594:	041b      	lsls	r3, r3, #16
 8013596:	88f9      	ldrh	r1, [r7, #6]
 8013598:	68fa      	ldr	r2, [r7, #12]
 801359a:	6812      	ldr	r2, [r2, #0]
 801359c:	430b      	orrs	r3, r1
 801359e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80135a0:	68fb      	ldr	r3, [r7, #12]
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	681a      	ldr	r2, [r3, #0]
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	f042 0201 	orr.w	r2, r2, #1
 80135ae:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80135b0:	68fb      	ldr	r3, [r7, #12]
 80135b2:	685b      	ldr	r3, [r3, #4]
 80135b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80135b8:	d107      	bne.n	80135ca <HAL_SPI_Transmit+0x13a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	681b      	ldr	r3, [r3, #0]
 80135be:	681a      	ldr	r2, [r3, #0]
 80135c0:	68fb      	ldr	r3, [r7, #12]
 80135c2:	681b      	ldr	r3, [r3, #0]
 80135c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80135c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80135ca:	68fb      	ldr	r3, [r7, #12]
 80135cc:	68db      	ldr	r3, [r3, #12]
 80135ce:	2b0f      	cmp	r3, #15
 80135d0:	d965      	bls.n	801369e <HAL_SPI_Transmit+0x20e>
 80135d2:	68fb      	ldr	r3, [r7, #12]
 80135d4:	681b      	ldr	r3, [r3, #0]
 80135d6:	4a4d      	ldr	r2, [pc, #308]	@ (801370c <HAL_SPI_Transmit+0x27c>)
 80135d8:	4293      	cmp	r3, r2
 80135da:	d059      	beq.n	8013690 <HAL_SPI_Transmit+0x200>
 80135dc:	68fb      	ldr	r3, [r7, #12]
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	4a4b      	ldr	r2, [pc, #300]	@ (8013710 <HAL_SPI_Transmit+0x280>)
 80135e2:	4293      	cmp	r3, r2
 80135e4:	d054      	beq.n	8013690 <HAL_SPI_Transmit+0x200>
 80135e6:	68fb      	ldr	r3, [r7, #12]
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	4a4a      	ldr	r2, [pc, #296]	@ (8013714 <HAL_SPI_Transmit+0x284>)
 80135ec:	4293      	cmp	r3, r2
 80135ee:	d04f      	beq.n	8013690 <HAL_SPI_Transmit+0x200>
 80135f0:	68fb      	ldr	r3, [r7, #12]
 80135f2:	681b      	ldr	r3, [r3, #0]
 80135f4:	4a48      	ldr	r2, [pc, #288]	@ (8013718 <HAL_SPI_Transmit+0x288>)
 80135f6:	4293      	cmp	r3, r2
 80135f8:	d04a      	beq.n	8013690 <HAL_SPI_Transmit+0x200>
 80135fa:	68fb      	ldr	r3, [r7, #12]
 80135fc:	681b      	ldr	r3, [r3, #0]
 80135fe:	4a47      	ldr	r2, [pc, #284]	@ (801371c <HAL_SPI_Transmit+0x28c>)
 8013600:	4293      	cmp	r3, r2
 8013602:	d045      	beq.n	8013690 <HAL_SPI_Transmit+0x200>
 8013604:	68fb      	ldr	r3, [r7, #12]
 8013606:	681b      	ldr	r3, [r3, #0]
 8013608:	4a45      	ldr	r2, [pc, #276]	@ (8013720 <HAL_SPI_Transmit+0x290>)
 801360a:	4293      	cmp	r3, r2
 801360c:	d147      	bne.n	801369e <HAL_SPI_Transmit+0x20e>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 801360e:	e03f      	b.n	8013690 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8013610:	68fb      	ldr	r3, [r7, #12]
 8013612:	681b      	ldr	r3, [r3, #0]
 8013614:	695b      	ldr	r3, [r3, #20]
 8013616:	f003 0302 	and.w	r3, r3, #2
 801361a:	2b02      	cmp	r3, #2
 801361c:	d114      	bne.n	8013648 <HAL_SPI_Transmit+0x1b8>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801361e:	68fb      	ldr	r3, [r7, #12]
 8013620:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8013622:	68fb      	ldr	r3, [r7, #12]
 8013624:	681b      	ldr	r3, [r3, #0]
 8013626:	6812      	ldr	r2, [r2, #0]
 8013628:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 801362a:	68fb      	ldr	r3, [r7, #12]
 801362c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801362e:	1d1a      	adds	r2, r3, #4
 8013630:	68fb      	ldr	r3, [r7, #12]
 8013632:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8013634:	68fb      	ldr	r3, [r7, #12]
 8013636:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801363a:	b29b      	uxth	r3, r3
 801363c:	3b01      	subs	r3, #1
 801363e:	b29a      	uxth	r2, r3
 8013640:	68fb      	ldr	r3, [r7, #12]
 8013642:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8013646:	e023      	b.n	8013690 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013648:	f7f4 fbea 	bl	8007e20 <HAL_GetTick>
 801364c:	4602      	mov	r2, r0
 801364e:	693b      	ldr	r3, [r7, #16]
 8013650:	1ad3      	subs	r3, r2, r3
 8013652:	683a      	ldr	r2, [r7, #0]
 8013654:	429a      	cmp	r2, r3
 8013656:	d803      	bhi.n	8013660 <HAL_SPI_Transmit+0x1d0>
 8013658:	683b      	ldr	r3, [r7, #0]
 801365a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801365e:	d102      	bne.n	8013666 <HAL_SPI_Transmit+0x1d6>
 8013660:	683b      	ldr	r3, [r7, #0]
 8013662:	2b00      	cmp	r3, #0
 8013664:	d114      	bne.n	8013690 <HAL_SPI_Transmit+0x200>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8013666:	68f8      	ldr	r0, [r7, #12]
 8013668:	f000 ff94 	bl	8014594 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801366c:	68fb      	ldr	r3, [r7, #12]
 801366e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013672:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8013676:	68fb      	ldr	r3, [r7, #12]
 8013678:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801367c:	68fb      	ldr	r3, [r7, #12]
 801367e:	2201      	movs	r2, #1
 8013680:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8013684:	68fb      	ldr	r3, [r7, #12]
 8013686:	2200      	movs	r2, #0
 8013688:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801368c:	2303      	movs	r3, #3
 801368e:	e133      	b.n	80138f8 <HAL_SPI_Transmit+0x468>
    while (hspi->TxXferCount > 0UL)
 8013690:	68fb      	ldr	r3, [r7, #12]
 8013692:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8013696:	b29b      	uxth	r3, r3
 8013698:	2b00      	cmp	r3, #0
 801369a:	d1b9      	bne.n	8013610 <HAL_SPI_Transmit+0x180>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 801369c:	e106      	b.n	80138ac <HAL_SPI_Transmit+0x41c>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801369e:	68fb      	ldr	r3, [r7, #12]
 80136a0:	68db      	ldr	r3, [r3, #12]
 80136a2:	2b07      	cmp	r3, #7
 80136a4:	f240 80fb 	bls.w	801389e <HAL_SPI_Transmit+0x40e>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80136a8:	e074      	b.n	8013794 <HAL_SPI_Transmit+0x304>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80136aa:	68fb      	ldr	r3, [r7, #12]
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	695b      	ldr	r3, [r3, #20]
 80136b0:	f003 0302 	and.w	r3, r3, #2
 80136b4:	2b02      	cmp	r3, #2
 80136b6:	d149      	bne.n	801374c <HAL_SPI_Transmit+0x2bc>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80136be:	b29b      	uxth	r3, r3
 80136c0:	2b01      	cmp	r3, #1
 80136c2:	d92f      	bls.n	8013724 <HAL_SPI_Transmit+0x294>
 80136c4:	68fb      	ldr	r3, [r7, #12]
 80136c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d02b      	beq.n	8013724 <HAL_SPI_Transmit+0x294>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80136cc:	68fb      	ldr	r3, [r7, #12]
 80136ce:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80136d0:	68fb      	ldr	r3, [r7, #12]
 80136d2:	681b      	ldr	r3, [r3, #0]
 80136d4:	6812      	ldr	r2, [r2, #0]
 80136d6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80136d8:	68fb      	ldr	r3, [r7, #12]
 80136da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80136dc:	1d1a      	adds	r2, r3, #4
 80136de:	68fb      	ldr	r3, [r7, #12]
 80136e0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80136e8:	b29b      	uxth	r3, r3
 80136ea:	3b02      	subs	r3, #2
 80136ec:	b29a      	uxth	r2, r3
 80136ee:	68fb      	ldr	r3, [r7, #12]
 80136f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80136f4:	e04e      	b.n	8013794 <HAL_SPI_Transmit+0x304>
 80136f6:	bf00      	nop
 80136f8:	40014c00 	.word	0x40014c00
 80136fc:	50014c00 	.word	0x50014c00
 8013700:	44002000 	.word	0x44002000
 8013704:	54002000 	.word	0x54002000
 8013708:	40015000 	.word	0x40015000
 801370c:	40013000 	.word	0x40013000
 8013710:	50013000 	.word	0x50013000
 8013714:	40003800 	.word	0x40003800
 8013718:	50003800 	.word	0x50003800
 801371c:	40003c00 	.word	0x40003c00
 8013720:	50003c00 	.word	0x50003c00
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8013724:	68fb      	ldr	r3, [r7, #12]
 8013726:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013728:	881a      	ldrh	r2, [r3, #0]
 801372a:	697b      	ldr	r3, [r7, #20]
 801372c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013732:	1c9a      	adds	r2, r3, #2
 8013734:	68fb      	ldr	r3, [r7, #12]
 8013736:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8013738:	68fb      	ldr	r3, [r7, #12]
 801373a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801373e:	b29b      	uxth	r3, r3
 8013740:	3b01      	subs	r3, #1
 8013742:	b29a      	uxth	r2, r3
 8013744:	68fb      	ldr	r3, [r7, #12]
 8013746:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801374a:	e023      	b.n	8013794 <HAL_SPI_Transmit+0x304>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801374c:	f7f4 fb68 	bl	8007e20 <HAL_GetTick>
 8013750:	4602      	mov	r2, r0
 8013752:	693b      	ldr	r3, [r7, #16]
 8013754:	1ad3      	subs	r3, r2, r3
 8013756:	683a      	ldr	r2, [r7, #0]
 8013758:	429a      	cmp	r2, r3
 801375a:	d803      	bhi.n	8013764 <HAL_SPI_Transmit+0x2d4>
 801375c:	683b      	ldr	r3, [r7, #0]
 801375e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013762:	d102      	bne.n	801376a <HAL_SPI_Transmit+0x2da>
 8013764:	683b      	ldr	r3, [r7, #0]
 8013766:	2b00      	cmp	r3, #0
 8013768:	d114      	bne.n	8013794 <HAL_SPI_Transmit+0x304>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801376a:	68f8      	ldr	r0, [r7, #12]
 801376c:	f000 ff12 	bl	8014594 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8013770:	68fb      	ldr	r3, [r7, #12]
 8013772:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013776:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801377a:	68fb      	ldr	r3, [r7, #12]
 801377c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8013780:	68fb      	ldr	r3, [r7, #12]
 8013782:	2201      	movs	r2, #1
 8013784:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8013788:	68fb      	ldr	r3, [r7, #12]
 801378a:	2200      	movs	r2, #0
 801378c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8013790:	2303      	movs	r3, #3
 8013792:	e0b1      	b.n	80138f8 <HAL_SPI_Transmit+0x468>
    while (hspi->TxXferCount > 0UL)
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801379a:	b29b      	uxth	r3, r3
 801379c:	2b00      	cmp	r3, #0
 801379e:	d184      	bne.n	80136aa <HAL_SPI_Transmit+0x21a>
 80137a0:	e084      	b.n	80138ac <HAL_SPI_Transmit+0x41c>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80137a2:	68fb      	ldr	r3, [r7, #12]
 80137a4:	681b      	ldr	r3, [r3, #0]
 80137a6:	695b      	ldr	r3, [r3, #20]
 80137a8:	f003 0302 	and.w	r3, r3, #2
 80137ac:	2b02      	cmp	r3, #2
 80137ae:	d152      	bne.n	8013856 <HAL_SPI_Transmit+0x3c6>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80137b0:	68fb      	ldr	r3, [r7, #12]
 80137b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80137b6:	b29b      	uxth	r3, r3
 80137b8:	2b03      	cmp	r3, #3
 80137ba:	d918      	bls.n	80137ee <HAL_SPI_Transmit+0x35e>
 80137bc:	68fb      	ldr	r3, [r7, #12]
 80137be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80137c0:	2b40      	cmp	r3, #64	@ 0x40
 80137c2:	d914      	bls.n	80137ee <HAL_SPI_Transmit+0x35e>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80137c4:	68fb      	ldr	r3, [r7, #12]
 80137c6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80137c8:	68fb      	ldr	r3, [r7, #12]
 80137ca:	681b      	ldr	r3, [r3, #0]
 80137cc:	6812      	ldr	r2, [r2, #0]
 80137ce:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80137d0:	68fb      	ldr	r3, [r7, #12]
 80137d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80137d4:	1d1a      	adds	r2, r3, #4
 80137d6:	68fb      	ldr	r3, [r7, #12]
 80137d8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 80137da:	68fb      	ldr	r3, [r7, #12]
 80137dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80137e0:	b29b      	uxth	r3, r3
 80137e2:	3b04      	subs	r3, #4
 80137e4:	b29a      	uxth	r2, r3
 80137e6:	68fb      	ldr	r3, [r7, #12]
 80137e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80137ec:	e057      	b.n	801389e <HAL_SPI_Transmit+0x40e>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80137ee:	68fb      	ldr	r3, [r7, #12]
 80137f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80137f4:	b29b      	uxth	r3, r3
 80137f6:	2b01      	cmp	r3, #1
 80137f8:	d917      	bls.n	801382a <HAL_SPI_Transmit+0x39a>
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d013      	beq.n	801382a <HAL_SPI_Transmit+0x39a>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013806:	881a      	ldrh	r2, [r3, #0]
 8013808:	697b      	ldr	r3, [r7, #20]
 801380a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801380c:	68fb      	ldr	r3, [r7, #12]
 801380e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013810:	1c9a      	adds	r2, r3, #2
 8013812:	68fb      	ldr	r3, [r7, #12]
 8013814:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8013816:	68fb      	ldr	r3, [r7, #12]
 8013818:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801381c:	b29b      	uxth	r3, r3
 801381e:	3b02      	subs	r3, #2
 8013820:	b29a      	uxth	r2, r3
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8013828:	e039      	b.n	801389e <HAL_SPI_Transmit+0x40e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 801382a:	68fb      	ldr	r3, [r7, #12]
 801382c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801382e:	68fb      	ldr	r3, [r7, #12]
 8013830:	681b      	ldr	r3, [r3, #0]
 8013832:	3320      	adds	r3, #32
 8013834:	7812      	ldrb	r2, [r2, #0]
 8013836:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8013838:	68fb      	ldr	r3, [r7, #12]
 801383a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801383c:	1c5a      	adds	r2, r3, #1
 801383e:	68fb      	ldr	r3, [r7, #12]
 8013840:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8013842:	68fb      	ldr	r3, [r7, #12]
 8013844:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8013848:	b29b      	uxth	r3, r3
 801384a:	3b01      	subs	r3, #1
 801384c:	b29a      	uxth	r2, r3
 801384e:	68fb      	ldr	r3, [r7, #12]
 8013850:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8013854:	e023      	b.n	801389e <HAL_SPI_Transmit+0x40e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013856:	f7f4 fae3 	bl	8007e20 <HAL_GetTick>
 801385a:	4602      	mov	r2, r0
 801385c:	693b      	ldr	r3, [r7, #16]
 801385e:	1ad3      	subs	r3, r2, r3
 8013860:	683a      	ldr	r2, [r7, #0]
 8013862:	429a      	cmp	r2, r3
 8013864:	d803      	bhi.n	801386e <HAL_SPI_Transmit+0x3de>
 8013866:	683b      	ldr	r3, [r7, #0]
 8013868:	f1b3 3fff 	cmp.w	r3, #4294967295
 801386c:	d102      	bne.n	8013874 <HAL_SPI_Transmit+0x3e4>
 801386e:	683b      	ldr	r3, [r7, #0]
 8013870:	2b00      	cmp	r3, #0
 8013872:	d114      	bne.n	801389e <HAL_SPI_Transmit+0x40e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8013874:	68f8      	ldr	r0, [r7, #12]
 8013876:	f000 fe8d 	bl	8014594 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801387a:	68fb      	ldr	r3, [r7, #12]
 801387c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013880:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8013884:	68fb      	ldr	r3, [r7, #12]
 8013886:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801388a:	68fb      	ldr	r3, [r7, #12]
 801388c:	2201      	movs	r2, #1
 801388e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8013892:	68fb      	ldr	r3, [r7, #12]
 8013894:	2200      	movs	r2, #0
 8013896:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801389a:	2303      	movs	r3, #3
 801389c:	e02c      	b.n	80138f8 <HAL_SPI_Transmit+0x468>
    while (hspi->TxXferCount > 0UL)
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80138a4:	b29b      	uxth	r3, r3
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	f47f af7b 	bne.w	80137a2 <HAL_SPI_Transmit+0x312>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80138ac:	693b      	ldr	r3, [r7, #16]
 80138ae:	9300      	str	r3, [sp, #0]
 80138b0:	683b      	ldr	r3, [r7, #0]
 80138b2:	2200      	movs	r2, #0
 80138b4:	2108      	movs	r1, #8
 80138b6:	68f8      	ldr	r0, [r7, #12]
 80138b8:	f000 ff0c 	bl	80146d4 <SPI_WaitOnFlagUntilTimeout>
 80138bc:	4603      	mov	r3, r0
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d007      	beq.n	80138d2 <HAL_SPI_Transmit+0x442>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80138c2:	68fb      	ldr	r3, [r7, #12]
 80138c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80138c8:	f043 0220 	orr.w	r2, r3, #32
 80138cc:	68fb      	ldr	r3, [r7, #12]
 80138ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80138d2:	68f8      	ldr	r0, [r7, #12]
 80138d4:	f000 fe5e 	bl	8014594 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80138d8:	68fb      	ldr	r3, [r7, #12]
 80138da:	2201      	movs	r2, #1
 80138dc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	2200      	movs	r2, #0
 80138e4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80138e8:	68fb      	ldr	r3, [r7, #12]
 80138ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80138ee:	2b00      	cmp	r3, #0
 80138f0:	d001      	beq.n	80138f6 <HAL_SPI_Transmit+0x466>
  {
    return HAL_ERROR;
 80138f2:	2301      	movs	r3, #1
 80138f4:	e000      	b.n	80138f8 <HAL_SPI_Transmit+0x468>
  }
  else
  {
    return HAL_OK;
 80138f6:	2300      	movs	r3, #0
  }
}
 80138f8:	4618      	mov	r0, r3
 80138fa:	3718      	adds	r7, #24
 80138fc:	46bd      	mov	sp, r7
 80138fe:	bd80      	pop	{r7, pc}

08013900 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013900:	b580      	push	{r7, lr}
 8013902:	b088      	sub	sp, #32
 8013904:	af00      	add	r7, sp, #0
 8013906:	60f8      	str	r0, [r7, #12]
 8013908:	60b9      	str	r1, [r7, #8]
 801390a:	603b      	str	r3, [r7, #0]
 801390c:	4613      	mov	r3, r2
 801390e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8013910:	68fb      	ldr	r3, [r7, #12]
 8013912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013914:	095b      	lsrs	r3, r3, #5
 8013916:	b29b      	uxth	r3, r3
 8013918:	3301      	adds	r3, #1
 801391a:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 801391c:	68fb      	ldr	r3, [r7, #12]
 801391e:	681b      	ldr	r3, [r3, #0]
 8013920:	3330      	adds	r3, #48	@ 0x30
 8013922:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8013924:	68fb      	ldr	r3, [r7, #12]
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	4a92      	ldr	r2, [pc, #584]	@ (8013b74 <HAL_SPI_Receive+0x274>)
 801392a:	4293      	cmp	r3, r2
 801392c:	d012      	beq.n	8013954 <HAL_SPI_Receive+0x54>
 801392e:	68fb      	ldr	r3, [r7, #12]
 8013930:	681b      	ldr	r3, [r3, #0]
 8013932:	4a91      	ldr	r2, [pc, #580]	@ (8013b78 <HAL_SPI_Receive+0x278>)
 8013934:	4293      	cmp	r3, r2
 8013936:	d00d      	beq.n	8013954 <HAL_SPI_Receive+0x54>
 8013938:	68fb      	ldr	r3, [r7, #12]
 801393a:	681b      	ldr	r3, [r3, #0]
 801393c:	4a8f      	ldr	r2, [pc, #572]	@ (8013b7c <HAL_SPI_Receive+0x27c>)
 801393e:	4293      	cmp	r3, r2
 8013940:	d008      	beq.n	8013954 <HAL_SPI_Receive+0x54>
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	681b      	ldr	r3, [r3, #0]
 8013946:	4a8e      	ldr	r2, [pc, #568]	@ (8013b80 <HAL_SPI_Receive+0x280>)
 8013948:	4293      	cmp	r3, r2
 801394a:	d003      	beq.n	8013954 <HAL_SPI_Receive+0x54>
 801394c:	68fb      	ldr	r3, [r7, #12]
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	4a8c      	ldr	r2, [pc, #560]	@ (8013b84 <HAL_SPI_Receive+0x284>)
 8013952:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8013954:	f7f4 fa64 	bl	8007e20 <HAL_GetTick>
 8013958:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 801395a:	68fb      	ldr	r3, [r7, #12]
 801395c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8013960:	b2db      	uxtb	r3, r3
 8013962:	2b01      	cmp	r3, #1
 8013964:	d001      	beq.n	801396a <HAL_SPI_Receive+0x6a>
  {
    return HAL_BUSY;
 8013966:	2302      	movs	r3, #2
 8013968:	e284      	b.n	8013e74 <HAL_SPI_Receive+0x574>
  }

  if ((pData == NULL) || (Size == 0UL))
 801396a:	68bb      	ldr	r3, [r7, #8]
 801396c:	2b00      	cmp	r3, #0
 801396e:	d002      	beq.n	8013976 <HAL_SPI_Receive+0x76>
 8013970:	88fb      	ldrh	r3, [r7, #6]
 8013972:	2b00      	cmp	r3, #0
 8013974:	d101      	bne.n	801397a <HAL_SPI_Receive+0x7a>
  {
    return HAL_ERROR;
 8013976:	2301      	movs	r3, #1
 8013978:	e27c      	b.n	8013e74 <HAL_SPI_Receive+0x574>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 801397a:	68fb      	ldr	r3, [r7, #12]
 801397c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8013980:	2b01      	cmp	r3, #1
 8013982:	d101      	bne.n	8013988 <HAL_SPI_Receive+0x88>
 8013984:	2302      	movs	r3, #2
 8013986:	e275      	b.n	8013e74 <HAL_SPI_Receive+0x574>
 8013988:	68fb      	ldr	r3, [r7, #12]
 801398a:	2201      	movs	r2, #1
 801398c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8013990:	68fb      	ldr	r3, [r7, #12]
 8013992:	2204      	movs	r2, #4
 8013994:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013998:	68fb      	ldr	r3, [r7, #12]
 801399a:	2200      	movs	r2, #0
 801399c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80139a0:	68fb      	ldr	r3, [r7, #12]
 80139a2:	68ba      	ldr	r2, [r7, #8]
 80139a4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 80139a6:	68fb      	ldr	r3, [r7, #12]
 80139a8:	88fa      	ldrh	r2, [r7, #6]
 80139aa:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 80139ae:	68fb      	ldr	r3, [r7, #12]
 80139b0:	88fa      	ldrh	r2, [r7, #6]
 80139b2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80139b6:	68fb      	ldr	r3, [r7, #12]
 80139b8:	2200      	movs	r2, #0
 80139ba:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 80139bc:	68fb      	ldr	r3, [r7, #12]
 80139be:	2200      	movs	r2, #0
 80139c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 80139c4:	68fb      	ldr	r3, [r7, #12]
 80139c6:	2200      	movs	r2, #0
 80139c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 80139cc:	68fb      	ldr	r3, [r7, #12]
 80139ce:	2200      	movs	r2, #0
 80139d0:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 80139d2:	68fb      	ldr	r3, [r7, #12]
 80139d4:	2200      	movs	r2, #0
 80139d6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80139d8:	68fb      	ldr	r3, [r7, #12]
 80139da:	689b      	ldr	r3, [r3, #8]
 80139dc:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80139e0:	d108      	bne.n	80139f4 <HAL_SPI_Receive+0xf4>
  {
    SPI_1LINE_RX(hspi);
 80139e2:	68fb      	ldr	r3, [r7, #12]
 80139e4:	681b      	ldr	r3, [r3, #0]
 80139e6:	681a      	ldr	r2, [r3, #0]
 80139e8:	68fb      	ldr	r3, [r7, #12]
 80139ea:	681b      	ldr	r3, [r3, #0]
 80139ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80139f0:	601a      	str	r2, [r3, #0]
 80139f2:	e009      	b.n	8013a08 <HAL_SPI_Receive+0x108>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80139f4:	68fb      	ldr	r3, [r7, #12]
 80139f6:	681b      	ldr	r3, [r3, #0]
 80139f8:	68db      	ldr	r3, [r3, #12]
 80139fa:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80139fe:	68fb      	ldr	r3, [r7, #12]
 8013a00:	681b      	ldr	r3, [r3, #0]
 8013a02:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8013a06:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	681b      	ldr	r3, [r3, #0]
 8013a0c:	685b      	ldr	r3, [r3, #4]
 8013a0e:	0c1b      	lsrs	r3, r3, #16
 8013a10:	041b      	lsls	r3, r3, #16
 8013a12:	88f9      	ldrh	r1, [r7, #6]
 8013a14:	68fa      	ldr	r2, [r7, #12]
 8013a16:	6812      	ldr	r2, [r2, #0]
 8013a18:	430b      	orrs	r3, r1
 8013a1a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8013a1c:	68fb      	ldr	r3, [r7, #12]
 8013a1e:	681b      	ldr	r3, [r3, #0]
 8013a20:	681a      	ldr	r2, [r3, #0]
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	681b      	ldr	r3, [r3, #0]
 8013a26:	f042 0201 	orr.w	r2, r2, #1
 8013a2a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	685b      	ldr	r3, [r3, #4]
 8013a30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8013a34:	d107      	bne.n	8013a46 <HAL_SPI_Receive+0x146>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8013a36:	68fb      	ldr	r3, [r7, #12]
 8013a38:	681b      	ldr	r3, [r3, #0]
 8013a3a:	681a      	ldr	r2, [r3, #0]
 8013a3c:	68fb      	ldr	r3, [r7, #12]
 8013a3e:	681b      	ldr	r3, [r3, #0]
 8013a40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8013a44:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8013a46:	68fb      	ldr	r3, [r7, #12]
 8013a48:	68db      	ldr	r3, [r3, #12]
 8013a4a:	2b0f      	cmp	r3, #15
 8013a4c:	f240 808b 	bls.w	8013b66 <HAL_SPI_Receive+0x266>
 8013a50:	68fb      	ldr	r3, [r7, #12]
 8013a52:	681b      	ldr	r3, [r3, #0]
 8013a54:	4a4c      	ldr	r2, [pc, #304]	@ (8013b88 <HAL_SPI_Receive+0x288>)
 8013a56:	4293      	cmp	r3, r2
 8013a58:	d07e      	beq.n	8013b58 <HAL_SPI_Receive+0x258>
 8013a5a:	68fb      	ldr	r3, [r7, #12]
 8013a5c:	681b      	ldr	r3, [r3, #0]
 8013a5e:	4a4b      	ldr	r2, [pc, #300]	@ (8013b8c <HAL_SPI_Receive+0x28c>)
 8013a60:	4293      	cmp	r3, r2
 8013a62:	d079      	beq.n	8013b58 <HAL_SPI_Receive+0x258>
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	4a49      	ldr	r2, [pc, #292]	@ (8013b90 <HAL_SPI_Receive+0x290>)
 8013a6a:	4293      	cmp	r3, r2
 8013a6c:	d074      	beq.n	8013b58 <HAL_SPI_Receive+0x258>
 8013a6e:	68fb      	ldr	r3, [r7, #12]
 8013a70:	681b      	ldr	r3, [r3, #0]
 8013a72:	4a48      	ldr	r2, [pc, #288]	@ (8013b94 <HAL_SPI_Receive+0x294>)
 8013a74:	4293      	cmp	r3, r2
 8013a76:	d06f      	beq.n	8013b58 <HAL_SPI_Receive+0x258>
 8013a78:	68fb      	ldr	r3, [r7, #12]
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	4a46      	ldr	r2, [pc, #280]	@ (8013b98 <HAL_SPI_Receive+0x298>)
 8013a7e:	4293      	cmp	r3, r2
 8013a80:	d06a      	beq.n	8013b58 <HAL_SPI_Receive+0x258>
 8013a82:	68fb      	ldr	r3, [r7, #12]
 8013a84:	681b      	ldr	r3, [r3, #0]
 8013a86:	4a45      	ldr	r2, [pc, #276]	@ (8013b9c <HAL_SPI_Receive+0x29c>)
 8013a88:	4293      	cmp	r3, r2
 8013a8a:	d16c      	bne.n	8013b66 <HAL_SPI_Receive+0x266>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8013a8c:	e064      	b.n	8013b58 <HAL_SPI_Receive+0x258>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8013a8e:	68fb      	ldr	r3, [r7, #12]
 8013a90:	681b      	ldr	r3, [r3, #0]
 8013a92:	695b      	ldr	r3, [r3, #20]
 8013a94:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8013a96:	68fb      	ldr	r3, [r7, #12]
 8013a98:	681b      	ldr	r3, [r3, #0]
 8013a9a:	695b      	ldr	r3, [r3, #20]
 8013a9c:	f003 0301 	and.w	r3, r3, #1
 8013aa0:	2b01      	cmp	r3, #1
 8013aa2:	d114      	bne.n	8013ace <HAL_SPI_Receive+0x1ce>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8013aa4:	68fb      	ldr	r3, [r7, #12]
 8013aa6:	681a      	ldr	r2, [r3, #0]
 8013aa8:	68fb      	ldr	r3, [r7, #12]
 8013aaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013aac:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8013aae:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8013ab0:	68fb      	ldr	r3, [r7, #12]
 8013ab2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013ab4:	1d1a      	adds	r2, r3, #4
 8013ab6:	68fb      	ldr	r3, [r7, #12]
 8013ab8:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8013aba:	68fb      	ldr	r3, [r7, #12]
 8013abc:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013ac0:	b29b      	uxth	r3, r3
 8013ac2:	3b01      	subs	r3, #1
 8013ac4:	b29a      	uxth	r2, r3
 8013ac6:	68fb      	ldr	r3, [r7, #12]
 8013ac8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8013acc:	e044      	b.n	8013b58 <HAL_SPI_Receive+0x258>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8013ace:	68fb      	ldr	r3, [r7, #12]
 8013ad0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013ad4:	b29b      	uxth	r3, r3
 8013ad6:	8bfa      	ldrh	r2, [r7, #30]
 8013ad8:	429a      	cmp	r2, r3
 8013ada:	d919      	bls.n	8013b10 <HAL_SPI_Receive+0x210>
 8013adc:	693b      	ldr	r3, [r7, #16]
 8013ade:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d014      	beq.n	8013b10 <HAL_SPI_Receive+0x210>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8013ae6:	68fb      	ldr	r3, [r7, #12]
 8013ae8:	681a      	ldr	r2, [r3, #0]
 8013aea:	68fb      	ldr	r3, [r7, #12]
 8013aec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013aee:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8013af0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8013af2:	68fb      	ldr	r3, [r7, #12]
 8013af4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013af6:	1d1a      	adds	r2, r3, #4
 8013af8:	68fb      	ldr	r3, [r7, #12]
 8013afa:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8013afc:	68fb      	ldr	r3, [r7, #12]
 8013afe:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013b02:	b29b      	uxth	r3, r3
 8013b04:	3b01      	subs	r3, #1
 8013b06:	b29a      	uxth	r2, r3
 8013b08:	68fb      	ldr	r3, [r7, #12]
 8013b0a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8013b0e:	e023      	b.n	8013b58 <HAL_SPI_Receive+0x258>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013b10:	f7f4 f986 	bl	8007e20 <HAL_GetTick>
 8013b14:	4602      	mov	r2, r0
 8013b16:	697b      	ldr	r3, [r7, #20]
 8013b18:	1ad3      	subs	r3, r2, r3
 8013b1a:	683a      	ldr	r2, [r7, #0]
 8013b1c:	429a      	cmp	r2, r3
 8013b1e:	d803      	bhi.n	8013b28 <HAL_SPI_Receive+0x228>
 8013b20:	683b      	ldr	r3, [r7, #0]
 8013b22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b26:	d102      	bne.n	8013b2e <HAL_SPI_Receive+0x22e>
 8013b28:	683b      	ldr	r3, [r7, #0]
 8013b2a:	2b00      	cmp	r3, #0
 8013b2c:	d114      	bne.n	8013b58 <HAL_SPI_Receive+0x258>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8013b2e:	68f8      	ldr	r0, [r7, #12]
 8013b30:	f000 fd30 	bl	8014594 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8013b34:	68fb      	ldr	r3, [r7, #12]
 8013b36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013b3a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8013b3e:	68fb      	ldr	r3, [r7, #12]
 8013b40:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8013b44:	68fb      	ldr	r3, [r7, #12]
 8013b46:	2201      	movs	r2, #1
 8013b48:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	2200      	movs	r2, #0
 8013b50:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8013b54:	2303      	movs	r3, #3
 8013b56:	e18d      	b.n	8013e74 <HAL_SPI_Receive+0x574>
    while (hspi->RxXferCount > 0UL)
 8013b58:	68fb      	ldr	r3, [r7, #12]
 8013b5a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013b5e:	b29b      	uxth	r3, r3
 8013b60:	2b00      	cmp	r3, #0
 8013b62:	d194      	bne.n	8013a8e <HAL_SPI_Receive+0x18e>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8013b64:	e173      	b.n	8013e4e <HAL_SPI_Receive+0x54e>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013b66:	68fb      	ldr	r3, [r7, #12]
 8013b68:	68db      	ldr	r3, [r3, #12]
 8013b6a:	2b07      	cmp	r3, #7
 8013b6c:	f240 8168 	bls.w	8013e40 <HAL_SPI_Receive+0x540>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8013b70:	e0a6      	b.n	8013cc0 <HAL_SPI_Receive+0x3c0>
 8013b72:	bf00      	nop
 8013b74:	40014c00 	.word	0x40014c00
 8013b78:	50014c00 	.word	0x50014c00
 8013b7c:	44002000 	.word	0x44002000
 8013b80:	54002000 	.word	0x54002000
 8013b84:	40015000 	.word	0x40015000
 8013b88:	40013000 	.word	0x40013000
 8013b8c:	50013000 	.word	0x50013000
 8013b90:	40003800 	.word	0x40003800
 8013b94:	50003800 	.word	0x50003800
 8013b98:	40003c00 	.word	0x40003c00
 8013b9c:	50003c00 	.word	0x50003c00
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8013ba0:	68fb      	ldr	r3, [r7, #12]
 8013ba2:	681b      	ldr	r3, [r3, #0]
 8013ba4:	695b      	ldr	r3, [r3, #20]
 8013ba6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8013ba8:	68fb      	ldr	r3, [r7, #12]
 8013baa:	681b      	ldr	r3, [r3, #0]
 8013bac:	695b      	ldr	r3, [r3, #20]
 8013bae:	f003 0301 	and.w	r3, r3, #1
 8013bb2:	2b01      	cmp	r3, #1
 8013bb4:	d114      	bne.n	8013be0 <HAL_SPI_Receive+0x2e0>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8013bb6:	68fb      	ldr	r3, [r7, #12]
 8013bb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013bba:	69ba      	ldr	r2, [r7, #24]
 8013bbc:	8812      	ldrh	r2, [r2, #0]
 8013bbe:	b292      	uxth	r2, r2
 8013bc0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8013bc2:	68fb      	ldr	r3, [r7, #12]
 8013bc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013bc6:	1c9a      	adds	r2, r3, #2
 8013bc8:	68fb      	ldr	r3, [r7, #12]
 8013bca:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8013bcc:	68fb      	ldr	r3, [r7, #12]
 8013bce:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013bd2:	b29b      	uxth	r3, r3
 8013bd4:	3b01      	subs	r3, #1
 8013bd6:	b29a      	uxth	r2, r3
 8013bd8:	68fb      	ldr	r3, [r7, #12]
 8013bda:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8013bde:	e06f      	b.n	8013cc0 <HAL_SPI_Receive+0x3c0>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8013be0:	68fb      	ldr	r3, [r7, #12]
 8013be2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013be6:	b29b      	uxth	r3, r3
 8013be8:	8bfa      	ldrh	r2, [r7, #30]
 8013bea:	429a      	cmp	r2, r3
 8013bec:	d924      	bls.n	8013c38 <HAL_SPI_Receive+0x338>
 8013bee:	693b      	ldr	r3, [r7, #16]
 8013bf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013bf4:	2b00      	cmp	r3, #0
 8013bf6:	d01f      	beq.n	8013c38 <HAL_SPI_Receive+0x338>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013bfc:	69ba      	ldr	r2, [r7, #24]
 8013bfe:	8812      	ldrh	r2, [r2, #0]
 8013c00:	b292      	uxth	r2, r2
 8013c02:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8013c04:	68fb      	ldr	r3, [r7, #12]
 8013c06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013c08:	1c9a      	adds	r2, r3, #2
 8013c0a:	68fb      	ldr	r3, [r7, #12]
 8013c0c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013c12:	69ba      	ldr	r2, [r7, #24]
 8013c14:	8812      	ldrh	r2, [r2, #0]
 8013c16:	b292      	uxth	r2, r2
 8013c18:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8013c1a:	68fb      	ldr	r3, [r7, #12]
 8013c1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013c1e:	1c9a      	adds	r2, r3, #2
 8013c20:	68fb      	ldr	r3, [r7, #12]
 8013c22:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)2UL;
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013c2a:	b29b      	uxth	r3, r3
 8013c2c:	3b02      	subs	r3, #2
 8013c2e:	b29a      	uxth	r2, r3
 8013c30:	68fb      	ldr	r3, [r7, #12]
 8013c32:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8013c36:	e043      	b.n	8013cc0 <HAL_SPI_Receive+0x3c0>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8013c38:	68fb      	ldr	r3, [r7, #12]
 8013c3a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013c3e:	b29b      	uxth	r3, r3
 8013c40:	2b01      	cmp	r3, #1
 8013c42:	d119      	bne.n	8013c78 <HAL_SPI_Receive+0x378>
 8013c44:	693b      	ldr	r3, [r7, #16]
 8013c46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d014      	beq.n	8013c78 <HAL_SPI_Receive+0x378>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8013c4e:	68fb      	ldr	r3, [r7, #12]
 8013c50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013c52:	69ba      	ldr	r2, [r7, #24]
 8013c54:	8812      	ldrh	r2, [r2, #0]
 8013c56:	b292      	uxth	r2, r2
 8013c58:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013c5e:	1c9a      	adds	r2, r3, #2
 8013c60:	68fb      	ldr	r3, [r7, #12]
 8013c62:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8013c64:	68fb      	ldr	r3, [r7, #12]
 8013c66:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013c6a:	b29b      	uxth	r3, r3
 8013c6c:	3b01      	subs	r3, #1
 8013c6e:	b29a      	uxth	r2, r3
 8013c70:	68fb      	ldr	r3, [r7, #12]
 8013c72:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8013c76:	e023      	b.n	8013cc0 <HAL_SPI_Receive+0x3c0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013c78:	f7f4 f8d2 	bl	8007e20 <HAL_GetTick>
 8013c7c:	4602      	mov	r2, r0
 8013c7e:	697b      	ldr	r3, [r7, #20]
 8013c80:	1ad3      	subs	r3, r2, r3
 8013c82:	683a      	ldr	r2, [r7, #0]
 8013c84:	429a      	cmp	r2, r3
 8013c86:	d803      	bhi.n	8013c90 <HAL_SPI_Receive+0x390>
 8013c88:	683b      	ldr	r3, [r7, #0]
 8013c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c8e:	d102      	bne.n	8013c96 <HAL_SPI_Receive+0x396>
 8013c90:	683b      	ldr	r3, [r7, #0]
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	d114      	bne.n	8013cc0 <HAL_SPI_Receive+0x3c0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8013c96:	68f8      	ldr	r0, [r7, #12]
 8013c98:	f000 fc7c 	bl	8014594 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8013c9c:	68fb      	ldr	r3, [r7, #12]
 8013c9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013ca2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8013ca6:	68fb      	ldr	r3, [r7, #12]
 8013ca8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8013cac:	68fb      	ldr	r3, [r7, #12]
 8013cae:	2201      	movs	r2, #1
 8013cb0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8013cb4:	68fb      	ldr	r3, [r7, #12]
 8013cb6:	2200      	movs	r2, #0
 8013cb8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8013cbc:	2303      	movs	r3, #3
 8013cbe:	e0d9      	b.n	8013e74 <HAL_SPI_Receive+0x574>
    while (hspi->RxXferCount > 0UL)
 8013cc0:	68fb      	ldr	r3, [r7, #12]
 8013cc2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013cc6:	b29b      	uxth	r3, r3
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	f47f af69 	bne.w	8013ba0 <HAL_SPI_Receive+0x2a0>
 8013cce:	e0be      	b.n	8013e4e <HAL_SPI_Receive+0x54e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8013cd0:	68fb      	ldr	r3, [r7, #12]
 8013cd2:	681b      	ldr	r3, [r3, #0]
 8013cd4:	695b      	ldr	r3, [r3, #20]
 8013cd6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8013cd8:	68fb      	ldr	r3, [r7, #12]
 8013cda:	681b      	ldr	r3, [r3, #0]
 8013cdc:	695b      	ldr	r3, [r3, #20]
 8013cde:	f003 0301 	and.w	r3, r3, #1
 8013ce2:	2b01      	cmp	r3, #1
 8013ce4:	d117      	bne.n	8013d16 <HAL_SPI_Receive+0x416>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8013ce6:	68fb      	ldr	r3, [r7, #12]
 8013ce8:	681b      	ldr	r3, [r3, #0]
 8013cea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013cee:	68fb      	ldr	r3, [r7, #12]
 8013cf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013cf2:	7812      	ldrb	r2, [r2, #0]
 8013cf4:	b2d2      	uxtb	r2, r2
 8013cf6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8013cf8:	68fb      	ldr	r3, [r7, #12]
 8013cfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013cfc:	1c5a      	adds	r2, r3, #1
 8013cfe:	68fb      	ldr	r3, [r7, #12]
 8013d00:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8013d02:	68fb      	ldr	r3, [r7, #12]
 8013d04:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013d08:	b29b      	uxth	r3, r3
 8013d0a:	3b01      	subs	r3, #1
 8013d0c:	b29a      	uxth	r2, r3
 8013d0e:	68fb      	ldr	r3, [r7, #12]
 8013d10:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8013d14:	e094      	b.n	8013e40 <HAL_SPI_Receive+0x540>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8013d16:	68fb      	ldr	r3, [r7, #12]
 8013d18:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013d1c:	b29b      	uxth	r3, r3
 8013d1e:	8bfa      	ldrh	r2, [r7, #30]
 8013d20:	429a      	cmp	r2, r3
 8013d22:	d946      	bls.n	8013db2 <HAL_SPI_Receive+0x4b2>
 8013d24:	693b      	ldr	r3, [r7, #16]
 8013d26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d041      	beq.n	8013db2 <HAL_SPI_Receive+0x4b2>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8013d2e:	68fb      	ldr	r3, [r7, #12]
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013d36:	68fb      	ldr	r3, [r7, #12]
 8013d38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013d3a:	7812      	ldrb	r2, [r2, #0]
 8013d3c:	b2d2      	uxtb	r2, r2
 8013d3e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8013d40:	68fb      	ldr	r3, [r7, #12]
 8013d42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013d44:	1c5a      	adds	r2, r3, #1
 8013d46:	68fb      	ldr	r3, [r7, #12]
 8013d48:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8013d4a:	68fb      	ldr	r3, [r7, #12]
 8013d4c:	681b      	ldr	r3, [r3, #0]
 8013d4e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013d52:	68fb      	ldr	r3, [r7, #12]
 8013d54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013d56:	7812      	ldrb	r2, [r2, #0]
 8013d58:	b2d2      	uxtb	r2, r2
 8013d5a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8013d5c:	68fb      	ldr	r3, [r7, #12]
 8013d5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013d60:	1c5a      	adds	r2, r3, #1
 8013d62:	68fb      	ldr	r3, [r7, #12]
 8013d64:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8013d66:	68fb      	ldr	r3, [r7, #12]
 8013d68:	681b      	ldr	r3, [r3, #0]
 8013d6a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013d6e:	68fb      	ldr	r3, [r7, #12]
 8013d70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013d72:	7812      	ldrb	r2, [r2, #0]
 8013d74:	b2d2      	uxtb	r2, r2
 8013d76:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8013d78:	68fb      	ldr	r3, [r7, #12]
 8013d7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013d7c:	1c5a      	adds	r2, r3, #1
 8013d7e:	68fb      	ldr	r3, [r7, #12]
 8013d80:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8013d82:	68fb      	ldr	r3, [r7, #12]
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013d8a:	68fb      	ldr	r3, [r7, #12]
 8013d8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013d8e:	7812      	ldrb	r2, [r2, #0]
 8013d90:	b2d2      	uxtb	r2, r2
 8013d92:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8013d94:	68fb      	ldr	r3, [r7, #12]
 8013d96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013d98:	1c5a      	adds	r2, r3, #1
 8013d9a:	68fb      	ldr	r3, [r7, #12]
 8013d9c:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)4UL;
 8013d9e:	68fb      	ldr	r3, [r7, #12]
 8013da0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013da4:	b29b      	uxth	r3, r3
 8013da6:	3b04      	subs	r3, #4
 8013da8:	b29a      	uxth	r2, r3
 8013daa:	68fb      	ldr	r3, [r7, #12]
 8013dac:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8013db0:	e046      	b.n	8013e40 <HAL_SPI_Receive+0x540>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8013db2:	68fb      	ldr	r3, [r7, #12]
 8013db4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013db8:	b29b      	uxth	r3, r3
 8013dba:	2b03      	cmp	r3, #3
 8013dbc:	d81c      	bhi.n	8013df8 <HAL_SPI_Receive+0x4f8>
 8013dbe:	693b      	ldr	r3, [r7, #16]
 8013dc0:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8013dc4:	2b00      	cmp	r3, #0
 8013dc6:	d017      	beq.n	8013df8 <HAL_SPI_Receive+0x4f8>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8013dc8:	68fb      	ldr	r3, [r7, #12]
 8013dca:	681b      	ldr	r3, [r3, #0]
 8013dcc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013dd0:	68fb      	ldr	r3, [r7, #12]
 8013dd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013dd4:	7812      	ldrb	r2, [r2, #0]
 8013dd6:	b2d2      	uxtb	r2, r2
 8013dd8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8013dda:	68fb      	ldr	r3, [r7, #12]
 8013ddc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013dde:	1c5a      	adds	r2, r3, #1
 8013de0:	68fb      	ldr	r3, [r7, #12]
 8013de2:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8013de4:	68fb      	ldr	r3, [r7, #12]
 8013de6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013dea:	b29b      	uxth	r3, r3
 8013dec:	3b01      	subs	r3, #1
 8013dee:	b29a      	uxth	r2, r3
 8013df0:	68fb      	ldr	r3, [r7, #12]
 8013df2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8013df6:	e023      	b.n	8013e40 <HAL_SPI_Receive+0x540>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013df8:	f7f4 f812 	bl	8007e20 <HAL_GetTick>
 8013dfc:	4602      	mov	r2, r0
 8013dfe:	697b      	ldr	r3, [r7, #20]
 8013e00:	1ad3      	subs	r3, r2, r3
 8013e02:	683a      	ldr	r2, [r7, #0]
 8013e04:	429a      	cmp	r2, r3
 8013e06:	d803      	bhi.n	8013e10 <HAL_SPI_Receive+0x510>
 8013e08:	683b      	ldr	r3, [r7, #0]
 8013e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e0e:	d102      	bne.n	8013e16 <HAL_SPI_Receive+0x516>
 8013e10:	683b      	ldr	r3, [r7, #0]
 8013e12:	2b00      	cmp	r3, #0
 8013e14:	d114      	bne.n	8013e40 <HAL_SPI_Receive+0x540>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8013e16:	68f8      	ldr	r0, [r7, #12]
 8013e18:	f000 fbbc 	bl	8014594 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8013e1c:	68fb      	ldr	r3, [r7, #12]
 8013e1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013e22:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8013e26:	68fb      	ldr	r3, [r7, #12]
 8013e28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8013e2c:	68fb      	ldr	r3, [r7, #12]
 8013e2e:	2201      	movs	r2, #1
 8013e30:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8013e34:	68fb      	ldr	r3, [r7, #12]
 8013e36:	2200      	movs	r2, #0
 8013e38:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8013e3c:	2303      	movs	r3, #3
 8013e3e:	e019      	b.n	8013e74 <HAL_SPI_Receive+0x574>
    while (hspi->RxXferCount > 0UL)
 8013e40:	68fb      	ldr	r3, [r7, #12]
 8013e42:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8013e46:	b29b      	uxth	r3, r3
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	f47f af41 	bne.w	8013cd0 <HAL_SPI_Receive+0x3d0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8013e4e:	68f8      	ldr	r0, [r7, #12]
 8013e50:	f000 fba0 	bl	8014594 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8013e54:	68fb      	ldr	r3, [r7, #12]
 8013e56:	2201      	movs	r2, #1
 8013e58:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8013e5c:	68fb      	ldr	r3, [r7, #12]
 8013e5e:	2200      	movs	r2, #0
 8013e60:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8013e64:	68fb      	ldr	r3, [r7, #12]
 8013e66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d001      	beq.n	8013e72 <HAL_SPI_Receive+0x572>
  {
    return HAL_ERROR;
 8013e6e:	2301      	movs	r3, #1
 8013e70:	e000      	b.n	8013e74 <HAL_SPI_Receive+0x574>
  }
  else
  {
    return HAL_OK;
 8013e72:	2300      	movs	r3, #0
  }
}
 8013e74:	4618      	mov	r0, r3
 8013e76:	3720      	adds	r7, #32
 8013e78:	46bd      	mov	sp, r7
 8013e7a:	bd80      	pop	{r7, pc}

08013e7c <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8013e7c:	b580      	push	{r7, lr}
 8013e7e:	b08e      	sub	sp, #56	@ 0x38
 8013e80:	af02      	add	r7, sp, #8
 8013e82:	60f8      	str	r0, [r7, #12]
 8013e84:	60b9      	str	r1, [r7, #8]
 8013e86:	607a      	str	r2, [r7, #4]
 8013e88:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8013e8a:	68fb      	ldr	r3, [r7, #12]
 8013e8c:	681b      	ldr	r3, [r3, #0]
 8013e8e:	3320      	adds	r3, #32
 8013e90:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	681b      	ldr	r3, [r3, #0]
 8013e96:	3330      	adds	r3, #48	@ 0x30
 8013e98:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8013e9a:	68fb      	ldr	r3, [r7, #12]
 8013e9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013e9e:	095b      	lsrs	r3, r3, #5
 8013ea0:	b29b      	uxth	r3, r3
 8013ea2:	3301      	adds	r3, #1
 8013ea4:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8013ea6:	68fb      	ldr	r3, [r7, #12]
 8013ea8:	681b      	ldr	r3, [r3, #0]
 8013eaa:	4a68      	ldr	r2, [pc, #416]	@ (801404c <HAL_SPI_TransmitReceive+0x1d0>)
 8013eac:	4293      	cmp	r3, r2
 8013eae:	d012      	beq.n	8013ed6 <HAL_SPI_TransmitReceive+0x5a>
 8013eb0:	68fb      	ldr	r3, [r7, #12]
 8013eb2:	681b      	ldr	r3, [r3, #0]
 8013eb4:	4a66      	ldr	r2, [pc, #408]	@ (8014050 <HAL_SPI_TransmitReceive+0x1d4>)
 8013eb6:	4293      	cmp	r3, r2
 8013eb8:	d00d      	beq.n	8013ed6 <HAL_SPI_TransmitReceive+0x5a>
 8013eba:	68fb      	ldr	r3, [r7, #12]
 8013ebc:	681b      	ldr	r3, [r3, #0]
 8013ebe:	4a65      	ldr	r2, [pc, #404]	@ (8014054 <HAL_SPI_TransmitReceive+0x1d8>)
 8013ec0:	4293      	cmp	r3, r2
 8013ec2:	d008      	beq.n	8013ed6 <HAL_SPI_TransmitReceive+0x5a>
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	681b      	ldr	r3, [r3, #0]
 8013ec8:	4a63      	ldr	r2, [pc, #396]	@ (8014058 <HAL_SPI_TransmitReceive+0x1dc>)
 8013eca:	4293      	cmp	r3, r2
 8013ecc:	d003      	beq.n	8013ed6 <HAL_SPI_TransmitReceive+0x5a>
 8013ece:	68fb      	ldr	r3, [r7, #12]
 8013ed0:	681b      	ldr	r3, [r3, #0]
 8013ed2:	4a62      	ldr	r2, [pc, #392]	@ (801405c <HAL_SPI_TransmitReceive+0x1e0>)
 8013ed4:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8013ed6:	f7f3 ffa3 	bl	8007e20 <HAL_GetTick>
 8013eda:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8013edc:	887b      	ldrh	r3, [r7, #2]
 8013ede:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8013ee0:	887b      	ldrh	r3, [r7, #2]
 8013ee2:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8013ee4:	68fb      	ldr	r3, [r7, #12]
 8013ee6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8013eea:	b2db      	uxtb	r3, r3
 8013eec:	2b01      	cmp	r3, #1
 8013eee:	d001      	beq.n	8013ef4 <HAL_SPI_TransmitReceive+0x78>
  {
    return HAL_BUSY;
 8013ef0:	2302      	movs	r3, #2
 8013ef2:	e34b      	b.n	801458c <HAL_SPI_TransmitReceive+0x710>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8013ef4:	68bb      	ldr	r3, [r7, #8]
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	d005      	beq.n	8013f06 <HAL_SPI_TransmitReceive+0x8a>
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d002      	beq.n	8013f06 <HAL_SPI_TransmitReceive+0x8a>
 8013f00:	887b      	ldrh	r3, [r7, #2]
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	d101      	bne.n	8013f0a <HAL_SPI_TransmitReceive+0x8e>
  {
    return HAL_ERROR;
 8013f06:	2301      	movs	r3, #1
 8013f08:	e340      	b.n	801458c <HAL_SPI_TransmitReceive+0x710>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8013f0a:	68fb      	ldr	r3, [r7, #12]
 8013f0c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8013f10:	2b01      	cmp	r3, #1
 8013f12:	d101      	bne.n	8013f18 <HAL_SPI_TransmitReceive+0x9c>
 8013f14:	2302      	movs	r3, #2
 8013f16:	e339      	b.n	801458c <HAL_SPI_TransmitReceive+0x710>
 8013f18:	68fb      	ldr	r3, [r7, #12]
 8013f1a:	2201      	movs	r2, #1
 8013f1c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8013f20:	68fb      	ldr	r3, [r7, #12]
 8013f22:	2205      	movs	r2, #5
 8013f24:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013f28:	68fb      	ldr	r3, [r7, #12]
 8013f2a:	2200      	movs	r2, #0
 8013f2c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8013f30:	68fb      	ldr	r3, [r7, #12]
 8013f32:	687a      	ldr	r2, [r7, #4]
 8013f34:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferCount = Size;
 8013f36:	68fb      	ldr	r3, [r7, #12]
 8013f38:	887a      	ldrh	r2, [r7, #2]
 8013f3a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->RxXferSize  = Size;
 8013f3e:	68fb      	ldr	r3, [r7, #12]
 8013f40:	887a      	ldrh	r2, [r7, #2]
 8013f42:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8013f46:	68fb      	ldr	r3, [r7, #12]
 8013f48:	68ba      	ldr	r2, [r7, #8]
 8013f4a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount = Size;
 8013f4c:	68fb      	ldr	r3, [r7, #12]
 8013f4e:	887a      	ldrh	r2, [r7, #2]
 8013f50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferSize  = Size;
 8013f54:	68fb      	ldr	r3, [r7, #12]
 8013f56:	887a      	ldrh	r2, [r7, #2]
 8013f58:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8013f5c:	68fb      	ldr	r3, [r7, #12]
 8013f5e:	2200      	movs	r2, #0
 8013f60:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 8013f62:	68fb      	ldr	r3, [r7, #12]
 8013f64:	2200      	movs	r2, #0
 8013f66:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8013f68:	68fb      	ldr	r3, [r7, #12]
 8013f6a:	681b      	ldr	r3, [r3, #0]
 8013f6c:	68da      	ldr	r2, [r3, #12]
 8013f6e:	68fb      	ldr	r3, [r7, #12]
 8013f70:	681b      	ldr	r3, [r3, #0]
 8013f72:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8013f76:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_FULL_INSTANCE(hspi->Instance))
 8013f78:	68fb      	ldr	r3, [r7, #12]
 8013f7a:	681b      	ldr	r3, [r3, #0]
 8013f7c:	4a38      	ldr	r2, [pc, #224]	@ (8014060 <HAL_SPI_TransmitReceive+0x1e4>)
 8013f7e:	4293      	cmp	r3, r2
 8013f80:	d018      	beq.n	8013fb4 <HAL_SPI_TransmitReceive+0x138>
 8013f82:	68fb      	ldr	r3, [r7, #12]
 8013f84:	681b      	ldr	r3, [r3, #0]
 8013f86:	4a37      	ldr	r2, [pc, #220]	@ (8014064 <HAL_SPI_TransmitReceive+0x1e8>)
 8013f88:	4293      	cmp	r3, r2
 8013f8a:	d013      	beq.n	8013fb4 <HAL_SPI_TransmitReceive+0x138>
 8013f8c:	68fb      	ldr	r3, [r7, #12]
 8013f8e:	681b      	ldr	r3, [r3, #0]
 8013f90:	4a35      	ldr	r2, [pc, #212]	@ (8014068 <HAL_SPI_TransmitReceive+0x1ec>)
 8013f92:	4293      	cmp	r3, r2
 8013f94:	d00e      	beq.n	8013fb4 <HAL_SPI_TransmitReceive+0x138>
 8013f96:	68fb      	ldr	r3, [r7, #12]
 8013f98:	681b      	ldr	r3, [r3, #0]
 8013f9a:	4a34      	ldr	r2, [pc, #208]	@ (801406c <HAL_SPI_TransmitReceive+0x1f0>)
 8013f9c:	4293      	cmp	r3, r2
 8013f9e:	d009      	beq.n	8013fb4 <HAL_SPI_TransmitReceive+0x138>
 8013fa0:	68fb      	ldr	r3, [r7, #12]
 8013fa2:	681b      	ldr	r3, [r3, #0]
 8013fa4:	4a32      	ldr	r2, [pc, #200]	@ (8014070 <HAL_SPI_TransmitReceive+0x1f4>)
 8013fa6:	4293      	cmp	r3, r2
 8013fa8:	d004      	beq.n	8013fb4 <HAL_SPI_TransmitReceive+0x138>
 8013faa:	68fb      	ldr	r3, [r7, #12]
 8013fac:	681b      	ldr	r3, [r3, #0]
 8013fae:	4a31      	ldr	r2, [pc, #196]	@ (8014074 <HAL_SPI_TransmitReceive+0x1f8>)
 8013fb0:	4293      	cmp	r3, r2
 8013fb2:	d102      	bne.n	8013fba <HAL_SPI_TransmitReceive+0x13e>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8013fb4:	2310      	movs	r3, #16
 8013fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013fb8:	e001      	b.n	8013fbe <HAL_SPI_TransmitReceive+0x142>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8013fba:	2308      	movs	r3, #8
 8013fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8013fbe:	68fb      	ldr	r3, [r7, #12]
 8013fc0:	681b      	ldr	r3, [r3, #0]
 8013fc2:	685b      	ldr	r3, [r3, #4]
 8013fc4:	0c1b      	lsrs	r3, r3, #16
 8013fc6:	041b      	lsls	r3, r3, #16
 8013fc8:	8879      	ldrh	r1, [r7, #2]
 8013fca:	68fa      	ldr	r2, [r7, #12]
 8013fcc:	6812      	ldr	r2, [r2, #0]
 8013fce:	430b      	orrs	r3, r1
 8013fd0:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8013fd2:	68fb      	ldr	r3, [r7, #12]
 8013fd4:	681b      	ldr	r3, [r3, #0]
 8013fd6:	681a      	ldr	r2, [r3, #0]
 8013fd8:	68fb      	ldr	r3, [r7, #12]
 8013fda:	681b      	ldr	r3, [r3, #0]
 8013fdc:	f042 0201 	orr.w	r2, r2, #1
 8013fe0:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8013fe2:	68fb      	ldr	r3, [r7, #12]
 8013fe4:	685b      	ldr	r3, [r3, #4]
 8013fe6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8013fea:	d107      	bne.n	8013ffc <HAL_SPI_TransmitReceive+0x180>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8013fec:	68fb      	ldr	r3, [r7, #12]
 8013fee:	681b      	ldr	r3, [r3, #0]
 8013ff0:	681a      	ldr	r2, [r3, #0]
 8013ff2:	68fb      	ldr	r3, [r7, #12]
 8013ff4:	681b      	ldr	r3, [r3, #0]
 8013ff6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8013ffa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8013ffc:	68fb      	ldr	r3, [r7, #12]
 8013ffe:	68db      	ldr	r3, [r3, #12]
 8014000:	2b0f      	cmp	r3, #15
 8014002:	f240 80d7 	bls.w	80141b4 <HAL_SPI_TransmitReceive+0x338>
 8014006:	68fb      	ldr	r3, [r7, #12]
 8014008:	681b      	ldr	r3, [r3, #0]
 801400a:	4a15      	ldr	r2, [pc, #84]	@ (8014060 <HAL_SPI_TransmitReceive+0x1e4>)
 801400c:	4293      	cmp	r3, r2
 801400e:	d019      	beq.n	8014044 <HAL_SPI_TransmitReceive+0x1c8>
 8014010:	68fb      	ldr	r3, [r7, #12]
 8014012:	681b      	ldr	r3, [r3, #0]
 8014014:	4a13      	ldr	r2, [pc, #76]	@ (8014064 <HAL_SPI_TransmitReceive+0x1e8>)
 8014016:	4293      	cmp	r3, r2
 8014018:	d014      	beq.n	8014044 <HAL_SPI_TransmitReceive+0x1c8>
 801401a:	68fb      	ldr	r3, [r7, #12]
 801401c:	681b      	ldr	r3, [r3, #0]
 801401e:	4a12      	ldr	r2, [pc, #72]	@ (8014068 <HAL_SPI_TransmitReceive+0x1ec>)
 8014020:	4293      	cmp	r3, r2
 8014022:	d00f      	beq.n	8014044 <HAL_SPI_TransmitReceive+0x1c8>
 8014024:	68fb      	ldr	r3, [r7, #12]
 8014026:	681b      	ldr	r3, [r3, #0]
 8014028:	4a10      	ldr	r2, [pc, #64]	@ (801406c <HAL_SPI_TransmitReceive+0x1f0>)
 801402a:	4293      	cmp	r3, r2
 801402c:	d00a      	beq.n	8014044 <HAL_SPI_TransmitReceive+0x1c8>
 801402e:	68fb      	ldr	r3, [r7, #12]
 8014030:	681b      	ldr	r3, [r3, #0]
 8014032:	4a0f      	ldr	r2, [pc, #60]	@ (8014070 <HAL_SPI_TransmitReceive+0x1f4>)
 8014034:	4293      	cmp	r3, r2
 8014036:	d005      	beq.n	8014044 <HAL_SPI_TransmitReceive+0x1c8>
 8014038:	68fb      	ldr	r3, [r7, #12]
 801403a:	681b      	ldr	r3, [r3, #0]
 801403c:	4a0d      	ldr	r2, [pc, #52]	@ (8014074 <HAL_SPI_TransmitReceive+0x1f8>)
 801403e:	4293      	cmp	r3, r2
 8014040:	f040 80b8 	bne.w	80141b4 <HAL_SPI_TransmitReceive+0x338>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8014044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014046:	089b      	lsrs	r3, r3, #2
 8014048:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801404a:	e0aa      	b.n	80141a2 <HAL_SPI_TransmitReceive+0x326>
 801404c:	40014c00 	.word	0x40014c00
 8014050:	50014c00 	.word	0x50014c00
 8014054:	44002000 	.word	0x44002000
 8014058:	54002000 	.word	0x54002000
 801405c:	40015000 	.word	0x40015000
 8014060:	40013000 	.word	0x40013000
 8014064:	50013000 	.word	0x50013000
 8014068:	40003800 	.word	0x40003800
 801406c:	50003800 	.word	0x50003800
 8014070:	40003c00 	.word	0x40003c00
 8014074:	50003c00 	.word	0x50003c00
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	681b      	ldr	r3, [r3, #0]
 801407c:	695b      	ldr	r3, [r3, #20]
 801407e:	f003 0302 	and.w	r3, r3, #2
 8014082:	2b02      	cmp	r3, #2
 8014084:	d120      	bne.n	80140c8 <HAL_SPI_TransmitReceive+0x24c>
 8014086:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014088:	2b00      	cmp	r3, #0
 801408a:	d01d      	beq.n	80140c8 <HAL_SPI_TransmitReceive+0x24c>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 801408c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801408e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8014090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014092:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8014094:	429a      	cmp	r2, r3
 8014096:	d217      	bcs.n	80140c8 <HAL_SPI_TransmitReceive+0x24c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8014098:	68fb      	ldr	r3, [r7, #12]
 801409a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	6812      	ldr	r2, [r2, #0]
 80140a2:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80140a4:	68fb      	ldr	r3, [r7, #12]
 80140a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80140a8:	1d1a      	adds	r2, r3, #4
 80140aa:	68fb      	ldr	r3, [r7, #12]
 80140ac:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount --;
 80140ae:	68fb      	ldr	r3, [r7, #12]
 80140b0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80140b4:	b29b      	uxth	r3, r3
 80140b6:	3b01      	subs	r3, #1
 80140b8:	b29a      	uxth	r2, r3
 80140ba:	68fb      	ldr	r3, [r7, #12]
 80140bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80140c6:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80140c8:	68fb      	ldr	r3, [r7, #12]
 80140ca:	681b      	ldr	r3, [r3, #0]
 80140cc:	695b      	ldr	r3, [r3, #20]
 80140ce:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80140d0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80140d2:	2b00      	cmp	r3, #0
 80140d4:	d065      	beq.n	80141a2 <HAL_SPI_TransmitReceive+0x326>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80140d6:	68fb      	ldr	r3, [r7, #12]
 80140d8:	681b      	ldr	r3, [r3, #0]
 80140da:	695b      	ldr	r3, [r3, #20]
 80140dc:	f003 0301 	and.w	r3, r3, #1
 80140e0:	2b01      	cmp	r3, #1
 80140e2:	d118      	bne.n	8014116 <HAL_SPI_TransmitReceive+0x29a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80140e4:	68fb      	ldr	r3, [r7, #12]
 80140e6:	681a      	ldr	r2, [r3, #0]
 80140e8:	68fb      	ldr	r3, [r7, #12]
 80140ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80140ec:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80140ee:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80140f0:	68fb      	ldr	r3, [r7, #12]
 80140f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80140f4:	1d1a      	adds	r2, r3, #4
 80140f6:	68fb      	ldr	r3, [r7, #12]
 80140f8:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80140fa:	68fb      	ldr	r3, [r7, #12]
 80140fc:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8014100:	b29b      	uxth	r3, r3
 8014102:	3b01      	subs	r3, #1
 8014104:	b29a      	uxth	r2, r3
 8014106:	68fb      	ldr	r3, [r7, #12]
 8014108:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 801410c:	68fb      	ldr	r3, [r7, #12]
 801410e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8014112:	853b      	strh	r3, [r7, #40]	@ 0x28
 8014114:	e045      	b.n	80141a2 <HAL_SPI_TransmitReceive+0x326>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8014116:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8014118:	8bfb      	ldrh	r3, [r7, #30]
 801411a:	429a      	cmp	r2, r3
 801411c:	d21d      	bcs.n	801415a <HAL_SPI_TransmitReceive+0x2de>
 801411e:	697b      	ldr	r3, [r7, #20]
 8014120:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014124:	2b00      	cmp	r3, #0
 8014126:	d018      	beq.n	801415a <HAL_SPI_TransmitReceive+0x2de>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8014128:	68fb      	ldr	r3, [r7, #12]
 801412a:	681a      	ldr	r2, [r3, #0]
 801412c:	68fb      	ldr	r3, [r7, #12]
 801412e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014130:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8014132:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8014134:	68fb      	ldr	r3, [r7, #12]
 8014136:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014138:	1d1a      	adds	r2, r3, #4
 801413a:	68fb      	ldr	r3, [r7, #12]
 801413c:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8014144:	b29b      	uxth	r3, r3
 8014146:	3b01      	subs	r3, #1
 8014148:	b29a      	uxth	r2, r3
 801414a:	68fb      	ldr	r3, [r7, #12]
 801414c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8014150:	68fb      	ldr	r3, [r7, #12]
 8014152:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8014156:	853b      	strh	r3, [r7, #40]	@ 0x28
 8014158:	e023      	b.n	80141a2 <HAL_SPI_TransmitReceive+0x326>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801415a:	f7f3 fe61 	bl	8007e20 <HAL_GetTick>
 801415e:	4602      	mov	r2, r0
 8014160:	69bb      	ldr	r3, [r7, #24]
 8014162:	1ad3      	subs	r3, r2, r3
 8014164:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014166:	429a      	cmp	r2, r3
 8014168:	d803      	bhi.n	8014172 <HAL_SPI_TransmitReceive+0x2f6>
 801416a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801416c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014170:	d102      	bne.n	8014178 <HAL_SPI_TransmitReceive+0x2fc>
 8014172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014174:	2b00      	cmp	r3, #0
 8014176:	d114      	bne.n	80141a2 <HAL_SPI_TransmitReceive+0x326>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8014178:	68f8      	ldr	r0, [r7, #12]
 801417a:	f000 fa0b 	bl	8014594 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801417e:	68fb      	ldr	r3, [r7, #12]
 8014180:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014184:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8014188:	68fb      	ldr	r3, [r7, #12]
 801418a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 801418e:	68fb      	ldr	r3, [r7, #12]
 8014190:	2201      	movs	r2, #1
 8014192:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8014196:	68fb      	ldr	r3, [r7, #12]
 8014198:	2200      	movs	r2, #0
 801419a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 801419e:	2303      	movs	r3, #3
 80141a0:	e1f4      	b.n	801458c <HAL_SPI_TransmitReceive+0x710>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80141a2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80141a4:	2b00      	cmp	r3, #0
 80141a6:	f47f af67 	bne.w	8014078 <HAL_SPI_TransmitReceive+0x1fc>
 80141aa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	f47f af63 	bne.w	8014078 <HAL_SPI_TransmitReceive+0x1fc>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80141b2:	e1c5      	b.n	8014540 <HAL_SPI_TransmitReceive+0x6c4>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80141b4:	68fb      	ldr	r3, [r7, #12]
 80141b6:	68db      	ldr	r3, [r3, #12]
 80141b8:	2b07      	cmp	r3, #7
 80141ba:	f240 81b9 	bls.w	8014530 <HAL_SPI_TransmitReceive+0x6b4>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 80141be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141c0:	085b      	lsrs	r3, r3, #1
 80141c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80141c4:	e0c0      	b.n	8014348 <HAL_SPI_TransmitReceive+0x4cc>
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80141c6:	68fb      	ldr	r3, [r7, #12]
 80141c8:	681b      	ldr	r3, [r3, #0]
 80141ca:	695b      	ldr	r3, [r3, #20]
 80141cc:	f003 0302 	and.w	r3, r3, #2
 80141d0:	2b02      	cmp	r3, #2
 80141d2:	d11f      	bne.n	8014214 <HAL_SPI_TransmitReceive+0x398>
 80141d4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	d01c      	beq.n	8014214 <HAL_SPI_TransmitReceive+0x398>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80141da:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80141dc:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80141de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141e0:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80141e2:	429a      	cmp	r2, r3
 80141e4:	d216      	bcs.n	8014214 <HAL_SPI_TransmitReceive+0x398>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80141e6:	68fb      	ldr	r3, [r7, #12]
 80141e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80141ea:	881a      	ldrh	r2, [r3, #0]
 80141ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141ee:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80141f0:	68fb      	ldr	r3, [r7, #12]
 80141f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80141f4:	1c9a      	adds	r2, r3, #2
 80141f6:	68fb      	ldr	r3, [r7, #12]
 80141f8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 80141fa:	68fb      	ldr	r3, [r7, #12]
 80141fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014200:	b29b      	uxth	r3, r3
 8014202:	3b01      	subs	r3, #1
 8014204:	b29a      	uxth	r2, r3
 8014206:	68fb      	ldr	r3, [r7, #12]
 8014208:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 801420c:	68fb      	ldr	r3, [r7, #12]
 801420e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014212:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8014214:	68fb      	ldr	r3, [r7, #12]
 8014216:	681b      	ldr	r3, [r3, #0]
 8014218:	695b      	ldr	r3, [r3, #20]
 801421a:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 801421c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801421e:	2b00      	cmp	r3, #0
 8014220:	f000 8092 	beq.w	8014348 <HAL_SPI_TransmitReceive+0x4cc>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8014224:	68fb      	ldr	r3, [r7, #12]
 8014226:	681b      	ldr	r3, [r3, #0]
 8014228:	695b      	ldr	r3, [r3, #20]
 801422a:	f003 0301 	and.w	r3, r3, #1
 801422e:	2b01      	cmp	r3, #1
 8014230:	d118      	bne.n	8014264 <HAL_SPI_TransmitReceive+0x3e8>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8014232:	68fb      	ldr	r3, [r7, #12]
 8014234:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014236:	6a3a      	ldr	r2, [r7, #32]
 8014238:	8812      	ldrh	r2, [r2, #0]
 801423a:	b292      	uxth	r2, r2
 801423c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801423e:	68fb      	ldr	r3, [r7, #12]
 8014240:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014242:	1c9a      	adds	r2, r3, #2
 8014244:	68fb      	ldr	r3, [r7, #12]
 8014246:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8014248:	68fb      	ldr	r3, [r7, #12]
 801424a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801424e:	b29b      	uxth	r3, r3
 8014250:	3b01      	subs	r3, #1
 8014252:	b29a      	uxth	r2, r3
 8014254:	68fb      	ldr	r3, [r7, #12]
 8014256:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 801425a:	68fb      	ldr	r3, [r7, #12]
 801425c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8014260:	853b      	strh	r3, [r7, #40]	@ 0x28
 8014262:	e071      	b.n	8014348 <HAL_SPI_TransmitReceive+0x4cc>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8014264:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8014266:	8bfb      	ldrh	r3, [r7, #30]
 8014268:	429a      	cmp	r2, r3
 801426a:	d228      	bcs.n	80142be <HAL_SPI_TransmitReceive+0x442>
 801426c:	697b      	ldr	r3, [r7, #20]
 801426e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014272:	2b00      	cmp	r3, #0
 8014274:	d023      	beq.n	80142be <HAL_SPI_TransmitReceive+0x442>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8014276:	68fb      	ldr	r3, [r7, #12]
 8014278:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801427a:	6a3a      	ldr	r2, [r7, #32]
 801427c:	8812      	ldrh	r2, [r2, #0]
 801427e:	b292      	uxth	r2, r2
 8014280:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8014282:	68fb      	ldr	r3, [r7, #12]
 8014284:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014286:	1c9a      	adds	r2, r3, #2
 8014288:	68fb      	ldr	r3, [r7, #12]
 801428a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801428c:	68fb      	ldr	r3, [r7, #12]
 801428e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014290:	6a3a      	ldr	r2, [r7, #32]
 8014292:	8812      	ldrh	r2, [r2, #0]
 8014294:	b292      	uxth	r2, r2
 8014296:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8014298:	68fb      	ldr	r3, [r7, #12]
 801429a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801429c:	1c9a      	adds	r2, r3, #2
 801429e:	68fb      	ldr	r3, [r7, #12]
 80142a0:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)2UL;
 80142a2:	68fb      	ldr	r3, [r7, #12]
 80142a4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80142a8:	b29b      	uxth	r3, r3
 80142aa:	3b02      	subs	r3, #2
 80142ac:	b29a      	uxth	r2, r3
 80142ae:	68fb      	ldr	r3, [r7, #12]
 80142b0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80142b4:	68fb      	ldr	r3, [r7, #12]
 80142b6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80142ba:	853b      	strh	r3, [r7, #40]	@ 0x28
 80142bc:	e044      	b.n	8014348 <HAL_SPI_TransmitReceive+0x4cc>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80142be:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80142c0:	2b01      	cmp	r3, #1
 80142c2:	d11d      	bne.n	8014300 <HAL_SPI_TransmitReceive+0x484>
 80142c4:	697b      	ldr	r3, [r7, #20]
 80142c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80142ca:	2b00      	cmp	r3, #0
 80142cc:	d018      	beq.n	8014300 <HAL_SPI_TransmitReceive+0x484>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80142ce:	68fb      	ldr	r3, [r7, #12]
 80142d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80142d2:	6a3a      	ldr	r2, [r7, #32]
 80142d4:	8812      	ldrh	r2, [r2, #0]
 80142d6:	b292      	uxth	r2, r2
 80142d8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80142da:	68fb      	ldr	r3, [r7, #12]
 80142dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80142de:	1c9a      	adds	r2, r3, #2
 80142e0:	68fb      	ldr	r3, [r7, #12]
 80142e2:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80142e4:	68fb      	ldr	r3, [r7, #12]
 80142e6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80142ea:	b29b      	uxth	r3, r3
 80142ec:	3b01      	subs	r3, #1
 80142ee:	b29a      	uxth	r2, r3
 80142f0:	68fb      	ldr	r3, [r7, #12]
 80142f2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80142f6:	68fb      	ldr	r3, [r7, #12]
 80142f8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80142fc:	853b      	strh	r3, [r7, #40]	@ 0x28
 80142fe:	e023      	b.n	8014348 <HAL_SPI_TransmitReceive+0x4cc>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8014300:	f7f3 fd8e 	bl	8007e20 <HAL_GetTick>
 8014304:	4602      	mov	r2, r0
 8014306:	69bb      	ldr	r3, [r7, #24]
 8014308:	1ad3      	subs	r3, r2, r3
 801430a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801430c:	429a      	cmp	r2, r3
 801430e:	d803      	bhi.n	8014318 <HAL_SPI_TransmitReceive+0x49c>
 8014310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014316:	d102      	bne.n	801431e <HAL_SPI_TransmitReceive+0x4a2>
 8014318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801431a:	2b00      	cmp	r3, #0
 801431c:	d114      	bne.n	8014348 <HAL_SPI_TransmitReceive+0x4cc>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 801431e:	68f8      	ldr	r0, [r7, #12]
 8014320:	f000 f938 	bl	8014594 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8014324:	68fb      	ldr	r3, [r7, #12]
 8014326:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801432a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801432e:	68fb      	ldr	r3, [r7, #12]
 8014330:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 8014334:	68fb      	ldr	r3, [r7, #12]
 8014336:	2201      	movs	r2, #1
 8014338:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 801433c:	68fb      	ldr	r3, [r7, #12]
 801433e:	2200      	movs	r2, #0
 8014340:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 8014344:	2303      	movs	r3, #3
 8014346:	e121      	b.n	801458c <HAL_SPI_TransmitReceive+0x710>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8014348:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801434a:	2b00      	cmp	r3, #0
 801434c:	f47f af3b 	bne.w	80141c6 <HAL_SPI_TransmitReceive+0x34a>
 8014350:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014352:	2b00      	cmp	r3, #0
 8014354:	f47f af37 	bne.w	80141c6 <HAL_SPI_TransmitReceive+0x34a>
 8014358:	e0f2      	b.n	8014540 <HAL_SPI_TransmitReceive+0x6c4>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801435a:	68fb      	ldr	r3, [r7, #12]
 801435c:	681b      	ldr	r3, [r3, #0]
 801435e:	695b      	ldr	r3, [r3, #20]
 8014360:	f003 0302 	and.w	r3, r3, #2
 8014364:	2b02      	cmp	r3, #2
 8014366:	d121      	bne.n	80143ac <HAL_SPI_TransmitReceive+0x530>
 8014368:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801436a:	2b00      	cmp	r3, #0
 801436c:	d01e      	beq.n	80143ac <HAL_SPI_TransmitReceive+0x530>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 801436e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8014370:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8014372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014374:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8014376:	429a      	cmp	r2, r3
 8014378:	d218      	bcs.n	80143ac <HAL_SPI_TransmitReceive+0x530>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 801437a:	68fb      	ldr	r3, [r7, #12]
 801437c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801437e:	68fb      	ldr	r3, [r7, #12]
 8014380:	681b      	ldr	r3, [r3, #0]
 8014382:	3320      	adds	r3, #32
 8014384:	7812      	ldrb	r2, [r2, #0]
 8014386:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8014388:	68fb      	ldr	r3, [r7, #12]
 801438a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801438c:	1c5a      	adds	r2, r3, #1
 801438e:	68fb      	ldr	r3, [r7, #12]
 8014390:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8014392:	68fb      	ldr	r3, [r7, #12]
 8014394:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014398:	b29b      	uxth	r3, r3
 801439a:	3b01      	subs	r3, #1
 801439c:	b29a      	uxth	r2, r3
 801439e:	68fb      	ldr	r3, [r7, #12]
 80143a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 80143a4:	68fb      	ldr	r3, [r7, #12]
 80143a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80143aa:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80143ac:	68fb      	ldr	r3, [r7, #12]
 80143ae:	681b      	ldr	r3, [r3, #0]
 80143b0:	695b      	ldr	r3, [r3, #20]
 80143b2:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80143b4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	f000 80ba 	beq.w	8014530 <HAL_SPI_TransmitReceive+0x6b4>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80143bc:	68fb      	ldr	r3, [r7, #12]
 80143be:	681b      	ldr	r3, [r3, #0]
 80143c0:	695b      	ldr	r3, [r3, #20]
 80143c2:	f003 0301 	and.w	r3, r3, #1
 80143c6:	2b01      	cmp	r3, #1
 80143c8:	d11b      	bne.n	8014402 <HAL_SPI_TransmitReceive+0x586>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80143ca:	68fb      	ldr	r3, [r7, #12]
 80143cc:	681b      	ldr	r3, [r3, #0]
 80143ce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80143d6:	7812      	ldrb	r2, [r2, #0]
 80143d8:	b2d2      	uxtb	r2, r2
 80143da:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80143dc:	68fb      	ldr	r3, [r7, #12]
 80143de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80143e0:	1c5a      	adds	r2, r3, #1
 80143e2:	68fb      	ldr	r3, [r7, #12]
 80143e4:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80143e6:	68fb      	ldr	r3, [r7, #12]
 80143e8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80143ec:	b29b      	uxth	r3, r3
 80143ee:	3b01      	subs	r3, #1
 80143f0:	b29a      	uxth	r2, r3
 80143f2:	68fb      	ldr	r3, [r7, #12]
 80143f4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80143f8:	68fb      	ldr	r3, [r7, #12]
 80143fa:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80143fe:	853b      	strh	r3, [r7, #40]	@ 0x28
 8014400:	e096      	b.n	8014530 <HAL_SPI_TransmitReceive+0x6b4>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8014402:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8014404:	8bfb      	ldrh	r3, [r7, #30]
 8014406:	429a      	cmp	r2, r3
 8014408:	d24a      	bcs.n	80144a0 <HAL_SPI_TransmitReceive+0x624>
 801440a:	697b      	ldr	r3, [r7, #20]
 801440c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014410:	2b00      	cmp	r3, #0
 8014412:	d045      	beq.n	80144a0 <HAL_SPI_TransmitReceive+0x624>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8014414:	68fb      	ldr	r3, [r7, #12]
 8014416:	681b      	ldr	r3, [r3, #0]
 8014418:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801441c:	68fb      	ldr	r3, [r7, #12]
 801441e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014420:	7812      	ldrb	r2, [r2, #0]
 8014422:	b2d2      	uxtb	r2, r2
 8014424:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8014426:	68fb      	ldr	r3, [r7, #12]
 8014428:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801442a:	1c5a      	adds	r2, r3, #1
 801442c:	68fb      	ldr	r3, [r7, #12]
 801442e:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8014430:	68fb      	ldr	r3, [r7, #12]
 8014432:	681b      	ldr	r3, [r3, #0]
 8014434:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014438:	68fb      	ldr	r3, [r7, #12]
 801443a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801443c:	7812      	ldrb	r2, [r2, #0]
 801443e:	b2d2      	uxtb	r2, r2
 8014440:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8014442:	68fb      	ldr	r3, [r7, #12]
 8014444:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014446:	1c5a      	adds	r2, r3, #1
 8014448:	68fb      	ldr	r3, [r7, #12]
 801444a:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801444c:	68fb      	ldr	r3, [r7, #12]
 801444e:	681b      	ldr	r3, [r3, #0]
 8014450:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014454:	68fb      	ldr	r3, [r7, #12]
 8014456:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014458:	7812      	ldrb	r2, [r2, #0]
 801445a:	b2d2      	uxtb	r2, r2
 801445c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801445e:	68fb      	ldr	r3, [r7, #12]
 8014460:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014462:	1c5a      	adds	r2, r3, #1
 8014464:	68fb      	ldr	r3, [r7, #12]
 8014466:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8014468:	68fb      	ldr	r3, [r7, #12]
 801446a:	681b      	ldr	r3, [r3, #0]
 801446c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8014470:	68fb      	ldr	r3, [r7, #12]
 8014472:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014474:	7812      	ldrb	r2, [r2, #0]
 8014476:	b2d2      	uxtb	r2, r2
 8014478:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801447a:	68fb      	ldr	r3, [r7, #12]
 801447c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801447e:	1c5a      	adds	r2, r3, #1
 8014480:	68fb      	ldr	r3, [r7, #12]
 8014482:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)4UL;
 8014484:	68fb      	ldr	r3, [r7, #12]
 8014486:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801448a:	b29b      	uxth	r3, r3
 801448c:	3b04      	subs	r3, #4
 801448e:	b29a      	uxth	r2, r3
 8014490:	68fb      	ldr	r3, [r7, #12]
 8014492:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8014496:	68fb      	ldr	r3, [r7, #12]
 8014498:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801449c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801449e:	e047      	b.n	8014530 <HAL_SPI_TransmitReceive+0x6b4>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80144a0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80144a2:	2b03      	cmp	r3, #3
 80144a4:	d820      	bhi.n	80144e8 <HAL_SPI_TransmitReceive+0x66c>
 80144a6:	697b      	ldr	r3, [r7, #20]
 80144a8:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d01b      	beq.n	80144e8 <HAL_SPI_TransmitReceive+0x66c>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80144b0:	68fb      	ldr	r3, [r7, #12]
 80144b2:	681b      	ldr	r3, [r3, #0]
 80144b4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80144b8:	68fb      	ldr	r3, [r7, #12]
 80144ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80144bc:	7812      	ldrb	r2, [r2, #0]
 80144be:	b2d2      	uxtb	r2, r2
 80144c0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80144c2:	68fb      	ldr	r3, [r7, #12]
 80144c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80144c6:	1c5a      	adds	r2, r3, #1
 80144c8:	68fb      	ldr	r3, [r7, #12]
 80144ca:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80144cc:	68fb      	ldr	r3, [r7, #12]
 80144ce:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80144d2:	b29b      	uxth	r3, r3
 80144d4:	3b01      	subs	r3, #1
 80144d6:	b29a      	uxth	r2, r3
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80144de:	68fb      	ldr	r3, [r7, #12]
 80144e0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80144e4:	853b      	strh	r3, [r7, #40]	@ 0x28
 80144e6:	e023      	b.n	8014530 <HAL_SPI_TransmitReceive+0x6b4>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80144e8:	f7f3 fc9a 	bl	8007e20 <HAL_GetTick>
 80144ec:	4602      	mov	r2, r0
 80144ee:	69bb      	ldr	r3, [r7, #24]
 80144f0:	1ad3      	subs	r3, r2, r3
 80144f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80144f4:	429a      	cmp	r2, r3
 80144f6:	d803      	bhi.n	8014500 <HAL_SPI_TransmitReceive+0x684>
 80144f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80144fe:	d102      	bne.n	8014506 <HAL_SPI_TransmitReceive+0x68a>
 8014500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014502:	2b00      	cmp	r3, #0
 8014504:	d114      	bne.n	8014530 <HAL_SPI_TransmitReceive+0x6b4>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8014506:	68f8      	ldr	r0, [r7, #12]
 8014508:	f000 f844 	bl	8014594 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801450c:	68fb      	ldr	r3, [r7, #12]
 801450e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014512:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8014516:	68fb      	ldr	r3, [r7, #12]
 8014518:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 801451c:	68fb      	ldr	r3, [r7, #12]
 801451e:	2201      	movs	r2, #1
 8014520:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8014524:	68fb      	ldr	r3, [r7, #12]
 8014526:	2200      	movs	r2, #0
 8014528:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 801452c:	2303      	movs	r3, #3
 801452e:	e02d      	b.n	801458c <HAL_SPI_TransmitReceive+0x710>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8014530:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014532:	2b00      	cmp	r3, #0
 8014534:	f47f af11 	bne.w	801435a <HAL_SPI_TransmitReceive+0x4de>
 8014538:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801453a:	2b00      	cmp	r3, #0
 801453c:	f47f af0d 	bne.w	801435a <HAL_SPI_TransmitReceive+0x4de>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8014540:	69bb      	ldr	r3, [r7, #24]
 8014542:	9300      	str	r3, [sp, #0]
 8014544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014546:	2200      	movs	r2, #0
 8014548:	2108      	movs	r1, #8
 801454a:	68f8      	ldr	r0, [r7, #12]
 801454c:	f000 f8c2 	bl	80146d4 <SPI_WaitOnFlagUntilTimeout>
 8014550:	4603      	mov	r3, r0
 8014552:	2b00      	cmp	r3, #0
 8014554:	d007      	beq.n	8014566 <HAL_SPI_TransmitReceive+0x6ea>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8014556:	68fb      	ldr	r3, [r7, #12]
 8014558:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801455c:	f043 0220 	orr.w	r2, r3, #32
 8014560:	68fb      	ldr	r3, [r7, #12]
 8014562:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8014566:	68f8      	ldr	r0, [r7, #12]
 8014568:	f000 f814 	bl	8014594 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 801456c:	68fb      	ldr	r3, [r7, #12]
 801456e:	2201      	movs	r2, #1
 8014570:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8014574:	68fb      	ldr	r3, [r7, #12]
 8014576:	2200      	movs	r2, #0
 8014578:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801457c:	68fb      	ldr	r3, [r7, #12]
 801457e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014582:	2b00      	cmp	r3, #0
 8014584:	d001      	beq.n	801458a <HAL_SPI_TransmitReceive+0x70e>
  {
    return HAL_ERROR;
 8014586:	2301      	movs	r3, #1
 8014588:	e000      	b.n	801458c <HAL_SPI_TransmitReceive+0x710>
  }
  else
  {
    return HAL_OK;
 801458a:	2300      	movs	r3, #0
  }
}
 801458c:	4618      	mov	r0, r3
 801458e:	3730      	adds	r7, #48	@ 0x30
 8014590:	46bd      	mov	sp, r7
 8014592:	bd80      	pop	{r7, pc}

08014594 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8014594:	b480      	push	{r7}
 8014596:	b085      	sub	sp, #20
 8014598:	af00      	add	r7, sp, #0
 801459a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	681b      	ldr	r3, [r3, #0]
 80145a0:	695b      	ldr	r3, [r3, #20]
 80145a2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80145a4:	687b      	ldr	r3, [r7, #4]
 80145a6:	681b      	ldr	r3, [r3, #0]
 80145a8:	699a      	ldr	r2, [r3, #24]
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	681b      	ldr	r3, [r3, #0]
 80145ae:	f042 0208 	orr.w	r2, r2, #8
 80145b2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	681b      	ldr	r3, [r3, #0]
 80145b8:	699a      	ldr	r2, [r3, #24]
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	681b      	ldr	r3, [r3, #0]
 80145be:	f042 0210 	orr.w	r2, r2, #16
 80145c2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	681a      	ldr	r2, [r3, #0]
 80145ca:	687b      	ldr	r3, [r7, #4]
 80145cc:	681b      	ldr	r3, [r3, #0]
 80145ce:	f022 0201 	bic.w	r2, r2, #1
 80145d2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	681b      	ldr	r3, [r3, #0]
 80145d8:	691b      	ldr	r3, [r3, #16]
 80145da:	687a      	ldr	r2, [r7, #4]
 80145dc:	6812      	ldr	r2, [r2, #0]
 80145de:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 80145e2:	f023 0303 	bic.w	r3, r3, #3
 80145e6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	681b      	ldr	r3, [r3, #0]
 80145ec:	689a      	ldr	r2, [r3, #8]
 80145ee:	687b      	ldr	r3, [r7, #4]
 80145f0:	681b      	ldr	r3, [r3, #0]
 80145f2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80145f6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80145fe:	b2db      	uxtb	r3, r3
 8014600:	2b04      	cmp	r3, #4
 8014602:	d014      	beq.n	801462e <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8014604:	68fb      	ldr	r3, [r7, #12]
 8014606:	f003 0320 	and.w	r3, r3, #32
 801460a:	2b00      	cmp	r3, #0
 801460c:	d00f      	beq.n	801462e <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014614:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	681b      	ldr	r3, [r3, #0]
 8014622:	699a      	ldr	r2, [r3, #24]
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	681b      	ldr	r3, [r3, #0]
 8014628:	f042 0220 	orr.w	r2, r2, #32
 801462c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8014634:	b2db      	uxtb	r3, r3
 8014636:	2b03      	cmp	r3, #3
 8014638:	d014      	beq.n	8014664 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 801463a:	68fb      	ldr	r3, [r7, #12]
 801463c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014640:	2b00      	cmp	r3, #0
 8014642:	d00f      	beq.n	8014664 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801464a:	f043 0204 	orr.w	r2, r3, #4
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	681b      	ldr	r3, [r3, #0]
 8014658:	699a      	ldr	r2, [r3, #24]
 801465a:	687b      	ldr	r3, [r7, #4]
 801465c:	681b      	ldr	r3, [r3, #0]
 801465e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8014662:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8014664:	68fb      	ldr	r3, [r7, #12]
 8014666:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801466a:	2b00      	cmp	r3, #0
 801466c:	d00f      	beq.n	801468e <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801466e:	687b      	ldr	r3, [r7, #4]
 8014670:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014674:	f043 0201 	orr.w	r2, r3, #1
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801467e:	687b      	ldr	r3, [r7, #4]
 8014680:	681b      	ldr	r3, [r3, #0]
 8014682:	699a      	ldr	r2, [r3, #24]
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	681b      	ldr	r3, [r3, #0]
 8014688:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801468c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014694:	2b00      	cmp	r3, #0
 8014696:	d00f      	beq.n	80146b8 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801469e:	f043 0208 	orr.w	r2, r3, #8
 80146a2:	687b      	ldr	r3, [r7, #4]
 80146a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	681b      	ldr	r3, [r3, #0]
 80146ac:	699a      	ldr	r2, [r3, #24]
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	681b      	ldr	r3, [r3, #0]
 80146b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80146b6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	2200      	movs	r2, #0
 80146bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	2200      	movs	r2, #0
 80146c4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 80146c8:	bf00      	nop
 80146ca:	3714      	adds	r7, #20
 80146cc:	46bd      	mov	sp, r7
 80146ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146d2:	4770      	bx	lr

080146d4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80146d4:	b580      	push	{r7, lr}
 80146d6:	b084      	sub	sp, #16
 80146d8:	af00      	add	r7, sp, #0
 80146da:	60f8      	str	r0, [r7, #12]
 80146dc:	60b9      	str	r1, [r7, #8]
 80146de:	603b      	str	r3, [r7, #0]
 80146e0:	4613      	mov	r3, r2
 80146e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80146e4:	e010      	b.n	8014708 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80146e6:	f7f3 fb9b 	bl	8007e20 <HAL_GetTick>
 80146ea:	4602      	mov	r2, r0
 80146ec:	69bb      	ldr	r3, [r7, #24]
 80146ee:	1ad3      	subs	r3, r2, r3
 80146f0:	683a      	ldr	r2, [r7, #0]
 80146f2:	429a      	cmp	r2, r3
 80146f4:	d803      	bhi.n	80146fe <SPI_WaitOnFlagUntilTimeout+0x2a>
 80146f6:	683b      	ldr	r3, [r7, #0]
 80146f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146fc:	d102      	bne.n	8014704 <SPI_WaitOnFlagUntilTimeout+0x30>
 80146fe:	683b      	ldr	r3, [r7, #0]
 8014700:	2b00      	cmp	r3, #0
 8014702:	d101      	bne.n	8014708 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8014704:	2303      	movs	r3, #3
 8014706:	e00f      	b.n	8014728 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8014708:	68fb      	ldr	r3, [r7, #12]
 801470a:	681b      	ldr	r3, [r3, #0]
 801470c:	695a      	ldr	r2, [r3, #20]
 801470e:	68bb      	ldr	r3, [r7, #8]
 8014710:	4013      	ands	r3, r2
 8014712:	68ba      	ldr	r2, [r7, #8]
 8014714:	429a      	cmp	r2, r3
 8014716:	bf0c      	ite	eq
 8014718:	2301      	moveq	r3, #1
 801471a:	2300      	movne	r3, #0
 801471c:	b2db      	uxtb	r3, r3
 801471e:	461a      	mov	r2, r3
 8014720:	79fb      	ldrb	r3, [r7, #7]
 8014722:	429a      	cmp	r2, r3
 8014724:	d0df      	beq.n	80146e6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8014726:	2300      	movs	r3, #0
}
 8014728:	4618      	mov	r0, r3
 801472a:	3710      	adds	r7, #16
 801472c:	46bd      	mov	sp, r7
 801472e:	bd80      	pop	{r7, pc}

08014730 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8014730:	b480      	push	{r7}
 8014732:	b085      	sub	sp, #20
 8014734:	af00      	add	r7, sp, #0
 8014736:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801473c:	095b      	lsrs	r3, r3, #5
 801473e:	3301      	adds	r3, #1
 8014740:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8014742:	687b      	ldr	r3, [r7, #4]
 8014744:	68db      	ldr	r3, [r3, #12]
 8014746:	3301      	adds	r3, #1
 8014748:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801474a:	68bb      	ldr	r3, [r7, #8]
 801474c:	3307      	adds	r3, #7
 801474e:	08db      	lsrs	r3, r3, #3
 8014750:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8014752:	68bb      	ldr	r3, [r7, #8]
 8014754:	68fa      	ldr	r2, [r7, #12]
 8014756:	fb02 f303 	mul.w	r3, r2, r3
}
 801475a:	4618      	mov	r0, r3
 801475c:	3714      	adds	r7, #20
 801475e:	46bd      	mov	sp, r7
 8014760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014764:	4770      	bx	lr
	...

08014768 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8014768:	b580      	push	{r7, lr}
 801476a:	b084      	sub	sp, #16
 801476c:	af00      	add	r7, sp, #0
 801476e:	60f8      	str	r0, [r7, #12]
 8014770:	60b9      	str	r1, [r7, #8]
 8014772:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8014774:	68fb      	ldr	r3, [r7, #12]
 8014776:	2b00      	cmp	r3, #0
 8014778:	d101      	bne.n	801477e <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 801477a:	2301      	movs	r3, #1
 801477c:	e03e      	b.n	80147fc <HAL_SRAM_Init+0x94>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 801477e:	68fb      	ldr	r3, [r7, #12]
 8014780:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8014784:	b2db      	uxtb	r3, r3
 8014786:	2b00      	cmp	r3, #0
 8014788:	d106      	bne.n	8014798 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 801478a:	68fb      	ldr	r3, [r7, #12]
 801478c:	2200      	movs	r2, #0
 801478e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8014792:	68f8      	ldr	r0, [r7, #12]
 8014794:	f000 f855 	bl	8014842 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8014798:	68fb      	ldr	r3, [r7, #12]
 801479a:	681a      	ldr	r2, [r3, #0]
 801479c:	68fb      	ldr	r3, [r7, #12]
 801479e:	3308      	adds	r3, #8
 80147a0:	4619      	mov	r1, r3
 80147a2:	4610      	mov	r0, r2
 80147a4:	f001 fc28 	bl	8015ff8 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80147a8:	68fb      	ldr	r3, [r7, #12]
 80147aa:	6818      	ldr	r0, [r3, #0]
 80147ac:	68fb      	ldr	r3, [r7, #12]
 80147ae:	689b      	ldr	r3, [r3, #8]
 80147b0:	461a      	mov	r2, r3
 80147b2:	68b9      	ldr	r1, [r7, #8]
 80147b4:	f001 fd4b 	bl	801624e <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80147b8:	68fb      	ldr	r3, [r7, #12]
 80147ba:	6858      	ldr	r0, [r3, #4]
 80147bc:	68fb      	ldr	r3, [r7, #12]
 80147be:	689a      	ldr	r2, [r3, #8]
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80147c4:	6879      	ldr	r1, [r7, #4]
 80147c6:	f001 fd8f 	bl	80162e8 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80147ca:	68fb      	ldr	r3, [r7, #12]
 80147cc:	681b      	ldr	r3, [r3, #0]
 80147ce:	68fa      	ldr	r2, [r7, #12]
 80147d0:	6892      	ldr	r2, [r2, #8]
 80147d2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80147d6:	68fb      	ldr	r3, [r7, #12]
 80147d8:	681b      	ldr	r3, [r3, #0]
 80147da:	68fa      	ldr	r2, [r7, #12]
 80147dc:	6892      	ldr	r2, [r2, #8]
 80147de:	f041 0101 	orr.w	r1, r1, #1
 80147e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 80147e6:	4b07      	ldr	r3, [pc, #28]	@ (8014804 <HAL_SRAM_Init+0x9c>)
 80147e8:	681b      	ldr	r3, [r3, #0]
 80147ea:	4a06      	ldr	r2, [pc, #24]	@ (8014804 <HAL_SRAM_Init+0x9c>)
 80147ec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80147f0:	6013      	str	r3, [r2, #0]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80147f2:	68fb      	ldr	r3, [r7, #12]
 80147f4:	2201      	movs	r2, #1
 80147f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80147fa:	2300      	movs	r3, #0
}
 80147fc:	4618      	mov	r0, r3
 80147fe:	3710      	adds	r7, #16
 8014800:	46bd      	mov	sp, r7
 8014802:	bd80      	pop	{r7, pc}
 8014804:	47000400 	.word	0x47000400

08014808 <HAL_SRAM_DeInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)
{
 8014808:	b580      	push	{r7, lr}
 801480a:	b082      	sub	sp, #8
 801480c:	af00      	add	r7, sp, #0
 801480e:	6078      	str	r0, [r7, #4]

  /* DeInit the low level hardware */
  hsram->MspDeInitCallback(hsram);
#else
  /* De-Initialize the low level hardware (MSP) */
  HAL_SRAM_MspDeInit(hsram);
 8014810:	6878      	ldr	r0, [r7, #4]
 8014812:	f000 f820 	bl	8014856 <HAL_SRAM_MspDeInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */

  /* Configure the SRAM registers with their reset values */
  (void)FMC_NORSRAM_DeInit(hsram->Instance, hsram->Extended, hsram->Init.NSBank);
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	6818      	ldr	r0, [r3, #0]
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	6859      	ldr	r1, [r3, #4]
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	689b      	ldr	r3, [r3, #8]
 8014822:	461a      	mov	r2, r3
 8014824:	f001 fcb6 	bl	8016194 <FMC_NORSRAM_DeInit>

  /* Reset the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_RESET;
 8014828:	687b      	ldr	r3, [r7, #4]
 801482a:	2200      	movs	r2, #0
 801482c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hsram);
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	2200      	movs	r2, #0
 8014834:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8014838:	2300      	movs	r3, #0
}
 801483a:	4618      	mov	r0, r3
 801483c:	3708      	adds	r7, #8
 801483e:	46bd      	mov	sp, r7
 8014840:	bd80      	pop	{r7, pc}

08014842 <HAL_SRAM_MspInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval None
  */
__weak void HAL_SRAM_MspInit(SRAM_HandleTypeDef *hsram)
{
 8014842:	b480      	push	{r7}
 8014844:	b083      	sub	sp, #12
 8014846:	af00      	add	r7, sp, #0
 8014848:	6078      	str	r0, [r7, #4]
  UNUSED(hsram);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SRAM_MspInit could be implemented in the user file
   */
}
 801484a:	bf00      	nop
 801484c:	370c      	adds	r7, #12
 801484e:	46bd      	mov	sp, r7
 8014850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014854:	4770      	bx	lr

08014856 <HAL_SRAM_MspDeInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval None
  */
__weak void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef *hsram)
{
 8014856:	b480      	push	{r7}
 8014858:	b083      	sub	sp, #12
 801485a:	af00      	add	r7, sp, #0
 801485c:	6078      	str	r0, [r7, #4]
  UNUSED(hsram);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SRAM_MspDeInit could be implemented in the user file
   */
}
 801485e:	bf00      	nop
 8014860:	370c      	adds	r7, #12
 8014862:	46bd      	mov	sp, r7
 8014864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014868:	4770      	bx	lr

0801486a <HAL_SRAM_GetState>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL state
  */
HAL_SRAM_StateTypeDef HAL_SRAM_GetState(const SRAM_HandleTypeDef *hsram)
{
 801486a:	b480      	push	{r7}
 801486c:	b083      	sub	sp, #12
 801486e:	af00      	add	r7, sp, #0
 8014870:	6078      	str	r0, [r7, #4]
  return hsram->State;
 8014872:	687b      	ldr	r3, [r7, #4]
 8014874:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8014878:	b2db      	uxtb	r3, r3
}
 801487a:	4618      	mov	r0, r3
 801487c:	370c      	adds	r7, #12
 801487e:	46bd      	mov	sp, r7
 8014880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014884:	4770      	bx	lr

08014886 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8014886:	b580      	push	{r7, lr}
 8014888:	b082      	sub	sp, #8
 801488a:	af00      	add	r7, sp, #0
 801488c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	2b00      	cmp	r3, #0
 8014892:	d101      	bne.n	8014898 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8014894:	2301      	movs	r3, #1
 8014896:	e042      	b.n	801491e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8014898:	687b      	ldr	r3, [r7, #4]
 801489a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801489e:	2b00      	cmp	r3, #0
 80148a0:	d106      	bne.n	80148b0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80148a2:	687b      	ldr	r3, [r7, #4]
 80148a4:	2200      	movs	r2, #0
 80148a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80148aa:	6878      	ldr	r0, [r7, #4]
 80148ac:	f000 f83b 	bl	8014926 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80148b0:	687b      	ldr	r3, [r7, #4]
 80148b2:	2224      	movs	r2, #36	@ 0x24
 80148b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	681b      	ldr	r3, [r3, #0]
 80148bc:	681a      	ldr	r2, [r3, #0]
 80148be:	687b      	ldr	r3, [r7, #4]
 80148c0:	681b      	ldr	r3, [r3, #0]
 80148c2:	f022 0201 	bic.w	r2, r2, #1
 80148c6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80148c8:	687b      	ldr	r3, [r7, #4]
 80148ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	d002      	beq.n	80148d6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80148d0:	6878      	ldr	r0, [r7, #4]
 80148d2:	f000 fabf 	bl	8014e54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80148d6:	6878      	ldr	r0, [r7, #4]
 80148d8:	f000 f8ce 	bl	8014a78 <UART_SetConfig>
 80148dc:	4603      	mov	r3, r0
 80148de:	2b01      	cmp	r3, #1
 80148e0:	d101      	bne.n	80148e6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80148e2:	2301      	movs	r3, #1
 80148e4:	e01b      	b.n	801491e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	681b      	ldr	r3, [r3, #0]
 80148ea:	685a      	ldr	r2, [r3, #4]
 80148ec:	687b      	ldr	r3, [r7, #4]
 80148ee:	681b      	ldr	r3, [r3, #0]
 80148f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80148f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80148f6:	687b      	ldr	r3, [r7, #4]
 80148f8:	681b      	ldr	r3, [r3, #0]
 80148fa:	689a      	ldr	r2, [r3, #8]
 80148fc:	687b      	ldr	r3, [r7, #4]
 80148fe:	681b      	ldr	r3, [r3, #0]
 8014900:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8014904:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8014906:	687b      	ldr	r3, [r7, #4]
 8014908:	681b      	ldr	r3, [r3, #0]
 801490a:	681a      	ldr	r2, [r3, #0]
 801490c:	687b      	ldr	r3, [r7, #4]
 801490e:	681b      	ldr	r3, [r3, #0]
 8014910:	f042 0201 	orr.w	r2, r2, #1
 8014914:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8014916:	6878      	ldr	r0, [r7, #4]
 8014918:	f000 fb3e 	bl	8014f98 <UART_CheckIdleState>
 801491c:	4603      	mov	r3, r0
}
 801491e:	4618      	mov	r0, r3
 8014920:	3708      	adds	r7, #8
 8014922:	46bd      	mov	sp, r7
 8014924:	bd80      	pop	{r7, pc}

08014926 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8014926:	b480      	push	{r7}
 8014928:	b083      	sub	sp, #12
 801492a:	af00      	add	r7, sp, #0
 801492c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 801492e:	bf00      	nop
 8014930:	370c      	adds	r7, #12
 8014932:	46bd      	mov	sp, r7
 8014934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014938:	4770      	bx	lr

0801493a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801493a:	b580      	push	{r7, lr}
 801493c:	b08a      	sub	sp, #40	@ 0x28
 801493e:	af02      	add	r7, sp, #8
 8014940:	60f8      	str	r0, [r7, #12]
 8014942:	60b9      	str	r1, [r7, #8]
 8014944:	603b      	str	r3, [r7, #0]
 8014946:	4613      	mov	r3, r2
 8014948:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801494a:	68fb      	ldr	r3, [r7, #12]
 801494c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014950:	2b20      	cmp	r3, #32
 8014952:	f040 808b 	bne.w	8014a6c <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8014956:	68bb      	ldr	r3, [r7, #8]
 8014958:	2b00      	cmp	r3, #0
 801495a:	d002      	beq.n	8014962 <HAL_UART_Transmit+0x28>
 801495c:	88fb      	ldrh	r3, [r7, #6]
 801495e:	2b00      	cmp	r3, #0
 8014960:	d101      	bne.n	8014966 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8014962:	2301      	movs	r3, #1
 8014964:	e083      	b.n	8014a6e <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8014966:	68fb      	ldr	r3, [r7, #12]
 8014968:	681b      	ldr	r3, [r3, #0]
 801496a:	689b      	ldr	r3, [r3, #8]
 801496c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014970:	2b80      	cmp	r3, #128	@ 0x80
 8014972:	d107      	bne.n	8014984 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8014974:	68fb      	ldr	r3, [r7, #12]
 8014976:	681b      	ldr	r3, [r3, #0]
 8014978:	689a      	ldr	r2, [r3, #8]
 801497a:	68fb      	ldr	r3, [r7, #12]
 801497c:	681b      	ldr	r3, [r3, #0]
 801497e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014982:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014984:	68fb      	ldr	r3, [r7, #12]
 8014986:	2200      	movs	r2, #0
 8014988:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801498c:	68fb      	ldr	r3, [r7, #12]
 801498e:	2221      	movs	r2, #33	@ 0x21
 8014990:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8014994:	f7f3 fa44 	bl	8007e20 <HAL_GetTick>
 8014998:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 801499a:	68fb      	ldr	r3, [r7, #12]
 801499c:	88fa      	ldrh	r2, [r7, #6]
 801499e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80149a2:	68fb      	ldr	r3, [r7, #12]
 80149a4:	88fa      	ldrh	r2, [r7, #6]
 80149a6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80149aa:	68fb      	ldr	r3, [r7, #12]
 80149ac:	689b      	ldr	r3, [r3, #8]
 80149ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80149b2:	d108      	bne.n	80149c6 <HAL_UART_Transmit+0x8c>
 80149b4:	68fb      	ldr	r3, [r7, #12]
 80149b6:	691b      	ldr	r3, [r3, #16]
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d104      	bne.n	80149c6 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 80149bc:	2300      	movs	r3, #0
 80149be:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80149c0:	68bb      	ldr	r3, [r7, #8]
 80149c2:	61bb      	str	r3, [r7, #24]
 80149c4:	e003      	b.n	80149ce <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 80149c6:	68bb      	ldr	r3, [r7, #8]
 80149c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80149ca:	2300      	movs	r3, #0
 80149cc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80149ce:	e030      	b.n	8014a32 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80149d0:	683b      	ldr	r3, [r7, #0]
 80149d2:	9300      	str	r3, [sp, #0]
 80149d4:	697b      	ldr	r3, [r7, #20]
 80149d6:	2200      	movs	r2, #0
 80149d8:	2180      	movs	r1, #128	@ 0x80
 80149da:	68f8      	ldr	r0, [r7, #12]
 80149dc:	f000 fb86 	bl	80150ec <UART_WaitOnFlagUntilTimeout>
 80149e0:	4603      	mov	r3, r0
 80149e2:	2b00      	cmp	r3, #0
 80149e4:	d005      	beq.n	80149f2 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 80149e6:	68fb      	ldr	r3, [r7, #12]
 80149e8:	2220      	movs	r2, #32
 80149ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80149ee:	2303      	movs	r3, #3
 80149f0:	e03d      	b.n	8014a6e <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 80149f2:	69fb      	ldr	r3, [r7, #28]
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	d10b      	bne.n	8014a10 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80149f8:	69bb      	ldr	r3, [r7, #24]
 80149fa:	881b      	ldrh	r3, [r3, #0]
 80149fc:	461a      	mov	r2, r3
 80149fe:	68fb      	ldr	r3, [r7, #12]
 8014a00:	681b      	ldr	r3, [r3, #0]
 8014a02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8014a06:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8014a08:	69bb      	ldr	r3, [r7, #24]
 8014a0a:	3302      	adds	r3, #2
 8014a0c:	61bb      	str	r3, [r7, #24]
 8014a0e:	e007      	b.n	8014a20 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8014a10:	69fb      	ldr	r3, [r7, #28]
 8014a12:	781a      	ldrb	r2, [r3, #0]
 8014a14:	68fb      	ldr	r3, [r7, #12]
 8014a16:	681b      	ldr	r3, [r3, #0]
 8014a18:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8014a1a:	69fb      	ldr	r3, [r7, #28]
 8014a1c:	3301      	adds	r3, #1
 8014a1e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8014a20:	68fb      	ldr	r3, [r7, #12]
 8014a22:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8014a26:	b29b      	uxth	r3, r3
 8014a28:	3b01      	subs	r3, #1
 8014a2a:	b29a      	uxth	r2, r3
 8014a2c:	68fb      	ldr	r3, [r7, #12]
 8014a2e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8014a32:	68fb      	ldr	r3, [r7, #12]
 8014a34:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8014a38:	b29b      	uxth	r3, r3
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	d1c8      	bne.n	80149d0 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8014a3e:	683b      	ldr	r3, [r7, #0]
 8014a40:	9300      	str	r3, [sp, #0]
 8014a42:	697b      	ldr	r3, [r7, #20]
 8014a44:	2200      	movs	r2, #0
 8014a46:	2140      	movs	r1, #64	@ 0x40
 8014a48:	68f8      	ldr	r0, [r7, #12]
 8014a4a:	f000 fb4f 	bl	80150ec <UART_WaitOnFlagUntilTimeout>
 8014a4e:	4603      	mov	r3, r0
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d005      	beq.n	8014a60 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8014a54:	68fb      	ldr	r3, [r7, #12]
 8014a56:	2220      	movs	r2, #32
 8014a58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8014a5c:	2303      	movs	r3, #3
 8014a5e:	e006      	b.n	8014a6e <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8014a60:	68fb      	ldr	r3, [r7, #12]
 8014a62:	2220      	movs	r2, #32
 8014a64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8014a68:	2300      	movs	r3, #0
 8014a6a:	e000      	b.n	8014a6e <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8014a6c:	2302      	movs	r3, #2
  }
}
 8014a6e:	4618      	mov	r0, r3
 8014a70:	3720      	adds	r7, #32
 8014a72:	46bd      	mov	sp, r7
 8014a74:	bd80      	pop	{r7, pc}
	...

08014a78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8014a78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8014a7c:	b094      	sub	sp, #80	@ 0x50
 8014a7e:	af00      	add	r7, sp, #0
 8014a80:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8014a82:	2300      	movs	r3, #0
 8014a84:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8014a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a8a:	681a      	ldr	r2, [r3, #0]
 8014a8c:	4b78      	ldr	r3, [pc, #480]	@ (8014c70 <UART_SetConfig+0x1f8>)
 8014a8e:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8014a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a92:	689a      	ldr	r2, [r3, #8]
 8014a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a96:	691b      	ldr	r3, [r3, #16]
 8014a98:	431a      	orrs	r2, r3
 8014a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a9c:	695b      	ldr	r3, [r3, #20]
 8014a9e:	431a      	orrs	r2, r3
 8014aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014aa2:	69db      	ldr	r3, [r3, #28]
 8014aa4:	4313      	orrs	r3, r2
 8014aa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8014aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014aaa:	681b      	ldr	r3, [r3, #0]
 8014aac:	681b      	ldr	r3, [r3, #0]
 8014aae:	4971      	ldr	r1, [pc, #452]	@ (8014c74 <UART_SetConfig+0x1fc>)
 8014ab0:	4019      	ands	r1, r3
 8014ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ab4:	681a      	ldr	r2, [r3, #0]
 8014ab6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014ab8:	430b      	orrs	r3, r1
 8014aba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8014abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014abe:	681b      	ldr	r3, [r3, #0]
 8014ac0:	685b      	ldr	r3, [r3, #4]
 8014ac2:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8014ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ac8:	68d9      	ldr	r1, [r3, #12]
 8014aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014acc:	681a      	ldr	r2, [r3, #0]
 8014ace:	ea40 0301 	orr.w	r3, r0, r1
 8014ad2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8014ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ad6:	699b      	ldr	r3, [r3, #24]
 8014ad8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8014ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014adc:	681a      	ldr	r2, [r3, #0]
 8014ade:	4b64      	ldr	r3, [pc, #400]	@ (8014c70 <UART_SetConfig+0x1f8>)
 8014ae0:	429a      	cmp	r2, r3
 8014ae2:	d009      	beq.n	8014af8 <UART_SetConfig+0x80>
 8014ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ae6:	681a      	ldr	r2, [r3, #0]
 8014ae8:	4b63      	ldr	r3, [pc, #396]	@ (8014c78 <UART_SetConfig+0x200>)
 8014aea:	429a      	cmp	r2, r3
 8014aec:	d004      	beq.n	8014af8 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8014aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014af0:	6a1a      	ldr	r2, [r3, #32]
 8014af2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014af4:	4313      	orrs	r3, r2
 8014af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8014af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014afa:	681b      	ldr	r3, [r3, #0]
 8014afc:	689b      	ldr	r3, [r3, #8]
 8014afe:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8014b02:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8014b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b08:	681a      	ldr	r2, [r3, #0]
 8014b0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014b0c:	430b      	orrs	r3, r1
 8014b0e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8014b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b12:	681b      	ldr	r3, [r3, #0]
 8014b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014b16:	f023 000f 	bic.w	r0, r3, #15
 8014b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b1c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8014b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b20:	681a      	ldr	r2, [r3, #0]
 8014b22:	ea40 0301 	orr.w	r3, r0, r1
 8014b26:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8014b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b2a:	681a      	ldr	r2, [r3, #0]
 8014b2c:	4b53      	ldr	r3, [pc, #332]	@ (8014c7c <UART_SetConfig+0x204>)
 8014b2e:	429a      	cmp	r2, r3
 8014b30:	d102      	bne.n	8014b38 <UART_SetConfig+0xc0>
 8014b32:	2301      	movs	r3, #1
 8014b34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014b36:	e066      	b.n	8014c06 <UART_SetConfig+0x18e>
 8014b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b3a:	681a      	ldr	r2, [r3, #0]
 8014b3c:	4b50      	ldr	r3, [pc, #320]	@ (8014c80 <UART_SetConfig+0x208>)
 8014b3e:	429a      	cmp	r2, r3
 8014b40:	d102      	bne.n	8014b48 <UART_SetConfig+0xd0>
 8014b42:	2302      	movs	r3, #2
 8014b44:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014b46:	e05e      	b.n	8014c06 <UART_SetConfig+0x18e>
 8014b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b4a:	681a      	ldr	r2, [r3, #0]
 8014b4c:	4b4d      	ldr	r3, [pc, #308]	@ (8014c84 <UART_SetConfig+0x20c>)
 8014b4e:	429a      	cmp	r2, r3
 8014b50:	d102      	bne.n	8014b58 <UART_SetConfig+0xe0>
 8014b52:	2304      	movs	r3, #4
 8014b54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014b56:	e056      	b.n	8014c06 <UART_SetConfig+0x18e>
 8014b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b5a:	681a      	ldr	r2, [r3, #0]
 8014b5c:	4b4a      	ldr	r3, [pc, #296]	@ (8014c88 <UART_SetConfig+0x210>)
 8014b5e:	429a      	cmp	r2, r3
 8014b60:	d102      	bne.n	8014b68 <UART_SetConfig+0xf0>
 8014b62:	2308      	movs	r3, #8
 8014b64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014b66:	e04e      	b.n	8014c06 <UART_SetConfig+0x18e>
 8014b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b6a:	681a      	ldr	r2, [r3, #0]
 8014b6c:	4b47      	ldr	r3, [pc, #284]	@ (8014c8c <UART_SetConfig+0x214>)
 8014b6e:	429a      	cmp	r2, r3
 8014b70:	d102      	bne.n	8014b78 <UART_SetConfig+0x100>
 8014b72:	2310      	movs	r3, #16
 8014b74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014b76:	e046      	b.n	8014c06 <UART_SetConfig+0x18e>
 8014b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b7a:	681a      	ldr	r2, [r3, #0]
 8014b7c:	4b44      	ldr	r3, [pc, #272]	@ (8014c90 <UART_SetConfig+0x218>)
 8014b7e:	429a      	cmp	r2, r3
 8014b80:	d102      	bne.n	8014b88 <UART_SetConfig+0x110>
 8014b82:	2320      	movs	r3, #32
 8014b84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014b86:	e03e      	b.n	8014c06 <UART_SetConfig+0x18e>
 8014b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b8a:	681a      	ldr	r2, [r3, #0]
 8014b8c:	4b41      	ldr	r3, [pc, #260]	@ (8014c94 <UART_SetConfig+0x21c>)
 8014b8e:	429a      	cmp	r2, r3
 8014b90:	d102      	bne.n	8014b98 <UART_SetConfig+0x120>
 8014b92:	2340      	movs	r3, #64	@ 0x40
 8014b94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014b96:	e036      	b.n	8014c06 <UART_SetConfig+0x18e>
 8014b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b9a:	681a      	ldr	r2, [r3, #0]
 8014b9c:	4b3e      	ldr	r3, [pc, #248]	@ (8014c98 <UART_SetConfig+0x220>)
 8014b9e:	429a      	cmp	r2, r3
 8014ba0:	d102      	bne.n	8014ba8 <UART_SetConfig+0x130>
 8014ba2:	2380      	movs	r3, #128	@ 0x80
 8014ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014ba6:	e02e      	b.n	8014c06 <UART_SetConfig+0x18e>
 8014ba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014baa:	681a      	ldr	r2, [r3, #0]
 8014bac:	4b3b      	ldr	r3, [pc, #236]	@ (8014c9c <UART_SetConfig+0x224>)
 8014bae:	429a      	cmp	r2, r3
 8014bb0:	d103      	bne.n	8014bba <UART_SetConfig+0x142>
 8014bb2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014bb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014bb8:	e025      	b.n	8014c06 <UART_SetConfig+0x18e>
 8014bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bbc:	681a      	ldr	r2, [r3, #0]
 8014bbe:	4b38      	ldr	r3, [pc, #224]	@ (8014ca0 <UART_SetConfig+0x228>)
 8014bc0:	429a      	cmp	r2, r3
 8014bc2:	d103      	bne.n	8014bcc <UART_SetConfig+0x154>
 8014bc4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8014bc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014bca:	e01c      	b.n	8014c06 <UART_SetConfig+0x18e>
 8014bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bce:	681a      	ldr	r2, [r3, #0]
 8014bd0:	4b34      	ldr	r3, [pc, #208]	@ (8014ca4 <UART_SetConfig+0x22c>)
 8014bd2:	429a      	cmp	r2, r3
 8014bd4:	d103      	bne.n	8014bde <UART_SetConfig+0x166>
 8014bd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014bda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014bdc:	e013      	b.n	8014c06 <UART_SetConfig+0x18e>
 8014bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014be0:	681a      	ldr	r2, [r3, #0]
 8014be2:	4b31      	ldr	r3, [pc, #196]	@ (8014ca8 <UART_SetConfig+0x230>)
 8014be4:	429a      	cmp	r2, r3
 8014be6:	d103      	bne.n	8014bf0 <UART_SetConfig+0x178>
 8014be8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014bec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014bee:	e00a      	b.n	8014c06 <UART_SetConfig+0x18e>
 8014bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bf2:	681a      	ldr	r2, [r3, #0]
 8014bf4:	4b1e      	ldr	r3, [pc, #120]	@ (8014c70 <UART_SetConfig+0x1f8>)
 8014bf6:	429a      	cmp	r2, r3
 8014bf8:	d103      	bne.n	8014c02 <UART_SetConfig+0x18a>
 8014bfa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8014bfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014c00:	e001      	b.n	8014c06 <UART_SetConfig+0x18e>
 8014c02:	2300      	movs	r3, #0
 8014c04:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8014c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c08:	681a      	ldr	r2, [r3, #0]
 8014c0a:	4b19      	ldr	r3, [pc, #100]	@ (8014c70 <UART_SetConfig+0x1f8>)
 8014c0c:	429a      	cmp	r2, r3
 8014c0e:	d005      	beq.n	8014c1c <UART_SetConfig+0x1a4>
 8014c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c12:	681a      	ldr	r2, [r3, #0]
 8014c14:	4b18      	ldr	r3, [pc, #96]	@ (8014c78 <UART_SetConfig+0x200>)
 8014c16:	429a      	cmp	r2, r3
 8014c18:	f040 8094 	bne.w	8014d44 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8014c1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014c1e:	2200      	movs	r2, #0
 8014c20:	623b      	str	r3, [r7, #32]
 8014c22:	627a      	str	r2, [r7, #36]	@ 0x24
 8014c24:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8014c28:	f7f9 ff7e 	bl	800eb28 <HAL_RCCEx_GetPeriphCLKFreq>
 8014c2c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8014c2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	f000 80f7 	beq.w	8014e24 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8014c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014c3a:	4a1c      	ldr	r2, [pc, #112]	@ (8014cac <UART_SetConfig+0x234>)
 8014c3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014c40:	461a      	mov	r2, r3
 8014c42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014c44:	fbb3 f3f2 	udiv	r3, r3, r2
 8014c48:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8014c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c4c:	685a      	ldr	r2, [r3, #4]
 8014c4e:	4613      	mov	r3, r2
 8014c50:	005b      	lsls	r3, r3, #1
 8014c52:	4413      	add	r3, r2
 8014c54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014c56:	429a      	cmp	r2, r3
 8014c58:	d305      	bcc.n	8014c66 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8014c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c5c:	685b      	ldr	r3, [r3, #4]
 8014c5e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8014c60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014c62:	429a      	cmp	r2, r3
 8014c64:	d924      	bls.n	8014cb0 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 8014c66:	2301      	movs	r3, #1
 8014c68:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8014c6c:	e069      	b.n	8014d42 <UART_SetConfig+0x2ca>
 8014c6e:	bf00      	nop
 8014c70:	44002400 	.word	0x44002400
 8014c74:	cfff69f3 	.word	0xcfff69f3
 8014c78:	54002400 	.word	0x54002400
 8014c7c:	40013800 	.word	0x40013800
 8014c80:	40004400 	.word	0x40004400
 8014c84:	40004800 	.word	0x40004800
 8014c88:	40004c00 	.word	0x40004c00
 8014c8c:	40005000 	.word	0x40005000
 8014c90:	40006400 	.word	0x40006400
 8014c94:	40007800 	.word	0x40007800
 8014c98:	40007c00 	.word	0x40007c00
 8014c9c:	40008000 	.word	0x40008000
 8014ca0:	40006800 	.word	0x40006800
 8014ca4:	40006c00 	.word	0x40006c00
 8014ca8:	40008400 	.word	0x40008400
 8014cac:	08019e60 	.word	0x08019e60
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014cb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014cb2:	2200      	movs	r2, #0
 8014cb4:	61bb      	str	r3, [r7, #24]
 8014cb6:	61fa      	str	r2, [r7, #28]
 8014cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014cbc:	4a64      	ldr	r2, [pc, #400]	@ (8014e50 <UART_SetConfig+0x3d8>)
 8014cbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014cc2:	b29b      	uxth	r3, r3
 8014cc4:	2200      	movs	r2, #0
 8014cc6:	613b      	str	r3, [r7, #16]
 8014cc8:	617a      	str	r2, [r7, #20]
 8014cca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8014cce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8014cd2:	f7eb fae3 	bl	800029c <__aeabi_uldivmod>
 8014cd6:	4602      	mov	r2, r0
 8014cd8:	460b      	mov	r3, r1
 8014cda:	4610      	mov	r0, r2
 8014cdc:	4619      	mov	r1, r3
 8014cde:	f04f 0200 	mov.w	r2, #0
 8014ce2:	f04f 0300 	mov.w	r3, #0
 8014ce6:	020b      	lsls	r3, r1, #8
 8014ce8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8014cec:	0202      	lsls	r2, r0, #8
 8014cee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014cf0:	6849      	ldr	r1, [r1, #4]
 8014cf2:	0849      	lsrs	r1, r1, #1
 8014cf4:	2000      	movs	r0, #0
 8014cf6:	460c      	mov	r4, r1
 8014cf8:	4605      	mov	r5, r0
 8014cfa:	eb12 0804 	adds.w	r8, r2, r4
 8014cfe:	eb43 0905 	adc.w	r9, r3, r5
 8014d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d04:	685b      	ldr	r3, [r3, #4]
 8014d06:	2200      	movs	r2, #0
 8014d08:	60bb      	str	r3, [r7, #8]
 8014d0a:	60fa      	str	r2, [r7, #12]
 8014d0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8014d10:	4640      	mov	r0, r8
 8014d12:	4649      	mov	r1, r9
 8014d14:	f7eb fac2 	bl	800029c <__aeabi_uldivmod>
 8014d18:	4602      	mov	r2, r0
 8014d1a:	460b      	mov	r3, r1
 8014d1c:	4613      	mov	r3, r2
 8014d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8014d20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014d22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8014d26:	d308      	bcc.n	8014d3a <UART_SetConfig+0x2c2>
 8014d28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014d2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014d2e:	d204      	bcs.n	8014d3a <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 8014d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d32:	681b      	ldr	r3, [r3, #0]
 8014d34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014d36:	60da      	str	r2, [r3, #12]
 8014d38:	e003      	b.n	8014d42 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 8014d3a:	2301      	movs	r3, #1
 8014d3c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8014d40:	e070      	b.n	8014e24 <UART_SetConfig+0x3ac>
 8014d42:	e06f      	b.n	8014e24 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8014d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d46:	69db      	ldr	r3, [r3, #28]
 8014d48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8014d4c:	d13c      	bne.n	8014dc8 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8014d4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014d50:	2200      	movs	r2, #0
 8014d52:	603b      	str	r3, [r7, #0]
 8014d54:	607a      	str	r2, [r7, #4]
 8014d56:	e9d7 0100 	ldrd	r0, r1, [r7]
 8014d5a:	f7f9 fee5 	bl	800eb28 <HAL_RCCEx_GetPeriphCLKFreq>
 8014d5e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8014d60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014d62:	2b00      	cmp	r3, #0
 8014d64:	d05e      	beq.n	8014e24 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014d6a:	4a39      	ldr	r2, [pc, #228]	@ (8014e50 <UART_SetConfig+0x3d8>)
 8014d6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014d70:	461a      	mov	r2, r3
 8014d72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014d74:	fbb3 f3f2 	udiv	r3, r3, r2
 8014d78:	005a      	lsls	r2, r3, #1
 8014d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d7c:	685b      	ldr	r3, [r3, #4]
 8014d7e:	085b      	lsrs	r3, r3, #1
 8014d80:	441a      	add	r2, r3
 8014d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d84:	685b      	ldr	r3, [r3, #4]
 8014d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8014d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014d8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014d8e:	2b0f      	cmp	r3, #15
 8014d90:	d916      	bls.n	8014dc0 <UART_SetConfig+0x348>
 8014d92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014d94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014d98:	d212      	bcs.n	8014dc0 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8014d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014d9c:	b29b      	uxth	r3, r3
 8014d9e:	f023 030f 	bic.w	r3, r3, #15
 8014da2:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8014da4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014da6:	085b      	lsrs	r3, r3, #1
 8014da8:	b29b      	uxth	r3, r3
 8014daa:	f003 0307 	and.w	r3, r3, #7
 8014dae:	b29a      	uxth	r2, r3
 8014db0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8014db2:	4313      	orrs	r3, r2
 8014db4:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8014db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014db8:	681b      	ldr	r3, [r3, #0]
 8014dba:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8014dbc:	60da      	str	r2, [r3, #12]
 8014dbe:	e031      	b.n	8014e24 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8014dc0:	2301      	movs	r3, #1
 8014dc2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8014dc6:	e02d      	b.n	8014e24 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8014dc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014dca:	2200      	movs	r2, #0
 8014dcc:	469a      	mov	sl, r3
 8014dce:	4693      	mov	fp, r2
 8014dd0:	4650      	mov	r0, sl
 8014dd2:	4659      	mov	r1, fp
 8014dd4:	f7f9 fea8 	bl	800eb28 <HAL_RCCEx_GetPeriphCLKFreq>
 8014dd8:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8014dda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014ddc:	2b00      	cmp	r3, #0
 8014dde:	d021      	beq.n	8014e24 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014de4:	4a1a      	ldr	r2, [pc, #104]	@ (8014e50 <UART_SetConfig+0x3d8>)
 8014de6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014dea:	461a      	mov	r2, r3
 8014dec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014dee:	fbb3 f2f2 	udiv	r2, r3, r2
 8014df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014df4:	685b      	ldr	r3, [r3, #4]
 8014df6:	085b      	lsrs	r3, r3, #1
 8014df8:	441a      	add	r2, r3
 8014dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014dfc:	685b      	ldr	r3, [r3, #4]
 8014dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8014e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014e06:	2b0f      	cmp	r3, #15
 8014e08:	d909      	bls.n	8014e1e <UART_SetConfig+0x3a6>
 8014e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014e0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014e10:	d205      	bcs.n	8014e1e <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8014e12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014e14:	b29a      	uxth	r2, r3
 8014e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e18:	681b      	ldr	r3, [r3, #0]
 8014e1a:	60da      	str	r2, [r3, #12]
 8014e1c:	e002      	b.n	8014e24 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8014e1e:	2301      	movs	r3, #1
 8014e20:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8014e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e26:	2201      	movs	r2, #1
 8014e28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8014e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e2e:	2201      	movs	r2, #1
 8014e30:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8014e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e36:	2200      	movs	r2, #0
 8014e38:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8014e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e3c:	2200      	movs	r2, #0
 8014e3e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8014e40:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8014e44:	4618      	mov	r0, r3
 8014e46:	3750      	adds	r7, #80	@ 0x50
 8014e48:	46bd      	mov	sp, r7
 8014e4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8014e4e:	bf00      	nop
 8014e50:	08019e60 	.word	0x08019e60

08014e54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8014e54:	b480      	push	{r7}
 8014e56:	b083      	sub	sp, #12
 8014e58:	af00      	add	r7, sp, #0
 8014e5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014e60:	f003 0308 	and.w	r3, r3, #8
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	d00a      	beq.n	8014e7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8014e68:	687b      	ldr	r3, [r7, #4]
 8014e6a:	681b      	ldr	r3, [r3, #0]
 8014e6c:	685b      	ldr	r3, [r3, #4]
 8014e6e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	681b      	ldr	r3, [r3, #0]
 8014e7a:	430a      	orrs	r2, r1
 8014e7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8014e7e:	687b      	ldr	r3, [r7, #4]
 8014e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014e82:	f003 0301 	and.w	r3, r3, #1
 8014e86:	2b00      	cmp	r3, #0
 8014e88:	d00a      	beq.n	8014ea0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8014e8a:	687b      	ldr	r3, [r7, #4]
 8014e8c:	681b      	ldr	r3, [r3, #0]
 8014e8e:	685b      	ldr	r3, [r3, #4]
 8014e90:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014e98:	687b      	ldr	r3, [r7, #4]
 8014e9a:	681b      	ldr	r3, [r3, #0]
 8014e9c:	430a      	orrs	r2, r1
 8014e9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8014ea0:	687b      	ldr	r3, [r7, #4]
 8014ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014ea4:	f003 0302 	and.w	r3, r3, #2
 8014ea8:	2b00      	cmp	r3, #0
 8014eaa:	d00a      	beq.n	8014ec2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	681b      	ldr	r3, [r3, #0]
 8014eb0:	685b      	ldr	r3, [r3, #4]
 8014eb2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	430a      	orrs	r2, r1
 8014ec0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014ec6:	f003 0304 	and.w	r3, r3, #4
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	d00a      	beq.n	8014ee4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	681b      	ldr	r3, [r3, #0]
 8014ed2:	685b      	ldr	r3, [r3, #4]
 8014ed4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	681b      	ldr	r3, [r3, #0]
 8014ee0:	430a      	orrs	r2, r1
 8014ee2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014ee8:	f003 0310 	and.w	r3, r3, #16
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d00a      	beq.n	8014f06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	681b      	ldr	r3, [r3, #0]
 8014ef4:	689b      	ldr	r3, [r3, #8]
 8014ef6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8014efa:	687b      	ldr	r3, [r7, #4]
 8014efc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	681b      	ldr	r3, [r3, #0]
 8014f02:	430a      	orrs	r2, r1
 8014f04:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014f0a:	f003 0320 	and.w	r3, r3, #32
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	d00a      	beq.n	8014f28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8014f12:	687b      	ldr	r3, [r7, #4]
 8014f14:	681b      	ldr	r3, [r3, #0]
 8014f16:	689b      	ldr	r3, [r3, #8]
 8014f18:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	681b      	ldr	r3, [r3, #0]
 8014f24:	430a      	orrs	r2, r1
 8014f26:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014f30:	2b00      	cmp	r3, #0
 8014f32:	d01a      	beq.n	8014f6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	681b      	ldr	r3, [r3, #0]
 8014f38:	685b      	ldr	r3, [r3, #4]
 8014f3a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	681b      	ldr	r3, [r3, #0]
 8014f46:	430a      	orrs	r2, r1
 8014f48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014f4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014f52:	d10a      	bne.n	8014f6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	681b      	ldr	r3, [r3, #0]
 8014f58:	685b      	ldr	r3, [r3, #4]
 8014f5a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8014f62:	687b      	ldr	r3, [r7, #4]
 8014f64:	681b      	ldr	r3, [r3, #0]
 8014f66:	430a      	orrs	r2, r1
 8014f68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014f72:	2b00      	cmp	r3, #0
 8014f74:	d00a      	beq.n	8014f8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8014f76:	687b      	ldr	r3, [r7, #4]
 8014f78:	681b      	ldr	r3, [r3, #0]
 8014f7a:	685b      	ldr	r3, [r3, #4]
 8014f7c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	681b      	ldr	r3, [r3, #0]
 8014f88:	430a      	orrs	r2, r1
 8014f8a:	605a      	str	r2, [r3, #4]
  }
}
 8014f8c:	bf00      	nop
 8014f8e:	370c      	adds	r7, #12
 8014f90:	46bd      	mov	sp, r7
 8014f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f96:	4770      	bx	lr

08014f98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8014f98:	b580      	push	{r7, lr}
 8014f9a:	b098      	sub	sp, #96	@ 0x60
 8014f9c:	af02      	add	r7, sp, #8
 8014f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	2200      	movs	r2, #0
 8014fa4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8014fa8:	f7f2 ff3a 	bl	8007e20 <HAL_GetTick>
 8014fac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	681b      	ldr	r3, [r3, #0]
 8014fb2:	681b      	ldr	r3, [r3, #0]
 8014fb4:	f003 0308 	and.w	r3, r3, #8
 8014fb8:	2b08      	cmp	r3, #8
 8014fba:	d12f      	bne.n	801501c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014fbc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014fc0:	9300      	str	r3, [sp, #0]
 8014fc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014fc4:	2200      	movs	r2, #0
 8014fc6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8014fca:	6878      	ldr	r0, [r7, #4]
 8014fcc:	f000 f88e 	bl	80150ec <UART_WaitOnFlagUntilTimeout>
 8014fd0:	4603      	mov	r3, r0
 8014fd2:	2b00      	cmp	r3, #0
 8014fd4:	d022      	beq.n	801501c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8014fd6:	687b      	ldr	r3, [r7, #4]
 8014fd8:	681b      	ldr	r3, [r3, #0]
 8014fda:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014fde:	e853 3f00 	ldrex	r3, [r3]
 8014fe2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014fe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014fe6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8014fea:	653b      	str	r3, [r7, #80]	@ 0x50
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	681b      	ldr	r3, [r3, #0]
 8014ff0:	461a      	mov	r2, r3
 8014ff2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014ff4:	647b      	str	r3, [r7, #68]	@ 0x44
 8014ff6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014ff8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014ffa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014ffc:	e841 2300 	strex	r3, r2, [r1]
 8015000:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8015002:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015004:	2b00      	cmp	r3, #0
 8015006:	d1e6      	bne.n	8014fd6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	2220      	movs	r2, #32
 801500c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	2200      	movs	r2, #0
 8015014:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015018:	2303      	movs	r3, #3
 801501a:	e063      	b.n	80150e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801501c:	687b      	ldr	r3, [r7, #4]
 801501e:	681b      	ldr	r3, [r3, #0]
 8015020:	681b      	ldr	r3, [r3, #0]
 8015022:	f003 0304 	and.w	r3, r3, #4
 8015026:	2b04      	cmp	r3, #4
 8015028:	d149      	bne.n	80150be <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801502a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801502e:	9300      	str	r3, [sp, #0]
 8015030:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015032:	2200      	movs	r2, #0
 8015034:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8015038:	6878      	ldr	r0, [r7, #4]
 801503a:	f000 f857 	bl	80150ec <UART_WaitOnFlagUntilTimeout>
 801503e:	4603      	mov	r3, r0
 8015040:	2b00      	cmp	r3, #0
 8015042:	d03c      	beq.n	80150be <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	681b      	ldr	r3, [r3, #0]
 8015048:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801504a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801504c:	e853 3f00 	ldrex	r3, [r3]
 8015050:	623b      	str	r3, [r7, #32]
   return(result);
 8015052:	6a3b      	ldr	r3, [r7, #32]
 8015054:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015058:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801505a:	687b      	ldr	r3, [r7, #4]
 801505c:	681b      	ldr	r3, [r3, #0]
 801505e:	461a      	mov	r2, r3
 8015060:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015062:	633b      	str	r3, [r7, #48]	@ 0x30
 8015064:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015066:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015068:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801506a:	e841 2300 	strex	r3, r2, [r1]
 801506e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8015070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015072:	2b00      	cmp	r3, #0
 8015074:	d1e6      	bne.n	8015044 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	681b      	ldr	r3, [r3, #0]
 801507a:	3308      	adds	r3, #8
 801507c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801507e:	693b      	ldr	r3, [r7, #16]
 8015080:	e853 3f00 	ldrex	r3, [r3]
 8015084:	60fb      	str	r3, [r7, #12]
   return(result);
 8015086:	68fb      	ldr	r3, [r7, #12]
 8015088:	f023 0301 	bic.w	r3, r3, #1
 801508c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	681b      	ldr	r3, [r3, #0]
 8015092:	3308      	adds	r3, #8
 8015094:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015096:	61fa      	str	r2, [r7, #28]
 8015098:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801509a:	69b9      	ldr	r1, [r7, #24]
 801509c:	69fa      	ldr	r2, [r7, #28]
 801509e:	e841 2300 	strex	r3, r2, [r1]
 80150a2:	617b      	str	r3, [r7, #20]
   return(result);
 80150a4:	697b      	ldr	r3, [r7, #20]
 80150a6:	2b00      	cmp	r3, #0
 80150a8:	d1e5      	bne.n	8015076 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80150aa:	687b      	ldr	r3, [r7, #4]
 80150ac:	2220      	movs	r2, #32
 80150ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	2200      	movs	r2, #0
 80150b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80150ba:	2303      	movs	r3, #3
 80150bc:	e012      	b.n	80150e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	2220      	movs	r2, #32
 80150c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	2220      	movs	r2, #32
 80150ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	2200      	movs	r2, #0
 80150d2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80150d4:	687b      	ldr	r3, [r7, #4]
 80150d6:	2200      	movs	r2, #0
 80150d8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80150da:	687b      	ldr	r3, [r7, #4]
 80150dc:	2200      	movs	r2, #0
 80150de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80150e2:	2300      	movs	r3, #0
}
 80150e4:	4618      	mov	r0, r3
 80150e6:	3758      	adds	r7, #88	@ 0x58
 80150e8:	46bd      	mov	sp, r7
 80150ea:	bd80      	pop	{r7, pc}

080150ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80150ec:	b580      	push	{r7, lr}
 80150ee:	b084      	sub	sp, #16
 80150f0:	af00      	add	r7, sp, #0
 80150f2:	60f8      	str	r0, [r7, #12]
 80150f4:	60b9      	str	r1, [r7, #8]
 80150f6:	603b      	str	r3, [r7, #0]
 80150f8:	4613      	mov	r3, r2
 80150fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80150fc:	e04f      	b.n	801519e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80150fe:	69bb      	ldr	r3, [r7, #24]
 8015100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015104:	d04b      	beq.n	801519e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8015106:	f7f2 fe8b 	bl	8007e20 <HAL_GetTick>
 801510a:	4602      	mov	r2, r0
 801510c:	683b      	ldr	r3, [r7, #0]
 801510e:	1ad3      	subs	r3, r2, r3
 8015110:	69ba      	ldr	r2, [r7, #24]
 8015112:	429a      	cmp	r2, r3
 8015114:	d302      	bcc.n	801511c <UART_WaitOnFlagUntilTimeout+0x30>
 8015116:	69bb      	ldr	r3, [r7, #24]
 8015118:	2b00      	cmp	r3, #0
 801511a:	d101      	bne.n	8015120 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801511c:	2303      	movs	r3, #3
 801511e:	e04e      	b.n	80151be <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8015120:	68fb      	ldr	r3, [r7, #12]
 8015122:	681b      	ldr	r3, [r3, #0]
 8015124:	681b      	ldr	r3, [r3, #0]
 8015126:	f003 0304 	and.w	r3, r3, #4
 801512a:	2b00      	cmp	r3, #0
 801512c:	d037      	beq.n	801519e <UART_WaitOnFlagUntilTimeout+0xb2>
 801512e:	68bb      	ldr	r3, [r7, #8]
 8015130:	2b80      	cmp	r3, #128	@ 0x80
 8015132:	d034      	beq.n	801519e <UART_WaitOnFlagUntilTimeout+0xb2>
 8015134:	68bb      	ldr	r3, [r7, #8]
 8015136:	2b40      	cmp	r3, #64	@ 0x40
 8015138:	d031      	beq.n	801519e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801513a:	68fb      	ldr	r3, [r7, #12]
 801513c:	681b      	ldr	r3, [r3, #0]
 801513e:	69db      	ldr	r3, [r3, #28]
 8015140:	f003 0308 	and.w	r3, r3, #8
 8015144:	2b08      	cmp	r3, #8
 8015146:	d110      	bne.n	801516a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8015148:	68fb      	ldr	r3, [r7, #12]
 801514a:	681b      	ldr	r3, [r3, #0]
 801514c:	2208      	movs	r2, #8
 801514e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8015150:	68f8      	ldr	r0, [r7, #12]
 8015152:	f000 f838 	bl	80151c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8015156:	68fb      	ldr	r3, [r7, #12]
 8015158:	2208      	movs	r2, #8
 801515a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801515e:	68fb      	ldr	r3, [r7, #12]
 8015160:	2200      	movs	r2, #0
 8015162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8015166:	2301      	movs	r3, #1
 8015168:	e029      	b.n	80151be <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801516a:	68fb      	ldr	r3, [r7, #12]
 801516c:	681b      	ldr	r3, [r3, #0]
 801516e:	69db      	ldr	r3, [r3, #28]
 8015170:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8015174:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8015178:	d111      	bne.n	801519e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801517a:	68fb      	ldr	r3, [r7, #12]
 801517c:	681b      	ldr	r3, [r3, #0]
 801517e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8015182:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8015184:	68f8      	ldr	r0, [r7, #12]
 8015186:	f000 f81e 	bl	80151c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801518a:	68fb      	ldr	r3, [r7, #12]
 801518c:	2220      	movs	r2, #32
 801518e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8015192:	68fb      	ldr	r3, [r7, #12]
 8015194:	2200      	movs	r2, #0
 8015196:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801519a:	2303      	movs	r3, #3
 801519c:	e00f      	b.n	80151be <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801519e:	68fb      	ldr	r3, [r7, #12]
 80151a0:	681b      	ldr	r3, [r3, #0]
 80151a2:	69da      	ldr	r2, [r3, #28]
 80151a4:	68bb      	ldr	r3, [r7, #8]
 80151a6:	4013      	ands	r3, r2
 80151a8:	68ba      	ldr	r2, [r7, #8]
 80151aa:	429a      	cmp	r2, r3
 80151ac:	bf0c      	ite	eq
 80151ae:	2301      	moveq	r3, #1
 80151b0:	2300      	movne	r3, #0
 80151b2:	b2db      	uxtb	r3, r3
 80151b4:	461a      	mov	r2, r3
 80151b6:	79fb      	ldrb	r3, [r7, #7]
 80151b8:	429a      	cmp	r2, r3
 80151ba:	d0a0      	beq.n	80150fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80151bc:	2300      	movs	r3, #0
}
 80151be:	4618      	mov	r0, r3
 80151c0:	3710      	adds	r7, #16
 80151c2:	46bd      	mov	sp, r7
 80151c4:	bd80      	pop	{r7, pc}

080151c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80151c6:	b480      	push	{r7}
 80151c8:	b095      	sub	sp, #84	@ 0x54
 80151ca:	af00      	add	r7, sp, #0
 80151cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80151ce:	687b      	ldr	r3, [r7, #4]
 80151d0:	681b      	ldr	r3, [r3, #0]
 80151d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80151d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80151d6:	e853 3f00 	ldrex	r3, [r3]
 80151da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80151dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80151e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	681b      	ldr	r3, [r3, #0]
 80151e8:	461a      	mov	r2, r3
 80151ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80151ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80151ee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80151f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80151f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80151f4:	e841 2300 	strex	r3, r2, [r1]
 80151f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80151fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80151fc:	2b00      	cmp	r3, #0
 80151fe:	d1e6      	bne.n	80151ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	681b      	ldr	r3, [r3, #0]
 8015204:	3308      	adds	r3, #8
 8015206:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015208:	6a3b      	ldr	r3, [r7, #32]
 801520a:	e853 3f00 	ldrex	r3, [r3]
 801520e:	61fb      	str	r3, [r7, #28]
   return(result);
 8015210:	69fb      	ldr	r3, [r7, #28]
 8015212:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8015216:	f023 0301 	bic.w	r3, r3, #1
 801521a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801521c:	687b      	ldr	r3, [r7, #4]
 801521e:	681b      	ldr	r3, [r3, #0]
 8015220:	3308      	adds	r3, #8
 8015222:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015224:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8015226:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015228:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801522a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801522c:	e841 2300 	strex	r3, r2, [r1]
 8015230:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8015232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015234:	2b00      	cmp	r3, #0
 8015236:	d1e3      	bne.n	8015200 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015238:	687b      	ldr	r3, [r7, #4]
 801523a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801523c:	2b01      	cmp	r3, #1
 801523e:	d118      	bne.n	8015272 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015240:	687b      	ldr	r3, [r7, #4]
 8015242:	681b      	ldr	r3, [r3, #0]
 8015244:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015246:	68fb      	ldr	r3, [r7, #12]
 8015248:	e853 3f00 	ldrex	r3, [r3]
 801524c:	60bb      	str	r3, [r7, #8]
   return(result);
 801524e:	68bb      	ldr	r3, [r7, #8]
 8015250:	f023 0310 	bic.w	r3, r3, #16
 8015254:	647b      	str	r3, [r7, #68]	@ 0x44
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	681b      	ldr	r3, [r3, #0]
 801525a:	461a      	mov	r2, r3
 801525c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801525e:	61bb      	str	r3, [r7, #24]
 8015260:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015262:	6979      	ldr	r1, [r7, #20]
 8015264:	69ba      	ldr	r2, [r7, #24]
 8015266:	e841 2300 	strex	r3, r2, [r1]
 801526a:	613b      	str	r3, [r7, #16]
   return(result);
 801526c:	693b      	ldr	r3, [r7, #16]
 801526e:	2b00      	cmp	r3, #0
 8015270:	d1e6      	bne.n	8015240 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8015272:	687b      	ldr	r3, [r7, #4]
 8015274:	2220      	movs	r2, #32
 8015276:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801527a:	687b      	ldr	r3, [r7, #4]
 801527c:	2200      	movs	r2, #0
 801527e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	2200      	movs	r2, #0
 8015284:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8015286:	bf00      	nop
 8015288:	3754      	adds	r7, #84	@ 0x54
 801528a:	46bd      	mov	sp, r7
 801528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015290:	4770      	bx	lr

08015292 <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
 8015292:	b480      	push	{r7}
 8015294:	b083      	sub	sp, #12
 8015296:	af00      	add	r7, sp, #0
 8015298:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	681b      	ldr	r3, [r3, #0]
 801529e:	f043 0201 	orr.w	r2, r3, #1
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	601a      	str	r2, [r3, #0]
}
 80152a6:	bf00      	nop
 80152a8:	370c      	adds	r7, #12
 80152aa:	46bd      	mov	sp, r7
 80152ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152b0:	4770      	bx	lr

080152b2 <LL_DLYB_Disable>:
  * @param  DLYBx DLYB Instance.
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Disable(DLYB_TypeDef *DLYBx)
{
 80152b2:	b480      	push	{r7}
 80152b4:	b083      	sub	sp, #12
 80152b6:	af00      	add	r7, sp, #0
 80152b8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(DLYBx->CR, DLYB_CR_DEN);
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	681b      	ldr	r3, [r3, #0]
 80152be:	f023 0201 	bic.w	r2, r3, #1
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	601a      	str	r2, [r3, #0]
}
 80152c6:	bf00      	nop
 80152c8:	370c      	adds	r7, #12
 80152ca:	46bd      	mov	sp, r7
 80152cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152d0:	4770      	bx	lr
	...

080152d4 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
 80152d4:	b580      	push	{r7, lr}
 80152d6:	b086      	sub	sp, #24
 80152d8:	af02      	add	r7, sp, #8
 80152da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80152dc:	2300      	movs	r3, #0
 80152de:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80152e0:	f7f2 fd9e 	bl	8007e20 <HAL_GetTick>
 80152e4:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d102      	bne.n	80152f2 <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80152ec:	2301      	movs	r3, #1
 80152ee:	73fb      	strb	r3, [r7, #15]
 80152f0:	e0bc      	b.n	801546c <HAL_XSPI_Init+0x198>
    assert_param(IS_XSPI_CLK_PRESCALER(hxspi->Init.ClockPrescaler));
    assert_param(IS_XSPI_SAMPLE_SHIFTING(hxspi->Init.SampleShifting));
    assert_param(IS_XSPI_DHQC(hxspi->Init.DelayHoldQuarterCycle));
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    if (IS_OSPI_ALL_INSTANCE(hxspi->Instance))
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	681b      	ldr	r3, [r3, #0]
 80152f6:	4a60      	ldr	r2, [pc, #384]	@ (8015478 <HAL_XSPI_Init+0x1a4>)
 80152f8:	4293      	cmp	r3, r2
    {
      assert_param(IS_XSPI_DLYB_BYPASS(hxspi->Init.DelayBlockBypass));
    }
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	2200      	movs	r2, #0
 80152fe:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
 8015300:	687b      	ldr	r3, [r7, #4]
 8015302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015304:	2b00      	cmp	r3, #0
 8015306:	f040 80b1 	bne.w	801546c <HAL_XSPI_Init+0x198>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
 801530a:	6878      	ldr	r0, [r7, #4]
 801530c:	f000 f8ba 	bl	8015484 <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8015310:	f241 3188 	movw	r1, #5000	@ 0x1388
 8015314:	6878      	ldr	r0, [r7, #4]
 8015316:	f000 fb76 	bl	8015a06 <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	681b      	ldr	r3, [r3, #0]
 801531e:	689a      	ldr	r2, [r3, #8]
 8015320:	4b56      	ldr	r3, [pc, #344]	@ (801547c <HAL_XSPI_Init+0x1a8>)
 8015322:	4013      	ands	r3, r2
 8015324:	687a      	ldr	r2, [r7, #4]
 8015326:	68d1      	ldr	r1, [r2, #12]
 8015328:	687a      	ldr	r2, [r7, #4]
 801532a:	6912      	ldr	r2, [r2, #16]
 801532c:	0412      	lsls	r2, r2, #16
 801532e:	4311      	orrs	r1, r2
 8015330:	687a      	ldr	r2, [r7, #4]
 8015332:	6952      	ldr	r2, [r2, #20]
 8015334:	3a01      	subs	r2, #1
 8015336:	0212      	lsls	r2, r2, #8
 8015338:	4311      	orrs	r1, r2
 801533a:	687a      	ldr	r2, [r7, #4]
 801533c:	69d2      	ldr	r2, [r2, #28]
 801533e:	4311      	orrs	r1, r2
 8015340:	687a      	ldr	r2, [r7, #4]
 8015342:	6812      	ldr	r2, [r2, #0]
 8015344:	430b      	orrs	r3, r1
 8015346:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure delay block bypass */
      if (IS_OSPI_ALL_INSTANCE(hxspi->Instance))
 8015348:	687b      	ldr	r3, [r7, #4]
 801534a:	681b      	ldr	r3, [r3, #0]
 801534c:	4a4a      	ldr	r2, [pc, #296]	@ (8015478 <HAL_XSPI_Init+0x1a4>)
 801534e:	4293      	cmp	r3, r2
 8015350:	d004      	beq.n	801535c <HAL_XSPI_Init+0x88>
 8015352:	687b      	ldr	r3, [r7, #4]
 8015354:	681b      	ldr	r3, [r3, #0]
 8015356:	4a4a      	ldr	r2, [pc, #296]	@ (8015480 <HAL_XSPI_Init+0x1ac>)
 8015358:	4293      	cmp	r3, r2
 801535a:	d10a      	bne.n	8015372 <HAL_XSPI_Init+0x9e>
      {
        MODIFY_REG(hxspi->Instance->DCR1, OCTOSPI_DCR1_DLYBYP, hxspi->Init.DelayBlockBypass);
 801535c:	687b      	ldr	r3, [r7, #4]
 801535e:	681b      	ldr	r3, [r3, #0]
 8015360:	689b      	ldr	r3, [r3, #8]
 8015362:	f023 0108 	bic.w	r1, r3, #8
 8015366:	687b      	ldr	r3, [r7, #4]
 8015368:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	681b      	ldr	r3, [r3, #0]
 801536e:	430a      	orrs	r2, r1
 8015370:	609a      	str	r2, [r3, #8]
      }

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	681b      	ldr	r3, [r3, #0]
 8015376:	68db      	ldr	r3, [r3, #12]
 8015378:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 801537c:	687b      	ldr	r3, [r7, #4]
 801537e:	6a1a      	ldr	r2, [r3, #32]
 8015380:	687b      	ldr	r3, [r7, #4]
 8015382:	681b      	ldr	r3, [r3, #0]
 8015384:	430a      	orrs	r2, r1
 8015386:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
 8015388:	687b      	ldr	r3, [r7, #4]
 801538a:	681b      	ldr	r3, [r3, #0]
 801538c:	691b      	ldr	r3, [r3, #16]
 801538e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8015392:	687b      	ldr	r3, [r7, #4]
 8015394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015396:	041a      	lsls	r2, r3, #16
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	681b      	ldr	r3, [r3, #0]
 801539c:	430a      	orrs	r2, r1
 801539e:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
 80153a0:	687b      	ldr	r3, [r7, #4]
 80153a2:	681b      	ldr	r3, [r3, #0]
 80153a4:	687a      	ldr	r2, [r7, #4]
 80153a6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80153a8:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
 80153aa:	687b      	ldr	r3, [r7, #4]
 80153ac:	681b      	ldr	r3, [r3, #0]
 80153ae:	681b      	ldr	r3, [r3, #0]
 80153b0:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	685b      	ldr	r3, [r3, #4]
 80153b8:	3b01      	subs	r3, #1
 80153ba:	021a      	lsls	r2, r3, #8
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	681b      	ldr	r3, [r3, #0]
 80153c0:	430a      	orrs	r2, r1
 80153c2:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 80153c4:	687b      	ldr	r3, [r7, #4]
 80153c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80153c8:	9300      	str	r3, [sp, #0]
 80153ca:	68bb      	ldr	r3, [r7, #8]
 80153cc:	2200      	movs	r2, #0
 80153ce:	2120      	movs	r1, #32
 80153d0:	6878      	ldr	r0, [r7, #4]
 80153d2:	f000 fba5 	bl	8015b20 <XSPI_WaitFlagStateUntilTimeout>
 80153d6:	4603      	mov	r3, r0
 80153d8:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80153da:	7bfb      	ldrb	r3, [r7, #15]
 80153dc:	2b00      	cmp	r3, #0
 80153de:	d145      	bne.n	801546c <HAL_XSPI_Init+0x198>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
 80153e0:	687b      	ldr	r3, [r7, #4]
 80153e2:	681b      	ldr	r3, [r3, #0]
 80153e4:	68db      	ldr	r3, [r3, #12]
 80153e6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80153ea:	687b      	ldr	r3, [r7, #4]
 80153ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80153ee:	687b      	ldr	r3, [r7, #4]
 80153f0:	681b      	ldr	r3, [r3, #0]
 80153f2:	430a      	orrs	r2, r1
 80153f4:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Memory mode */
        MODIFY_REG(hxspi->Instance->CR, XSPI_CR_DMM, hxspi->Init.MemoryMode);
 80153f6:	687b      	ldr	r3, [r7, #4]
 80153f8:	681b      	ldr	r3, [r3, #0]
 80153fa:	681b      	ldr	r3, [r3, #0]
 80153fc:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8015400:	687b      	ldr	r3, [r7, #4]
 8015402:	689a      	ldr	r2, [r3, #8]
 8015404:	687b      	ldr	r3, [r7, #4]
 8015406:	681b      	ldr	r3, [r3, #0]
 8015408:	430a      	orrs	r2, r1
 801540a:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT | XSPI_TCR_DHQC),
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	681b      	ldr	r3, [r3, #0]
 8015410:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8015414:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801541c:	687b      	ldr	r3, [r7, #4]
 801541e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015420:	431a      	orrs	r2, r3
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	681b      	ldr	r3, [r3, #0]
 8015426:	430a      	orrs	r2, r1
 8015428:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hxspi->Init.SampleShifting | hxspi->Init.DelayHoldQuarterCycle));

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	681b      	ldr	r3, [r3, #0]
 8015430:	681a      	ldr	r2, [r3, #0]
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	681b      	ldr	r3, [r3, #0]
 8015436:	f042 0201 	orr.w	r2, r2, #1
 801543a:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	699b      	ldr	r3, [r3, #24]
 8015440:	2b02      	cmp	r3, #2
 8015442:	d107      	bne.n	8015454 <HAL_XSPI_Init+0x180>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8015444:	687b      	ldr	r3, [r7, #4]
 8015446:	681b      	ldr	r3, [r3, #0]
 8015448:	689a      	ldr	r2, [r3, #8]
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	681b      	ldr	r3, [r3, #0]
 801544e:	f042 0202 	orr.w	r2, r2, #2
 8015452:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	68db      	ldr	r3, [r3, #12]
 8015458:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801545c:	d103      	bne.n	8015466 <HAL_XSPI_Init+0x192>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
 801545e:	687b      	ldr	r3, [r7, #4]
 8015460:	2201      	movs	r2, #1
 8015462:	651a      	str	r2, [r3, #80]	@ 0x50
 8015464:	e002      	b.n	801546c <HAL_XSPI_Init+0x198>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	2202      	movs	r2, #2
 801546a:	651a      	str	r2, [r3, #80]	@ 0x50
        }
      }
    }
  }
  return status;
 801546c:	7bfb      	ldrb	r3, [r7, #15]
}
 801546e:	4618      	mov	r0, r3
 8015470:	3710      	adds	r7, #16
 8015472:	46bd      	mov	sp, r7
 8015474:	bd80      	pop	{r7, pc}
 8015476:	bf00      	nop
 8015478:	47001400 	.word	0x47001400
 801547c:	f8e0c0fc 	.word	0xf8e0c0fc
 8015480:	57001400 	.word	0x57001400

08015484 <HAL_XSPI_MspInit>:
  * @brief  Initialize the XSPI MSP.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_MspInit(XSPI_HandleTypeDef *hxspi)
{
 8015484:	b480      	push	{r7}
 8015486:	b083      	sub	sp, #12
 8015488:	af00      	add	r7, sp, #0
 801548a:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_XSPI_MspInit can be implemented in the user file
   */
}
 801548c:	bf00      	nop
 801548e:	370c      	adds	r7, #12
 8015490:	46bd      	mov	sp, r7
 8015492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015496:	4770      	bx	lr

08015498 <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *const pCmd, uint32_t Timeout)
{
 8015498:	b580      	push	{r7, lr}
 801549a:	b08a      	sub	sp, #40	@ 0x28
 801549c:	af02      	add	r7, sp, #8
 801549e:	60f8      	str	r0, [r7, #12]
 80154a0:	60b9      	str	r1, [r7, #8]
 80154a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 80154a4:	f7f2 fcbc 	bl	8007e20 <HAL_GetTick>
 80154a8:	61b8      	str	r0, [r7, #24]
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
  }

  assert_param(IS_XSPI_DATA_MODE(pCmd->DataMode));

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 80154aa:	68bb      	ldr	r3, [r7, #8]
 80154ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80154ae:	2b00      	cmp	r3, #0

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));
  assert_param(IS_XSPI_SIOO_MODE(pCmd->SIOOMode));

  /* Check the state of the driver */
  state = hxspi->State;
 80154b0:	68fb      	ldr	r3, [r7, #12]
 80154b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80154b4:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
 80154b6:	697b      	ldr	r3, [r7, #20]
 80154b8:	2b02      	cmp	r3, #2
 80154ba:	d104      	bne.n	80154c6 <HAL_XSPI_Command+0x2e>
 80154bc:	68fb      	ldr	r3, [r7, #12]
 80154be:	68db      	ldr	r3, [r3, #12]
 80154c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80154c4:	d115      	bne.n	80154f2 <HAL_XSPI_Command+0x5a>
 80154c6:	697b      	ldr	r3, [r7, #20]
 80154c8:	2b14      	cmp	r3, #20
 80154ca:	d107      	bne.n	80154dc <HAL_XSPI_Command+0x44>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 80154cc:	68bb      	ldr	r3, [r7, #8]
 80154ce:	681b      	ldr	r3, [r3, #0]
 80154d0:	2b02      	cmp	r3, #2
 80154d2:	d00e      	beq.n	80154f2 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 80154d4:	68bb      	ldr	r3, [r7, #8]
 80154d6:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 80154d8:	2b03      	cmp	r3, #3
 80154da:	d00a      	beq.n	80154f2 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 80154dc:	697b      	ldr	r3, [r7, #20]
 80154de:	2b24      	cmp	r3, #36	@ 0x24
 80154e0:	d15e      	bne.n	80155a0 <HAL_XSPI_Command+0x108>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 80154e2:	68bb      	ldr	r3, [r7, #8]
 80154e4:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
 80154e6:	2b01      	cmp	r3, #1
 80154e8:	d003      	beq.n	80154f2 <HAL_XSPI_Command+0x5a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
 80154ea:	68bb      	ldr	r3, [r7, #8]
 80154ec:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 80154ee:	2b03      	cmp	r3, #3
 80154f0:	d156      	bne.n	80155a0 <HAL_XSPI_Command+0x108>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80154f2:	687b      	ldr	r3, [r7, #4]
 80154f4:	9300      	str	r3, [sp, #0]
 80154f6:	69bb      	ldr	r3, [r7, #24]
 80154f8:	2200      	movs	r2, #0
 80154fa:	2120      	movs	r1, #32
 80154fc:	68f8      	ldr	r0, [r7, #12]
 80154fe:	f000 fb0f 	bl	8015b20 <XSPI_WaitFlagStateUntilTimeout>
 8015502:	4603      	mov	r3, r0
 8015504:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8015506:	7ffb      	ldrb	r3, [r7, #31]
 8015508:	2b00      	cmp	r3, #0
 801550a:	d146      	bne.n	801559a <HAL_XSPI_Command+0x102>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 801550c:	68fb      	ldr	r3, [r7, #12]
 801550e:	2200      	movs	r2, #0
 8015510:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
 8015512:	68b9      	ldr	r1, [r7, #8]
 8015514:	68f8      	ldr	r0, [r7, #12]
 8015516:	f000 fb39 	bl	8015b8c <XSPI_ConfigCmd>
 801551a:	4603      	mov	r3, r0
 801551c:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 801551e:	7ffb      	ldrb	r3, [r7, #31]
 8015520:	2b00      	cmp	r3, #0
 8015522:	d143      	bne.n	80155ac <HAL_XSPI_Command+0x114>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
 8015524:	68bb      	ldr	r3, [r7, #8]
 8015526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015528:	2b00      	cmp	r3, #0
 801552a:	d10e      	bne.n	801554a <HAL_XSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until BUSY flag is reset to go back in idle state. */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 801552c:	687b      	ldr	r3, [r7, #4]
 801552e:	9300      	str	r3, [sp, #0]
 8015530:	69bb      	ldr	r3, [r7, #24]
 8015532:	2200      	movs	r2, #0
 8015534:	2120      	movs	r1, #32
 8015536:	68f8      	ldr	r0, [r7, #12]
 8015538:	f000 faf2 	bl	8015b20 <XSPI_WaitFlagStateUntilTimeout>
 801553c:	4603      	mov	r3, r0
 801553e:	77fb      	strb	r3, [r7, #31]

          /* Clear TC flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 8015540:	68fb      	ldr	r3, [r7, #12]
 8015542:	681b      	ldr	r3, [r3, #0]
 8015544:	2202      	movs	r2, #2
 8015546:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8015548:	e030      	b.n	80155ac <HAL_XSPI_Command+0x114>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 801554a:	68bb      	ldr	r3, [r7, #8]
 801554c:	681b      	ldr	r3, [r3, #0]
 801554e:	2b00      	cmp	r3, #0
 8015550:	d103      	bne.n	801555a <HAL_XSPI_Command+0xc2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 8015552:	68fb      	ldr	r3, [r7, #12]
 8015554:	2204      	movs	r2, #4
 8015556:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 8015558:	e028      	b.n	80155ac <HAL_XSPI_Command+0x114>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
 801555a:	68bb      	ldr	r3, [r7, #8]
 801555c:	681b      	ldr	r3, [r3, #0]
 801555e:	2b01      	cmp	r3, #1
 8015560:	d10b      	bne.n	801557a <HAL_XSPI_Command+0xe2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
 8015562:	68fb      	ldr	r3, [r7, #12]
 8015564:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015566:	2b24      	cmp	r3, #36	@ 0x24
 8015568:	d103      	bne.n	8015572 <HAL_XSPI_Command+0xda>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 801556a:	68fb      	ldr	r3, [r7, #12]
 801556c:	2204      	movs	r2, #4
 801556e:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 8015570:	e01c      	b.n	80155ac <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	2214      	movs	r2, #20
 8015576:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 8015578:	e018      	b.n	80155ac <HAL_XSPI_Command+0x114>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 801557a:	68bb      	ldr	r3, [r7, #8]
 801557c:	681b      	ldr	r3, [r3, #0]
 801557e:	2b02      	cmp	r3, #2
 8015580:	d114      	bne.n	80155ac <HAL_XSPI_Command+0x114>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015586:	2b14      	cmp	r3, #20
 8015588:	d103      	bne.n	8015592 <HAL_XSPI_Command+0xfa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 801558a:	68fb      	ldr	r3, [r7, #12]
 801558c:	2204      	movs	r2, #4
 801558e:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 8015590:	e00c      	b.n	80155ac <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
 8015592:	68fb      	ldr	r3, [r7, #12]
 8015594:	2224      	movs	r2, #36	@ 0x24
 8015596:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 8015598:	e008      	b.n	80155ac <HAL_XSPI_Command+0x114>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
 801559a:	2302      	movs	r3, #2
 801559c:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 801559e:	e005      	b.n	80155ac <HAL_XSPI_Command+0x114>
    }
  }
  else
  {
    status = HAL_ERROR;
 80155a0:	2301      	movs	r3, #1
 80155a2:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 80155a4:	68fb      	ldr	r3, [r7, #12]
 80155a6:	2210      	movs	r2, #16
 80155a8:	655a      	str	r2, [r3, #84]	@ 0x54
 80155aa:	e000      	b.n	80155ae <HAL_XSPI_Command+0x116>
    if (status == HAL_OK)
 80155ac:	bf00      	nop
  }

  return status;
 80155ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80155b0:	4618      	mov	r0, r3
 80155b2:	3720      	adds	r7, #32
 80155b4:	46bd      	mov	sp, r7
 80155b6:	bd80      	pop	{r7, pc}

080155b8 <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
 80155b8:	b580      	push	{r7, lr}
 80155ba:	b08a      	sub	sp, #40	@ 0x28
 80155bc:	af02      	add	r7, sp, #8
 80155be:	60f8      	str	r0, [r7, #12]
 80155c0:	60b9      	str	r1, [r7, #8]
 80155c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80155c4:	f7f2 fc2c 	bl	8007e20 <HAL_GetTick>
 80155c8:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 80155ca:	68fb      	ldr	r3, [r7, #12]
 80155cc:	681b      	ldr	r3, [r3, #0]
 80155ce:	3350      	adds	r3, #80	@ 0x50
 80155d0:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80155d2:	68bb      	ldr	r3, [r7, #8]
 80155d4:	2b00      	cmp	r3, #0
 80155d6:	d105      	bne.n	80155e4 <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 80155d8:	2301      	movs	r3, #1
 80155da:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 80155dc:	68fb      	ldr	r3, [r7, #12]
 80155de:	2208      	movs	r2, #8
 80155e0:	655a      	str	r2, [r3, #84]	@ 0x54
 80155e2:	e057      	b.n	8015694 <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 80155e4:	68fb      	ldr	r3, [r7, #12]
 80155e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80155e8:	2b04      	cmp	r3, #4
 80155ea:	d14e      	bne.n	801568a <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 80155ec:	68fb      	ldr	r3, [r7, #12]
 80155ee:	681b      	ldr	r3, [r3, #0]
 80155f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80155f2:	1c5a      	adds	r2, r3, #1
 80155f4:	68fb      	ldr	r3, [r7, #12]
 80155f6:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->XferSize  = hxspi->XferCount;
 80155f8:	68fb      	ldr	r3, [r7, #12]
 80155fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80155fc:	68fb      	ldr	r3, [r7, #12]
 80155fe:	641a      	str	r2, [r3, #64]	@ 0x40
      hxspi->pBuffPtr  = (uint8_t *)pData;
 8015600:	68fb      	ldr	r3, [r7, #12]
 8015602:	68ba      	ldr	r2, [r7, #8]
 8015604:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8015606:	68fb      	ldr	r3, [r7, #12]
 8015608:	681b      	ldr	r3, [r3, #0]
 801560a:	681a      	ldr	r2, [r3, #0]
 801560c:	68fb      	ldr	r3, [r7, #12]
 801560e:	681b      	ldr	r3, [r3, #0]
 8015610:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8015614:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
 8015616:	687b      	ldr	r3, [r7, #4]
 8015618:	9300      	str	r3, [sp, #0]
 801561a:	69bb      	ldr	r3, [r7, #24]
 801561c:	2201      	movs	r2, #1
 801561e:	2104      	movs	r1, #4
 8015620:	68f8      	ldr	r0, [r7, #12]
 8015622:	f000 fa7d 	bl	8015b20 <XSPI_WaitFlagStateUntilTimeout>
 8015626:	4603      	mov	r3, r0
 8015628:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 801562a:	7ffb      	ldrb	r3, [r7, #31]
 801562c:	2b00      	cmp	r3, #0
 801562e:	d113      	bne.n	8015658 <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
 8015630:	68fb      	ldr	r3, [r7, #12]
 8015632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015634:	781a      	ldrb	r2, [r3, #0]
 8015636:	697b      	ldr	r3, [r7, #20]
 8015638:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 801563a:	68fb      	ldr	r3, [r7, #12]
 801563c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801563e:	1c5a      	adds	r2, r3, #1
 8015640:	68fb      	ldr	r3, [r7, #12]
 8015642:	63da      	str	r2, [r3, #60]	@ 0x3c
        hxspi->XferCount--;
 8015644:	68fb      	ldr	r3, [r7, #12]
 8015646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015648:	1e5a      	subs	r2, r3, #1
 801564a:	68fb      	ldr	r3, [r7, #12]
 801564c:	645a      	str	r2, [r3, #68]	@ 0x44
      } while (hxspi->XferCount > 0U);
 801564e:	68fb      	ldr	r3, [r7, #12]
 8015650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015652:	2b00      	cmp	r3, #0
 8015654:	d1df      	bne.n	8015616 <HAL_XSPI_Transmit+0x5e>
 8015656:	e000      	b.n	801565a <HAL_XSPI_Transmit+0xa2>
          break;
 8015658:	bf00      	nop

      if (status == HAL_OK)
 801565a:	7ffb      	ldrb	r3, [r7, #31]
 801565c:	2b00      	cmp	r3, #0
 801565e:	d119      	bne.n	8015694 <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	9300      	str	r3, [sp, #0]
 8015664:	69bb      	ldr	r3, [r7, #24]
 8015666:	2201      	movs	r2, #1
 8015668:	2102      	movs	r1, #2
 801566a:	68f8      	ldr	r0, [r7, #12]
 801566c:	f000 fa58 	bl	8015b20 <XSPI_WaitFlagStateUntilTimeout>
 8015670:	4603      	mov	r3, r0
 8015672:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8015674:	7ffb      	ldrb	r3, [r7, #31]
 8015676:	2b00      	cmp	r3, #0
 8015678:	d10c      	bne.n	8015694 <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 801567a:	68fb      	ldr	r3, [r7, #12]
 801567c:	681b      	ldr	r3, [r3, #0]
 801567e:	2202      	movs	r2, #2
 8015680:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 8015682:	68fb      	ldr	r3, [r7, #12]
 8015684:	2202      	movs	r2, #2
 8015686:	651a      	str	r2, [r3, #80]	@ 0x50
 8015688:	e004      	b.n	8015694 <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 801568a:	2301      	movs	r3, #1
 801568c:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 801568e:	68fb      	ldr	r3, [r7, #12]
 8015690:	2210      	movs	r2, #16
 8015692:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  return status;
 8015694:	7ffb      	ldrb	r3, [r7, #31]
}
 8015696:	4618      	mov	r0, r3
 8015698:	3720      	adds	r7, #32
 801569a:	46bd      	mov	sp, r7
 801569c:	bd80      	pop	{r7, pc}

0801569e <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *const pData, uint32_t Timeout)
{
 801569e:	b580      	push	{r7, lr}
 80156a0:	b08c      	sub	sp, #48	@ 0x30
 80156a2:	af02      	add	r7, sp, #8
 80156a4:	60f8      	str	r0, [r7, #12]
 80156a6:	60b9      	str	r1, [r7, #8]
 80156a8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80156aa:	f7f2 fbb9 	bl	8007e20 <HAL_GetTick>
 80156ae:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 80156b0:	68fb      	ldr	r3, [r7, #12]
 80156b2:	681b      	ldr	r3, [r3, #0]
 80156b4:	3350      	adds	r3, #80	@ 0x50
 80156b6:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
 80156b8:	68fb      	ldr	r3, [r7, #12]
 80156ba:	681b      	ldr	r3, [r3, #0]
 80156bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80156be:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
 80156c0:	68fb      	ldr	r3, [r7, #12]
 80156c2:	681b      	ldr	r3, [r3, #0]
 80156c4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80156c8:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80156ca:	68bb      	ldr	r3, [r7, #8]
 80156cc:	2b00      	cmp	r3, #0
 80156ce:	d106      	bne.n	80156de <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 80156d0:	2301      	movs	r3, #1
 80156d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 80156d6:	68fb      	ldr	r3, [r7, #12]
 80156d8:	2208      	movs	r2, #8
 80156da:	655a      	str	r2, [r3, #84]	@ 0x54
 80156dc:	e07c      	b.n	80157d8 <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 80156de:	68fb      	ldr	r3, [r7, #12]
 80156e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80156e2:	2b04      	cmp	r3, #4
 80156e4:	d172      	bne.n	80157cc <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 80156e6:	68fb      	ldr	r3, [r7, #12]
 80156e8:	681b      	ldr	r3, [r3, #0]
 80156ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80156ec:	1c5a      	adds	r2, r3, #1
 80156ee:	68fb      	ldr	r3, [r7, #12]
 80156f0:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->XferSize  = hxspi->XferCount;
 80156f2:	68fb      	ldr	r3, [r7, #12]
 80156f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80156f6:	68fb      	ldr	r3, [r7, #12]
 80156f8:	641a      	str	r2, [r3, #64]	@ 0x40
      hxspi->pBuffPtr  = pData;
 80156fa:	68fb      	ldr	r3, [r7, #12]
 80156fc:	68ba      	ldr	r2, [r7, #8]
 80156fe:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8015700:	68fb      	ldr	r3, [r7, #12]
 8015702:	681b      	ldr	r3, [r3, #0]
 8015704:	681b      	ldr	r3, [r3, #0]
 8015706:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 801570a:	68fb      	ldr	r3, [r7, #12]
 801570c:	681b      	ldr	r3, [r3, #0]
 801570e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8015712:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 8015714:	68fb      	ldr	r3, [r7, #12]
 8015716:	68db      	ldr	r3, [r3, #12]
 8015718:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801571c:	d104      	bne.n	8015728 <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 801571e:	68fb      	ldr	r3, [r7, #12]
 8015720:	681b      	ldr	r3, [r3, #0]
 8015722:	69ba      	ldr	r2, [r7, #24]
 8015724:	649a      	str	r2, [r3, #72]	@ 0x48
 8015726:	e011      	b.n	801574c <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 8015728:	68fb      	ldr	r3, [r7, #12]
 801572a:	681b      	ldr	r3, [r3, #0]
 801572c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8015730:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8015734:	2b00      	cmp	r3, #0
 8015736:	d004      	beq.n	8015742 <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 8015738:	68fb      	ldr	r3, [r7, #12]
 801573a:	681b      	ldr	r3, [r3, #0]
 801573c:	69ba      	ldr	r2, [r7, #24]
 801573e:	649a      	str	r2, [r3, #72]	@ 0x48
 8015740:	e004      	b.n	801574c <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 8015742:	68fb      	ldr	r3, [r7, #12]
 8015744:	681b      	ldr	r3, [r3, #0]
 8015746:	697a      	ldr	r2, [r7, #20]
 8015748:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	9300      	str	r3, [sp, #0]
 8015750:	6a3b      	ldr	r3, [r7, #32]
 8015752:	2201      	movs	r2, #1
 8015754:	2106      	movs	r1, #6
 8015756:	68f8      	ldr	r0, [r7, #12]
 8015758:	f000 f9e2 	bl	8015b20 <XSPI_WaitFlagStateUntilTimeout>
 801575c:	4603      	mov	r3, r0
 801575e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 8015762:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015766:	2b00      	cmp	r3, #0
 8015768:	d114      	bne.n	8015794 <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
 801576a:	68fb      	ldr	r3, [r7, #12]
 801576c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801576e:	69fa      	ldr	r2, [r7, #28]
 8015770:	7812      	ldrb	r2, [r2, #0]
 8015772:	b2d2      	uxtb	r2, r2
 8015774:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 8015776:	68fb      	ldr	r3, [r7, #12]
 8015778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801577a:	1c5a      	adds	r2, r3, #1
 801577c:	68fb      	ldr	r3, [r7, #12]
 801577e:	63da      	str	r2, [r3, #60]	@ 0x3c
        hxspi->XferCount--;
 8015780:	68fb      	ldr	r3, [r7, #12]
 8015782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015784:	1e5a      	subs	r2, r3, #1
 8015786:	68fb      	ldr	r3, [r7, #12]
 8015788:	645a      	str	r2, [r3, #68]	@ 0x44
      } while (hxspi->XferCount > 0U);
 801578a:	68fb      	ldr	r3, [r7, #12]
 801578c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801578e:	2b00      	cmp	r3, #0
 8015790:	d1dc      	bne.n	801574c <HAL_XSPI_Receive+0xae>
 8015792:	e000      	b.n	8015796 <HAL_XSPI_Receive+0xf8>
          break;
 8015794:	bf00      	nop

      if (status == HAL_OK)
 8015796:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801579a:	2b00      	cmp	r3, #0
 801579c:	d11c      	bne.n	80157d8 <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 801579e:	687b      	ldr	r3, [r7, #4]
 80157a0:	9300      	str	r3, [sp, #0]
 80157a2:	6a3b      	ldr	r3, [r7, #32]
 80157a4:	2201      	movs	r2, #1
 80157a6:	2102      	movs	r1, #2
 80157a8:	68f8      	ldr	r0, [r7, #12]
 80157aa:	f000 f9b9 	bl	8015b20 <XSPI_WaitFlagStateUntilTimeout>
 80157ae:	4603      	mov	r3, r0
 80157b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 80157b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80157b8:	2b00      	cmp	r3, #0
 80157ba:	d10d      	bne.n	80157d8 <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80157bc:	68fb      	ldr	r3, [r7, #12]
 80157be:	681b      	ldr	r3, [r3, #0]
 80157c0:	2202      	movs	r2, #2
 80157c2:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 80157c4:	68fb      	ldr	r3, [r7, #12]
 80157c6:	2202      	movs	r2, #2
 80157c8:	651a      	str	r2, [r3, #80]	@ 0x50
 80157ca:	e005      	b.n	80157d8 <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80157cc:	2301      	movs	r3, #1
 80157ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 80157d2:	68fb      	ldr	r3, [r7, #12]
 80157d4:	2210      	movs	r2, #16
 80157d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  return status;
 80157d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80157dc:	4618      	mov	r0, r3
 80157de:	3728      	adds	r7, #40	@ 0x28
 80157e0:	46bd      	mov	sp, r7
 80157e2:	bd80      	pop	{r7, pc}

080157e4 <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, XSPI_AutoPollingTypeDef *const pCfg,
                                       uint32_t Timeout)
{
 80157e4:	b580      	push	{r7, lr}
 80157e6:	b08a      	sub	sp, #40	@ 0x28
 80157e8:	af02      	add	r7, sp, #8
 80157ea:	60f8      	str	r0, [r7, #12]
 80157ec:	60b9      	str	r1, [r7, #8]
 80157ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80157f0:	f7f2 fb16 	bl	8007e20 <HAL_GetTick>
 80157f4:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hxspi->Instance->AR;
 80157f6:	68fb      	ldr	r3, [r7, #12]
 80157f8:	681b      	ldr	r3, [r3, #0]
 80157fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80157fc:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hxspi->Instance->IR;
 80157fe:	68fb      	ldr	r3, [r7, #12]
 8015800:	681b      	ldr	r3, [r3, #0]
 8015802:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8015806:	613b      	str	r3, [r7, #16]
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
 8015808:	68fb      	ldr	r3, [r7, #12]
 801580a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801580c:	2b04      	cmp	r3, #4
 801580e:	d167      	bne.n	80158e0 <HAL_XSPI_AutoPolling+0xfc>
 8015810:	68bb      	ldr	r3, [r7, #8]
 8015812:	68db      	ldr	r3, [r3, #12]
 8015814:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8015818:	d162      	bne.n	80158e0 <HAL_XSPI_AutoPolling+0xfc>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 801581a:	687b      	ldr	r3, [r7, #4]
 801581c:	9300      	str	r3, [sp, #0]
 801581e:	69bb      	ldr	r3, [r7, #24]
 8015820:	2200      	movs	r2, #0
 8015822:	2120      	movs	r1, #32
 8015824:	68f8      	ldr	r0, [r7, #12]
 8015826:	f000 f97b 	bl	8015b20 <XSPI_WaitFlagStateUntilTimeout>
 801582a:	4603      	mov	r3, r0
 801582c:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 801582e:	7ffb      	ldrb	r3, [r7, #31]
 8015830:	2b00      	cmp	r3, #0
 8015832:	d152      	bne.n	80158da <HAL_XSPI_AutoPolling+0xf6>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
 8015834:	68fb      	ldr	r3, [r7, #12]
 8015836:	681b      	ldr	r3, [r3, #0]
 8015838:	68ba      	ldr	r2, [r7, #8]
 801583a:	6812      	ldr	r2, [r2, #0]
 801583c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
 8015840:	68fb      	ldr	r3, [r7, #12]
 8015842:	681b      	ldr	r3, [r3, #0]
 8015844:	68ba      	ldr	r2, [r7, #8]
 8015846:	6852      	ldr	r2, [r2, #4]
 8015848:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
 801584c:	68fb      	ldr	r3, [r7, #12]
 801584e:	681b      	ldr	r3, [r3, #0]
 8015850:	68ba      	ldr	r2, [r7, #8]
 8015852:	6912      	ldr	r2, [r2, #16]
 8015854:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
 8015858:	68fb      	ldr	r3, [r7, #12]
 801585a:	681b      	ldr	r3, [r3, #0]
 801585c:	681b      	ldr	r3, [r3, #0]
 801585e:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 8015862:	68bb      	ldr	r3, [r7, #8]
 8015864:	6899      	ldr	r1, [r3, #8]
 8015866:	68bb      	ldr	r3, [r7, #8]
 8015868:	68db      	ldr	r3, [r3, #12]
 801586a:	430b      	orrs	r3, r1
 801586c:	431a      	orrs	r2, r3
 801586e:	68fb      	ldr	r3, [r7, #12]
 8015870:	681b      	ldr	r3, [r3, #0]
 8015872:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8015876:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 8015878:	68fb      	ldr	r3, [r7, #12]
 801587a:	68db      	ldr	r3, [r3, #12]
 801587c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8015880:	d104      	bne.n	801588c <HAL_XSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 8015882:	68fb      	ldr	r3, [r7, #12]
 8015884:	681b      	ldr	r3, [r3, #0]
 8015886:	697a      	ldr	r2, [r7, #20]
 8015888:	649a      	str	r2, [r3, #72]	@ 0x48
 801588a:	e011      	b.n	80158b0 <HAL_XSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 801588c:	68fb      	ldr	r3, [r7, #12]
 801588e:	681b      	ldr	r3, [r3, #0]
 8015890:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8015894:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8015898:	2b00      	cmp	r3, #0
 801589a:	d004      	beq.n	80158a6 <HAL_XSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 801589c:	68fb      	ldr	r3, [r7, #12]
 801589e:	681b      	ldr	r3, [r3, #0]
 80158a0:	697a      	ldr	r2, [r7, #20]
 80158a2:	649a      	str	r2, [r3, #72]	@ 0x48
 80158a4:	e004      	b.n	80158b0 <HAL_XSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 80158a6:	68fb      	ldr	r3, [r7, #12]
 80158a8:	681b      	ldr	r3, [r3, #0]
 80158aa:	693a      	ldr	r2, [r7, #16]
 80158ac:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	9300      	str	r3, [sp, #0]
 80158b4:	69bb      	ldr	r3, [r7, #24]
 80158b6:	2201      	movs	r2, #1
 80158b8:	2108      	movs	r1, #8
 80158ba:	68f8      	ldr	r0, [r7, #12]
 80158bc:	f000 f930 	bl	8015b20 <XSPI_WaitFlagStateUntilTimeout>
 80158c0:	4603      	mov	r3, r0
 80158c2:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80158c4:	7ffb      	ldrb	r3, [r7, #31]
 80158c6:	2b00      	cmp	r3, #0
 80158c8:	d110      	bne.n	80158ec <HAL_XSPI_AutoPolling+0x108>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
 80158ca:	68fb      	ldr	r3, [r7, #12]
 80158cc:	681b      	ldr	r3, [r3, #0]
 80158ce:	2208      	movs	r2, #8
 80158d0:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
 80158d2:	68fb      	ldr	r3, [r7, #12]
 80158d4:	2202      	movs	r2, #2
 80158d6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 80158d8:	e008      	b.n	80158ec <HAL_XSPI_AutoPolling+0x108>
      }
    }
    else
    {
      status = HAL_BUSY;
 80158da:	2302      	movs	r3, #2
 80158dc:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 80158de:	e005      	b.n	80158ec <HAL_XSPI_AutoPolling+0x108>
    }
  }
  else
  {
    status = HAL_ERROR;
 80158e0:	2301      	movs	r3, #1
 80158e2:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 80158e4:	68fb      	ldr	r3, [r7, #12]
 80158e6:	2210      	movs	r2, #16
 80158e8:	655a      	str	r2, [r3, #84]	@ 0x54
 80158ea:	e000      	b.n	80158ee <HAL_XSPI_AutoPolling+0x10a>
    if (status == HAL_OK)
 80158ec:	bf00      	nop
  }

  return status;
 80158ee:	7ffb      	ldrb	r3, [r7, #31]
}
 80158f0:	4618      	mov	r0, r3
 80158f2:	3720      	adds	r7, #32
 80158f4:	46bd      	mov	sp, r7
 80158f6:	bd80      	pop	{r7, pc}

080158f8 <HAL_XSPI_Abort>:
  * @brief  Abort the current operation, return to the indirect mode.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Abort(XSPI_HandleTypeDef *hxspi)
{
 80158f8:	b580      	push	{r7, lr}
 80158fa:	b086      	sub	sp, #24
 80158fc:	af02      	add	r7, sp, #8
 80158fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8015900:	2300      	movs	r3, #0
 8015902:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8015904:	f7f2 fa8c 	bl	8007e20 <HAL_GetTick>
 8015908:	60b8      	str	r0, [r7, #8]

  /* Check if the state is not in reset state */
  if (hxspi->State != HAL_XSPI_STATE_RESET)
 801590a:	687b      	ldr	r3, [r7, #4]
 801590c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801590e:	2b00      	cmp	r3, #0
 8015910:	d06f      	beq.n	80159f2 <HAL_XSPI_Abort+0xfa>
  {
    /* Check if the DMA is enabled */
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
 8015912:	687b      	ldr	r3, [r7, #4]
 8015914:	681b      	ldr	r3, [r3, #0]
 8015916:	681b      	ldr	r3, [r3, #0]
 8015918:	f003 0304 	and.w	r3, r3, #4
 801591c:	2b00      	cmp	r3, #0
 801591e:	d021      	beq.n	8015964 <HAL_XSPI_Abort+0x6c>
    {
      /* Disable the DMA transfer on the XSPI side */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_DMAEN);
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	681b      	ldr	r3, [r3, #0]
 8015924:	681a      	ldr	r2, [r3, #0]
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	681b      	ldr	r3, [r3, #0]
 801592a:	f022 0204 	bic.w	r2, r2, #4
 801592e:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transmit on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmatx);
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8015934:	4618      	mov	r0, r3
 8015936:	f7f3 fb93 	bl	8009060 <HAL_DMA_Abort>
 801593a:	4603      	mov	r3, r0
 801593c:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 801593e:	7bfb      	ldrb	r3, [r7, #15]
 8015940:	2b00      	cmp	r3, #0
 8015942:	d002      	beq.n	801594a <HAL_XSPI_Abort+0x52>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 8015944:	687b      	ldr	r3, [r7, #4]
 8015946:	2204      	movs	r2, #4
 8015948:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Disable the DMA receive on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmarx);
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801594e:	4618      	mov	r0, r3
 8015950:	f7f3 fb86 	bl	8009060 <HAL_DMA_Abort>
 8015954:	4603      	mov	r3, r0
 8015956:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 8015958:	7bfb      	ldrb	r3, [r7, #15]
 801595a:	2b00      	cmp	r3, #0
 801595c:	d002      	beq.n	8015964 <HAL_XSPI_Abort+0x6c>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	2204      	movs	r2, #4
 8015962:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    if (HAL_XSPI_GET_FLAG(hxspi, HAL_XSPI_FLAG_BUSY) != RESET)
 8015964:	687b      	ldr	r3, [r7, #4]
 8015966:	681b      	ldr	r3, [r3, #0]
 8015968:	6a1b      	ldr	r3, [r3, #32]
 801596a:	f003 0320 	and.w	r3, r3, #32
 801596e:	2b00      	cmp	r3, #0
 8015970:	d033      	beq.n	80159da <HAL_XSPI_Abort+0xe2>
    {
      /* Perform an abort of the XSPI */
      SET_BIT(hxspi->Instance->CR, XSPI_CR_ABORT);
 8015972:	687b      	ldr	r3, [r7, #4]
 8015974:	681b      	ldr	r3, [r3, #0]
 8015976:	681a      	ldr	r2, [r3, #0]
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	681b      	ldr	r3, [r3, #0]
 801597c:	f042 0202 	orr.w	r2, r2, #2
 8015980:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, hxspi->Timeout);
 8015982:	687b      	ldr	r3, [r7, #4]
 8015984:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015986:	9300      	str	r3, [sp, #0]
 8015988:	68bb      	ldr	r3, [r7, #8]
 801598a:	2201      	movs	r2, #1
 801598c:	2102      	movs	r1, #2
 801598e:	6878      	ldr	r0, [r7, #4]
 8015990:	f000 f8c6 	bl	8015b20 <XSPI_WaitFlagStateUntilTimeout>
 8015994:	4603      	mov	r3, r0
 8015996:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8015998:	7bfb      	ldrb	r3, [r7, #15]
 801599a:	2b00      	cmp	r3, #0
 801599c:	d12e      	bne.n	80159fc <HAL_XSPI_Abort+0x104>
      {
        /* Clear transfer complete flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 801599e:	687b      	ldr	r3, [r7, #4]
 80159a0:	681b      	ldr	r3, [r3, #0]
 80159a2:	2202      	movs	r2, #2
 80159a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80159aa:	9300      	str	r3, [sp, #0]
 80159ac:	68bb      	ldr	r3, [r7, #8]
 80159ae:	2200      	movs	r2, #0
 80159b0:	2120      	movs	r1, #32
 80159b2:	6878      	ldr	r0, [r7, #4]
 80159b4:	f000 f8b4 	bl	8015b20 <XSPI_WaitFlagStateUntilTimeout>
 80159b8:	4603      	mov	r3, r0
 80159ba:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 80159bc:	7bfb      	ldrb	r3, [r7, #15]
 80159be:	2b00      	cmp	r3, #0
 80159c0:	d11c      	bne.n	80159fc <HAL_XSPI_Abort+0x104>
        {
          /* Return to indirect mode */
          CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 80159c2:	687b      	ldr	r3, [r7, #4]
 80159c4:	681b      	ldr	r3, [r3, #0]
 80159c6:	681a      	ldr	r2, [r3, #0]
 80159c8:	687b      	ldr	r3, [r7, #4]
 80159ca:	681b      	ldr	r3, [r3, #0]
 80159cc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80159d0:	601a      	str	r2, [r3, #0]

          hxspi->State = HAL_XSPI_STATE_READY;
 80159d2:	687b      	ldr	r3, [r7, #4]
 80159d4:	2202      	movs	r2, #2
 80159d6:	651a      	str	r2, [r3, #80]	@ 0x50
 80159d8:	e010      	b.n	80159fc <HAL_XSPI_Abort+0x104>
      }
    }
    else
    {
      /* Return to indirect mode */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 80159da:	687b      	ldr	r3, [r7, #4]
 80159dc:	681b      	ldr	r3, [r3, #0]
 80159de:	681a      	ldr	r2, [r3, #0]
 80159e0:	687b      	ldr	r3, [r7, #4]
 80159e2:	681b      	ldr	r3, [r3, #0]
 80159e4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80159e8:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
 80159ea:	687b      	ldr	r3, [r7, #4]
 80159ec:	2202      	movs	r2, #2
 80159ee:	651a      	str	r2, [r3, #80]	@ 0x50
 80159f0:	e004      	b.n	80159fc <HAL_XSPI_Abort+0x104>
    }
  }
  else
  {
    status = HAL_ERROR;
 80159f2:	2301      	movs	r3, #1
 80159f4:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 80159f6:	687b      	ldr	r3, [r7, #4]
 80159f8:	2210      	movs	r2, #16
 80159fa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  return status;
 80159fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80159fe:	4618      	mov	r0, r3
 8015a00:	3710      	adds	r7, #16
 8015a02:	46bd      	mov	sp, r7
 8015a04:	bd80      	pop	{r7, pc}

08015a06 <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
 8015a06:	b480      	push	{r7}
 8015a08:	b083      	sub	sp, #12
 8015a0a:	af00      	add	r7, sp, #0
 8015a0c:	6078      	str	r0, [r7, #4]
 8015a0e:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
 8015a10:	687b      	ldr	r3, [r7, #4]
 8015a12:	683a      	ldr	r2, [r7, #0]
 8015a14:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 8015a16:	2300      	movs	r3, #0
}
 8015a18:	4618      	mov	r0, r3
 8015a1a:	370c      	adds	r7, #12
 8015a1c:	46bd      	mov	sp, r7
 8015a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a22:	4770      	bx	lr

08015a24 <HAL_XSPI_DLYB_SetConfig>:
  * @param  hxspi   : XSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_XSPI_DLYB_SetConfig(XSPI_HandleTypeDef *hxspi, HAL_XSPI_DLYB_CfgTypeDef  *const pdlyb_cfg)
{
 8015a24:	b580      	push	{r7, lr}
 8015a26:	b084      	sub	sp, #16
 8015a28:	af00      	add	r7, sp, #0
 8015a2a:	6078      	str	r0, [r7, #4]
 8015a2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8015a2e:	2301      	movs	r3, #1
 8015a30:	73fb      	strb	r3, [r7, #15]

  /* Enable XSPI Free Running Clock (mandatory) */
  SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	681b      	ldr	r3, [r3, #0]
 8015a36:	689a      	ldr	r2, [r3, #8]
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	681b      	ldr	r3, [r3, #0]
 8015a3c:	f042 0202 	orr.w	r2, r2, #2
 8015a40:	609a      	str	r2, [r3, #8]

  /* Update XSPI state */
  hxspi->State = HAL_XSPI_STATE_BUSY_CMD;
 8015a42:	687b      	ldr	r3, [r7, #4]
 8015a44:	2208      	movs	r2, #8
 8015a46:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hxspi->Instance == OCTOSPI1)
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	681b      	ldr	r3, [r3, #0]
 8015a4c:	4a11      	ldr	r2, [pc, #68]	@ (8015a94 <HAL_XSPI_DLYB_SetConfig+0x70>)
 8015a4e:	4293      	cmp	r3, r2
 8015a50:	d109      	bne.n	8015a66 <HAL_XSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 8015a52:	4811      	ldr	r0, [pc, #68]	@ (8015a98 <HAL_XSPI_DLYB_SetConfig+0x74>)
 8015a54:	f7ff fc1d 	bl	8015292 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 8015a58:	6839      	ldr	r1, [r7, #0]
 8015a5a:	480f      	ldr	r0, [pc, #60]	@ (8015a98 <HAL_XSPI_DLYB_SetConfig+0x74>)
 8015a5c:	f000 fa3e 	bl	8015edc <LL_DLYB_SetDelay>
    status = HAL_OK;
 8015a60:	2300      	movs	r3, #0
 8015a62:	73fb      	strb	r3, [r7, #15]
 8015a64:	e005      	b.n	8015a72 <HAL_XSPI_DLYB_SetConfig+0x4e>
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
 8015a66:	687b      	ldr	r3, [r7, #4]
 8015a68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015a6a:	f043 0208 	orr.w	r2, r3, #8
 8015a6e:	687b      	ldr	r3, [r7, #4]
 8015a70:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Abort the current XSPI operation if exist */
  (void)HAL_XSPI_Abort(hxspi);
 8015a72:	6878      	ldr	r0, [r7, #4]
 8015a74:	f7ff ff40 	bl	80158f8 <HAL_XSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	681b      	ldr	r3, [r3, #0]
 8015a7c:	689a      	ldr	r2, [r3, #8]
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	681b      	ldr	r3, [r3, #0]
 8015a82:	f022 0202 	bic.w	r2, r2, #2
 8015a86:	609a      	str	r2, [r3, #8]

  return status;
 8015a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8015a8a:	4618      	mov	r0, r3
 8015a8c:	3710      	adds	r7, #16
 8015a8e:	46bd      	mov	sp, r7
 8015a90:	bd80      	pop	{r7, pc}
 8015a92:	bf00      	nop
 8015a94:	47001400 	.word	0x47001400
 8015a98:	4600f000 	.word	0x4600f000

08015a9c <HAL_XSPI_DLYB_GetClockPeriod>:
  * @param  hxspi   : XSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_XSPI_DLYB_GetClockPeriod(XSPI_HandleTypeDef *hxspi, HAL_XSPI_DLYB_CfgTypeDef  *const pdlyb_cfg)
{
 8015a9c:	b580      	push	{r7, lr}
 8015a9e:	b084      	sub	sp, #16
 8015aa0:	af00      	add	r7, sp, #0
 8015aa2:	6078      	str	r0, [r7, #4]
 8015aa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8015aa6:	2301      	movs	r3, #1
 8015aa8:	73fb      	strb	r3, [r7, #15]

  /* Enable XSPI Free Running Clock (mandatory) */
  SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8015aaa:	687b      	ldr	r3, [r7, #4]
 8015aac:	681b      	ldr	r3, [r3, #0]
 8015aae:	689a      	ldr	r2, [r3, #8]
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	681b      	ldr	r3, [r3, #0]
 8015ab4:	f042 0202 	orr.w	r2, r2, #2
 8015ab8:	609a      	str	r2, [r3, #8]

  /* Update XSPI state */
  hxspi->State = HAL_XSPI_STATE_BUSY_CMD;
 8015aba:	687b      	ldr	r3, [r7, #4]
 8015abc:	2208      	movs	r2, #8
 8015abe:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hxspi->Instance == OCTOSPI1)
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	681b      	ldr	r3, [r3, #0]
 8015ac4:	4a14      	ldr	r2, [pc, #80]	@ (8015b18 <HAL_XSPI_DLYB_GetClockPeriod+0x7c>)
 8015ac6:	4293      	cmp	r3, r2
 8015ac8:	d10f      	bne.n	8015aea <HAL_XSPI_DLYB_GetClockPeriod+0x4e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 8015aca:	4814      	ldr	r0, [pc, #80]	@ (8015b1c <HAL_XSPI_DLYB_GetClockPeriod+0x80>)
 8015acc:	f7ff fbe1 	bl	8015292 <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI1, pdlyb_cfg) == (uint32_t)SUCCESS)
 8015ad0:	6839      	ldr	r1, [r7, #0]
 8015ad2:	4812      	ldr	r0, [pc, #72]	@ (8015b1c <HAL_XSPI_DLYB_GetClockPeriod+0x80>)
 8015ad4:	f000 fa22 	bl	8015f1c <LL_DLYB_GetClockPeriod>
 8015ad8:	4603      	mov	r3, r0
 8015ada:	2b00      	cmp	r3, #0
 8015adc:	d101      	bne.n	8015ae2 <HAL_XSPI_DLYB_GetClockPeriod+0x46>
    {
      status = HAL_OK;
 8015ade:	2300      	movs	r3, #0
 8015ae0:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI1);
 8015ae2:	480e      	ldr	r0, [pc, #56]	@ (8015b1c <HAL_XSPI_DLYB_GetClockPeriod+0x80>)
 8015ae4:	f7ff fbe5 	bl	80152b2 <LL_DLYB_Disable>
 8015ae8:	e005      	b.n	8015af6 <HAL_XSPI_DLYB_GetClockPeriod+0x5a>
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
 8015aea:	687b      	ldr	r3, [r7, #4]
 8015aec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015aee:	f043 0208 	orr.w	r2, r3, #8
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Abort the current XSPI operation if exist */
  (void)HAL_XSPI_Abort(hxspi);
 8015af6:	6878      	ldr	r0, [r7, #4]
 8015af8:	f7ff fefe 	bl	80158f8 <HAL_XSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	681b      	ldr	r3, [r3, #0]
 8015b00:	689a      	ldr	r2, [r3, #8]
 8015b02:	687b      	ldr	r3, [r7, #4]
 8015b04:	681b      	ldr	r3, [r3, #0]
 8015b06:	f022 0202 	bic.w	r2, r2, #2
 8015b0a:	609a      	str	r2, [r3, #8]

  return status;
 8015b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8015b0e:	4618      	mov	r0, r3
 8015b10:	3710      	adds	r7, #16
 8015b12:	46bd      	mov	sp, r7
 8015b14:	bd80      	pop	{r7, pc}
 8015b16:	bf00      	nop
 8015b18:	47001400 	.word	0x47001400
 8015b1c:	4600f000 	.word	0x4600f000

08015b20 <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8015b20:	b580      	push	{r7, lr}
 8015b22:	b084      	sub	sp, #16
 8015b24:	af00      	add	r7, sp, #0
 8015b26:	60f8      	str	r0, [r7, #12]
 8015b28:	60b9      	str	r1, [r7, #8]
 8015b2a:	603b      	str	r3, [r7, #0]
 8015b2c:	4613      	mov	r3, r2
 8015b2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 8015b30:	e019      	b.n	8015b66 <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8015b32:	69bb      	ldr	r3, [r7, #24]
 8015b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015b38:	d015      	beq.n	8015b66 <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8015b3a:	f7f2 f971 	bl	8007e20 <HAL_GetTick>
 8015b3e:	4602      	mov	r2, r0
 8015b40:	683b      	ldr	r3, [r7, #0]
 8015b42:	1ad3      	subs	r3, r2, r3
 8015b44:	69ba      	ldr	r2, [r7, #24]
 8015b46:	429a      	cmp	r2, r3
 8015b48:	d302      	bcc.n	8015b50 <XSPI_WaitFlagStateUntilTimeout+0x30>
 8015b4a:	69bb      	ldr	r3, [r7, #24]
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	d10a      	bne.n	8015b66 <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
 8015b50:	68fb      	ldr	r3, [r7, #12]
 8015b52:	2202      	movs	r2, #2
 8015b54:	651a      	str	r2, [r3, #80]	@ 0x50
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
 8015b56:	68fb      	ldr	r3, [r7, #12]
 8015b58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015b5a:	f043 0201 	orr.w	r2, r3, #1
 8015b5e:	68fb      	ldr	r3, [r7, #12]
 8015b60:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_TIMEOUT;
 8015b62:	2303      	movs	r3, #3
 8015b64:	e00e      	b.n	8015b84 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 8015b66:	68fb      	ldr	r3, [r7, #12]
 8015b68:	681b      	ldr	r3, [r3, #0]
 8015b6a:	6a1a      	ldr	r2, [r3, #32]
 8015b6c:	68bb      	ldr	r3, [r7, #8]
 8015b6e:	4013      	ands	r3, r2
 8015b70:	2b00      	cmp	r3, #0
 8015b72:	bf14      	ite	ne
 8015b74:	2301      	movne	r3, #1
 8015b76:	2300      	moveq	r3, #0
 8015b78:	b2db      	uxtb	r3, r3
 8015b7a:	461a      	mov	r2, r3
 8015b7c:	79fb      	ldrb	r3, [r7, #7]
 8015b7e:	429a      	cmp	r2, r3
 8015b80:	d1d7      	bne.n	8015b32 <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8015b82:	2300      	movs	r3, #0
}
 8015b84:	4618      	mov	r0, r3
 8015b86:	3710      	adds	r7, #16
 8015b88:	46bd      	mov	sp, r7
 8015b8a:	bd80      	pop	{r7, pc}

08015b8c <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *pCmd)
{
 8015b8c:	b480      	push	{r7}
 8015b8e:	b089      	sub	sp, #36	@ 0x24
 8015b90:	af00      	add	r7, sp, #0
 8015b92:	6078      	str	r0, [r7, #4]
 8015b94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8015b96:	2300      	movs	r3, #0
 8015b98:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
 8015b9a:	687b      	ldr	r3, [r7, #4]
 8015b9c:	681b      	ldr	r3, [r3, #0]
 8015b9e:	681a      	ldr	r2, [r3, #0]
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	681b      	ldr	r3, [r3, #0]
 8015ba4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8015ba8:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
 8015baa:	687b      	ldr	r3, [r7, #4]
 8015bac:	689b      	ldr	r3, [r3, #8]
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d10a      	bne.n	8015bc8 <XSPI_ConfigCmd+0x3c>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	681b      	ldr	r3, [r3, #0]
 8015bb6:	681b      	ldr	r3, [r3, #0]
 8015bb8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8015bbc:	683b      	ldr	r3, [r7, #0]
 8015bbe:	685a      	ldr	r2, [r3, #4]
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	681b      	ldr	r3, [r3, #0]
 8015bc4:	430a      	orrs	r2, r1
 8015bc6:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 8015bc8:	683b      	ldr	r3, [r7, #0]
 8015bca:	681b      	ldr	r3, [r3, #0]
 8015bcc:	2b02      	cmp	r3, #2
 8015bce:	d114      	bne.n	8015bfa <XSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	681b      	ldr	r3, [r3, #0]
 8015bd4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8015bd8:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
 8015bda:	687b      	ldr	r3, [r7, #4]
 8015bdc:	681b      	ldr	r3, [r3, #0]
 8015bde:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8015be2:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
 8015be4:	687b      	ldr	r3, [r7, #4]
 8015be6:	681b      	ldr	r3, [r3, #0]
 8015be8:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8015bec:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
 8015bee:	687b      	ldr	r3, [r7, #4]
 8015bf0:	681b      	ldr	r3, [r3, #0]
 8015bf2:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8015bf6:	60fb      	str	r3, [r7, #12]
 8015bf8:	e02c      	b.n	8015c54 <XSPI_ConfigCmd+0xc8>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
 8015bfa:	683b      	ldr	r3, [r7, #0]
 8015bfc:	681b      	ldr	r3, [r3, #0]
 8015bfe:	2b03      	cmp	r3, #3
 8015c00:	d114      	bne.n	8015c2c <XSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
 8015c02:	687b      	ldr	r3, [r7, #4]
 8015c04:	681b      	ldr	r3, [r3, #0]
 8015c06:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8015c0a:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
 8015c0c:	687b      	ldr	r3, [r7, #4]
 8015c0e:	681b      	ldr	r3, [r3, #0]
 8015c10:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8015c14:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
 8015c16:	687b      	ldr	r3, [r7, #4]
 8015c18:	681b      	ldr	r3, [r3, #0]
 8015c1a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8015c1e:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
 8015c20:	687b      	ldr	r3, [r7, #4]
 8015c22:	681b      	ldr	r3, [r3, #0]
 8015c24:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8015c28:	60fb      	str	r3, [r7, #12]
 8015c2a:	e013      	b.n	8015c54 <XSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
 8015c2c:	687b      	ldr	r3, [r7, #4]
 8015c2e:	681b      	ldr	r3, [r3, #0]
 8015c30:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8015c34:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	681b      	ldr	r3, [r3, #0]
 8015c3a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8015c3e:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
 8015c40:	687b      	ldr	r3, [r7, #4]
 8015c42:	681b      	ldr	r3, [r3, #0]
 8015c44:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8015c48:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
 8015c4a:	687b      	ldr	r3, [r7, #4]
 8015c4c:	681b      	ldr	r3, [r3, #0]
 8015c4e:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8015c52:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (pCmd->DQSMode | pCmd->SIOOMode);
 8015c54:	683b      	ldr	r3, [r7, #0]
 8015c56:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8015c58:	683b      	ldr	r3, [r7, #0]
 8015c5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015c5c:	431a      	orrs	r2, r3
 8015c5e:	69bb      	ldr	r3, [r7, #24]
 8015c60:	601a      	str	r2, [r3, #0]

  /* Workaround for Erratasheet: Memory-mapped write error response when DQS output is disabled */
  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 8015c62:	683b      	ldr	r3, [r7, #0]
 8015c64:	681b      	ldr	r3, [r3, #0]
 8015c66:	2b02      	cmp	r3, #2
 8015c68:	d105      	bne.n	8015c76 <XSPI_ConfigCmd+0xea>
  {
    /* When doing memory-mapped writes, set the DQSE bit of the OCTOSPI_WCCR register,
       even for memories that have no DQS pin. */
    SET_BIT((*ccr_reg), XSPI_CCR_DQSE);
 8015c6a:	69bb      	ldr	r3, [r7, #24]
 8015c6c:	681b      	ldr	r3, [r3, #0]
 8015c6e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8015c72:	69bb      	ldr	r3, [r7, #24]
 8015c74:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
 8015c76:	683b      	ldr	r3, [r7, #0]
 8015c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c7a:	2b00      	cmp	r3, #0
 8015c7c:	d012      	beq.n	8015ca4 <XSPI_ConfigCmd+0x118>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
 8015c7e:	683b      	ldr	r3, [r7, #0]
 8015c80:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015c82:	68fb      	ldr	r3, [r7, #12]
 8015c84:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
 8015c86:	69bb      	ldr	r3, [r7, #24]
 8015c88:	681b      	ldr	r3, [r3, #0]
 8015c8a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8015c8e:	683b      	ldr	r3, [r7, #0]
 8015c90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8015c92:	683b      	ldr	r3, [r7, #0]
 8015c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015c96:	4319      	orrs	r1, r3
 8015c98:	683b      	ldr	r3, [r7, #0]
 8015c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015c9c:	430b      	orrs	r3, r1
 8015c9e:	431a      	orrs	r2, r3
 8015ca0:	69bb      	ldr	r3, [r7, #24]
 8015ca2:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
 8015ca4:	697b      	ldr	r3, [r7, #20]
 8015ca6:	681b      	ldr	r3, [r3, #0]
 8015ca8:	f023 021f 	bic.w	r2, r3, #31
 8015cac:	683b      	ldr	r3, [r7, #0]
 8015cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015cb0:	431a      	orrs	r2, r3
 8015cb2:	697b      	ldr	r3, [r7, #20]
 8015cb4:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8015cb6:	683b      	ldr	r3, [r7, #0]
 8015cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015cba:	2b00      	cmp	r3, #0
 8015cbc:	d009      	beq.n	8015cd2 <XSPI_ConfigCmd+0x146>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 8015cbe:	683b      	ldr	r3, [r7, #0]
 8015cc0:	681b      	ldr	r3, [r3, #0]
 8015cc2:	2b00      	cmp	r3, #0
 8015cc4:	d105      	bne.n	8015cd2 <XSPI_ConfigCmd+0x146>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
 8015cc6:	683b      	ldr	r3, [r7, #0]
 8015cc8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	681b      	ldr	r3, [r3, #0]
 8015cce:	3a01      	subs	r2, #1
 8015cd0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8015cd2:	683b      	ldr	r3, [r7, #0]
 8015cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	d01e      	beq.n	8015d18 <XSPI_ConfigCmd+0x18c>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
 8015cda:	683b      	ldr	r3, [r7, #0]
 8015cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015cde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8015ce2:	d10a      	bne.n	8015cfa <XSPI_ConfigCmd+0x16e>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	681b      	ldr	r3, [r3, #0]
 8015ce8:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8015cec:	687b      	ldr	r3, [r7, #4]
 8015cee:	681b      	ldr	r3, [r3, #0]
 8015cf0:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8015cf4:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 8015cf8:	e00e      	b.n	8015d18 <XSPI_ConfigCmd+0x18c>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015d02:	d109      	bne.n	8015d18 <XSPI_ConfigCmd+0x18c>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	681b      	ldr	r3, [r3, #0]
 8015d08:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8015d0c:	687b      	ldr	r3, [r7, #4]
 8015d0e:	681b      	ldr	r3, [r3, #0]
 8015d10:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8015d14:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
 8015d18:	683b      	ldr	r3, [r7, #0]
 8015d1a:	68db      	ldr	r3, [r3, #12]
 8015d1c:	2b00      	cmp	r3, #0
 8015d1e:	f000 8099 	beq.w	8015e54 <XSPI_ConfigCmd+0x2c8>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8015d22:	683b      	ldr	r3, [r7, #0]
 8015d24:	69db      	ldr	r3, [r3, #28]
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	d055      	beq.n	8015dd6 <XSPI_ConfigCmd+0x24a>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8015d2a:	683b      	ldr	r3, [r7, #0]
 8015d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d01e      	beq.n	8015d70 <XSPI_ConfigCmd+0x1e4>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8015d32:	69bb      	ldr	r3, [r7, #24]
 8015d34:	681a      	ldr	r2, [r3, #0]
 8015d36:	4b68      	ldr	r3, [pc, #416]	@ (8015ed8 <XSPI_ConfigCmd+0x34c>)
 8015d38:	4013      	ands	r3, r2
 8015d3a:	683a      	ldr	r2, [r7, #0]
 8015d3c:	68d1      	ldr	r1, [r2, #12]
 8015d3e:	683a      	ldr	r2, [r7, #0]
 8015d40:	6952      	ldr	r2, [r2, #20]
 8015d42:	4311      	orrs	r1, r2
 8015d44:	683a      	ldr	r2, [r7, #0]
 8015d46:	6912      	ldr	r2, [r2, #16]
 8015d48:	4311      	orrs	r1, r2
 8015d4a:	683a      	ldr	r2, [r7, #0]
 8015d4c:	69d2      	ldr	r2, [r2, #28]
 8015d4e:	4311      	orrs	r1, r2
 8015d50:	683a      	ldr	r2, [r7, #0]
 8015d52:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8015d54:	4311      	orrs	r1, r2
 8015d56:	683a      	ldr	r2, [r7, #0]
 8015d58:	6a12      	ldr	r2, [r2, #32]
 8015d5a:	4311      	orrs	r1, r2
 8015d5c:	683a      	ldr	r2, [r7, #0]
 8015d5e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8015d60:	4311      	orrs	r1, r2
 8015d62:	683a      	ldr	r2, [r7, #0]
 8015d64:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8015d66:	430a      	orrs	r2, r1
 8015d68:	431a      	orrs	r2, r3
 8015d6a:	69bb      	ldr	r3, [r7, #24]
 8015d6c:	601a      	str	r2, [r3, #0]
 8015d6e:	e028      	b.n	8015dc2 <XSPI_ConfigCmd+0x236>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8015d70:	69bb      	ldr	r3, [r7, #24]
 8015d72:	681b      	ldr	r3, [r3, #0]
 8015d74:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8015d78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8015d7c:	683a      	ldr	r2, [r7, #0]
 8015d7e:	68d1      	ldr	r1, [r2, #12]
 8015d80:	683a      	ldr	r2, [r7, #0]
 8015d82:	6952      	ldr	r2, [r2, #20]
 8015d84:	4311      	orrs	r1, r2
 8015d86:	683a      	ldr	r2, [r7, #0]
 8015d88:	6912      	ldr	r2, [r2, #16]
 8015d8a:	4311      	orrs	r1, r2
 8015d8c:	683a      	ldr	r2, [r7, #0]
 8015d8e:	69d2      	ldr	r2, [r2, #28]
 8015d90:	4311      	orrs	r1, r2
 8015d92:	683a      	ldr	r2, [r7, #0]
 8015d94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8015d96:	4311      	orrs	r1, r2
 8015d98:	683a      	ldr	r2, [r7, #0]
 8015d9a:	6a12      	ldr	r2, [r2, #32]
 8015d9c:	430a      	orrs	r2, r1
 8015d9e:	431a      	orrs	r2, r3
 8015da0:	69bb      	ldr	r3, [r7, #24]
 8015da2:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8015da4:	687b      	ldr	r3, [r7, #4]
 8015da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015da8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015dac:	d109      	bne.n	8015dc2 <XSPI_ConfigCmd+0x236>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
 8015dae:	683b      	ldr	r3, [r7, #0]
 8015db0:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8015db2:	2b08      	cmp	r3, #8
 8015db4:	d105      	bne.n	8015dc2 <XSPI_ConfigCmd+0x236>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
 8015db6:	69bb      	ldr	r3, [r7, #24]
 8015db8:	681b      	ldr	r3, [r3, #0]
 8015dba:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8015dbe:	69bb      	ldr	r3, [r7, #24]
 8015dc0:	601a      	str	r2, [r3, #0]
        }
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 8015dc2:	683b      	ldr	r3, [r7, #0]
 8015dc4:	689a      	ldr	r2, [r3, #8]
 8015dc6:	693b      	ldr	r3, [r7, #16]
 8015dc8:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
 8015dca:	687b      	ldr	r3, [r7, #4]
 8015dcc:	681b      	ldr	r3, [r3, #0]
 8015dce:	683a      	ldr	r2, [r7, #0]
 8015dd0:	6992      	ldr	r2, [r2, #24]
 8015dd2:	649a      	str	r2, [r3, #72]	@ 0x48
 8015dd4:	e078      	b.n	8015ec8 <XSPI_ConfigCmd+0x33c>
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8015dd6:	683b      	ldr	r3, [r7, #0]
 8015dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015dda:	2b00      	cmp	r3, #0
 8015ddc:	d017      	beq.n	8015e0e <XSPI_ConfigCmd+0x282>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
 8015dde:	69bb      	ldr	r3, [r7, #24]
 8015de0:	681b      	ldr	r3, [r3, #0]
 8015de2:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8015de6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8015dea:	683a      	ldr	r2, [r7, #0]
 8015dec:	68d1      	ldr	r1, [r2, #12]
 8015dee:	683a      	ldr	r2, [r7, #0]
 8015df0:	6952      	ldr	r2, [r2, #20]
 8015df2:	4311      	orrs	r1, r2
 8015df4:	683a      	ldr	r2, [r7, #0]
 8015df6:	6912      	ldr	r2, [r2, #16]
 8015df8:	4311      	orrs	r1, r2
 8015dfa:	683a      	ldr	r2, [r7, #0]
 8015dfc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8015dfe:	4311      	orrs	r1, r2
 8015e00:	683a      	ldr	r2, [r7, #0]
 8015e02:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8015e04:	430a      	orrs	r2, r1
 8015e06:	431a      	orrs	r2, r3
 8015e08:	69bb      	ldr	r3, [r7, #24]
 8015e0a:	601a      	str	r2, [r3, #0]
 8015e0c:	e01d      	b.n	8015e4a <XSPI_ConfigCmd+0x2be>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
 8015e0e:	69bb      	ldr	r3, [r7, #24]
 8015e10:	681b      	ldr	r3, [r3, #0]
 8015e12:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8015e16:	683b      	ldr	r3, [r7, #0]
 8015e18:	68d9      	ldr	r1, [r3, #12]
 8015e1a:	683b      	ldr	r3, [r7, #0]
 8015e1c:	695b      	ldr	r3, [r3, #20]
 8015e1e:	4319      	orrs	r1, r3
 8015e20:	683b      	ldr	r3, [r7, #0]
 8015e22:	691b      	ldr	r3, [r3, #16]
 8015e24:	430b      	orrs	r3, r1
 8015e26:	431a      	orrs	r2, r3
 8015e28:	69bb      	ldr	r3, [r7, #24]
 8015e2a:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015e30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015e34:	d109      	bne.n	8015e4a <XSPI_ConfigCmd+0x2be>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
 8015e36:	683b      	ldr	r3, [r7, #0]
 8015e38:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8015e3a:	2b08      	cmp	r3, #8
 8015e3c:	d105      	bne.n	8015e4a <XSPI_ConfigCmd+0x2be>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
 8015e3e:	69bb      	ldr	r3, [r7, #24]
 8015e40:	681b      	ldr	r3, [r3, #0]
 8015e42:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8015e46:	69bb      	ldr	r3, [r7, #24]
 8015e48:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 8015e4a:	683b      	ldr	r3, [r7, #0]
 8015e4c:	689a      	ldr	r2, [r3, #8]
 8015e4e:	693b      	ldr	r3, [r7, #16]
 8015e50:	601a      	str	r2, [r3, #0]
 8015e52:	e039      	b.n	8015ec8 <XSPI_ConfigCmd+0x33c>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8015e54:	683b      	ldr	r3, [r7, #0]
 8015e56:	69db      	ldr	r3, [r3, #28]
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d030      	beq.n	8015ebe <XSPI_ConfigCmd+0x332>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8015e5c:	683b      	ldr	r3, [r7, #0]
 8015e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015e60:	2b00      	cmp	r3, #0
 8015e62:	d017      	beq.n	8015e94 <XSPI_ConfigCmd+0x308>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
 8015e64:	69bb      	ldr	r3, [r7, #24]
 8015e66:	681b      	ldr	r3, [r3, #0]
 8015e68:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8015e6c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8015e70:	683a      	ldr	r2, [r7, #0]
 8015e72:	69d1      	ldr	r1, [r2, #28]
 8015e74:	683a      	ldr	r2, [r7, #0]
 8015e76:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8015e78:	4311      	orrs	r1, r2
 8015e7a:	683a      	ldr	r2, [r7, #0]
 8015e7c:	6a12      	ldr	r2, [r2, #32]
 8015e7e:	4311      	orrs	r1, r2
 8015e80:	683a      	ldr	r2, [r7, #0]
 8015e82:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8015e84:	4311      	orrs	r1, r2
 8015e86:	683a      	ldr	r2, [r7, #0]
 8015e88:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8015e8a:	430a      	orrs	r2, r1
 8015e8c:	431a      	orrs	r2, r3
 8015e8e:	69bb      	ldr	r3, [r7, #24]
 8015e90:	601a      	str	r2, [r3, #0]
 8015e92:	e00e      	b.n	8015eb2 <XSPI_ConfigCmd+0x326>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
 8015e94:	69bb      	ldr	r3, [r7, #24]
 8015e96:	681b      	ldr	r3, [r3, #0]
 8015e98:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8015e9c:	683b      	ldr	r3, [r7, #0]
 8015e9e:	69d9      	ldr	r1, [r3, #28]
 8015ea0:	683b      	ldr	r3, [r7, #0]
 8015ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015ea4:	4319      	orrs	r1, r3
 8015ea6:	683b      	ldr	r3, [r7, #0]
 8015ea8:	6a1b      	ldr	r3, [r3, #32]
 8015eaa:	430b      	orrs	r3, r1
 8015eac:	431a      	orrs	r2, r3
 8015eae:	69bb      	ldr	r3, [r7, #24]
 8015eb0:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
 8015eb2:	687b      	ldr	r3, [r7, #4]
 8015eb4:	681b      	ldr	r3, [r3, #0]
 8015eb6:	683a      	ldr	r2, [r7, #0]
 8015eb8:	6992      	ldr	r2, [r2, #24]
 8015eba:	649a      	str	r2, [r3, #72]	@ 0x48
 8015ebc:	e004      	b.n	8015ec8 <XSPI_ConfigCmd+0x33c>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8015ebe:	2301      	movs	r3, #1
 8015ec0:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8015ec2:	687b      	ldr	r3, [r7, #4]
 8015ec4:	2208      	movs	r2, #8
 8015ec6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  return status;
 8015ec8:	7ffb      	ldrb	r3, [r7, #31]
}
 8015eca:	4618      	mov	r0, r3
 8015ecc:	3724      	adds	r7, #36	@ 0x24
 8015ece:	46bd      	mov	sp, r7
 8015ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ed4:	4770      	bx	lr
 8015ed6:	bf00      	nop
 8015ed8:	f0ffc0c0 	.word	0xf0ffc0c0

08015edc <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8015edc:	b480      	push	{r7}
 8015ede:	b083      	sub	sp, #12
 8015ee0:	af00      	add	r7, sp, #0
 8015ee2:	6078      	str	r0, [r7, #4]
 8015ee4:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 8015ee6:	687b      	ldr	r3, [r7, #4]
 8015ee8:	681b      	ldr	r3, [r3, #0]
 8015eea:	f043 0202 	orr.w	r2, r3, #2
 8015eee:	687b      	ldr	r3, [r7, #4]
 8015ef0:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
 8015ef2:	683b      	ldr	r3, [r7, #0]
 8015ef4:	685a      	ldr	r2, [r3, #4]
 8015ef6:	683b      	ldr	r3, [r7, #0]
 8015ef8:	681b      	ldr	r3, [r3, #0]
 8015efa:	021b      	lsls	r3, r3, #8
 8015efc:	431a      	orrs	r2, r3
 8015efe:	687b      	ldr	r3, [r7, #4]
 8015f00:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
 8015f02:	687b      	ldr	r3, [r7, #4]
 8015f04:	681b      	ldr	r3, [r3, #0]
 8015f06:	f023 0202 	bic.w	r2, r3, #2
 8015f0a:	687b      	ldr	r3, [r7, #4]
 8015f0c:	601a      	str	r2, [r3, #0]
}
 8015f0e:	bf00      	nop
 8015f10:	370c      	adds	r7, #12
 8015f12:	46bd      	mov	sp, r7
 8015f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f18:	4770      	bx	lr
	...

08015f1c <LL_DLYB_GetClockPeriod>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: there is a valid period detected and stored in pdlyb_cfg.
  *          - ERROR: there is no valid period detected.
  */
uint32_t LL_DLYB_GetClockPeriod(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
 8015f1c:	b580      	push	{r7, lr}
 8015f1e:	b086      	sub	sp, #24
 8015f20:	af00      	add	r7, sp, #0
 8015f22:	6078      	str	r0, [r7, #4]
 8015f24:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8015f26:	2300      	movs	r3, #0
 8015f28:	617b      	str	r3, [r7, #20]

  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 8015f2a:	687b      	ldr	r3, [r7, #4]
 8015f2c:	681b      	ldr	r3, [r3, #0]
 8015f2e:	f043 0202 	orr.w	r2, r3, #2
 8015f32:	687b      	ldr	r3, [r7, #4]
 8015f34:	601a      	str	r2, [r3, #0]

  /* Delay line length detection */
  while (i < DLYB_MAX_UNIT)
 8015f36:	e02a      	b.n	8015f8e <LL_DLYB_GetClockPeriod+0x72>
  {
    /* Set the Delay of the UNIT(s)*/
    DLYBx->CFGR = DLYB_MAX_SELECT | (i << DLYB_CFGR_UNIT_Pos);
 8015f38:	697b      	ldr	r3, [r7, #20]
 8015f3a:	021b      	lsls	r3, r3, #8
 8015f3c:	f043 020c 	orr.w	r2, r3, #12
 8015f40:	687b      	ldr	r3, [r7, #4]
 8015f42:	605a      	str	r2, [r3, #4]

    /* Waiting for a LNG valid value */
    tickstart =  HAL_GetTick();
 8015f44:	f7f1 ff6c 	bl	8007e20 <HAL_GetTick>
 8015f48:	60f8      	str	r0, [r7, #12]
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 8015f4a:	e00c      	b.n	8015f66 <LL_DLYB_GetClockPeriod+0x4a>
    {
      if ((HAL_GetTick() - tickstart) >=  DLYB_TIMEOUT)
 8015f4c:	f7f1 ff68 	bl	8007e20 <HAL_GetTick>
 8015f50:	4602      	mov	r2, r0
 8015f52:	68fb      	ldr	r3, [r7, #12]
 8015f54:	1ad3      	subs	r3, r2, r3
 8015f56:	2bfe      	cmp	r3, #254	@ 0xfe
 8015f58:	d905      	bls.n	8015f66 <LL_DLYB_GetClockPeriod+0x4a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 8015f5a:	687b      	ldr	r3, [r7, #4]
 8015f5c:	685b      	ldr	r3, [r3, #4]
 8015f5e:	2b00      	cmp	r3, #0
 8015f60:	db01      	blt.n	8015f66 <LL_DLYB_GetClockPeriod+0x4a>
        {
          return (uint32_t) HAL_TIMEOUT;
 8015f62:	2303      	movs	r3, #3
 8015f64:	e042      	b.n	8015fec <LL_DLYB_GetClockPeriod+0xd0>
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	685b      	ldr	r3, [r3, #4]
 8015f6a:	2b00      	cmp	r3, #0
 8015f6c:	daee      	bge.n	8015f4c <LL_DLYB_GetClockPeriod+0x30>
        }
      }
    }

    if ((DLYBx->CFGR & DLYB_LNG_10_0_MASK) != 0U)
 8015f6e:	687b      	ldr	r3, [r7, #4]
 8015f70:	685a      	ldr	r2, [r3, #4]
 8015f72:	4b20      	ldr	r3, [pc, #128]	@ (8015ff4 <LL_DLYB_GetClockPeriod+0xd8>)
 8015f74:	4013      	ands	r3, r2
 8015f76:	2b00      	cmp	r3, #0
 8015f78:	d006      	beq.n	8015f88 <LL_DLYB_GetClockPeriod+0x6c>
    {
      if ((DLYBx->CFGR & (DLYB_CFGR_LNG_11 | DLYB_CFGR_LNG_10)) != DLYB_LNG_11_10_MASK)
 8015f7a:	687b      	ldr	r3, [r7, #4]
 8015f7c:	685b      	ldr	r3, [r3, #4]
 8015f7e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8015f82:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8015f86:	d106      	bne.n	8015f96 <LL_DLYB_GetClockPeriod+0x7a>
      {
        /* Delay line length is configured to one input clock period*/
        break;
      }
    }
    i++;
 8015f88:	697b      	ldr	r3, [r7, #20]
 8015f8a:	3301      	adds	r3, #1
 8015f8c:	617b      	str	r3, [r7, #20]
  while (i < DLYB_MAX_UNIT)
 8015f8e:	697b      	ldr	r3, [r7, #20]
 8015f90:	2b7f      	cmp	r3, #127	@ 0x7f
 8015f92:	d9d1      	bls.n	8015f38 <LL_DLYB_GetClockPeriod+0x1c>
 8015f94:	e000      	b.n	8015f98 <LL_DLYB_GetClockPeriod+0x7c>
        break;
 8015f96:	bf00      	nop
  }

  if (DLYB_MAX_UNIT != i)
 8015f98:	697b      	ldr	r3, [r7, #20]
 8015f9a:	2b80      	cmp	r3, #128	@ 0x80
 8015f9c:	d022      	beq.n	8015fe4 <LL_DLYB_GetClockPeriod+0xc8>
  {
    /* Determine how many unit delays (nb) span one input clock period */
    lng = (DLYBx->CFGR & DLYB_CFGR_LNG) >> 16U;
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	685b      	ldr	r3, [r3, #4]
 8015fa2:	0c1b      	lsrs	r3, r3, #16
 8015fa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8015fa8:	60bb      	str	r3, [r7, #8]
    nb = 10U;
 8015faa:	230a      	movs	r3, #10
 8015fac:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
 8015fae:	e002      	b.n	8015fb6 <LL_DLYB_GetClockPeriod+0x9a>
    {
      nb--;
 8015fb0:	693b      	ldr	r3, [r7, #16]
 8015fb2:	3b01      	subs	r3, #1
 8015fb4:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
 8015fb6:	693b      	ldr	r3, [r7, #16]
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d005      	beq.n	8015fc8 <LL_DLYB_GetClockPeriod+0xac>
 8015fbc:	68ba      	ldr	r2, [r7, #8]
 8015fbe:	693b      	ldr	r3, [r7, #16]
 8015fc0:	fa22 f303 	lsr.w	r3, r2, r3
 8015fc4:	2b00      	cmp	r3, #0
 8015fc6:	d0f3      	beq.n	8015fb0 <LL_DLYB_GetClockPeriod+0x94>
    }
    if (nb != 0U)
 8015fc8:	693b      	ldr	r3, [r7, #16]
 8015fca:	2b00      	cmp	r3, #0
 8015fcc:	d00a      	beq.n	8015fe4 <LL_DLYB_GetClockPeriod+0xc8>
    {
      pdlyb_cfg->PhaseSel = nb ;
 8015fce:	683b      	ldr	r3, [r7, #0]
 8015fd0:	693a      	ldr	r2, [r7, #16]
 8015fd2:	605a      	str	r2, [r3, #4]
      pdlyb_cfg->Units = i ;
 8015fd4:	683b      	ldr	r3, [r7, #0]
 8015fd6:	697a      	ldr	r2, [r7, #20]
 8015fd8:	601a      	str	r2, [r3, #0]

      /* Disable the length sampling */
      DLYBx->CR = DLYB_CR_SEN;
 8015fda:	687b      	ldr	r3, [r7, #4]
 8015fdc:	2202      	movs	r2, #2
 8015fde:	601a      	str	r2, [r3, #0]

      return (uint32_t)SUCCESS;
 8015fe0:	2300      	movs	r3, #0
 8015fe2:	e003      	b.n	8015fec <LL_DLYB_GetClockPeriod+0xd0>
    }
  }

  /* Disable the length sampling */
  DLYBx->CR = DLYB_CR_SEN;
 8015fe4:	687b      	ldr	r3, [r7, #4]
 8015fe6:	2202      	movs	r2, #2
 8015fe8:	601a      	str	r2, [r3, #0]

  return (uint32_t)ERROR;
 8015fea:	2301      	movs	r3, #1

}
 8015fec:	4618      	mov	r0, r3
 8015fee:	3718      	adds	r7, #24
 8015ff0:	46bd      	mov	sp, r7
 8015ff2:	bd80      	pop	{r7, pc}
 8015ff4:	07ff0000 	.word	0x07ff0000

08015ff8 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 8015ff8:	b480      	push	{r7}
 8015ffa:	b087      	sub	sp, #28
 8015ffc:	af00      	add	r7, sp, #0
 8015ffe:	6078      	str	r0, [r7, #4]
 8016000:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8016002:	683b      	ldr	r3, [r7, #0]
 8016004:	681a      	ldr	r2, [r3, #0]
 8016006:	687b      	ldr	r3, [r7, #4]
 8016008:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801600c:	683a      	ldr	r2, [r7, #0]
 801600e:	6812      	ldr	r2, [r2, #0]
 8016010:	f023 0101 	bic.w	r1, r3, #1
 8016014:	687b      	ldr	r3, [r7, #4]
 8016016:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 801601a:	683b      	ldr	r3, [r7, #0]
 801601c:	689b      	ldr	r3, [r3, #8]
 801601e:	2b08      	cmp	r3, #8
 8016020:	d102      	bne.n	8016028 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8016022:	2340      	movs	r3, #64	@ 0x40
 8016024:	617b      	str	r3, [r7, #20]
 8016026:	e001      	b.n	801602c <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8016028:	2300      	movs	r3, #0
 801602a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 801602c:	683b      	ldr	r3, [r7, #0]
 801602e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8016030:	697b      	ldr	r3, [r7, #20]
 8016032:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8016034:	683b      	ldr	r3, [r7, #0]
 8016036:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8016038:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 801603a:	683b      	ldr	r3, [r7, #0]
 801603c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 801603e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8016040:	683b      	ldr	r3, [r7, #0]
 8016042:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8016044:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8016046:	683b      	ldr	r3, [r7, #0]
 8016048:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 801604a:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 801604c:	683b      	ldr	r3, [r7, #0]
 801604e:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8016050:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8016052:	683b      	ldr	r3, [r7, #0]
 8016054:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8016056:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8016058:	683b      	ldr	r3, [r7, #0]
 801605a:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 801605c:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 801605e:	683b      	ldr	r3, [r7, #0]
 8016060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 8016062:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8016064:	683b      	ldr	r3, [r7, #0]
 8016066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 8016068:	431a      	orrs	r2, r3
              Init->WriteBurst);
 801606a:	683b      	ldr	r3, [r7, #0]
 801606c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 801606e:	4313      	orrs	r3, r2
 8016070:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8016072:	683b      	ldr	r3, [r7, #0]
 8016074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016076:	693a      	ldr	r2, [r7, #16]
 8016078:	4313      	orrs	r3, r2
 801607a:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 801607c:	683b      	ldr	r3, [r7, #0]
 801607e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016080:	693a      	ldr	r2, [r7, #16]
 8016082:	4313      	orrs	r3, r2
 8016084:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->NBLSetupTime;
 8016086:	683b      	ldr	r3, [r7, #0]
 8016088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801608a:	693a      	ldr	r2, [r7, #16]
 801608c:	4313      	orrs	r3, r2
 801608e:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8016090:	683b      	ldr	r3, [r7, #0]
 8016092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016094:	693a      	ldr	r2, [r7, #16]
 8016096:	4313      	orrs	r3, r2
 8016098:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 801609a:	4b3d      	ldr	r3, [pc, #244]	@ (8016190 <FMC_NORSRAM_Init+0x198>)
 801609c:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 801609e:	68fb      	ldr	r3, [r7, #12]
 80160a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80160a4:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 80160a6:	68fb      	ldr	r3, [r7, #12]
 80160a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80160ac:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_NBLSET;
 80160ae:	68fb      	ldr	r3, [r7, #12]
 80160b0:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 80160b4:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 80160b6:	68fb      	ldr	r3, [r7, #12]
 80160b8:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80160bc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80160be:	683b      	ldr	r3, [r7, #0]
 80160c0:	681a      	ldr	r2, [r3, #0]
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80160c8:	68fb      	ldr	r3, [r7, #12]
 80160ca:	43db      	mvns	r3, r3
 80160cc:	ea02 0103 	and.w	r1, r2, r3
 80160d0:	683b      	ldr	r3, [r7, #0]
 80160d2:	681a      	ldr	r2, [r3, #0]
 80160d4:	693b      	ldr	r3, [r7, #16]
 80160d6:	4319      	orrs	r1, r3
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 80160de:	683b      	ldr	r3, [r7, #0]
 80160e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80160e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80160e6:	d10c      	bne.n	8016102 <FMC_NORSRAM_Init+0x10a>
 80160e8:	683b      	ldr	r3, [r7, #0]
 80160ea:	681b      	ldr	r3, [r3, #0]
 80160ec:	2b00      	cmp	r3, #0
 80160ee:	d008      	beq.n	8016102 <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 80160f0:	687b      	ldr	r3, [r7, #4]
 80160f2:	681b      	ldr	r3, [r3, #0]
 80160f4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80160f8:	683b      	ldr	r3, [r7, #0]
 80160fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80160fc:	431a      	orrs	r2, r3
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8016102:	683b      	ldr	r3, [r7, #0]
 8016104:	681b      	ldr	r3, [r3, #0]
 8016106:	2b00      	cmp	r3, #0
 8016108:	d006      	beq.n	8016118 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 801610a:	687b      	ldr	r3, [r7, #4]
 801610c:	681a      	ldr	r2, [r3, #0]
 801610e:	683b      	ldr	r3, [r7, #0]
 8016110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016112:	431a      	orrs	r2, r3
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	601a      	str	r2, [r3, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 8016118:	683b      	ldr	r3, [r7, #0]
 801611a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801611e:	2b01      	cmp	r3, #1
 8016120:	d12f      	bne.n	8016182 <FMC_NORSRAM_Init+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));

    /* Configure PSRAM chip select counter value */
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8016122:	687b      	ldr	r3, [r7, #4]
 8016124:	6a1b      	ldr	r3, [r3, #32]
 8016126:	0c1b      	lsrs	r3, r3, #16
 8016128:	041b      	lsls	r3, r3, #16
 801612a:	683a      	ldr	r2, [r7, #0]
 801612c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 801612e:	431a      	orrs	r2, r3
 8016130:	687b      	ldr	r3, [r7, #4]
 8016132:	621a      	str	r2, [r3, #32]

    /* Enable PSRAM chip select counter for the bank */
    switch (Init->NSBank)
 8016134:	683b      	ldr	r3, [r7, #0]
 8016136:	681b      	ldr	r3, [r3, #0]
 8016138:	2b04      	cmp	r3, #4
 801613a:	d014      	beq.n	8016166 <FMC_NORSRAM_Init+0x16e>
 801613c:	2b04      	cmp	r3, #4
 801613e:	d819      	bhi.n	8016174 <FMC_NORSRAM_Init+0x17c>
 8016140:	2b00      	cmp	r3, #0
 8016142:	d002      	beq.n	801614a <FMC_NORSRAM_Init+0x152>
 8016144:	2b02      	cmp	r3, #2
 8016146:	d007      	beq.n	8016158 <FMC_NORSRAM_Init+0x160>
 8016148:	e014      	b.n	8016174 <FMC_NORSRAM_Init+0x17c>
    {
      case FMC_NORSRAM_BANK1 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 801614a:	687b      	ldr	r3, [r7, #4]
 801614c:	6a1b      	ldr	r3, [r3, #32]
 801614e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8016152:	687b      	ldr	r3, [r7, #4]
 8016154:	621a      	str	r2, [r3, #32]
        break;
 8016156:	e014      	b.n	8016182 <FMC_NORSRAM_Init+0x18a>

      case FMC_NORSRAM_BANK2 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8016158:	687b      	ldr	r3, [r7, #4]
 801615a:	6a1b      	ldr	r3, [r3, #32]
 801615c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	621a      	str	r2, [r3, #32]
        break;
 8016164:	e00d      	b.n	8016182 <FMC_NORSRAM_Init+0x18a>

      case FMC_NORSRAM_BANK3 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	6a1b      	ldr	r3, [r3, #32]
 801616a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 801616e:	687b      	ldr	r3, [r7, #4]
 8016170:	621a      	str	r2, [r3, #32]
        break;
 8016172:	e006      	b.n	8016182 <FMC_NORSRAM_Init+0x18a>

      default :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 8016174:	687b      	ldr	r3, [r7, #4]
 8016176:	6a1b      	ldr	r3, [r3, #32]
 8016178:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	621a      	str	r2, [r3, #32]
        break;
 8016180:	bf00      	nop
    }
  }

  return HAL_OK;
 8016182:	2300      	movs	r3, #0
}
 8016184:	4618      	mov	r0, r3
 8016186:	371c      	adds	r7, #28
 8016188:	46bd      	mov	sp, r7
 801618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801618e:	4770      	bx	lr
 8016190:	0008fb7f 	.word	0x0008fb7f

08016194 <FMC_NORSRAM_DeInit>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device,
                                     FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
{
 8016194:	b480      	push	{r7}
 8016196:	b085      	sub	sp, #20
 8016198:	af00      	add	r7, sp, #0
 801619a:	60f8      	str	r0, [r7, #12]
 801619c:	60b9      	str	r1, [r7, #8]
 801619e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Disable the FMC_NORSRAM device */
  __FMC_NORSRAM_DISABLE(Device, Bank);
 80161a0:	68fb      	ldr	r3, [r7, #12]
 80161a2:	687a      	ldr	r2, [r7, #4]
 80161a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80161a8:	f023 0101 	bic.w	r1, r3, #1
 80161ac:	68fb      	ldr	r3, [r7, #12]
 80161ae:	687a      	ldr	r2, [r7, #4]
 80161b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* De-initialize the FMC_NORSRAM device */
  /* FMC_NORSRAM_BANK1 */
  if (Bank == FMC_NORSRAM_BANK1)
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	2b00      	cmp	r3, #0
 80161b8:	d106      	bne.n	80161c8 <FMC_NORSRAM_DeInit+0x34>
  {
    Device->BTCR[Bank] = 0x000030DBU;
 80161ba:	68fb      	ldr	r3, [r7, #12]
 80161bc:	687a      	ldr	r2, [r7, #4]
 80161be:	f243 01db 	movw	r1, #12507	@ 0x30db
 80161c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80161c6:	e005      	b.n	80161d4 <FMC_NORSRAM_DeInit+0x40>
  }
  /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
  else
  {
    Device->BTCR[Bank] = 0x000030D2U;
 80161c8:	68fb      	ldr	r3, [r7, #12]
 80161ca:	687a      	ldr	r2, [r7, #4]
 80161cc:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 80161d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 80161d4:	687b      	ldr	r3, [r7, #4]
 80161d6:	1c5a      	adds	r2, r3, #1
 80161d8:	68fb      	ldr	r3, [r7, #12]
 80161da:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80161de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  ExDevice->BWTR[Bank]   = 0x0FFFFFFFU;
 80161e2:	68bb      	ldr	r3, [r7, #8]
 80161e4:	687a      	ldr	r2, [r7, #4]
 80161e6:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80161ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* De-initialize PSRAM chip select counter */
  switch (Bank)
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	2b04      	cmp	r3, #4
 80161f2:	d017      	beq.n	8016224 <FMC_NORSRAM_DeInit+0x90>
 80161f4:	687b      	ldr	r3, [r7, #4]
 80161f6:	2b04      	cmp	r3, #4
 80161f8:	d81b      	bhi.n	8016232 <FMC_NORSRAM_DeInit+0x9e>
 80161fa:	687b      	ldr	r3, [r7, #4]
 80161fc:	2b00      	cmp	r3, #0
 80161fe:	d003      	beq.n	8016208 <FMC_NORSRAM_DeInit+0x74>
 8016200:	687b      	ldr	r3, [r7, #4]
 8016202:	2b02      	cmp	r3, #2
 8016204:	d007      	beq.n	8016216 <FMC_NORSRAM_DeInit+0x82>
 8016206:	e014      	b.n	8016232 <FMC_NORSRAM_DeInit+0x9e>
  {
    case FMC_NORSRAM_BANK1 :
      CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8016208:	68fb      	ldr	r3, [r7, #12]
 801620a:	6a1b      	ldr	r3, [r3, #32]
 801620c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8016210:	68fb      	ldr	r3, [r7, #12]
 8016212:	621a      	str	r2, [r3, #32]
      break;
 8016214:	e014      	b.n	8016240 <FMC_NORSRAM_DeInit+0xac>

    case FMC_NORSRAM_BANK2 :
      CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8016216:	68fb      	ldr	r3, [r7, #12]
 8016218:	6a1b      	ldr	r3, [r3, #32]
 801621a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 801621e:	68fb      	ldr	r3, [r7, #12]
 8016220:	621a      	str	r2, [r3, #32]
      break;
 8016222:	e00d      	b.n	8016240 <FMC_NORSRAM_DeInit+0xac>

    case FMC_NORSRAM_BANK3 :
      CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8016224:	68fb      	ldr	r3, [r7, #12]
 8016226:	6a1b      	ldr	r3, [r3, #32]
 8016228:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 801622c:	68fb      	ldr	r3, [r7, #12]
 801622e:	621a      	str	r2, [r3, #32]
      break;
 8016230:	e006      	b.n	8016240 <FMC_NORSRAM_DeInit+0xac>

    default :
      CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 8016232:	68fb      	ldr	r3, [r7, #12]
 8016234:	6a1b      	ldr	r3, [r3, #32]
 8016236:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 801623a:	68fb      	ldr	r3, [r7, #12]
 801623c:	621a      	str	r2, [r3, #32]
      break;
 801623e:	bf00      	nop
  }

  return HAL_OK;
 8016240:	2300      	movs	r3, #0
}
 8016242:	4618      	mov	r0, r3
 8016244:	3714      	adds	r7, #20
 8016246:	46bd      	mov	sp, r7
 8016248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801624c:	4770      	bx	lr

0801624e <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 801624e:	b480      	push	{r7}
 8016250:	b087      	sub	sp, #28
 8016252:	af00      	add	r7, sp, #0
 8016254:	60f8      	str	r0, [r7, #12]
 8016256:	60b9      	str	r1, [r7, #8]
 8016258:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 801625a:	68bb      	ldr	r3, [r7, #8]
 801625c:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 801625e:	68bb      	ldr	r3, [r7, #8]
 8016260:	685b      	ldr	r3, [r3, #4]
 8016262:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 8016264:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8016266:	68bb      	ldr	r3, [r7, #8]
 8016268:	689b      	ldr	r3, [r3, #8]
 801626a:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 801626c:	431a      	orrs	r2, r3
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 801626e:	68bb      	ldr	r3, [r7, #8]
 8016270:	68db      	ldr	r3, [r3, #12]
 8016272:	079b      	lsls	r3, r3, #30
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8016274:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 8016276:	68bb      	ldr	r3, [r7, #8]
 8016278:	691b      	ldr	r3, [r3, #16]
 801627a:	041b      	lsls	r3, r3, #16
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 801627c:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 801627e:	68bb      	ldr	r3, [r7, #8]
 8016280:	695b      	ldr	r3, [r3, #20]
 8016282:	3b01      	subs	r3, #1
 8016284:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 8016286:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 8016288:	68bb      	ldr	r3, [r7, #8]
 801628a:	699b      	ldr	r3, [r3, #24]
 801628c:	3b02      	subs	r3, #2
 801628e:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8016290:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8016294:	68bb      	ldr	r3, [r7, #8]
 8016296:	69db      	ldr	r3, [r3, #28]
  Device->BTCR[Bank + 1U] =
 8016298:	687a      	ldr	r2, [r7, #4]
 801629a:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 801629c:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 801629e:	68fb      	ldr	r3, [r7, #12]
 80162a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 80162a4:	68fb      	ldr	r3, [r7, #12]
 80162a6:	681b      	ldr	r3, [r3, #0]
 80162a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80162ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80162b0:	d113      	bne.n	80162da <FMC_NORSRAM_Timing_Init+0x8c>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 80162b2:	68fb      	ldr	r3, [r7, #12]
 80162b4:	685b      	ldr	r3, [r3, #4]
 80162b6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80162ba:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 80162bc:	68bb      	ldr	r3, [r7, #8]
 80162be:	695b      	ldr	r3, [r3, #20]
 80162c0:	3b01      	subs	r3, #1
 80162c2:	051b      	lsls	r3, r3, #20
 80162c4:	697a      	ldr	r2, [r7, #20]
 80162c6:	4313      	orrs	r3, r2
 80162c8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 80162ca:	68fb      	ldr	r3, [r7, #12]
 80162cc:	685b      	ldr	r3, [r3, #4]
 80162ce:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80162d2:	697b      	ldr	r3, [r7, #20]
 80162d4:	431a      	orrs	r2, r3
 80162d6:	68fb      	ldr	r3, [r7, #12]
 80162d8:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80162da:	2300      	movs	r3, #0
}
 80162dc:	4618      	mov	r0, r3
 80162de:	371c      	adds	r7, #28
 80162e0:	46bd      	mov	sp, r7
 80162e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162e6:	4770      	bx	lr

080162e8 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 80162e8:	b480      	push	{r7}
 80162ea:	b085      	sub	sp, #20
 80162ec:	af00      	add	r7, sp, #0
 80162ee:	60f8      	str	r0, [r7, #12]
 80162f0:	60b9      	str	r1, [r7, #8]
 80162f2:	607a      	str	r2, [r7, #4]
 80162f4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 80162f6:	683b      	ldr	r3, [r7, #0]
 80162f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80162fc:	d121      	bne.n	8016342 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80162fe:	68fb      	ldr	r3, [r7, #12]
 8016300:	687a      	ldr	r2, [r7, #4]
 8016302:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016306:	f003 627f 	and.w	r2, r3, #267386880	@ 0xff00000
 801630a:	68bb      	ldr	r3, [r7, #8]
 801630c:	6819      	ldr	r1, [r3, #0]
 801630e:	68bb      	ldr	r3, [r7, #8]
 8016310:	685b      	ldr	r3, [r3, #4]
 8016312:	011b      	lsls	r3, r3, #4
 8016314:	4319      	orrs	r1, r3
 8016316:	68bb      	ldr	r3, [r7, #8]
 8016318:	689b      	ldr	r3, [r3, #8]
 801631a:	021b      	lsls	r3, r3, #8
 801631c:	4319      	orrs	r1, r3
 801631e:	68bb      	ldr	r3, [r7, #8]
 8016320:	68db      	ldr	r3, [r3, #12]
 8016322:	079b      	lsls	r3, r3, #30
 8016324:	4319      	orrs	r1, r3
 8016326:	68bb      	ldr	r3, [r7, #8]
 8016328:	69db      	ldr	r3, [r3, #28]
 801632a:	4319      	orrs	r1, r3
 801632c:	68bb      	ldr	r3, [r7, #8]
 801632e:	691b      	ldr	r3, [r3, #16]
 8016330:	041b      	lsls	r3, r3, #16
 8016332:	430b      	orrs	r3, r1
 8016334:	ea42 0103 	orr.w	r1, r2, r3
 8016338:	68fb      	ldr	r3, [r7, #12]
 801633a:	687a      	ldr	r2, [r7, #4]
 801633c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8016340:	e005      	b.n	801634e <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8016342:	68fb      	ldr	r3, [r7, #12]
 8016344:	687a      	ldr	r2, [r7, #4]
 8016346:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 801634a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 801634e:	2300      	movs	r3, #0
}
 8016350:	4618      	mov	r0, r3
 8016352:	3714      	adds	r7, #20
 8016354:	46bd      	mov	sp, r7
 8016356:	f85d 7b04 	ldr.w	r7, [sp], #4
 801635a:	4770      	bx	lr

0801635c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 801635c:	b084      	sub	sp, #16
 801635e:	b480      	push	{r7}
 8016360:	b085      	sub	sp, #20
 8016362:	af00      	add	r7, sp, #0
 8016364:	6078      	str	r0, [r7, #4]
 8016366:	f107 001c 	add.w	r0, r7, #28
 801636a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801636e:	2300      	movs	r3, #0
 8016370:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8016372:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8016374:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8016376:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8016378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 801637a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 801637c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 801637e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8016380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 8016382:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8016384:	68fa      	ldr	r2, [r7, #12]
 8016386:	4313      	orrs	r3, r2
 8016388:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 801638a:	687b      	ldr	r3, [r7, #4]
 801638c:	685a      	ldr	r2, [r3, #4]
 801638e:	4b07      	ldr	r3, [pc, #28]	@ (80163ac <SDMMC_Init+0x50>)
 8016390:	4013      	ands	r3, r2
 8016392:	68fa      	ldr	r2, [r7, #12]
 8016394:	431a      	orrs	r2, r3
 8016396:	687b      	ldr	r3, [r7, #4]
 8016398:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 801639a:	2300      	movs	r3, #0
}
 801639c:	4618      	mov	r0, r3
 801639e:	3714      	adds	r7, #20
 80163a0:	46bd      	mov	sp, r7
 80163a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163a6:	b004      	add	sp, #16
 80163a8:	4770      	bx	lr
 80163aa:	bf00      	nop
 80163ac:	ffc02c00 	.word	0xffc02c00

080163b0 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 80163b0:	b480      	push	{r7}
 80163b2:	b083      	sub	sp, #12
 80163b4:	af00      	add	r7, sp, #0
 80163b6:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80163be:	4618      	mov	r0, r3
 80163c0:	370c      	adds	r7, #12
 80163c2:	46bd      	mov	sp, r7
 80163c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163c8:	4770      	bx	lr

080163ca <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80163ca:	b480      	push	{r7}
 80163cc:	b083      	sub	sp, #12
 80163ce:	af00      	add	r7, sp, #0
 80163d0:	6078      	str	r0, [r7, #4]
 80163d2:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 80163d4:	683b      	ldr	r3, [r7, #0]
 80163d6:	681a      	ldr	r2, [r3, #0]
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80163de:	2300      	movs	r3, #0
}
 80163e0:	4618      	mov	r0, r3
 80163e2:	370c      	adds	r7, #12
 80163e4:	46bd      	mov	sp, r7
 80163e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163ea:	4770      	bx	lr

080163ec <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 80163ec:	b480      	push	{r7}
 80163ee:	b083      	sub	sp, #12
 80163f0:	af00      	add	r7, sp, #0
 80163f2:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	681b      	ldr	r3, [r3, #0]
 80163f8:	f043 0203 	orr.w	r2, r3, #3
 80163fc:	687b      	ldr	r3, [r7, #4]
 80163fe:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8016400:	2300      	movs	r3, #0
}
 8016402:	4618      	mov	r0, r3
 8016404:	370c      	adds	r7, #12
 8016406:	46bd      	mov	sp, r7
 8016408:	f85d 7b04 	ldr.w	r7, [sp], #4
 801640c:	4770      	bx	lr

0801640e <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 801640e:	b480      	push	{r7}
 8016410:	b083      	sub	sp, #12
 8016412:	af00      	add	r7, sp, #0
 8016414:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8016416:	687b      	ldr	r3, [r7, #4]
 8016418:	681b      	ldr	r3, [r3, #0]
 801641a:	f003 0303 	and.w	r3, r3, #3
}
 801641e:	4618      	mov	r0, r3
 8016420:	370c      	adds	r7, #12
 8016422:	46bd      	mov	sp, r7
 8016424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016428:	4770      	bx	lr
	...

0801642c <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 801642c:	b480      	push	{r7}
 801642e:	b085      	sub	sp, #20
 8016430:	af00      	add	r7, sp, #0
 8016432:	6078      	str	r0, [r7, #4]
 8016434:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8016436:	2300      	movs	r3, #0
 8016438:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 801643a:	683b      	ldr	r3, [r7, #0]
 801643c:	681a      	ldr	r2, [r3, #0]
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8016442:	683b      	ldr	r3, [r7, #0]
 8016444:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8016446:	683b      	ldr	r3, [r7, #0]
 8016448:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 801644a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 801644c:	683b      	ldr	r3, [r7, #0]
 801644e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8016450:	431a      	orrs	r2, r3
                       Command->CPSM);
 8016452:	683b      	ldr	r3, [r7, #0]
 8016454:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8016456:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8016458:	68fa      	ldr	r2, [r7, #12]
 801645a:	4313      	orrs	r3, r2
 801645c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 801645e:	687b      	ldr	r3, [r7, #4]
 8016460:	68da      	ldr	r2, [r3, #12]
 8016462:	4b06      	ldr	r3, [pc, #24]	@ (801647c <SDMMC_SendCommand+0x50>)
 8016464:	4013      	ands	r3, r2
 8016466:	68fa      	ldr	r2, [r7, #12]
 8016468:	431a      	orrs	r2, r3
 801646a:	687b      	ldr	r3, [r7, #4]
 801646c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801646e:	2300      	movs	r3, #0
}
 8016470:	4618      	mov	r0, r3
 8016472:	3714      	adds	r7, #20
 8016474:	46bd      	mov	sp, r7
 8016476:	f85d 7b04 	ldr.w	r7, [sp], #4
 801647a:	4770      	bx	lr
 801647c:	fffee0c0 	.word	0xfffee0c0

08016480 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 8016480:	b480      	push	{r7}
 8016482:	b083      	sub	sp, #12
 8016484:	af00      	add	r7, sp, #0
 8016486:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8016488:	687b      	ldr	r3, [r7, #4]
 801648a:	691b      	ldr	r3, [r3, #16]
 801648c:	b2db      	uxtb	r3, r3
}
 801648e:	4618      	mov	r0, r3
 8016490:	370c      	adds	r7, #12
 8016492:	46bd      	mov	sp, r7
 8016494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016498:	4770      	bx	lr

0801649a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 801649a:	b480      	push	{r7}
 801649c:	b085      	sub	sp, #20
 801649e:	af00      	add	r7, sp, #0
 80164a0:	6078      	str	r0, [r7, #4]
 80164a2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80164a4:	687b      	ldr	r3, [r7, #4]
 80164a6:	3314      	adds	r3, #20
 80164a8:	461a      	mov	r2, r3
 80164aa:	683b      	ldr	r3, [r7, #0]
 80164ac:	4413      	add	r3, r2
 80164ae:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80164b0:	68fb      	ldr	r3, [r7, #12]
 80164b2:	681b      	ldr	r3, [r3, #0]
}
 80164b4:	4618      	mov	r0, r3
 80164b6:	3714      	adds	r7, #20
 80164b8:	46bd      	mov	sp, r7
 80164ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164be:	4770      	bx	lr

080164c0 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 80164c0:	b480      	push	{r7}
 80164c2:	b085      	sub	sp, #20
 80164c4:	af00      	add	r7, sp, #0
 80164c6:	6078      	str	r0, [r7, #4]
 80164c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80164ca:	2300      	movs	r3, #0
 80164cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80164ce:	683b      	ldr	r3, [r7, #0]
 80164d0:	681a      	ldr	r2, [r3, #0]
 80164d2:	687b      	ldr	r3, [r7, #4]
 80164d4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80164d6:	683b      	ldr	r3, [r7, #0]
 80164d8:	685a      	ldr	r2, [r3, #4]
 80164da:	687b      	ldr	r3, [r7, #4]
 80164dc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 80164de:	683b      	ldr	r3, [r7, #0]
 80164e0:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 80164e2:	683b      	ldr	r3, [r7, #0]
 80164e4:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 80164e6:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 80164e8:	683b      	ldr	r3, [r7, #0]
 80164ea:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 80164ec:	431a      	orrs	r2, r3
                       Data->DPSM);
 80164ee:	683b      	ldr	r3, [r7, #0]
 80164f0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 80164f2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 80164f4:	68fa      	ldr	r2, [r7, #12]
 80164f6:	4313      	orrs	r3, r2
 80164f8:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80164fa:	687b      	ldr	r3, [r7, #4]
 80164fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164fe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8016502:	68fb      	ldr	r3, [r7, #12]
 8016504:	431a      	orrs	r2, r3
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 801650a:	2300      	movs	r3, #0

}
 801650c:	4618      	mov	r0, r3
 801650e:	3714      	adds	r7, #20
 8016510:	46bd      	mov	sp, r7
 8016512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016516:	4770      	bx	lr

08016518 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8016518:	b580      	push	{r7, lr}
 801651a:	b088      	sub	sp, #32
 801651c:	af00      	add	r7, sp, #0
 801651e:	6078      	str	r0, [r7, #4]
 8016520:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8016522:	683b      	ldr	r3, [r7, #0]
 8016524:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8016526:	2310      	movs	r3, #16
 8016528:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801652a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801652e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8016530:	2300      	movs	r3, #0
 8016532:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8016534:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8016538:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801653a:	f107 0308 	add.w	r3, r7, #8
 801653e:	4619      	mov	r1, r3
 8016540:	6878      	ldr	r0, [r7, #4]
 8016542:	f7ff ff73 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8016546:	f241 3288 	movw	r2, #5000	@ 0x1388
 801654a:	2110      	movs	r1, #16
 801654c:	6878      	ldr	r0, [r7, #4]
 801654e:	f000 f9f5 	bl	801693c <SDMMC_GetCmdResp1>
 8016552:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8016554:	69fb      	ldr	r3, [r7, #28]
}
 8016556:	4618      	mov	r0, r3
 8016558:	3720      	adds	r7, #32
 801655a:	46bd      	mov	sp, r7
 801655c:	bd80      	pop	{r7, pc}
	...

08016560 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8016560:	b580      	push	{r7, lr}
 8016562:	b088      	sub	sp, #32
 8016564:	af00      	add	r7, sp, #0
 8016566:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8016568:	2300      	movs	r3, #0
 801656a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 801656c:	230c      	movs	r3, #12
 801656e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8016570:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8016574:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8016576:	2300      	movs	r3, #0
 8016578:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801657a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801657e:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8016580:	687b      	ldr	r3, [r7, #4]
 8016582:	68db      	ldr	r3, [r3, #12]
 8016584:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	68db      	ldr	r3, [r3, #12]
 8016590:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8016594:	687b      	ldr	r3, [r7, #4]
 8016596:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8016598:	f107 0308 	add.w	r3, r7, #8
 801659c:	4619      	mov	r1, r3
 801659e:	6878      	ldr	r0, [r7, #4]
 80165a0:	f7ff ff44 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80165a4:	4a0b      	ldr	r2, [pc, #44]	@ (80165d4 <SDMMC_CmdStopTransfer+0x74>)
 80165a6:	210c      	movs	r1, #12
 80165a8:	6878      	ldr	r0, [r7, #4]
 80165aa:	f000 f9c7 	bl	801693c <SDMMC_GetCmdResp1>
 80165ae:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 80165b0:	687b      	ldr	r3, [r7, #4]
 80165b2:	68db      	ldr	r3, [r3, #12]
 80165b4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80165b8:	687b      	ldr	r3, [r7, #4]
 80165ba:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 80165bc:	69fb      	ldr	r3, [r7, #28]
 80165be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80165c2:	d101      	bne.n	80165c8 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 80165c4:	2300      	movs	r3, #0
 80165c6:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 80165c8:	69fb      	ldr	r3, [r7, #28]
}
 80165ca:	4618      	mov	r0, r3
 80165cc:	3720      	adds	r7, #32
 80165ce:	46bd      	mov	sp, r7
 80165d0:	bd80      	pop	{r7, pc}
 80165d2:	bf00      	nop
 80165d4:	05f5e100 	.word	0x05f5e100

080165d8 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 80165d8:	b580      	push	{r7, lr}
 80165da:	b088      	sub	sp, #32
 80165dc:	af00      	add	r7, sp, #0
 80165de:	6078      	str	r0, [r7, #4]
 80165e0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80165e2:	683b      	ldr	r3, [r7, #0]
 80165e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80165e6:	2307      	movs	r3, #7
 80165e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80165ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80165ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80165f0:	2300      	movs	r3, #0
 80165f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80165f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80165f8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80165fa:	f107 0308 	add.w	r3, r7, #8
 80165fe:	4619      	mov	r1, r3
 8016600:	6878      	ldr	r0, [r7, #4]
 8016602:	f7ff ff13 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8016606:	f241 3288 	movw	r2, #5000	@ 0x1388
 801660a:	2107      	movs	r1, #7
 801660c:	6878      	ldr	r0, [r7, #4]
 801660e:	f000 f995 	bl	801693c <SDMMC_GetCmdResp1>
 8016612:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8016614:	69fb      	ldr	r3, [r7, #28]
}
 8016616:	4618      	mov	r0, r3
 8016618:	3720      	adds	r7, #32
 801661a:	46bd      	mov	sp, r7
 801661c:	bd80      	pop	{r7, pc}

0801661e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 801661e:	b580      	push	{r7, lr}
 8016620:	b088      	sub	sp, #32
 8016622:	af00      	add	r7, sp, #0
 8016624:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8016626:	2300      	movs	r3, #0
 8016628:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 801662a:	2300      	movs	r3, #0
 801662c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 801662e:	2300      	movs	r3, #0
 8016630:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8016632:	2300      	movs	r3, #0
 8016634:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8016636:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801663a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801663c:	f107 0308 	add.w	r3, r7, #8
 8016640:	4619      	mov	r1, r3
 8016642:	6878      	ldr	r0, [r7, #4]
 8016644:	f7ff fef2 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8016648:	6878      	ldr	r0, [r7, #4]
 801664a:	f000 fbb9 	bl	8016dc0 <SDMMC_GetCmdError>
 801664e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8016650:	69fb      	ldr	r3, [r7, #28]
}
 8016652:	4618      	mov	r0, r3
 8016654:	3720      	adds	r7, #32
 8016656:	46bd      	mov	sp, r7
 8016658:	bd80      	pop	{r7, pc}

0801665a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 801665a:	b580      	push	{r7, lr}
 801665c:	b088      	sub	sp, #32
 801665e:	af00      	add	r7, sp, #0
 8016660:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8016662:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8016666:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8016668:	2308      	movs	r3, #8
 801666a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801666c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8016670:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8016672:	2300      	movs	r3, #0
 8016674:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8016676:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801667a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801667c:	f107 0308 	add.w	r3, r7, #8
 8016680:	4619      	mov	r1, r3
 8016682:	6878      	ldr	r0, [r7, #4]
 8016684:	f7ff fed2 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8016688:	6878      	ldr	r0, [r7, #4]
 801668a:	f000 fb4b 	bl	8016d24 <SDMMC_GetCmdResp7>
 801668e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8016690:	69fb      	ldr	r3, [r7, #28]
}
 8016692:	4618      	mov	r0, r3
 8016694:	3720      	adds	r7, #32
 8016696:	46bd      	mov	sp, r7
 8016698:	bd80      	pop	{r7, pc}

0801669a <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801669a:	b580      	push	{r7, lr}
 801669c:	b088      	sub	sp, #32
 801669e:	af00      	add	r7, sp, #0
 80166a0:	6078      	str	r0, [r7, #4]
 80166a2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80166a4:	683b      	ldr	r3, [r7, #0]
 80166a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80166a8:	2337      	movs	r3, #55	@ 0x37
 80166aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80166ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80166b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80166b2:	2300      	movs	r3, #0
 80166b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80166b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80166ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80166bc:	f107 0308 	add.w	r3, r7, #8
 80166c0:	4619      	mov	r1, r3
 80166c2:	6878      	ldr	r0, [r7, #4]
 80166c4:	f7ff feb2 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 80166c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80166cc:	2137      	movs	r1, #55	@ 0x37
 80166ce:	6878      	ldr	r0, [r7, #4]
 80166d0:	f000 f934 	bl	801693c <SDMMC_GetCmdResp1>
 80166d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80166d6:	69fb      	ldr	r3, [r7, #28]
}
 80166d8:	4618      	mov	r0, r3
 80166da:	3720      	adds	r7, #32
 80166dc:	46bd      	mov	sp, r7
 80166de:	bd80      	pop	{r7, pc}

080166e0 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80166e0:	b580      	push	{r7, lr}
 80166e2:	b088      	sub	sp, #32
 80166e4:	af00      	add	r7, sp, #0
 80166e6:	6078      	str	r0, [r7, #4]
 80166e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80166ea:	683b      	ldr	r3, [r7, #0]
 80166ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80166ee:	2329      	movs	r3, #41	@ 0x29
 80166f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80166f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80166f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80166f8:	2300      	movs	r3, #0
 80166fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80166fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8016700:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8016702:	f107 0308 	add.w	r3, r7, #8
 8016706:	4619      	mov	r1, r3
 8016708:	6878      	ldr	r0, [r7, #4]
 801670a:	f7ff fe8f 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 801670e:	6878      	ldr	r0, [r7, #4]
 8016710:	f000 fa50 	bl	8016bb4 <SDMMC_GetCmdResp3>
 8016714:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8016716:	69fb      	ldr	r3, [r7, #28]
}
 8016718:	4618      	mov	r0, r3
 801671a:	3720      	adds	r7, #32
 801671c:	46bd      	mov	sp, r7
 801671e:	bd80      	pop	{r7, pc}

08016720 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8016720:	b580      	push	{r7, lr}
 8016722:	b088      	sub	sp, #32
 8016724:	af00      	add	r7, sp, #0
 8016726:	6078      	str	r0, [r7, #4]
 8016728:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 801672a:	683b      	ldr	r3, [r7, #0]
 801672c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 801672e:	2306      	movs	r3, #6
 8016730:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8016732:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8016736:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8016738:	2300      	movs	r3, #0
 801673a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801673c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8016740:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8016742:	f107 0308 	add.w	r3, r7, #8
 8016746:	4619      	mov	r1, r3
 8016748:	6878      	ldr	r0, [r7, #4]
 801674a:	f7ff fe6f 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 801674e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8016752:	2106      	movs	r1, #6
 8016754:	6878      	ldr	r0, [r7, #4]
 8016756:	f000 f8f1 	bl	801693c <SDMMC_GetCmdResp1>
 801675a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801675c:	69fb      	ldr	r3, [r7, #28]
}
 801675e:	4618      	mov	r0, r3
 8016760:	3720      	adds	r7, #32
 8016762:	46bd      	mov	sp, r7
 8016764:	bd80      	pop	{r7, pc}

08016766 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8016766:	b580      	push	{r7, lr}
 8016768:	b088      	sub	sp, #32
 801676a:	af00      	add	r7, sp, #0
 801676c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 801676e:	2300      	movs	r3, #0
 8016770:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8016772:	2333      	movs	r3, #51	@ 0x33
 8016774:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8016776:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801677a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801677c:	2300      	movs	r3, #0
 801677e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8016780:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8016784:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8016786:	f107 0308 	add.w	r3, r7, #8
 801678a:	4619      	mov	r1, r3
 801678c:	6878      	ldr	r0, [r7, #4]
 801678e:	f7ff fe4d 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8016792:	f241 3288 	movw	r2, #5000	@ 0x1388
 8016796:	2133      	movs	r1, #51	@ 0x33
 8016798:	6878      	ldr	r0, [r7, #4]
 801679a:	f000 f8cf 	bl	801693c <SDMMC_GetCmdResp1>
 801679e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80167a0:	69fb      	ldr	r3, [r7, #28]
}
 80167a2:	4618      	mov	r0, r3
 80167a4:	3720      	adds	r7, #32
 80167a6:	46bd      	mov	sp, r7
 80167a8:	bd80      	pop	{r7, pc}

080167aa <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80167aa:	b580      	push	{r7, lr}
 80167ac:	b088      	sub	sp, #32
 80167ae:	af00      	add	r7, sp, #0
 80167b0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80167b2:	2300      	movs	r3, #0
 80167b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80167b6:	2302      	movs	r3, #2
 80167b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80167ba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80167be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80167c0:	2300      	movs	r3, #0
 80167c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80167c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80167c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80167ca:	f107 0308 	add.w	r3, r7, #8
 80167ce:	4619      	mov	r1, r3
 80167d0:	6878      	ldr	r0, [r7, #4]
 80167d2:	f7ff fe2b 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80167d6:	6878      	ldr	r0, [r7, #4]
 80167d8:	f000 f9a2 	bl	8016b20 <SDMMC_GetCmdResp2>
 80167dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80167de:	69fb      	ldr	r3, [r7, #28]
}
 80167e0:	4618      	mov	r0, r3
 80167e2:	3720      	adds	r7, #32
 80167e4:	46bd      	mov	sp, r7
 80167e6:	bd80      	pop	{r7, pc}

080167e8 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80167e8:	b580      	push	{r7, lr}
 80167ea:	b088      	sub	sp, #32
 80167ec:	af00      	add	r7, sp, #0
 80167ee:	6078      	str	r0, [r7, #4]
 80167f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80167f2:	683b      	ldr	r3, [r7, #0]
 80167f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80167f6:	2309      	movs	r3, #9
 80167f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80167fa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80167fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8016800:	2300      	movs	r3, #0
 8016802:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8016804:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8016808:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801680a:	f107 0308 	add.w	r3, r7, #8
 801680e:	4619      	mov	r1, r3
 8016810:	6878      	ldr	r0, [r7, #4]
 8016812:	f7ff fe0b 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8016816:	6878      	ldr	r0, [r7, #4]
 8016818:	f000 f982 	bl	8016b20 <SDMMC_GetCmdResp2>
 801681c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801681e:	69fb      	ldr	r3, [r7, #28]
}
 8016820:	4618      	mov	r0, r3
 8016822:	3720      	adds	r7, #32
 8016824:	46bd      	mov	sp, r7
 8016826:	bd80      	pop	{r7, pc}

08016828 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8016828:	b580      	push	{r7, lr}
 801682a:	b088      	sub	sp, #32
 801682c:	af00      	add	r7, sp, #0
 801682e:	6078      	str	r0, [r7, #4]
 8016830:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8016832:	2300      	movs	r3, #0
 8016834:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8016836:	2303      	movs	r3, #3
 8016838:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801683a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801683e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8016840:	2300      	movs	r3, #0
 8016842:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8016844:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8016848:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801684a:	f107 0308 	add.w	r3, r7, #8
 801684e:	4619      	mov	r1, r3
 8016850:	6878      	ldr	r0, [r7, #4]
 8016852:	f7ff fdeb 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8016856:	683a      	ldr	r2, [r7, #0]
 8016858:	2103      	movs	r1, #3
 801685a:	6878      	ldr	r0, [r7, #4]
 801685c:	f000 f9ea 	bl	8016c34 <SDMMC_GetCmdResp6>
 8016860:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8016862:	69fb      	ldr	r3, [r7, #28]
}
 8016864:	4618      	mov	r0, r3
 8016866:	3720      	adds	r7, #32
 8016868:	46bd      	mov	sp, r7
 801686a:	bd80      	pop	{r7, pc}

0801686c <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801686c:	b580      	push	{r7, lr}
 801686e:	b088      	sub	sp, #32
 8016870:	af00      	add	r7, sp, #0
 8016872:	6078      	str	r0, [r7, #4]
 8016874:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8016876:	683b      	ldr	r3, [r7, #0]
 8016878:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 801687a:	230d      	movs	r3, #13
 801687c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801687e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8016882:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8016884:	2300      	movs	r3, #0
 8016886:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8016888:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801688c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801688e:	f107 0308 	add.w	r3, r7, #8
 8016892:	4619      	mov	r1, r3
 8016894:	6878      	ldr	r0, [r7, #4]
 8016896:	f7ff fdc9 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 801689a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801689e:	210d      	movs	r1, #13
 80168a0:	6878      	ldr	r0, [r7, #4]
 80168a2:	f000 f84b 	bl	801693c <SDMMC_GetCmdResp1>
 80168a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80168a8:	69fb      	ldr	r3, [r7, #28]
}
 80168aa:	4618      	mov	r0, r3
 80168ac:	3720      	adds	r7, #32
 80168ae:	46bd      	mov	sp, r7
 80168b0:	bd80      	pop	{r7, pc}

080168b2 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 80168b2:	b580      	push	{r7, lr}
 80168b4:	b088      	sub	sp, #32
 80168b6:	af00      	add	r7, sp, #0
 80168b8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80168ba:	2300      	movs	r3, #0
 80168bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 80168be:	230d      	movs	r3, #13
 80168c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80168c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80168c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80168c8:	2300      	movs	r3, #0
 80168ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80168cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80168d0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80168d2:	f107 0308 	add.w	r3, r7, #8
 80168d6:	4619      	mov	r1, r3
 80168d8:	6878      	ldr	r0, [r7, #4]
 80168da:	f7ff fda7 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 80168de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80168e2:	210d      	movs	r1, #13
 80168e4:	6878      	ldr	r0, [r7, #4]
 80168e6:	f000 f829 	bl	801693c <SDMMC_GetCmdResp1>
 80168ea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80168ec:	69fb      	ldr	r3, [r7, #28]
}
 80168ee:	4618      	mov	r0, r3
 80168f0:	3720      	adds	r7, #32
 80168f2:	46bd      	mov	sp, r7
 80168f4:	bd80      	pop	{r7, pc}

080168f6 <SDMMC_CmdSwitch>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdSwitch(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80168f6:	b580      	push	{r7, lr}
 80168f8:	b088      	sub	sp, #32
 80168fa:	af00      	add	r7, sp, #0
 80168fc:	6078      	str	r0, [r7, #4]
 80168fe:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD6 to activate SDR50 Mode and Power Limit 1.44W */
  /* CMD Response: R1 */
  sdmmc_cmdinit.Argument         = Argument; /* SDMMC_SDR25_SWITCH_PATTERN*/
 8016900:	683b      	ldr	r3, [r7, #0]
 8016902:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 8016904:	2306      	movs	r3, #6
 8016906:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8016908:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801690c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801690e:	2300      	movs	r3, #0
 8016910:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8016912:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8016916:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8016918:	f107 0308 	add.w	r3, r7, #8
 801691c:	4619      	mov	r1, r3
 801691e:	6878      	ldr	r0, [r7, #4]
 8016920:	f7ff fd84 	bl	801642c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SWITCH, SDMMC_CMDTIMEOUT);
 8016924:	f241 3288 	movw	r2, #5000	@ 0x1388
 8016928:	2106      	movs	r1, #6
 801692a:	6878      	ldr	r0, [r7, #4]
 801692c:	f000 f806 	bl	801693c <SDMMC_GetCmdResp1>
 8016930:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8016932:	69fb      	ldr	r3, [r7, #28]
}
 8016934:	4618      	mov	r0, r3
 8016936:	3720      	adds	r7, #32
 8016938:	46bd      	mov	sp, r7
 801693a:	bd80      	pop	{r7, pc}

0801693c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 801693c:	b580      	push	{r7, lr}
 801693e:	b088      	sub	sp, #32
 8016940:	af00      	add	r7, sp, #0
 8016942:	60f8      	str	r0, [r7, #12]
 8016944:	460b      	mov	r3, r1
 8016946:	607a      	str	r2, [r7, #4]
 8016948:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 801694a:	4b70      	ldr	r3, [pc, #448]	@ (8016b0c <SDMMC_GetCmdResp1+0x1d0>)
 801694c:	681b      	ldr	r3, [r3, #0]
 801694e:	4a70      	ldr	r2, [pc, #448]	@ (8016b10 <SDMMC_GetCmdResp1+0x1d4>)
 8016950:	fba2 2303 	umull	r2, r3, r2, r3
 8016954:	0a5a      	lsrs	r2, r3, #9
 8016956:	687b      	ldr	r3, [r7, #4]
 8016958:	fb02 f303 	mul.w	r3, r2, r3
 801695c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 801695e:	69fb      	ldr	r3, [r7, #28]
 8016960:	1e5a      	subs	r2, r3, #1
 8016962:	61fa      	str	r2, [r7, #28]
 8016964:	2b00      	cmp	r3, #0
 8016966:	d102      	bne.n	801696e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8016968:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801696c:	e0c9      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 801696e:	68fb      	ldr	r3, [r7, #12]
 8016970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016972:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8016974:	69ba      	ldr	r2, [r7, #24]
 8016976:	4b67      	ldr	r3, [pc, #412]	@ (8016b14 <SDMMC_GetCmdResp1+0x1d8>)
 8016978:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801697a:	2b00      	cmp	r3, #0
 801697c:	d0ef      	beq.n	801695e <SDMMC_GetCmdResp1+0x22>
 801697e:	69bb      	ldr	r3, [r7, #24]
 8016980:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8016984:	2b00      	cmp	r3, #0
 8016986:	d1ea      	bne.n	801695e <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8016988:	68fb      	ldr	r3, [r7, #12]
 801698a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801698c:	f003 0304 	and.w	r3, r3, #4
 8016990:	2b00      	cmp	r3, #0
 8016992:	d004      	beq.n	801699e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8016994:	68fb      	ldr	r3, [r7, #12]
 8016996:	2204      	movs	r2, #4
 8016998:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801699a:	2304      	movs	r3, #4
 801699c:	e0b1      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801699e:	68fb      	ldr	r3, [r7, #12]
 80169a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80169a2:	f003 0301 	and.w	r3, r3, #1
 80169a6:	2b00      	cmp	r3, #0
 80169a8:	d004      	beq.n	80169b4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80169aa:	68fb      	ldr	r3, [r7, #12]
 80169ac:	2201      	movs	r2, #1
 80169ae:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80169b0:	2301      	movs	r3, #1
 80169b2:	e0a6      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80169b4:	68fb      	ldr	r3, [r7, #12]
 80169b6:	4a58      	ldr	r2, [pc, #352]	@ (8016b18 <SDMMC_GetCmdResp1+0x1dc>)
 80169b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80169ba:	68f8      	ldr	r0, [r7, #12]
 80169bc:	f7ff fd60 	bl	8016480 <SDMMC_GetCommandResponse>
 80169c0:	4603      	mov	r3, r0
 80169c2:	461a      	mov	r2, r3
 80169c4:	7afb      	ldrb	r3, [r7, #11]
 80169c6:	4293      	cmp	r3, r2
 80169c8:	d001      	beq.n	80169ce <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80169ca:	2301      	movs	r3, #1
 80169cc:	e099      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80169ce:	2100      	movs	r1, #0
 80169d0:	68f8      	ldr	r0, [r7, #12]
 80169d2:	f7ff fd62 	bl	801649a <SDMMC_GetResponse>
 80169d6:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80169d8:	697a      	ldr	r2, [r7, #20]
 80169da:	4b50      	ldr	r3, [pc, #320]	@ (8016b1c <SDMMC_GetCmdResp1+0x1e0>)
 80169dc:	4013      	ands	r3, r2
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d101      	bne.n	80169e6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80169e2:	2300      	movs	r3, #0
 80169e4:	e08d      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80169e6:	697b      	ldr	r3, [r7, #20]
 80169e8:	2b00      	cmp	r3, #0
 80169ea:	da02      	bge.n	80169f2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80169ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80169f0:	e087      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80169f2:	697b      	ldr	r3, [r7, #20]
 80169f4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	d001      	beq.n	8016a00 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80169fc:	2340      	movs	r3, #64	@ 0x40
 80169fe:	e080      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8016a00:	697b      	ldr	r3, [r7, #20]
 8016a02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016a06:	2b00      	cmp	r3, #0
 8016a08:	d001      	beq.n	8016a0e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8016a0a:	2380      	movs	r3, #128	@ 0x80
 8016a0c:	e079      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8016a0e:	697b      	ldr	r3, [r7, #20]
 8016a10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8016a14:	2b00      	cmp	r3, #0
 8016a16:	d002      	beq.n	8016a1e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8016a18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8016a1c:	e071      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8016a1e:	697b      	ldr	r3, [r7, #20]
 8016a20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016a24:	2b00      	cmp	r3, #0
 8016a26:	d002      	beq.n	8016a2e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8016a28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016a2c:	e069      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8016a2e:	697b      	ldr	r3, [r7, #20]
 8016a30:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8016a34:	2b00      	cmp	r3, #0
 8016a36:	d002      	beq.n	8016a3e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8016a38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016a3c:	e061      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8016a3e:	697b      	ldr	r3, [r7, #20]
 8016a40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8016a44:	2b00      	cmp	r3, #0
 8016a46:	d002      	beq.n	8016a4e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8016a48:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8016a4c:	e059      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8016a4e:	697b      	ldr	r3, [r7, #20]
 8016a50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8016a54:	2b00      	cmp	r3, #0
 8016a56:	d002      	beq.n	8016a5e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8016a58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8016a5c:	e051      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8016a5e:	697b      	ldr	r3, [r7, #20]
 8016a60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8016a64:	2b00      	cmp	r3, #0
 8016a66:	d002      	beq.n	8016a6e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8016a68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8016a6c:	e049      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8016a6e:	697b      	ldr	r3, [r7, #20]
 8016a70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8016a74:	2b00      	cmp	r3, #0
 8016a76:	d002      	beq.n	8016a7e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8016a78:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8016a7c:	e041      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8016a7e:	697b      	ldr	r3, [r7, #20]
 8016a80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8016a84:	2b00      	cmp	r3, #0
 8016a86:	d002      	beq.n	8016a8e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8016a88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8016a8c:	e039      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8016a8e:	697b      	ldr	r3, [r7, #20]
 8016a90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d002      	beq.n	8016a9e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8016a98:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8016a9c:	e031      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8016a9e:	697b      	ldr	r3, [r7, #20]
 8016aa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016aa4:	2b00      	cmp	r3, #0
 8016aa6:	d002      	beq.n	8016aae <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8016aa8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8016aac:	e029      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8016aae:	697b      	ldr	r3, [r7, #20]
 8016ab0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8016ab4:	2b00      	cmp	r3, #0
 8016ab6:	d002      	beq.n	8016abe <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8016ab8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8016abc:	e021      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8016abe:	697b      	ldr	r3, [r7, #20]
 8016ac0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8016ac4:	2b00      	cmp	r3, #0
 8016ac6:	d002      	beq.n	8016ace <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8016ac8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8016acc:	e019      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8016ace:	697b      	ldr	r3, [r7, #20]
 8016ad0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8016ad4:	2b00      	cmp	r3, #0
 8016ad6:	d002      	beq.n	8016ade <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8016ad8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8016adc:	e011      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8016ade:	697b      	ldr	r3, [r7, #20]
 8016ae0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8016ae4:	2b00      	cmp	r3, #0
 8016ae6:	d002      	beq.n	8016aee <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8016ae8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8016aec:	e009      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8016aee:	697b      	ldr	r3, [r7, #20]
 8016af0:	f003 0308 	and.w	r3, r3, #8
 8016af4:	2b00      	cmp	r3, #0
 8016af6:	d002      	beq.n	8016afe <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8016af8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8016afc:	e001      	b.n	8016b02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8016afe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8016b02:	4618      	mov	r0, r3
 8016b04:	3720      	adds	r7, #32
 8016b06:	46bd      	mov	sp, r7
 8016b08:	bd80      	pop	{r7, pc}
 8016b0a:	bf00      	nop
 8016b0c:	20000000 	.word	0x20000000
 8016b10:	10624dd3 	.word	0x10624dd3
 8016b14:	00200045 	.word	0x00200045
 8016b18:	002000c5 	.word	0x002000c5
 8016b1c:	fdffe008 	.word	0xfdffe008

08016b20 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8016b20:	b480      	push	{r7}
 8016b22:	b085      	sub	sp, #20
 8016b24:	af00      	add	r7, sp, #0
 8016b26:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8016b28:	4b1f      	ldr	r3, [pc, #124]	@ (8016ba8 <SDMMC_GetCmdResp2+0x88>)
 8016b2a:	681b      	ldr	r3, [r3, #0]
 8016b2c:	4a1f      	ldr	r2, [pc, #124]	@ (8016bac <SDMMC_GetCmdResp2+0x8c>)
 8016b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8016b32:	0a5b      	lsrs	r3, r3, #9
 8016b34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8016b38:	fb02 f303 	mul.w	r3, r2, r3
 8016b3c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8016b3e:	68fb      	ldr	r3, [r7, #12]
 8016b40:	1e5a      	subs	r2, r3, #1
 8016b42:	60fa      	str	r2, [r7, #12]
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	d102      	bne.n	8016b4e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8016b48:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8016b4c:	e026      	b.n	8016b9c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8016b4e:	687b      	ldr	r3, [r7, #4]
 8016b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016b52:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8016b54:	68bb      	ldr	r3, [r7, #8]
 8016b56:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8016b5a:	2b00      	cmp	r3, #0
 8016b5c:	d0ef      	beq.n	8016b3e <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8016b5e:	68bb      	ldr	r3, [r7, #8]
 8016b60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8016b64:	2b00      	cmp	r3, #0
 8016b66:	d1ea      	bne.n	8016b3e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8016b68:	687b      	ldr	r3, [r7, #4]
 8016b6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016b6c:	f003 0304 	and.w	r3, r3, #4
 8016b70:	2b00      	cmp	r3, #0
 8016b72:	d004      	beq.n	8016b7e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8016b74:	687b      	ldr	r3, [r7, #4]
 8016b76:	2204      	movs	r2, #4
 8016b78:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8016b7a:	2304      	movs	r3, #4
 8016b7c:	e00e      	b.n	8016b9c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8016b7e:	687b      	ldr	r3, [r7, #4]
 8016b80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016b82:	f003 0301 	and.w	r3, r3, #1
 8016b86:	2b00      	cmp	r3, #0
 8016b88:	d004      	beq.n	8016b94 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8016b8a:	687b      	ldr	r3, [r7, #4]
 8016b8c:	2201      	movs	r2, #1
 8016b8e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8016b90:	2301      	movs	r3, #1
 8016b92:	e003      	b.n	8016b9c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8016b94:	687b      	ldr	r3, [r7, #4]
 8016b96:	4a06      	ldr	r2, [pc, #24]	@ (8016bb0 <SDMMC_GetCmdResp2+0x90>)
 8016b98:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8016b9a:	2300      	movs	r3, #0
}
 8016b9c:	4618      	mov	r0, r3
 8016b9e:	3714      	adds	r7, #20
 8016ba0:	46bd      	mov	sp, r7
 8016ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ba6:	4770      	bx	lr
 8016ba8:	20000000 	.word	0x20000000
 8016bac:	10624dd3 	.word	0x10624dd3
 8016bb0:	002000c5 	.word	0x002000c5

08016bb4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8016bb4:	b480      	push	{r7}
 8016bb6:	b085      	sub	sp, #20
 8016bb8:	af00      	add	r7, sp, #0
 8016bba:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8016bbc:	4b1a      	ldr	r3, [pc, #104]	@ (8016c28 <SDMMC_GetCmdResp3+0x74>)
 8016bbe:	681b      	ldr	r3, [r3, #0]
 8016bc0:	4a1a      	ldr	r2, [pc, #104]	@ (8016c2c <SDMMC_GetCmdResp3+0x78>)
 8016bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8016bc6:	0a5b      	lsrs	r3, r3, #9
 8016bc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8016bcc:	fb02 f303 	mul.w	r3, r2, r3
 8016bd0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8016bd2:	68fb      	ldr	r3, [r7, #12]
 8016bd4:	1e5a      	subs	r2, r3, #1
 8016bd6:	60fa      	str	r2, [r7, #12]
 8016bd8:	2b00      	cmp	r3, #0
 8016bda:	d102      	bne.n	8016be2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8016bdc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8016be0:	e01b      	b.n	8016c1a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8016be2:	687b      	ldr	r3, [r7, #4]
 8016be4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016be6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8016be8:	68bb      	ldr	r3, [r7, #8]
 8016bea:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8016bee:	2b00      	cmp	r3, #0
 8016bf0:	d0ef      	beq.n	8016bd2 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8016bf2:	68bb      	ldr	r3, [r7, #8]
 8016bf4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8016bf8:	2b00      	cmp	r3, #0
 8016bfa:	d1ea      	bne.n	8016bd2 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8016bfc:	687b      	ldr	r3, [r7, #4]
 8016bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016c00:	f003 0304 	and.w	r3, r3, #4
 8016c04:	2b00      	cmp	r3, #0
 8016c06:	d004      	beq.n	8016c12 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8016c08:	687b      	ldr	r3, [r7, #4]
 8016c0a:	2204      	movs	r2, #4
 8016c0c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8016c0e:	2304      	movs	r3, #4
 8016c10:	e003      	b.n	8016c1a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8016c12:	687b      	ldr	r3, [r7, #4]
 8016c14:	4a06      	ldr	r2, [pc, #24]	@ (8016c30 <SDMMC_GetCmdResp3+0x7c>)
 8016c16:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8016c18:	2300      	movs	r3, #0
}
 8016c1a:	4618      	mov	r0, r3
 8016c1c:	3714      	adds	r7, #20
 8016c1e:	46bd      	mov	sp, r7
 8016c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c24:	4770      	bx	lr
 8016c26:	bf00      	nop
 8016c28:	20000000 	.word	0x20000000
 8016c2c:	10624dd3 	.word	0x10624dd3
 8016c30:	002000c5 	.word	0x002000c5

08016c34 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8016c34:	b580      	push	{r7, lr}
 8016c36:	b088      	sub	sp, #32
 8016c38:	af00      	add	r7, sp, #0
 8016c3a:	60f8      	str	r0, [r7, #12]
 8016c3c:	460b      	mov	r3, r1
 8016c3e:	607a      	str	r2, [r7, #4]
 8016c40:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8016c42:	4b35      	ldr	r3, [pc, #212]	@ (8016d18 <SDMMC_GetCmdResp6+0xe4>)
 8016c44:	681b      	ldr	r3, [r3, #0]
 8016c46:	4a35      	ldr	r2, [pc, #212]	@ (8016d1c <SDMMC_GetCmdResp6+0xe8>)
 8016c48:	fba2 2303 	umull	r2, r3, r2, r3
 8016c4c:	0a5b      	lsrs	r3, r3, #9
 8016c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8016c52:	fb02 f303 	mul.w	r3, r2, r3
 8016c56:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8016c58:	69fb      	ldr	r3, [r7, #28]
 8016c5a:	1e5a      	subs	r2, r3, #1
 8016c5c:	61fa      	str	r2, [r7, #28]
 8016c5e:	2b00      	cmp	r3, #0
 8016c60:	d102      	bne.n	8016c68 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8016c62:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8016c66:	e052      	b.n	8016d0e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8016c68:	68fb      	ldr	r3, [r7, #12]
 8016c6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016c6c:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8016c6e:	69bb      	ldr	r3, [r7, #24]
 8016c70:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8016c74:	2b00      	cmp	r3, #0
 8016c76:	d0ef      	beq.n	8016c58 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8016c78:	69bb      	ldr	r3, [r7, #24]
 8016c7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8016c7e:	2b00      	cmp	r3, #0
 8016c80:	d1ea      	bne.n	8016c58 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8016c82:	68fb      	ldr	r3, [r7, #12]
 8016c84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016c86:	f003 0304 	and.w	r3, r3, #4
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	d004      	beq.n	8016c98 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8016c8e:	68fb      	ldr	r3, [r7, #12]
 8016c90:	2204      	movs	r2, #4
 8016c92:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8016c94:	2304      	movs	r3, #4
 8016c96:	e03a      	b.n	8016d0e <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8016c98:	68fb      	ldr	r3, [r7, #12]
 8016c9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016c9c:	f003 0301 	and.w	r3, r3, #1
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	d004      	beq.n	8016cae <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8016ca4:	68fb      	ldr	r3, [r7, #12]
 8016ca6:	2201      	movs	r2, #1
 8016ca8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8016caa:	2301      	movs	r3, #1
 8016cac:	e02f      	b.n	8016d0e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8016cae:	68f8      	ldr	r0, [r7, #12]
 8016cb0:	f7ff fbe6 	bl	8016480 <SDMMC_GetCommandResponse>
 8016cb4:	4603      	mov	r3, r0
 8016cb6:	461a      	mov	r2, r3
 8016cb8:	7afb      	ldrb	r3, [r7, #11]
 8016cba:	4293      	cmp	r3, r2
 8016cbc:	d001      	beq.n	8016cc2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8016cbe:	2301      	movs	r3, #1
 8016cc0:	e025      	b.n	8016d0e <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8016cc2:	68fb      	ldr	r3, [r7, #12]
 8016cc4:	4a16      	ldr	r2, [pc, #88]	@ (8016d20 <SDMMC_GetCmdResp6+0xec>)
 8016cc6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8016cc8:	2100      	movs	r1, #0
 8016cca:	68f8      	ldr	r0, [r7, #12]
 8016ccc:	f7ff fbe5 	bl	801649a <SDMMC_GetResponse>
 8016cd0:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8016cd2:	697b      	ldr	r3, [r7, #20]
 8016cd4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	d106      	bne.n	8016cea <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8016cdc:	697b      	ldr	r3, [r7, #20]
 8016cde:	0c1b      	lsrs	r3, r3, #16
 8016ce0:	b29a      	uxth	r2, r3
 8016ce2:	687b      	ldr	r3, [r7, #4]
 8016ce4:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8016ce6:	2300      	movs	r3, #0
 8016ce8:	e011      	b.n	8016d0e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8016cea:	697b      	ldr	r3, [r7, #20]
 8016cec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8016cf0:	2b00      	cmp	r3, #0
 8016cf2:	d002      	beq.n	8016cfa <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8016cf4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8016cf8:	e009      	b.n	8016d0e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8016cfa:	697b      	ldr	r3, [r7, #20]
 8016cfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8016d00:	2b00      	cmp	r3, #0
 8016d02:	d002      	beq.n	8016d0a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8016d04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8016d08:	e001      	b.n	8016d0e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8016d0a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8016d0e:	4618      	mov	r0, r3
 8016d10:	3720      	adds	r7, #32
 8016d12:	46bd      	mov	sp, r7
 8016d14:	bd80      	pop	{r7, pc}
 8016d16:	bf00      	nop
 8016d18:	20000000 	.word	0x20000000
 8016d1c:	10624dd3 	.word	0x10624dd3
 8016d20:	002000c5 	.word	0x002000c5

08016d24 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8016d24:	b480      	push	{r7}
 8016d26:	b085      	sub	sp, #20
 8016d28:	af00      	add	r7, sp, #0
 8016d2a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8016d2c:	4b22      	ldr	r3, [pc, #136]	@ (8016db8 <SDMMC_GetCmdResp7+0x94>)
 8016d2e:	681b      	ldr	r3, [r3, #0]
 8016d30:	4a22      	ldr	r2, [pc, #136]	@ (8016dbc <SDMMC_GetCmdResp7+0x98>)
 8016d32:	fba2 2303 	umull	r2, r3, r2, r3
 8016d36:	0a5b      	lsrs	r3, r3, #9
 8016d38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8016d3c:	fb02 f303 	mul.w	r3, r2, r3
 8016d40:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8016d42:	68fb      	ldr	r3, [r7, #12]
 8016d44:	1e5a      	subs	r2, r3, #1
 8016d46:	60fa      	str	r2, [r7, #12]
 8016d48:	2b00      	cmp	r3, #0
 8016d4a:	d102      	bne.n	8016d52 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8016d4c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8016d50:	e02c      	b.n	8016dac <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8016d52:	687b      	ldr	r3, [r7, #4]
 8016d54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016d56:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8016d58:	68bb      	ldr	r3, [r7, #8]
 8016d5a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8016d5e:	2b00      	cmp	r3, #0
 8016d60:	d0ef      	beq.n	8016d42 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8016d62:	68bb      	ldr	r3, [r7, #8]
 8016d64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8016d68:	2b00      	cmp	r3, #0
 8016d6a:	d1ea      	bne.n	8016d42 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016d70:	f003 0304 	and.w	r3, r3, #4
 8016d74:	2b00      	cmp	r3, #0
 8016d76:	d004      	beq.n	8016d82 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8016d78:	687b      	ldr	r3, [r7, #4]
 8016d7a:	2204      	movs	r2, #4
 8016d7c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8016d7e:	2304      	movs	r3, #4
 8016d80:	e014      	b.n	8016dac <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8016d82:	687b      	ldr	r3, [r7, #4]
 8016d84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016d86:	f003 0301 	and.w	r3, r3, #1
 8016d8a:	2b00      	cmp	r3, #0
 8016d8c:	d004      	beq.n	8016d98 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8016d8e:	687b      	ldr	r3, [r7, #4]
 8016d90:	2201      	movs	r2, #1
 8016d92:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8016d94:	2301      	movs	r3, #1
 8016d96:	e009      	b.n	8016dac <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8016d98:	687b      	ldr	r3, [r7, #4]
 8016d9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016da0:	2b00      	cmp	r3, #0
 8016da2:	d002      	beq.n	8016daa <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8016da4:	687b      	ldr	r3, [r7, #4]
 8016da6:	2240      	movs	r2, #64	@ 0x40
 8016da8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8016daa:	2300      	movs	r3, #0

}
 8016dac:	4618      	mov	r0, r3
 8016dae:	3714      	adds	r7, #20
 8016db0:	46bd      	mov	sp, r7
 8016db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016db6:	4770      	bx	lr
 8016db8:	20000000 	.word	0x20000000
 8016dbc:	10624dd3 	.word	0x10624dd3

08016dc0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8016dc0:	b480      	push	{r7}
 8016dc2:	b085      	sub	sp, #20
 8016dc4:	af00      	add	r7, sp, #0
 8016dc6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8016dc8:	4b11      	ldr	r3, [pc, #68]	@ (8016e10 <SDMMC_GetCmdError+0x50>)
 8016dca:	681b      	ldr	r3, [r3, #0]
 8016dcc:	4a11      	ldr	r2, [pc, #68]	@ (8016e14 <SDMMC_GetCmdError+0x54>)
 8016dce:	fba2 2303 	umull	r2, r3, r2, r3
 8016dd2:	0a5b      	lsrs	r3, r3, #9
 8016dd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8016dd8:	fb02 f303 	mul.w	r3, r2, r3
 8016ddc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8016dde:	68fb      	ldr	r3, [r7, #12]
 8016de0:	1e5a      	subs	r2, r3, #1
 8016de2:	60fa      	str	r2, [r7, #12]
 8016de4:	2b00      	cmp	r3, #0
 8016de6:	d102      	bne.n	8016dee <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8016de8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8016dec:	e009      	b.n	8016e02 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016df6:	2b00      	cmp	r3, #0
 8016df8:	d0f1      	beq.n	8016dde <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8016dfa:	687b      	ldr	r3, [r7, #4]
 8016dfc:	4a06      	ldr	r2, [pc, #24]	@ (8016e18 <SDMMC_GetCmdError+0x58>)
 8016dfe:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8016e00:	2300      	movs	r3, #0
}
 8016e02:	4618      	mov	r0, r3
 8016e04:	3714      	adds	r7, #20
 8016e06:	46bd      	mov	sp, r7
 8016e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e0c:	4770      	bx	lr
 8016e0e:	bf00      	nop
 8016e10:	20000000 	.word	0x20000000
 8016e14:	10624dd3 	.word	0x10624dd3
 8016e18:	002000c5 	.word	0x002000c5

08016e1c <noos_sem_signal>:

#else  /* MX_WIFI_USE_CMSIS_OS */
/* No OS implementation. */

int32_t noos_sem_signal(volatile uint32_t *sem)
{
 8016e1c:	b480      	push	{r7}
 8016e1e:	b085      	sub	sp, #20
 8016e20:	af00      	add	r7, sp, #0
 8016e22:	6078      	str	r0, [r7, #4]
  int32_t rc = 0;
 8016e24:	2300      	movs	r3, #0
 8016e26:	60fb      	str	r3, [r7, #12]

  if (sem != NULL)
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	2b00      	cmp	r3, #0
 8016e2c:	d005      	beq.n	8016e3a <noos_sem_signal+0x1e>
  {
    *sem = *sem + 1U;
 8016e2e:	687b      	ldr	r3, [r7, #4]
 8016e30:	681b      	ldr	r3, [r3, #0]
 8016e32:	1c5a      	adds	r2, r3, #1
 8016e34:	687b      	ldr	r3, [r7, #4]
 8016e36:	601a      	str	r2, [r3, #0]
 8016e38:	e002      	b.n	8016e40 <noos_sem_signal+0x24>
  }
  else
  {
    rc = -1;
 8016e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8016e3e:	60fb      	str	r3, [r7, #12]
  }

  return rc;
 8016e40:	68fb      	ldr	r3, [r7, #12]
}
 8016e42:	4618      	mov	r0, r3
 8016e44:	3714      	adds	r7, #20
 8016e46:	46bd      	mov	sp, r7
 8016e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e4c:	4770      	bx	lr

08016e4e <noos_sem_wait>:


int32_t noos_sem_wait(__IO uint32_t *sem, uint32_t timeout, void (*idle_func)(uint32_t duration))
{
 8016e4e:	b580      	push	{r7, lr}
 8016e50:	b086      	sub	sp, #24
 8016e52:	af00      	add	r7, sp, #0
 8016e54:	60f8      	str	r0, [r7, #12]
 8016e56:	60b9      	str	r1, [r7, #8]
 8016e58:	607a      	str	r2, [r7, #4]
  int32_t rc = 0;
 8016e5a:	2300      	movs	r3, #0
 8016e5c:	617b      	str	r3, [r7, #20]
  const uint32_t tickstart = HAL_GetTick();
 8016e5e:	f7f0 ffdf 	bl	8007e20 <HAL_GetTick>
 8016e62:	6138      	str	r0, [r7, #16]

  while ((*sem < 1U))
 8016e64:	e018      	b.n	8016e98 <noos_sem_wait+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > timeout)
 8016e66:	f7f0 ffdb 	bl	8007e20 <HAL_GetTick>
 8016e6a:	4602      	mov	r2, r0
 8016e6c:	693b      	ldr	r3, [r7, #16]
 8016e6e:	1ad3      	subs	r3, r2, r3
 8016e70:	68ba      	ldr	r2, [r7, #8]
 8016e72:	429a      	cmp	r2, r3
 8016e74:	d203      	bcs.n	8016e7e <noos_sem_wait+0x30>
    {
      rc = -1;
 8016e76:	f04f 33ff 	mov.w	r3, #4294967295
 8016e7a:	617b      	str	r3, [r7, #20]
      break;
 8016e7c:	e010      	b.n	8016ea0 <noos_sem_wait+0x52>
    }
    if (idle_func != NULL)
 8016e7e:	687b      	ldr	r3, [r7, #4]
 8016e80:	2b00      	cmp	r3, #0
 8016e82:	d009      	beq.n	8016e98 <noos_sem_wait+0x4a>
    {
      (*idle_func)(timeout - (HAL_GetTick() - tickstart));
 8016e84:	f7f0 ffcc 	bl	8007e20 <HAL_GetTick>
 8016e88:	4602      	mov	r2, r0
 8016e8a:	693b      	ldr	r3, [r7, #16]
 8016e8c:	1a9a      	subs	r2, r3, r2
 8016e8e:	68bb      	ldr	r3, [r7, #8]
 8016e90:	441a      	add	r2, r3
 8016e92:	687b      	ldr	r3, [r7, #4]
 8016e94:	4610      	mov	r0, r2
 8016e96:	4798      	blx	r3
  while ((*sem < 1U))
 8016e98:	68fb      	ldr	r3, [r7, #12]
 8016e9a:	681b      	ldr	r3, [r3, #0]
 8016e9c:	2b00      	cmp	r3, #0
 8016e9e:	d0e2      	beq.n	8016e66 <noos_sem_wait+0x18>
    }
  }
  /* no timeout */
  if (rc == 0)
 8016ea0:	697b      	ldr	r3, [r7, #20]
 8016ea2:	2b00      	cmp	r3, #0
 8016ea4:	d104      	bne.n	8016eb0 <noos_sem_wait+0x62>
  {
    *sem = *sem - 1U;
 8016ea6:	68fb      	ldr	r3, [r7, #12]
 8016ea8:	681b      	ldr	r3, [r3, #0]
 8016eaa:	1e5a      	subs	r2, r3, #1
 8016eac:	68fb      	ldr	r3, [r7, #12]
 8016eae:	601a      	str	r2, [r3, #0]
  }
  return rc;
 8016eb0:	697b      	ldr	r3, [r7, #20]
}
 8016eb2:	4618      	mov	r0, r3
 8016eb4:	3718      	adds	r7, #24
 8016eb6:	46bd      	mov	sp, r7
 8016eb8:	bd80      	pop	{r7, pc}

08016eba <noos_fifo_init>:


int32_t noos_fifo_init(noos_queue_t **qret, uint16_t len)
{
 8016eba:	b580      	push	{r7, lr}
 8016ebc:	b084      	sub	sp, #16
 8016ebe:	af00      	add	r7, sp, #0
 8016ec0:	6078      	str	r0, [r7, #4]
 8016ec2:	460b      	mov	r3, r1
 8016ec4:	807b      	strh	r3, [r7, #2]
  int32_t rc = -1;
 8016ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8016eca:	60fb      	str	r3, [r7, #12]
  noos_queue_t *q;

  if (len > 0U)
 8016ecc:	887b      	ldrh	r3, [r7, #2]
 8016ece:	2b00      	cmp	r3, #0
 8016ed0:	d030      	beq.n	8016f34 <noos_fifo_init+0x7a>
  {
    q = (noos_queue_t *)MX_WIFI_MALLOC(sizeof(noos_queue_t));
 8016ed2:	2014      	movs	r0, #20
 8016ed4:	f001 f866 	bl	8017fa4 <malloc>
 8016ed8:	4603      	mov	r3, r0
 8016eda:	60bb      	str	r3, [r7, #8]
    if (q != NULL)
 8016edc:	68bb      	ldr	r3, [r7, #8]
 8016ede:	2b00      	cmp	r3, #0
 8016ee0:	d028      	beq.n	8016f34 <noos_fifo_init+0x7a>
    {
      q->in = 0U;
 8016ee2:	68bb      	ldr	r3, [r7, #8]
 8016ee4:	2200      	movs	r2, #0
 8016ee6:	805a      	strh	r2, [r3, #2]
      q->len = len;
 8016ee8:	68bb      	ldr	r3, [r7, #8]
 8016eea:	887a      	ldrh	r2, [r7, #2]
 8016eec:	801a      	strh	r2, [r3, #0]
      q->idx = 0;
 8016eee:	68bb      	ldr	r3, [r7, #8]
 8016ef0:	2200      	movs	r2, #0
 8016ef2:	609a      	str	r2, [r3, #8]
      q->rd = 0;
 8016ef4:	68bb      	ldr	r3, [r7, #8]
 8016ef6:	2200      	movs	r2, #0
 8016ef8:	60da      	str	r2, [r3, #12]
      q->wr = 0;
 8016efa:	68bb      	ldr	r3, [r7, #8]
 8016efc:	2200      	movs	r2, #0
 8016efe:	611a      	str	r2, [r3, #16]
      q->fifo = (void **) MX_WIFI_MALLOC(sizeof(void *) * (len + 1U));
 8016f00:	887b      	ldrh	r3, [r7, #2]
 8016f02:	3301      	adds	r3, #1
 8016f04:	009b      	lsls	r3, r3, #2
 8016f06:	4618      	mov	r0, r3
 8016f08:	f001 f84c 	bl	8017fa4 <malloc>
 8016f0c:	4603      	mov	r3, r0
 8016f0e:	461a      	mov	r2, r3
 8016f10:	68bb      	ldr	r3, [r7, #8]
 8016f12:	605a      	str	r2, [r3, #4]
      if (q->fifo != NULL)
 8016f14:	68bb      	ldr	r3, [r7, #8]
 8016f16:	685b      	ldr	r3, [r3, #4]
 8016f18:	2b00      	cmp	r3, #0
 8016f1a:	d005      	beq.n	8016f28 <noos_fifo_init+0x6e>
      {
        rc = 0;
 8016f1c:	2300      	movs	r3, #0
 8016f1e:	60fb      	str	r3, [r7, #12]
        *qret = q;
 8016f20:	687b      	ldr	r3, [r7, #4]
 8016f22:	68ba      	ldr	r2, [r7, #8]
 8016f24:	601a      	str	r2, [r3, #0]
 8016f26:	e005      	b.n	8016f34 <noos_fifo_init+0x7a>
      }
      else
      {
        MX_WIFI_FREE(q);
 8016f28:	68b8      	ldr	r0, [r7, #8]
 8016f2a:	f001 f843 	bl	8017fb4 <free>
        *qret = NULL;
 8016f2e:	687b      	ldr	r3, [r7, #4]
 8016f30:	2200      	movs	r2, #0
 8016f32:	601a      	str	r2, [r3, #0]
      }
    }
  }
  return rc;
 8016f34:	68fb      	ldr	r3, [r7, #12]
}
 8016f36:	4618      	mov	r0, r3
 8016f38:	3710      	adds	r7, #16
 8016f3a:	46bd      	mov	sp, r7
 8016f3c:	bd80      	pop	{r7, pc}

08016f3e <noos_fifo_push>:
    MX_WIFI_FREE(q);
  }
}

int32_t noos_fifo_push(noos_queue_t *queue, void *p, uint32_t timeout, void (*idle_func)(uint32_t duration))
{
 8016f3e:	b580      	push	{r7, lr}
 8016f40:	b086      	sub	sp, #24
 8016f42:	af00      	add	r7, sp, #0
 8016f44:	60f8      	str	r0, [r7, #12]
 8016f46:	60b9      	str	r1, [r7, #8]
 8016f48:	607a      	str	r2, [r7, #4]
 8016f4a:	603b      	str	r3, [r7, #0]
  int32_t rc = 0;
 8016f4c:	2300      	movs	r3, #0
 8016f4e:	617b      	str	r3, [r7, #20]
  const uint32_t tickstart = HAL_GetTick();
 8016f50:	f7f0 ff66 	bl	8007e20 <HAL_GetTick>
 8016f54:	6138      	str	r0, [r7, #16]

  while (queue->in == queue->len)
 8016f56:	e018      	b.n	8016f8a <noos_fifo_push+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > timeout)
 8016f58:	f7f0 ff62 	bl	8007e20 <HAL_GetTick>
 8016f5c:	4602      	mov	r2, r0
 8016f5e:	693b      	ldr	r3, [r7, #16]
 8016f60:	1ad3      	subs	r3, r2, r3
 8016f62:	687a      	ldr	r2, [r7, #4]
 8016f64:	429a      	cmp	r2, r3
 8016f66:	d203      	bcs.n	8016f70 <noos_fifo_push+0x32>
    {
      rc = -1;
 8016f68:	f04f 33ff 	mov.w	r3, #4294967295
 8016f6c:	617b      	str	r3, [r7, #20]
      break;
 8016f6e:	e012      	b.n	8016f96 <noos_fifo_push+0x58>
    }
    if (NULL != idle_func)
 8016f70:	683b      	ldr	r3, [r7, #0]
 8016f72:	2b00      	cmp	r3, #0
 8016f74:	d009      	beq.n	8016f8a <noos_fifo_push+0x4c>
    {
      (*idle_func)(timeout - (HAL_GetTick() - tickstart));
 8016f76:	f7f0 ff53 	bl	8007e20 <HAL_GetTick>
 8016f7a:	4602      	mov	r2, r0
 8016f7c:	693b      	ldr	r3, [r7, #16]
 8016f7e:	1a9a      	subs	r2, r3, r2
 8016f80:	687b      	ldr	r3, [r7, #4]
 8016f82:	441a      	add	r2, r3
 8016f84:	683b      	ldr	r3, [r7, #0]
 8016f86:	4610      	mov	r0, r2
 8016f88:	4798      	blx	r3
  while (queue->in == queue->len)
 8016f8a:	68fb      	ldr	r3, [r7, #12]
 8016f8c:	885a      	ldrh	r2, [r3, #2]
 8016f8e:	68fb      	ldr	r3, [r7, #12]
 8016f90:	881b      	ldrh	r3, [r3, #0]
 8016f92:	429a      	cmp	r2, r3
 8016f94:	d0e0      	beq.n	8016f58 <noos_fifo_push+0x1a>
    }
  }
  if (0 == rc)
 8016f96:	697b      	ldr	r3, [r7, #20]
 8016f98:	2b00      	cmp	r3, #0
 8016f9a:	d119      	bne.n	8016fd0 <noos_fifo_push+0x92>
  {
    queue->in++;
 8016f9c:	68fb      	ldr	r3, [r7, #12]
 8016f9e:	885b      	ldrh	r3, [r3, #2]
 8016fa0:	3301      	adds	r3, #1
 8016fa2:	b29a      	uxth	r2, r3
 8016fa4:	68fb      	ldr	r3, [r7, #12]
 8016fa6:	805a      	strh	r2, [r3, #2]
    queue->fifo[queue->wr] = p;
 8016fa8:	68fb      	ldr	r3, [r7, #12]
 8016faa:	685a      	ldr	r2, [r3, #4]
 8016fac:	68fb      	ldr	r3, [r7, #12]
 8016fae:	691b      	ldr	r3, [r3, #16]
 8016fb0:	009b      	lsls	r3, r3, #2
 8016fb2:	4413      	add	r3, r2
 8016fb4:	68ba      	ldr	r2, [r7, #8]
 8016fb6:	601a      	str	r2, [r3, #0]
    queue->wr = (queue->wr + 1U) % queue->len;
 8016fb8:	68fb      	ldr	r3, [r7, #12]
 8016fba:	691b      	ldr	r3, [r3, #16]
 8016fbc:	3301      	adds	r3, #1
 8016fbe:	68fa      	ldr	r2, [r7, #12]
 8016fc0:	8812      	ldrh	r2, [r2, #0]
 8016fc2:	fbb3 f1f2 	udiv	r1, r3, r2
 8016fc6:	fb01 f202 	mul.w	r2, r1, r2
 8016fca:	1a9a      	subs	r2, r3, r2
 8016fcc:	68fb      	ldr	r3, [r7, #12]
 8016fce:	611a      	str	r2, [r3, #16]
  }
  return rc;
 8016fd0:	697b      	ldr	r3, [r7, #20]
}
 8016fd2:	4618      	mov	r0, r3
 8016fd4:	3718      	adds	r7, #24
 8016fd6:	46bd      	mov	sp, r7
 8016fd8:	bd80      	pop	{r7, pc}

08016fda <noos_fifo_pop>:


void *noos_fifo_pop(noos_queue_t *queue, uint32_t timeout, void (*idle_func)(uint32_t duration))
{
 8016fda:	b580      	push	{r7, lr}
 8016fdc:	b088      	sub	sp, #32
 8016fde:	af00      	add	r7, sp, #0
 8016fe0:	60f8      	str	r0, [r7, #12]
 8016fe2:	60b9      	str	r1, [r7, #8]
 8016fe4:	607a      	str	r2, [r7, #4]
  int32_t rc = 0;
 8016fe6:	2300      	movs	r3, #0
 8016fe8:	61fb      	str	r3, [r7, #28]
  const uint32_t tickstart = HAL_GetTick();
 8016fea:	f7f0 ff19 	bl	8007e20 <HAL_GetTick>
 8016fee:	6178      	str	r0, [r7, #20]
  void *p = NULL;
 8016ff0:	2300      	movs	r3, #0
 8016ff2:	61bb      	str	r3, [r7, #24]

  while (0U == queue->in)
 8016ff4:	e018      	b.n	8017028 <noos_fifo_pop+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > timeout)
 8016ff6:	f7f0 ff13 	bl	8007e20 <HAL_GetTick>
 8016ffa:	4602      	mov	r2, r0
 8016ffc:	697b      	ldr	r3, [r7, #20]
 8016ffe:	1ad3      	subs	r3, r2, r3
 8017000:	68ba      	ldr	r2, [r7, #8]
 8017002:	429a      	cmp	r2, r3
 8017004:	d203      	bcs.n	801700e <noos_fifo_pop+0x34>
    {
      rc = -1;
 8017006:	f04f 33ff 	mov.w	r3, #4294967295
 801700a:	61fb      	str	r3, [r7, #28]
      break;
 801700c:	e010      	b.n	8017030 <noos_fifo_pop+0x56>
    }
    if (NULL != idle_func)
 801700e:	687b      	ldr	r3, [r7, #4]
 8017010:	2b00      	cmp	r3, #0
 8017012:	d009      	beq.n	8017028 <noos_fifo_pop+0x4e>
    {
      (*idle_func)(timeout - (HAL_GetTick() - tickstart));
 8017014:	f7f0 ff04 	bl	8007e20 <HAL_GetTick>
 8017018:	4602      	mov	r2, r0
 801701a:	697b      	ldr	r3, [r7, #20]
 801701c:	1a9a      	subs	r2, r3, r2
 801701e:	68bb      	ldr	r3, [r7, #8]
 8017020:	441a      	add	r2, r3
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	4610      	mov	r0, r2
 8017026:	4798      	blx	r3
  while (0U == queue->in)
 8017028:	68fb      	ldr	r3, [r7, #12]
 801702a:	885b      	ldrh	r3, [r3, #2]
 801702c:	2b00      	cmp	r3, #0
 801702e:	d0e2      	beq.n	8016ff6 <noos_fifo_pop+0x1c>
    }
  }

  if (0 == rc)
 8017030:	69fb      	ldr	r3, [r7, #28]
 8017032:	2b00      	cmp	r3, #0
 8017034:	d119      	bne.n	801706a <noos_fifo_pop+0x90>
  {
    p = queue->fifo[queue->rd];
 8017036:	68fb      	ldr	r3, [r7, #12]
 8017038:	685a      	ldr	r2, [r3, #4]
 801703a:	68fb      	ldr	r3, [r7, #12]
 801703c:	68db      	ldr	r3, [r3, #12]
 801703e:	009b      	lsls	r3, r3, #2
 8017040:	4413      	add	r3, r2
 8017042:	681b      	ldr	r3, [r3, #0]
 8017044:	61bb      	str	r3, [r7, #24]
    queue->rd = (queue->rd + 1U) % queue->len;
 8017046:	68fb      	ldr	r3, [r7, #12]
 8017048:	68db      	ldr	r3, [r3, #12]
 801704a:	3301      	adds	r3, #1
 801704c:	68fa      	ldr	r2, [r7, #12]
 801704e:	8812      	ldrh	r2, [r2, #0]
 8017050:	fbb3 f1f2 	udiv	r1, r3, r2
 8017054:	fb01 f202 	mul.w	r2, r1, r2
 8017058:	1a9a      	subs	r2, r3, r2
 801705a:	68fb      	ldr	r3, [r7, #12]
 801705c:	60da      	str	r2, [r3, #12]
    queue->in--;
 801705e:	68fb      	ldr	r3, [r7, #12]
 8017060:	885b      	ldrh	r3, [r3, #2]
 8017062:	3b01      	subs	r3, #1
 8017064:	b29a      	uxth	r2, r3
 8017066:	68fb      	ldr	r3, [r7, #12]
 8017068:	805a      	strh	r2, [r3, #2]
  }

  return p;
 801706a:	69bb      	ldr	r3, [r7, #24]
}
 801706c:	4618      	mov	r0, r3
 801706e:	3720      	adds	r7, #32
 8017070:	46bd      	mov	sp, r7
 8017072:	bd80      	pop	{r7, pc}

08017074 <mx_wifi_hci_pkt_verify>:
static bool mx_wifi_hci_pkt_verify(const uint8_t *data, uint32_t len);


/* Private functions ---------------------------------------------------------*/
static bool mx_wifi_hci_pkt_verify(const uint8_t *data, uint32_t len)
{
 8017074:	b480      	push	{r7}
 8017076:	b083      	sub	sp, #12
 8017078:	af00      	add	r7, sp, #0
 801707a:	6078      	str	r0, [r7, #4]
 801707c:	6039      	str	r1, [r7, #0]
  (void)data;
  (void)len;
  /* Here each UART slip frame or SPI frame as a HCI packet. */
  return true;
 801707e:	2301      	movs	r3, #1
}
 8017080:	4618      	mov	r0, r3
 8017082:	370c      	adds	r7, #12
 8017084:	46bd      	mov	sp, r7
 8017086:	f85d 7b04 	ldr.w	r7, [sp], #4
 801708a:	4770      	bx	lr

0801708c <mx_wifi_hci_init>:


/* Global functions ----------------------------------------------------------*/
int32_t mx_wifi_hci_init(hci_send_func_t low_level_send)
{
 801708c:	b580      	push	{r7, lr}
 801708e:	b082      	sub	sp, #8
 8017090:	af00      	add	r7, sp, #0
 8017092:	6078      	str	r0, [r7, #4]
  TclOutputFunc = low_level_send;
 8017094:	4a05      	ldr	r2, [pc, #20]	@ (80170ac <mx_wifi_hci_init+0x20>)
 8017096:	687b      	ldr	r3, [r7, #4]
 8017098:	6013      	str	r3, [r2, #0]
  FIFO_INIT(HciPacketFifo, MX_WIFI_MAX_RX_BUFFER_COUNT);
 801709a:	2102      	movs	r1, #2
 801709c:	4804      	ldr	r0, [pc, #16]	@ (80170b0 <mx_wifi_hci_init+0x24>)
 801709e:	f7ff ff0c 	bl	8016eba <noos_fifo_init>

  return 0;
 80170a2:	2300      	movs	r3, #0
}
 80170a4:	4618      	mov	r0, r3
 80170a6:	3708      	adds	r7, #8
 80170a8:	46bd      	mov	sp, r7
 80170aa:	bd80      	pop	{r7, pc}
 80170ac:	2000140c 	.word	0x2000140c
 80170b0:	20001410 	.word	0x20001410

080170b4 <mx_wifi_hci_send>:
  return 0;
}


int32_t mx_wifi_hci_send(uint8_t *payload, uint16_t len)
{
 80170b4:	b580      	push	{r7, lr}
 80170b6:	b084      	sub	sp, #16
 80170b8:	af00      	add	r7, sp, #0
 80170ba:	6078      	str	r0, [r7, #4]
 80170bc:	460b      	mov	r3, r1
 80170be:	807b      	strh	r3, [r7, #2]
  int32_t ret = 0;
 80170c0:	2300      	movs	r3, #0
 80170c2:	60fb      	str	r3, [r7, #12]
  uint16_t sent = 0;
 80170c4:	2300      	movs	r3, #0
 80170c6:	817b      	strh	r3, [r7, #10]

#if (MX_WIFI_USE_SPI == 1)
  sent = TclOutputFunc(payload, len);
 80170c8:	4b0c      	ldr	r3, [pc, #48]	@ (80170fc <mx_wifi_hci_send+0x48>)
 80170ca:	681b      	ldr	r3, [r3, #0]
 80170cc:	887a      	ldrh	r2, [r7, #2]
 80170ce:	4611      	mov	r1, r2
 80170d0:	6878      	ldr	r0, [r7, #4]
 80170d2:	4798      	blx	r3
 80170d4:	4603      	mov	r3, r0
 80170d6:	817b      	strh	r3, [r7, #10]
  if (len != sent)
 80170d8:	887a      	ldrh	r2, [r7, #2]
 80170da:	897b      	ldrh	r3, [r7, #10]
 80170dc:	429a      	cmp	r2, r3
 80170de:	d007      	beq.n	80170f0 <mx_wifi_hci_send+0x3c>
  {
    DEBUG_ERROR("tcl_output(spi) error sent=%d !\n", sent);
 80170e0:	897b      	ldrh	r3, [r7, #10]
 80170e2:	4619      	mov	r1, r3
 80170e4:	4806      	ldr	r0, [pc, #24]	@ (8017100 <mx_wifi_hci_send+0x4c>)
 80170e6:	f001 f8dd 	bl	80182a4 <iprintf>
    ret = -1;
 80170ea:	f04f 33ff 	mov.w	r3, #4294967295
 80170ee:	60fb      	str	r3, [r7, #12]
    DEBUG_ERROR("Create slip frame error!\n");
    ret = -2;
  }
#endif /* (MX_WIFI_USE_SPI == 1) */

  return ret;
 80170f0:	68fb      	ldr	r3, [r7, #12]
}
 80170f2:	4618      	mov	r0, r3
 80170f4:	3710      	adds	r7, #16
 80170f6:	46bd      	mov	sp, r7
 80170f8:	bd80      	pop	{r7, pc}
 80170fa:	bf00      	nop
 80170fc:	2000140c 	.word	0x2000140c
 8017100:	080199b8 	.word	0x080199b8

08017104 <mx_wifi_hci_recv>:


mx_buf_t *mx_wifi_hci_recv(uint32_t timeout)
{
 8017104:	b580      	push	{r7, lr}
 8017106:	b084      	sub	sp, #16
 8017108:	af00      	add	r7, sp, #0
 801710a:	6078      	str	r0, [r7, #4]
  mx_buf_t *const nbuf = (mx_buf_t *)FIFO_POP(HciPacketFifo, timeout, process_txrx_poll);
 801710c:	4b06      	ldr	r3, [pc, #24]	@ (8017128 <mx_wifi_hci_recv+0x24>)
 801710e:	681b      	ldr	r3, [r3, #0]
 8017110:	4a06      	ldr	r2, [pc, #24]	@ (801712c <mx_wifi_hci_recv+0x28>)
 8017112:	6879      	ldr	r1, [r7, #4]
 8017114:	4618      	mov	r0, r3
 8017116:	f7ff ff60 	bl	8016fda <noos_fifo_pop>
 801711a:	60f8      	str	r0, [r7, #12]
#endif /* 0 */

    MX_STAT(out_fifo);
  }

  return nbuf;
 801711c:	68fb      	ldr	r3, [r7, #12]
}
 801711e:	4618      	mov	r0, r3
 8017120:	3710      	adds	r7, #16
 8017122:	46bd      	mov	sp, r7
 8017124:	bd80      	pop	{r7, pc}
 8017126:	bf00      	nop
 8017128:	20001410 	.word	0x20001410
 801712c:	0801790d 	.word	0x0801790d

08017130 <mx_wifi_hci_free>:


void mx_wifi_hci_free(mx_buf_t *nbuf)
{
 8017130:	b580      	push	{r7, lr}
 8017132:	b082      	sub	sp, #8
 8017134:	af00      	add	r7, sp, #0
 8017136:	6078      	str	r0, [r7, #4]
  if (NULL != nbuf)
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	2b00      	cmp	r3, #0
 801713c:	d002      	beq.n	8017144 <mx_wifi_hci_free+0x14>
  {
    (void) MX_NET_BUFFER_FREE(nbuf);
 801713e:	6878      	ldr	r0, [r7, #4]
 8017140:	f000 ff38 	bl	8017fb4 <free>

    MX_STAT(free);
  }
}
 8017144:	bf00      	nop
 8017146:	3708      	adds	r7, #8
 8017148:	46bd      	mov	sp, r7
 801714a:	bd80      	pop	{r7, pc}

0801714c <mx_wifi_hci_input>:

/**
  * @brief LOW LEVEL INTERFACE
  */
void mx_wifi_hci_input(mx_buf_t *netbuf)
{
 801714c:	b580      	push	{r7, lr}
 801714e:	b084      	sub	sp, #16
 8017150:	af00      	add	r7, sp, #0
 8017152:	6078      	str	r0, [r7, #4]
  if (NULL != netbuf)
 8017154:	687b      	ldr	r3, [r7, #4]
 8017156:	2b00      	cmp	r3, #0
 8017158:	d02a      	beq.n	80171b0 <mx_wifi_hci_input+0x64>
  {
    uint8_t *data = MX_NET_BUFFER_PAYLOAD(netbuf);
 801715a:	687b      	ldr	r3, [r7, #4]
 801715c:	685b      	ldr	r3, [r3, #4]
 801715e:	3308      	adds	r3, #8
 8017160:	687a      	ldr	r2, [r7, #4]
 8017162:	4413      	add	r3, r2
 8017164:	60fb      	str	r3, [r7, #12]
    uint32_t len  = MX_NET_BUFFER_GET_PAYLOAD_SIZE(netbuf);
 8017166:	687b      	ldr	r3, [r7, #4]
 8017168:	681b      	ldr	r3, [r3, #0]
 801716a:	60bb      	str	r3, [r7, #8]
    {
      DEBUG_LOG("%02" PRIx32 " ", (uint32_t)data[i]);
    }
#endif /* 0 */

    if ((NULL != data) && (len > 0))
 801716c:	68fb      	ldr	r3, [r7, #12]
 801716e:	2b00      	cmp	r3, #0
 8017170:	d01e      	beq.n	80171b0 <mx_wifi_hci_input+0x64>
 8017172:	68bb      	ldr	r3, [r7, #8]
 8017174:	2b00      	cmp	r3, #0
 8017176:	d01b      	beq.n	80171b0 <mx_wifi_hci_input+0x64>
    {
      if (mx_wifi_hci_pkt_verify(data, len))
 8017178:	68b9      	ldr	r1, [r7, #8]
 801717a:	68f8      	ldr	r0, [r7, #12]
 801717c:	f7ff ff7a 	bl	8017074 <mx_wifi_hci_pkt_verify>
 8017180:	4603      	mov	r3, r0
 8017182:	2b00      	cmp	r3, #0
 8017184:	d011      	beq.n	80171aa <mx_wifi_hci_input+0x5e>
      {
        if (FIFO_OK != FIFO_PUSH(HciPacketFifo, netbuf, WAIT_FOREVER, NULL))
 8017186:	4b0c      	ldr	r3, [pc, #48]	@ (80171b8 <mx_wifi_hci_input+0x6c>)
 8017188:	6818      	ldr	r0, [r3, #0]
 801718a:	2300      	movs	r3, #0
 801718c:	f04f 32ff 	mov.w	r2, #4294967295
 8017190:	6879      	ldr	r1, [r7, #4]
 8017192:	f7ff fed4 	bl	8016f3e <noos_fifo_push>
 8017196:	4603      	mov	r3, r0
 8017198:	2b00      	cmp	r3, #0
 801719a:	d009      	beq.n	80171b0 <mx_wifi_hci_input+0x64>
        {
          DEBUG_ERROR("push tcl input queue err!\n");
 801719c:	4807      	ldr	r0, [pc, #28]	@ (80171bc <mx_wifi_hci_input+0x70>)
 801719e:	f001 f8e9 	bl	8018374 <puts>
          MX_NET_BUFFER_FREE(netbuf);
 80171a2:	6878      	ldr	r0, [r7, #4]
 80171a4:	f000 ff06 	bl	8017fb4 <free>

        MX_STAT(free);
      }
    }
  }
}
 80171a8:	e002      	b.n	80171b0 <mx_wifi_hci_input+0x64>
        MX_NET_BUFFER_FREE(netbuf);
 80171aa:	6878      	ldr	r0, [r7, #4]
 80171ac:	f000 ff02 	bl	8017fb4 <free>
}
 80171b0:	bf00      	nop
 80171b2:	3710      	adds	r7, #16
 80171b4:	46bd      	mov	sp, r7
 80171b6:	bd80      	pop	{r7, pc}
 80171b8:	20001410 	.word	0x20001410
 80171bc:	080199dc 	.word	0x080199dc

080171c0 <byte_pointer_add_signed_offset>:
static uint16_t mpic_get_api_id(const uint8_t Buffer[]);
static void mipc_event(mx_buf_t *netbuf);


static uint8_t *byte_pointer_add_signed_offset(uint8_t *BytePointer, int32_t Offset)
{
 80171c0:	b480      	push	{r7}
 80171c2:	b083      	sub	sp, #12
 80171c4:	af00      	add	r7, sp, #0
 80171c6:	6078      	str	r0, [r7, #4]
 80171c8:	6039      	str	r1, [r7, #0]
  return BytePointer + Offset;
 80171ca:	683b      	ldr	r3, [r7, #0]
 80171cc:	687a      	ldr	r2, [r7, #4]
 80171ce:	4413      	add	r3, r2
}
 80171d0:	4618      	mov	r0, r3
 80171d2:	370c      	adds	r7, #12
 80171d4:	46bd      	mov	sp, r7
 80171d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171da:	4770      	bx	lr

080171dc <get_new_req_id>:


/* unique sequence number */
static uint32_t get_new_req_id(void)
{
 80171dc:	b480      	push	{r7}
 80171de:	af00      	add	r7, sp, #0
  static uint32_t id = 1;
  return id++;
 80171e0:	4b04      	ldr	r3, [pc, #16]	@ (80171f4 <get_new_req_id+0x18>)
 80171e2:	681b      	ldr	r3, [r3, #0]
 80171e4:	1c5a      	adds	r2, r3, #1
 80171e6:	4903      	ldr	r1, [pc, #12]	@ (80171f4 <get_new_req_id+0x18>)
 80171e8:	600a      	str	r2, [r1, #0]
}
 80171ea:	4618      	mov	r0, r3
 80171ec:	46bd      	mov	sp, r7
 80171ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171f2:	4770      	bx	lr
 80171f4:	20000100 	.word	0x20000100

080171f8 <mpic_get_req_id>:


static uint32_t mpic_get_req_id(const uint8_t Buffer[])
{
 80171f8:	b480      	push	{r7}
 80171fa:	b083      	sub	sp, #12
 80171fc:	af00      	add	r7, sp, #0
 80171fe:	6078      	str	r0, [r7, #4]
  return *((const uint32_t *) &Buffer[MIPC_PKT_REQ_ID_OFFSET]);
 8017200:	687b      	ldr	r3, [r7, #4]
 8017202:	681b      	ldr	r3, [r3, #0]
}
 8017204:	4618      	mov	r0, r3
 8017206:	370c      	adds	r7, #12
 8017208:	46bd      	mov	sp, r7
 801720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801720e:	4770      	bx	lr

08017210 <mpic_get_api_id>:


static uint16_t mpic_get_api_id(const uint8_t Buffer[])
{
 8017210:	b480      	push	{r7}
 8017212:	b083      	sub	sp, #12
 8017214:	af00      	add	r7, sp, #0
 8017216:	6078      	str	r0, [r7, #4]
  return *((const uint16_t *) &Buffer[MIPC_PKT_API_ID_OFFSET]);
 8017218:	687b      	ldr	r3, [r7, #4]
 801721a:	3304      	adds	r3, #4
 801721c:	881b      	ldrh	r3, [r3, #0]
}
 801721e:	4618      	mov	r0, r3
 8017220:	370c      	adds	r7, #12
 8017222:	46bd      	mov	sp, r7
 8017224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017228:	4770      	bx	lr
	...

0801722c <mipc_event>:


static void mipc_event(mx_buf_t *netbuf)
{
 801722c:	b590      	push	{r4, r7, lr}
 801722e:	b08b      	sub	sp, #44	@ 0x2c
 8017230:	af00      	add	r7, sp, #0
 8017232:	6078      	str	r0, [r7, #4]
    /* WiFi */
    {MIPC_API_WIFI_STATUS_EVENT,        mapi_wifi_status_event_callback},
    {MIPC_API_WIFI_BYPASS_INPUT_EVENT,  mapi_wifi_netlink_input_callback}
  };

  if (NULL != netbuf)
 8017234:	687b      	ldr	r3, [r7, #4]
 8017236:	2b00      	cmp	r3, #0
 8017238:	f000 8099 	beq.w	801736e <mipc_event+0x142>
  {
    uint8_t *const buffer_in = MX_NET_BUFFER_PAYLOAD(netbuf);
 801723c:	687b      	ldr	r3, [r7, #4]
 801723e:	685b      	ldr	r3, [r3, #4]
 8017240:	3308      	adds	r3, #8
 8017242:	687a      	ldr	r2, [r7, #4]
 8017244:	4413      	add	r3, r2
 8017246:	623b      	str	r3, [r7, #32]
    const uint32_t buffer_in_size = MX_NET_BUFFER_GET_PAYLOAD_SIZE(netbuf);
 8017248:	687b      	ldr	r3, [r7, #4]
 801724a:	681b      	ldr	r3, [r3, #0]
 801724c:	61fb      	str	r3, [r7, #28]

    if ((NULL != buffer_in) && (buffer_in_size >= MIPC_PKT_MIN_SIZE))
 801724e:	6a3b      	ldr	r3, [r7, #32]
 8017250:	2b00      	cmp	r3, #0
 8017252:	f000 8087 	beq.w	8017364 <mipc_event+0x138>
 8017256:	69fb      	ldr	r3, [r7, #28]
 8017258:	2b05      	cmp	r3, #5
 801725a:	f240 8083 	bls.w	8017364 <mipc_event+0x138>
    {
      const uint32_t req_id = mpic_get_req_id(buffer_in);
 801725e:	6a38      	ldr	r0, [r7, #32]
 8017260:	f7ff ffca 	bl	80171f8 <mpic_get_req_id>
 8017264:	61b8      	str	r0, [r7, #24]
      const uint16_t api_id = mpic_get_api_id(buffer_in);
 8017266:	6a38      	ldr	r0, [r7, #32]
 8017268:	f7ff ffd2 	bl	8017210 <mpic_get_api_id>
 801726c:	4603      	mov	r3, r0
 801726e:	82fb      	strh	r3, [r7, #22]

      DEBUG_LOG("%-15s(): req_id: 0x%08" PRIx32 ", api_id: 0x%04" PRIx32 "\n",
                __FUNCTION__, req_id, (uint32_t)api_id);

      if ((0 == (api_id & MIPC_API_EVENT_BASE)) && (MIPC_REQ_ID_NONE != req_id))
 8017270:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8017274:	2b00      	cmp	r3, #0
 8017276:	db48      	blt.n	801730a <mipc_event+0xde>
 8017278:	69bb      	ldr	r3, [r7, #24]
 801727a:	2b00      	cmp	r3, #0
 801727c:	d045      	beq.n	801730a <mipc_event+0xde>
      {
        /* The command response must match pending req id. */
        if (PendingRequest.req_id == req_id)
 801727e:	4b3e      	ldr	r3, [pc, #248]	@ (8017378 <mipc_event+0x14c>)
 8017280:	681b      	ldr	r3, [r3, #0]
 8017282:	69ba      	ldr	r2, [r7, #24]
 8017284:	429a      	cmp	r2, r3
 8017286:	d13c      	bne.n	8017302 <mipc_event+0xd6>
        {
          /* return params */
          if ((PendingRequest.rbuffer_size != NULL) && (*PendingRequest.rbuffer_size > 0) &&
 8017288:	4b3b      	ldr	r3, [pc, #236]	@ (8017378 <mipc_event+0x14c>)
 801728a:	689b      	ldr	r3, [r3, #8]
 801728c:	2b00      	cmp	r3, #0
 801728e:	d029      	beq.n	80172e4 <mipc_event+0xb8>
 8017290:	4b39      	ldr	r3, [pc, #228]	@ (8017378 <mipc_event+0x14c>)
 8017292:	689b      	ldr	r3, [r3, #8]
 8017294:	881b      	ldrh	r3, [r3, #0]
 8017296:	2b00      	cmp	r3, #0
 8017298:	d024      	beq.n	80172e4 <mipc_event+0xb8>
              (NULL != PendingRequest.rbuffer))
 801729a:	4b37      	ldr	r3, [pc, #220]	@ (8017378 <mipc_event+0x14c>)
 801729c:	68db      	ldr	r3, [r3, #12]
          if ((PendingRequest.rbuffer_size != NULL) && (*PendingRequest.rbuffer_size > 0) &&
 801729e:	2b00      	cmp	r3, #0
 80172a0:	d020      	beq.n	80172e4 <mipc_event+0xb8>
          {
            *(PendingRequest.rbuffer_size) = *PendingRequest.rbuffer_size < (buffer_in_size - MIPC_PKT_MIN_SIZE) ? \
 80172a2:	4b35      	ldr	r3, [pc, #212]	@ (8017378 <mipc_event+0x14c>)
 80172a4:	689b      	ldr	r3, [r3, #8]
 80172a6:	881b      	ldrh	r3, [r3, #0]
 80172a8:	461a      	mov	r2, r3
 80172aa:	69fb      	ldr	r3, [r7, #28]
 80172ac:	3b06      	subs	r3, #6
 80172ae:	429a      	cmp	r2, r3
 80172b0:	d203      	bcs.n	80172ba <mipc_event+0x8e>
                                             *PendingRequest.rbuffer_size : (uint16_t)(buffer_in_size - MIPC_PKT_MIN_SIZE);
 80172b2:	4b31      	ldr	r3, [pc, #196]	@ (8017378 <mipc_event+0x14c>)
 80172b4:	689b      	ldr	r3, [r3, #8]
            *(PendingRequest.rbuffer_size) = *PendingRequest.rbuffer_size < (buffer_in_size - MIPC_PKT_MIN_SIZE) ? \
 80172b6:	881b      	ldrh	r3, [r3, #0]
 80172b8:	e003      	b.n	80172c2 <mipc_event+0x96>
                                             *PendingRequest.rbuffer_size : (uint16_t)(buffer_in_size - MIPC_PKT_MIN_SIZE);
 80172ba:	69fb      	ldr	r3, [r7, #28]
 80172bc:	b29b      	uxth	r3, r3
            *(PendingRequest.rbuffer_size) = *PendingRequest.rbuffer_size < (buffer_in_size - MIPC_PKT_MIN_SIZE) ? \
 80172be:	3b06      	subs	r3, #6
 80172c0:	b29b      	uxth	r3, r3
 80172c2:	4a2d      	ldr	r2, [pc, #180]	@ (8017378 <mipc_event+0x14c>)
 80172c4:	6892      	ldr	r2, [r2, #8]
 80172c6:	8013      	strh	r3, [r2, #0]
            (void)memcpy(PendingRequest.rbuffer, byte_pointer_add_signed_offset(buffer_in, MIPC_PKT_PARAMS_OFFSET),
 80172c8:	4b2b      	ldr	r3, [pc, #172]	@ (8017378 <mipc_event+0x14c>)
 80172ca:	68dc      	ldr	r4, [r3, #12]
 80172cc:	2106      	movs	r1, #6
 80172ce:	6a38      	ldr	r0, [r7, #32]
 80172d0:	f7ff ff76 	bl	80171c0 <byte_pointer_add_signed_offset>
 80172d4:	4601      	mov	r1, r0
                         *PendingRequest.rbuffer_size);
 80172d6:	4b28      	ldr	r3, [pc, #160]	@ (8017378 <mipc_event+0x14c>)
 80172d8:	689b      	ldr	r3, [r3, #8]
 80172da:	881b      	ldrh	r3, [r3, #0]
            (void)memcpy(PendingRequest.rbuffer, byte_pointer_add_signed_offset(buffer_in, MIPC_PKT_PARAMS_OFFSET),
 80172dc:	461a      	mov	r2, r3
 80172de:	4620      	mov	r0, r4
 80172e0:	f001 f9f5 	bl	80186ce <memcpy>
          }
          /* printf("Signal for %d\n",pending_request.req_id); */
          PendingRequest.req_id = MIPC_REQ_ID_RESET_VAL;
 80172e4:	4b24      	ldr	r3, [pc, #144]	@ (8017378 <mipc_event+0x14c>)
 80172e6:	f04f 32ff 	mov.w	r2, #4294967295
 80172ea:	601a      	str	r2, [r3, #0]
          if (SEM_OK != SEM_SIGNAL(PendingRequest.resp_flag))
 80172ec:	4823      	ldr	r0, [pc, #140]	@ (801737c <mipc_event+0x150>)
 80172ee:	f7ff fd95 	bl	8016e1c <noos_sem_signal>
 80172f2:	4603      	mov	r3, r0
 80172f4:	2b00      	cmp	r3, #0
 80172f6:	d004      	beq.n	8017302 <mipc_event+0xd6>
          {
            DEBUG_ERROR("Failed to signal command response\n");
 80172f8:	4821      	ldr	r0, [pc, #132]	@ (8017380 <mipc_event+0x154>)
 80172fa:	f001 f83b 	bl	8018374 <puts>
            MX_ASSERT(false);
 80172fe:	bf00      	nop
 8017300:	e7fd      	b.n	80172fe <mipc_event+0xd2>
        else
        {
          DEBUG_LOG("response req_id: 0x%08"PRIx32" not match pending req_id: 0x%08" PRIx32 "!\n",
                    req_id, PendingRequest.req_id);
        }
        mx_wifi_hci_free(netbuf);
 8017302:	6878      	ldr	r0, [r7, #4]
 8017304:	f7ff ff14 	bl	8017130 <mx_wifi_hci_free>
    {
 8017308:	e030      	b.n	801736c <mipc_event+0x140>
      }
      else /* event callback */
      {
        const uint32_t event_table_count = sizeof(event_table) / sizeof(event_table[0]);
 801730a:	2304      	movs	r3, #4
 801730c:	613b      	str	r3, [r7, #16]
        uint32_t i;

        for (i = 0; i < event_table_count; i++)
 801730e:	2300      	movs	r3, #0
 8017310:	627b      	str	r3, [r7, #36]	@ 0x24
 8017312:	e016      	b.n	8017342 <mipc_event+0x116>
        {
          if (event_table[i].api_id == api_id)
 8017314:	4a1b      	ldr	r2, [pc, #108]	@ (8017384 <mipc_event+0x158>)
 8017316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017318:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 801731c:	8afa      	ldrh	r2, [r7, #22]
 801731e:	429a      	cmp	r2, r3
 8017320:	d10c      	bne.n	801733c <mipc_event+0x110>
          {
            const event_callback_t callback = event_table[i].callback;
 8017322:	4a18      	ldr	r2, [pc, #96]	@ (8017384 <mipc_event+0x158>)
 8017324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017326:	00db      	lsls	r3, r3, #3
 8017328:	4413      	add	r3, r2
 801732a:	685b      	ldr	r3, [r3, #4]
 801732c:	60fb      	str	r3, [r7, #12]
            if (NULL != callback)
 801732e:	68fb      	ldr	r3, [r7, #12]
 8017330:	2b00      	cmp	r3, #0
 8017332:	d003      	beq.n	801733c <mipc_event+0x110>
            {
              /* DEBUG_LOG("callback with %p\n", buffer_in); */
              callback(netbuf);
 8017334:	68fb      	ldr	r3, [r7, #12]
 8017336:	6878      	ldr	r0, [r7, #4]
 8017338:	4798      	blx	r3
              break;
 801733a:	e006      	b.n	801734a <mipc_event+0x11e>
        for (i = 0; i < event_table_count; i++)
 801733c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801733e:	3301      	adds	r3, #1
 8017340:	627b      	str	r3, [r7, #36]	@ 0x24
 8017342:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017344:	693b      	ldr	r3, [r7, #16]
 8017346:	429a      	cmp	r2, r3
 8017348:	d3e4      	bcc.n	8017314 <mipc_event+0xe8>
            }
          }
        }
        if (i == event_table_count)
 801734a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801734c:	693b      	ldr	r3, [r7, #16]
 801734e:	429a      	cmp	r2, r3
 8017350:	d10c      	bne.n	801736c <mipc_event+0x140>
        {
          DEBUG_ERROR("Unknown event: 0x%04" PRIx32 "!\n", (uint32_t)api_id);
 8017352:	8afb      	ldrh	r3, [r7, #22]
 8017354:	4619      	mov	r1, r3
 8017356:	480c      	ldr	r0, [pc, #48]	@ (8017388 <mipc_event+0x15c>)
 8017358:	f000 ffa4 	bl	80182a4 <iprintf>
          mx_wifi_hci_free(netbuf);
 801735c:	6878      	ldr	r0, [r7, #4]
 801735e:	f7ff fee7 	bl	8017130 <mx_wifi_hci_free>
    {
 8017362:	e003      	b.n	801736c <mipc_event+0x140>
      }
    }
    else
    {
      DEBUG_LOG("Unknown buffer content\n");
      mx_wifi_hci_free(netbuf);
 8017364:	6878      	ldr	r0, [r7, #4]
 8017366:	f7ff fee3 	bl	8017130 <mx_wifi_hci_free>
    }
  }
}
 801736a:	e000      	b.n	801736e <mipc_event+0x142>
    {
 801736c:	bf00      	nop
}
 801736e:	bf00      	nop
 8017370:	372c      	adds	r7, #44	@ 0x2c
 8017372:	46bd      	mov	sp, r7
 8017374:	bd90      	pop	{r4, r7, pc}
 8017376:	bf00      	nop
 8017378:	20001414 	.word	0x20001414
 801737c:	20001418 	.word	0x20001418
 8017380:	080199f8 	.word	0x080199f8
 8017384:	08019e78 	.word	0x08019e78
 8017388:	08019a1c 	.word	0x08019a1c

0801738c <mipc_init>:
/*******************************************************************************
  * IPC API implementations for mx_wifi over HCI
  ******************************************************************************/

int32_t mipc_init(mipc_send_func_t ipc_send)
{
 801738c:	b580      	push	{r7, lr}
 801738e:	b084      	sub	sp, #16
 8017390:	af00      	add	r7, sp, #0
 8017392:	6078      	str	r0, [r7, #4]
  int32_t ret;

  PendingRequest.req_id = MIPC_REQ_ID_RESET_VAL;
 8017394:	4b07      	ldr	r3, [pc, #28]	@ (80173b4 <mipc_init+0x28>)
 8017396:	f04f 32ff 	mov.w	r2, #4294967295
 801739a:	601a      	str	r2, [r3, #0]
  SEM_INIT(PendingRequest.resp_flag, 1);
 801739c:	4b05      	ldr	r3, [pc, #20]	@ (80173b4 <mipc_init+0x28>)
 801739e:	2200      	movs	r2, #0
 80173a0:	605a      	str	r2, [r3, #4]

  ret = mx_wifi_hci_init(ipc_send);
 80173a2:	6878      	ldr	r0, [r7, #4]
 80173a4:	f7ff fe72 	bl	801708c <mx_wifi_hci_init>
 80173a8:	60f8      	str	r0, [r7, #12]

  return ret;
 80173aa:	68fb      	ldr	r3, [r7, #12]
}
 80173ac:	4618      	mov	r0, r3
 80173ae:	3710      	adds	r7, #16
 80173b0:	46bd      	mov	sp, r7
 80173b2:	bd80      	pop	{r7, pc}
 80173b4:	20001414 	.word	0x20001414

080173b8 <mipc_request>:

int32_t mipc_request(uint16_t api_id,
                     uint8_t *cparams, uint16_t cparams_size,
                     uint8_t *rbuffer, uint16_t *rbuffer_size,
                     uint32_t timeout_ms)
{
 80173b8:	b580      	push	{r7, lr}
 80173ba:	b088      	sub	sp, #32
 80173bc:	af00      	add	r7, sp, #0
 80173be:	60b9      	str	r1, [r7, #8]
 80173c0:	607b      	str	r3, [r7, #4]
 80173c2:	4603      	mov	r3, r0
 80173c4:	81fb      	strh	r3, [r7, #14]
 80173c6:	4613      	mov	r3, r2
 80173c8:	81bb      	strh	r3, [r7, #12]
  int32_t ret = MIPC_CODE_ERROR;
 80173ca:	f04f 33ff 	mov.w	r3, #4294967295
 80173ce:	61fb      	str	r3, [r7, #28]
  uint8_t *cbuf;
  bool copy_buffer = true;
 80173d0:	2301      	movs	r3, #1
 80173d2:	75fb      	strb	r3, [r7, #23]

  LOCK(wifi_obj_get()->lockcmd);
 80173d4:	f000 fc60 	bl	8017c98 <wifi_obj_get>
 80173d8:	4603      	mov	r3, r0
 80173da:	f893 3610 	ldrb.w	r3, [r3, #1552]	@ 0x610
 80173de:	b2db      	uxtb	r3, r3
 80173e0:	2b00      	cmp	r3, #0
 80173e2:	d1f7      	bne.n	80173d4 <mipc_request+0x1c>
 80173e4:	f000 fc58 	bl	8017c98 <wifi_obj_get>
 80173e8:	4603      	mov	r3, r0
 80173ea:	2201      	movs	r2, #1
 80173ec:	f883 2610 	strb.w	r2, [r3, #1552]	@ 0x610

  /* DEBUG_LOG("\n%s()>  %" PRIu32 "\n", __FUNCTION__, (uint32_t)cparams_size); */

  if (cparams_size <= MX_WIFI_IPC_PAYLOAD_SIZE)
 80173f0:	89bb      	ldrh	r3, [r7, #12]
 80173f2:	f640 12be 	movw	r2, #2494	@ 0x9be
 80173f6:	4293      	cmp	r3, r2
 80173f8:	d875      	bhi.n	80174e6 <mipc_request+0x12e>
  {
    /* Create the command data. */
    const uint16_t cbuf_size = MIPC_PKT_REQ_ID_SIZE + MIPC_PKT_API_ID_SIZE + cparams_size;
 80173fa:	89bb      	ldrh	r3, [r7, #12]
 80173fc:	3306      	adds	r3, #6
 80173fe:	82bb      	strh	r3, [r7, #20]

#if MX_WIFI_TX_BUFFER_NO_COPY
    if (api_id == MIPC_API_WIFI_BYPASS_OUT_CMD)
 8017400:	89fb      	ldrh	r3, [r7, #14]
 8017402:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8017406:	d108      	bne.n	801741a <mipc_request+0x62>
    {
      cbuf = byte_pointer_add_signed_offset(cparams, - (MIPC_PKT_REQ_ID_SIZE + MIPC_PKT_API_ID_SIZE));
 8017408:	f06f 0105 	mvn.w	r1, #5
 801740c:	68b8      	ldr	r0, [r7, #8]
 801740e:	f7ff fed7 	bl	80171c0 <byte_pointer_add_signed_offset>
 8017412:	61b8      	str	r0, [r7, #24]
      copy_buffer = false;
 8017414:	2300      	movs	r3, #0
 8017416:	75fb      	strb	r3, [r7, #23]
 8017418:	e005      	b.n	8017426 <mipc_request+0x6e>
    else
#endif /* MX_WIFI_TX_BUFFER_NO_COPY */
    {
      DEBUG_LOG("\n%-15s(): Allocate %" PRIu32 " bytes\n", __FUNCTION__, (uint32_t)cbuf_size);

      cbuf = (uint8_t *)MX_WIFI_MALLOC(cbuf_size);
 801741a:	8abb      	ldrh	r3, [r7, #20]
 801741c:	4618      	mov	r0, r3
 801741e:	f000 fdc1 	bl	8017fa4 <malloc>
 8017422:	4603      	mov	r3, r0
 8017424:	61bb      	str	r3, [r7, #24]

      MX_STAT(alloc);
    }

    if (NULL != cbuf)
 8017426:	69bb      	ldr	r3, [r7, #24]
 8017428:	2b00      	cmp	r3, #0
 801742a:	d05c      	beq.n	80174e6 <mipc_request+0x12e>
    {
      /* Get an unique identifier. */
      const uint32_t req_id = get_new_req_id();
 801742c:	f7ff fed6 	bl	80171dc <get_new_req_id>
 8017430:	4603      	mov	r3, r0
 8017432:	613b      	str	r3, [r7, #16]

      /* Copy the protocol parameter to the head part of the buffer. */
      (void)memcpy(byte_pointer_add_signed_offset(cbuf, MIPC_PKT_REQ_ID_OFFSET), &req_id, sizeof(req_id));
 8017434:	2100      	movs	r1, #0
 8017436:	69b8      	ldr	r0, [r7, #24]
 8017438:	f7ff fec2 	bl	80171c0 <byte_pointer_add_signed_offset>
 801743c:	4602      	mov	r2, r0
 801743e:	693b      	ldr	r3, [r7, #16]
 8017440:	6013      	str	r3, [r2, #0]
      (void)memcpy(byte_pointer_add_signed_offset(cbuf, MIPC_PKT_API_ID_OFFSET), &api_id, sizeof(api_id));
 8017442:	2104      	movs	r1, #4
 8017444:	69b8      	ldr	r0, [r7, #24]
 8017446:	f7ff febb 	bl	80171c0 <byte_pointer_add_signed_offset>
 801744a:	4602      	mov	r2, r0
 801744c:	89fb      	ldrh	r3, [r7, #14]
 801744e:	8013      	strh	r3, [r2, #0]

      if ((true == copy_buffer) && (cparams_size > 0))
 8017450:	7dfb      	ldrb	r3, [r7, #23]
 8017452:	2b00      	cmp	r3, #0
 8017454:	d00b      	beq.n	801746e <mipc_request+0xb6>
 8017456:	89bb      	ldrh	r3, [r7, #12]
 8017458:	2b00      	cmp	r3, #0
 801745a:	d008      	beq.n	801746e <mipc_request+0xb6>
      {
        (void)memcpy(byte_pointer_add_signed_offset(cbuf, MIPC_PKT_PARAMS_OFFSET), cparams, cparams_size);
 801745c:	2106      	movs	r1, #6
 801745e:	69b8      	ldr	r0, [r7, #24]
 8017460:	f7ff feae 	bl	80171c0 <byte_pointer_add_signed_offset>
 8017464:	89bb      	ldrh	r3, [r7, #12]
 8017466:	461a      	mov	r2, r3
 8017468:	68b9      	ldr	r1, [r7, #8]
 801746a:	f001 f930 	bl	80186ce <memcpy>
      }

      /* A single pending request due to LOCK usage on command. */
      if (PendingRequest.req_id != MIPC_REQ_ID_RESET_VAL)
 801746e:	4b23      	ldr	r3, [pc, #140]	@ (80174fc <mipc_request+0x144>)
 8017470:	681b      	ldr	r3, [r3, #0]
 8017472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017476:	d001      	beq.n	801747c <mipc_request+0xc4>
      {
        DEBUG_LOG("Error req_id must be 0xffffffff here %" PRIu32 "\n", PendingRequest.req_id);
        MX_ASSERT(false);
 8017478:	bf00      	nop
 801747a:	e7fd      	b.n	8017478 <mipc_request+0xc0>
      }

      PendingRequest.req_id = req_id;
 801747c:	693b      	ldr	r3, [r7, #16]
 801747e:	4a1f      	ldr	r2, [pc, #124]	@ (80174fc <mipc_request+0x144>)
 8017480:	6013      	str	r3, [r2, #0]
      PendingRequest.rbuffer = rbuffer;
 8017482:	4a1e      	ldr	r2, [pc, #120]	@ (80174fc <mipc_request+0x144>)
 8017484:	687b      	ldr	r3, [r7, #4]
 8017486:	60d3      	str	r3, [r2, #12]
      PendingRequest.rbuffer_size = rbuffer_size;
 8017488:	4a1c      	ldr	r2, [pc, #112]	@ (80174fc <mipc_request+0x144>)
 801748a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801748c:	6093      	str	r3, [r2, #8]
      /* printf("%d push %d\n",iter++,cbuf_size); */

      /* Send the command. */
      DEBUG_LOG("%-15s(): req_id: 0x%08" PRIx32 " : %" PRIu32 "\n", __FUNCTION__, req_id, (uint32_t)cbuf_size);

      ret = mx_wifi_hci_send(cbuf, cbuf_size);
 801748e:	8abb      	ldrh	r3, [r7, #20]
 8017490:	4619      	mov	r1, r3
 8017492:	69b8      	ldr	r0, [r7, #24]
 8017494:	f7ff fe0e 	bl	80170b4 <mx_wifi_hci_send>
 8017498:	61f8      	str	r0, [r7, #28]
      if (ret == 0)
 801749a:	69fb      	ldr	r3, [r7, #28]
 801749c:	2b00      	cmp	r3, #0
 801749e:	d117      	bne.n	80174d0 <mipc_request+0x118>
      {
        /* Wait for the command answer. */
        if (SEM_WAIT(PendingRequest.resp_flag, timeout_ms, mipc_poll) != SEM_OK)
 80174a0:	4a17      	ldr	r2, [pc, #92]	@ (8017500 <mipc_request+0x148>)
 80174a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80174a4:	4817      	ldr	r0, [pc, #92]	@ (8017504 <mipc_request+0x14c>)
 80174a6:	f7ff fcd2 	bl	8016e4e <noos_sem_wait>
 80174aa:	4603      	mov	r3, r0
 80174ac:	2b00      	cmp	r3, #0
 80174ae:	d014      	beq.n	80174da <mipc_request+0x122>
        {
          DEBUG_ERROR("Error: command 0x%04" PRIx32 " timeout(%" PRIu32 " ms) waiting answer %" PRIu32 "\n",
 80174b0:	89fb      	ldrh	r3, [r7, #14]
 80174b2:	4619      	mov	r1, r3
 80174b4:	4b11      	ldr	r3, [pc, #68]	@ (80174fc <mipc_request+0x144>)
 80174b6:	681b      	ldr	r3, [r3, #0]
 80174b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80174ba:	4813      	ldr	r0, [pc, #76]	@ (8017508 <mipc_request+0x150>)
 80174bc:	f000 fef2 	bl	80182a4 <iprintf>
                      (uint32_t)api_id, timeout_ms, PendingRequest.req_id);
          PendingRequest.req_id = MIPC_REQ_ID_RESET_VAL;
 80174c0:	4b0e      	ldr	r3, [pc, #56]	@ (80174fc <mipc_request+0x144>)
 80174c2:	f04f 32ff 	mov.w	r2, #4294967295
 80174c6:	601a      	str	r2, [r3, #0]
          ret = MIPC_CODE_ERROR;
 80174c8:	f04f 33ff 	mov.w	r3, #4294967295
 80174cc:	61fb      	str	r3, [r7, #28]
 80174ce:	e004      	b.n	80174da <mipc_request+0x122>
        }
      }
      else
      {
        DEBUG_ERROR("Failed to send command to HCI\n");
 80174d0:	480e      	ldr	r0, [pc, #56]	@ (801750c <mipc_request+0x154>)
 80174d2:	f000 ff4f 	bl	8018374 <puts>
        MX_ASSERT(false);
 80174d6:	bf00      	nop
 80174d8:	e7fd      	b.n	80174d6 <mipc_request+0x11e>
      }

      DEBUG_LOG("%-15s()< req_id: 0x%08" PRIx32 " done (%" PRId32 ")\n\n", __FUNCTION__, req_id, ret);

      if (true == copy_buffer)
 80174da:	7dfb      	ldrb	r3, [r7, #23]
 80174dc:	2b00      	cmp	r3, #0
 80174de:	d002      	beq.n	80174e6 <mipc_request+0x12e>
      {
        MX_WIFI_FREE(cbuf);
 80174e0:	69b8      	ldr	r0, [r7, #24]
 80174e2:	f000 fd67 	bl	8017fb4 <free>
        MX_STAT(free);
      }
    }
  }

  UNLOCK(wifi_obj_get()->lockcmd);
 80174e6:	f000 fbd7 	bl	8017c98 <wifi_obj_get>
 80174ea:	4603      	mov	r3, r0
 80174ec:	2200      	movs	r2, #0
 80174ee:	f883 2610 	strb.w	r2, [r3, #1552]	@ 0x610

  return ret;
 80174f2:	69fb      	ldr	r3, [r7, #28]
}
 80174f4:	4618      	mov	r0, r3
 80174f6:	3720      	adds	r7, #32
 80174f8:	46bd      	mov	sp, r7
 80174fa:	bd80      	pop	{r7, pc}
 80174fc:	20001414 	.word	0x20001414
 8017500:	08017511 	.word	0x08017511
 8017504:	20001418 	.word	0x20001418
 8017508:	08019a38 	.word	0x08019a38
 801750c:	08019a74 	.word	0x08019a74

08017510 <mipc_poll>:


void mipc_poll(uint32_t timeout)
{
 8017510:	b580      	push	{r7, lr}
 8017512:	b084      	sub	sp, #16
 8017514:	af00      	add	r7, sp, #0
 8017516:	6078      	str	r0, [r7, #4]
  mx_buf_t *nbuf;

  /* Process the received data inside the RX buffer. */
  nbuf = mx_wifi_hci_recv(timeout);
 8017518:	6878      	ldr	r0, [r7, #4]
 801751a:	f7ff fdf3 	bl	8017104 <mx_wifi_hci_recv>
 801751e:	60f8      	str	r0, [r7, #12]

  if (NULL != nbuf)
 8017520:	68fb      	ldr	r3, [r7, #12]
 8017522:	2b00      	cmp	r3, #0
 8017524:	d00c      	beq.n	8017540 <mipc_poll+0x30>
  {
    const uint32_t len = MX_NET_BUFFER_GET_PAYLOAD_SIZE(nbuf);
 8017526:	68fb      	ldr	r3, [r7, #12]
 8017528:	681b      	ldr	r3, [r3, #0]
 801752a:	60bb      	str	r3, [r7, #8]

    DEBUG_LOG("%-15s(): %p HCI recv len %" PRIu32 "\n", __FUNCTION__, nbuf, len);

    if (len > 0U)
 801752c:	68bb      	ldr	r3, [r7, #8]
 801752e:	2b00      	cmp	r3, #0
 8017530:	d003      	beq.n	801753a <mipc_poll+0x2a>
    {
      mipc_event(nbuf);
 8017532:	68f8      	ldr	r0, [r7, #12]
 8017534:	f7ff fe7a 	bl	801722c <mipc_event>
      MX_NET_BUFFER_FREE(nbuf);

      MX_STAT(free);
    }
  }
}
 8017538:	e002      	b.n	8017540 <mipc_poll+0x30>
      MX_NET_BUFFER_FREE(nbuf);
 801753a:	68f8      	ldr	r0, [r7, #12]
 801753c:	f000 fd3a 	bl	8017fb4 <free>
}
 8017540:	bf00      	nop
 8017542:	3710      	adds	r7, #16
 8017544:	46bd      	mov	sp, r7
 8017546:	bd80      	pop	{r7, pc}

08017548 <mapi_reboot_event_callback>:
  ******************************************************************************/

/* System */

void mapi_reboot_event_callback(mx_buf_t *mxbuff)
{
 8017548:	b580      	push	{r7, lr}
 801754a:	b082      	sub	sp, #8
 801754c:	af00      	add	r7, sp, #0
 801754e:	6078      	str	r0, [r7, #4]
  if (mxbuff != NULL)
 8017550:	687b      	ldr	r3, [r7, #4]
 8017552:	2b00      	cmp	r3, #0
 8017554:	d002      	beq.n	801755c <mapi_reboot_event_callback+0x14>
  {
    mx_wifi_hci_free(mxbuff);
 8017556:	6878      	ldr	r0, [r7, #4]
 8017558:	f7ff fdea 	bl	8017130 <mx_wifi_hci_free>
  }
  DEBUG_LOG("\nEVENT: reboot done.\n");
}
 801755c:	bf00      	nop
 801755e:	3708      	adds	r7, #8
 8017560:	46bd      	mov	sp, r7
 8017562:	bd80      	pop	{r7, pc}

08017564 <mapi_fota_status_event_callback>:


void mapi_fota_status_event_callback(mx_buf_t *nbuf)
{
 8017564:	b580      	push	{r7, lr}
 8017566:	b086      	sub	sp, #24
 8017568:	af00      	add	r7, sp, #0
 801756a:	6078      	str	r0, [r7, #4]
  if (NULL != nbuf)
 801756c:	687b      	ldr	r3, [r7, #4]
 801756e:	2b00      	cmp	r3, #0
 8017570:	d026      	beq.n	80175c0 <mapi_fota_status_event_callback+0x5c>
  {
    uint8_t *payload = MX_NET_BUFFER_PAYLOAD(nbuf);
 8017572:	687b      	ldr	r3, [r7, #4]
 8017574:	685b      	ldr	r3, [r3, #4]
 8017576:	3308      	adds	r3, #8
 8017578:	687a      	ldr	r2, [r7, #4]
 801757a:	4413      	add	r3, r2
 801757c:	617b      	str	r3, [r7, #20]
    if (NULL != payload)
 801757e:	697b      	ldr	r3, [r7, #20]
 8017580:	2b00      	cmp	r3, #0
 8017582:	d01d      	beq.n	80175c0 <mapi_fota_status_event_callback+0x5c>
    {
      mx_wifi_fota_status_e status = *((mx_wifi_fota_status_e *)(byte_pointer_add_signed_offset(payload, MIPC_PKT_PARAMS_OFFSET)));
 8017584:	2106      	movs	r1, #6
 8017586:	6978      	ldr	r0, [r7, #20]
 8017588:	f7ff fe1a 	bl	80171c0 <byte_pointer_add_signed_offset>
 801758c:	4603      	mov	r3, r0
 801758e:	781b      	ldrb	r3, [r3, #0]
 8017590:	74fb      	strb	r3, [r7, #19]

      DEBUG_LOG("\nEVENT: FOTA status: %02x\n", status);

      mx_wifi_hci_free(nbuf);
 8017592:	6878      	ldr	r0, [r7, #4]
 8017594:	f7ff fdcc 	bl	8017130 <mx_wifi_hci_free>

      {
        mx_wifi_fota_status_cb_t const status_cb = wifi_obj_get()->Runtime.fota_status_cb;
 8017598:	f000 fb7e 	bl	8017c98 <wifi_obj_get>
 801759c:	4603      	mov	r3, r0
 801759e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80175a2:	60fb      	str	r3, [r7, #12]
        const uint32_t cb_args = wifi_obj_get()->Runtime.fota_user_args;
 80175a4:	f000 fb78 	bl	8017c98 <wifi_obj_get>
 80175a8:	4603      	mov	r3, r0
 80175aa:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80175ae:	60bb      	str	r3, [r7, #8]
        if (NULL != status_cb)
 80175b0:	68fb      	ldr	r3, [r7, #12]
 80175b2:	2b00      	cmp	r3, #0
 80175b4:	d004      	beq.n	80175c0 <mapi_fota_status_event_callback+0x5c>
        {
          status_cb(status, cb_args);
 80175b6:	7cfa      	ldrb	r2, [r7, #19]
 80175b8:	68fb      	ldr	r3, [r7, #12]
 80175ba:	68b9      	ldr	r1, [r7, #8]
 80175bc:	4610      	mov	r0, r2
 80175be:	4798      	blx	r3
        }
      }
    }
  }
}
 80175c0:	bf00      	nop
 80175c2:	3718      	adds	r7, #24
 80175c4:	46bd      	mov	sp, r7
 80175c6:	bd80      	pop	{r7, pc}

080175c8 <mapi_wifi_status_event_callback>:


/* WiFi */

void mapi_wifi_status_event_callback(mx_buf_t *netbuf)
{
 80175c8:	b580      	push	{r7, lr}
 80175ca:	b088      	sub	sp, #32
 80175cc:	af00      	add	r7, sp, #0
 80175ce:	6078      	str	r0, [r7, #4]
  uint8_t cate;
  mx_wifi_status_callback_t status_cb = NULL;
 80175d0:	2300      	movs	r3, #0
 80175d2:	61bb      	str	r3, [r7, #24]
  void *cb_args = NULL;
 80175d4:	2300      	movs	r3, #0
 80175d6:	617b      	str	r3, [r7, #20]

  if (NULL != netbuf)
 80175d8:	687b      	ldr	r3, [r7, #4]
 80175da:	2b00      	cmp	r3, #0
 80175dc:	d043      	beq.n	8017666 <mapi_wifi_status_event_callback+0x9e>
  {
    uint8_t *payload = MX_NET_BUFFER_PAYLOAD(netbuf);
 80175de:	687b      	ldr	r3, [r7, #4]
 80175e0:	685b      	ldr	r3, [r3, #4]
 80175e2:	3308      	adds	r3, #8
 80175e4:	687a      	ldr	r2, [r7, #4]
 80175e6:	4413      	add	r3, r2
 80175e8:	613b      	str	r3, [r7, #16]
    mwifi_status_t status = *((mwifi_status_t *)(byte_pointer_add_signed_offset(payload, MIPC_PKT_PARAMS_OFFSET)));
 80175ea:	2106      	movs	r1, #6
 80175ec:	6938      	ldr	r0, [r7, #16]
 80175ee:	f7ff fde7 	bl	80171c0 <byte_pointer_add_signed_offset>
 80175f2:	4603      	mov	r3, r0
 80175f4:	781b      	ldrb	r3, [r3, #0]
 80175f6:	73fb      	strb	r3, [r7, #15]

    DEBUG_LOG("\nEVENT: wifi status: %02x\n", status);

    mx_wifi_hci_free(netbuf);
 80175f8:	6878      	ldr	r0, [r7, #4]
 80175fa:	f7ff fd99 	bl	8017130 <mx_wifi_hci_free>

    switch (status)
 80175fe:	7bfb      	ldrb	r3, [r7, #15]
 8017600:	2b03      	cmp	r3, #3
 8017602:	dc02      	bgt.n	801760a <mapi_wifi_status_event_callback+0x42>
 8017604:	2b00      	cmp	r3, #0
 8017606:	dc04      	bgt.n	8017612 <mapi_wifi_status_event_callback+0x4a>
 8017608:	e021      	b.n	801764e <mapi_wifi_status_event_callback+0x86>
 801760a:	3b04      	subs	r3, #4
 801760c:	2b01      	cmp	r3, #1
 801760e:	d81e      	bhi.n	801764e <mapi_wifi_status_event_callback+0x86>
 8017610:	e00e      	b.n	8017630 <mapi_wifi_status_event_callback+0x68>
    {
      case MWIFI_EVENT_STA_UP:
      case MWIFI_EVENT_STA_DOWN:
      case MWIFI_EVENT_STA_GOT_IP:
        cate = MC_STATION;
 8017612:	2301      	movs	r3, #1
 8017614:	77fb      	strb	r3, [r7, #31]
        status_cb = wifi_obj_get()->Runtime.status_cb[0];
 8017616:	f000 fb3f 	bl	8017c98 <wifi_obj_get>
 801761a:	4603      	mov	r3, r0
 801761c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8017620:	61bb      	str	r3, [r7, #24]
        cb_args = wifi_obj_get()->Runtime.callback_arg[0];
 8017622:	f000 fb39 	bl	8017c98 <wifi_obj_get>
 8017626:	4603      	mov	r3, r0
 8017628:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 801762c:	617b      	str	r3, [r7, #20]
        break;
 801762e:	e012      	b.n	8017656 <mapi_wifi_status_event_callback+0x8e>

      case MWIFI_EVENT_AP_UP:
      case MWIFI_EVENT_AP_DOWN:
        cate = MC_SOFTAP;
 8017630:	2300      	movs	r3, #0
 8017632:	77fb      	strb	r3, [r7, #31]
        status_cb = wifi_obj_get()->Runtime.status_cb[1];
 8017634:	f000 fb30 	bl	8017c98 <wifi_obj_get>
 8017638:	4603      	mov	r3, r0
 801763a:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 801763e:	61bb      	str	r3, [r7, #24]
        cb_args = wifi_obj_get()->Runtime.callback_arg[1];
 8017640:	f000 fb2a 	bl	8017c98 <wifi_obj_get>
 8017644:	4603      	mov	r3, r0
 8017646:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801764a:	617b      	str	r3, [r7, #20]
        break;
 801764c:	e003      	b.n	8017656 <mapi_wifi_status_event_callback+0x8e>

      default:
        cate = MC_SOFTAP;
 801764e:	2300      	movs	r3, #0
 8017650:	77fb      	strb	r3, [r7, #31]
        MX_ASSERT(false);
 8017652:	bf00      	nop
 8017654:	e7fd      	b.n	8017652 <mapi_wifi_status_event_callback+0x8a>
        /* break; */
    }

    if (NULL != status_cb)
 8017656:	69bb      	ldr	r3, [r7, #24]
 8017658:	2b00      	cmp	r3, #0
 801765a:	d004      	beq.n	8017666 <mapi_wifi_status_event_callback+0x9e>
    {
      status_cb(cate, status, cb_args);
 801765c:	7bf9      	ldrb	r1, [r7, #15]
 801765e:	7ff8      	ldrb	r0, [r7, #31]
 8017660:	69bb      	ldr	r3, [r7, #24]
 8017662:	697a      	ldr	r2, [r7, #20]
 8017664:	4798      	blx	r3
    }
  }
}
 8017666:	bf00      	nop
 8017668:	3720      	adds	r7, #32
 801766a:	46bd      	mov	sp, r7
 801766c:	bd80      	pop	{r7, pc}

0801766e <mapi_wifi_netlink_input_callback>:


void mapi_wifi_netlink_input_callback(mx_buf_t *netbuf)
{
 801766e:	b580      	push	{r7, lr}
 8017670:	b086      	sub	sp, #24
 8017672:	af00      	add	r7, sp, #0
 8017674:	6078      	str	r0, [r7, #4]
  if (NULL != netbuf)
 8017676:	687b      	ldr	r3, [r7, #4]
 8017678:	2b00      	cmp	r3, #0
 801767a:	d02e      	beq.n	80176da <mapi_wifi_netlink_input_callback+0x6c>
  {
    uint8_t *const buffer_in = MX_NET_BUFFER_PAYLOAD(netbuf);
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	685b      	ldr	r3, [r3, #4]
 8017680:	3308      	adds	r3, #8
 8017682:	687a      	ldr	r2, [r7, #4]
 8017684:	4413      	add	r3, r2
 8017686:	617b      	str	r3, [r7, #20]
    wifi_bypass_in_rparams_t *const in_rprarams = (wifi_bypass_in_rparams_t *)(byte_pointer_add_signed_offset(buffer_in, MIPC_PKT_PARAMS_OFFSET));
 8017688:	2106      	movs	r1, #6
 801768a:	6978      	ldr	r0, [r7, #20]
 801768c:	f7ff fd98 	bl	80171c0 <byte_pointer_add_signed_offset>
 8017690:	6138      	str	r0, [r7, #16]

    MX_STAT(callback);

    if ((NULL != wifi_obj_get()->Runtime.netlink_input_cb) && \
 8017692:	f000 fb01 	bl	8017c98 <wifi_obj_get>
 8017696:	4603      	mov	r3, r0
 8017698:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 801769c:	2b00      	cmp	r3, #0
 801769e:	d019      	beq.n	80176d4 <mapi_wifi_netlink_input_callback+0x66>
        (in_rprarams->tot_len > 0))
 80176a0:	693b      	ldr	r3, [r7, #16]
 80176a2:	8a9b      	ldrh	r3, [r3, #20]
 80176a4:	b29b      	uxth	r3, r3
    if ((NULL != wifi_obj_get()->Runtime.netlink_input_cb) && \
 80176a6:	2b00      	cmp	r3, #0
 80176a8:	d014      	beq.n	80176d4 <mapi_wifi_netlink_input_callback+0x66>
    {
      uint32_t low_level_netif_idx = (uint32_t)in_rprarams->idx;
 80176aa:	693b      	ldr	r3, [r7, #16]
 80176ac:	681b      	ldr	r3, [r3, #0]
 80176ae:	60fb      	str	r3, [r7, #12]

      MX_NET_BUFFER_HIDE_HEADER(netbuf, MIPC_PKT_PARAMS_OFFSET + sizeof(wifi_bypass_in_rparams_t));
 80176b0:	687b      	ldr	r3, [r7, #4]
 80176b2:	685b      	ldr	r3, [r3, #4]
 80176b4:	f103 021c 	add.w	r2, r3, #28
 80176b8:	687b      	ldr	r3, [r7, #4]
 80176ba:	605a      	str	r2, [r3, #4]
      wifi_obj_get()->Runtime.netlink_input_cb(netbuf, (void *)&low_level_netif_idx);
 80176bc:	f000 faec 	bl	8017c98 <wifi_obj_get>
 80176c0:	4603      	mov	r3, r0
 80176c2:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80176c6:	f107 020c 	add.w	r2, r7, #12
 80176ca:	4611      	mov	r1, r2
 80176cc:	6878      	ldr	r0, [r7, #4]
 80176ce:	4798      	blx	r3
    {
 80176d0:	bf00      	nop
      MX_NET_BUFFER_FREE(netbuf);

      MX_STAT(free);
    }
  }
}
 80176d2:	e002      	b.n	80176da <mapi_wifi_netlink_input_callback+0x6c>
      MX_NET_BUFFER_FREE(netbuf);
 80176d4:	6878      	ldr	r0, [r7, #4]
 80176d6:	f000 fc6d 	bl	8017fb4 <free>
}
 80176da:	bf00      	nop
 80176dc:	3718      	adds	r7, #24
 80176de:	46bd      	mov	sp, r7
 80176e0:	bd80      	pop	{r7, pc}

080176e2 <mx_buf_alloc>:
  uint32_t header_len;
  uint8_t  data[1];
} mx_buf_t;

static inline mx_buf_t *mx_buf_alloc(uint32_t len)
{
 80176e2:	b580      	push	{r7, lr}
 80176e4:	b084      	sub	sp, #16
 80176e6:	af00      	add	r7, sp, #0
 80176e8:	6078      	str	r0, [r7, #4]
  mx_buf_t *p = (mx_buf_t *) MX_WIFI_MALLOC(len + sizeof(mx_buf_t) -1U);
 80176ea:	687b      	ldr	r3, [r7, #4]
 80176ec:	330b      	adds	r3, #11
 80176ee:	4618      	mov	r0, r3
 80176f0:	f000 fc58 	bl	8017fa4 <malloc>
 80176f4:	4603      	mov	r3, r0
 80176f6:	60fb      	str	r3, [r7, #12]
  if (NULL != p)
 80176f8:	68fb      	ldr	r3, [r7, #12]
 80176fa:	2b00      	cmp	r3, #0
 80176fc:	d005      	beq.n	801770a <mx_buf_alloc+0x28>
  {
    p->len = len;
 80176fe:	68fb      	ldr	r3, [r7, #12]
 8017700:	687a      	ldr	r2, [r7, #4]
 8017702:	601a      	str	r2, [r3, #0]
    p->header_len = 0;
 8017704:	68fb      	ldr	r3, [r7, #12]
 8017706:	2200      	movs	r2, #0
 8017708:	605a      	str	r2, [r3, #4]
  }
  return p;
 801770a:	68fb      	ldr	r3, [r7, #12]
}
 801770c:	4618      	mov	r0, r3
 801770e:	3710      	adds	r7, #16
 8017710:	46bd      	mov	sp, r7
 8017712:	bd80      	pop	{r7, pc}

08017714 <MX_WIFI_IO_DELAY>:
static void mx_wifi_spi_txrx_task(THREAD_CONTEXT_TYPE argument);
#endif /* MX_WIFI_BARE_OS_H */


static void MX_WIFI_IO_DELAY(uint32_t ms)
{
 8017714:	b580      	push	{r7, lr}
 8017716:	b082      	sub	sp, #8
 8017718:	af00      	add	r7, sp, #0
 801771a:	6078      	str	r0, [r7, #4]
  DELAY_MS(ms);
 801771c:	6878      	ldr	r0, [r7, #4]
 801771e:	f7f0 fb8b 	bl	8007e38 <HAL_Delay>
}
 8017722:	bf00      	nop
 8017724:	3708      	adds	r7, #8
 8017726:	46bd      	mov	sp, r7
 8017728:	bd80      	pop	{r7, pc}
	...

0801772c <MX_WIFI_SPI_Init>:
  * @brief  Initialize the SPI
  * @param  mode
  * @retval status
  */
static int8_t MX_WIFI_SPI_Init(uint16_t mode)
{
 801772c:	b580      	push	{r7, lr}
 801772e:	b084      	sub	sp, #16
 8017730:	af00      	add	r7, sp, #0
 8017732:	4603      	mov	r3, r0
 8017734:	80fb      	strh	r3, [r7, #6]
  int8_t ret = 0;
 8017736:	2300      	movs	r3, #0
 8017738:	73fb      	strb	r3, [r7, #15]

  if (MX_WIFI_RESET == mode)
 801773a:	88fb      	ldrh	r3, [r7, #6]
 801773c:	2b01      	cmp	r3, #1
 801773e:	d111      	bne.n	8017764 <MX_WIFI_SPI_Init+0x38>
  {
    MX_WIFI_HW_RESET();
 8017740:	2200      	movs	r2, #0
 8017742:	2140      	movs	r1, #64	@ 0x40
 8017744:	480c      	ldr	r0, [pc, #48]	@ (8017778 <MX_WIFI_SPI_Init+0x4c>)
 8017746:	f7f2 ffcd 	bl	800a6e4 <HAL_GPIO_WritePin>
 801774a:	2064      	movs	r0, #100	@ 0x64
 801774c:	f7f0 fb74 	bl	8007e38 <HAL_Delay>
 8017750:	2201      	movs	r2, #1
 8017752:	2140      	movs	r1, #64	@ 0x40
 8017754:	4808      	ldr	r0, [pc, #32]	@ (8017778 <MX_WIFI_SPI_Init+0x4c>)
 8017756:	f7f2 ffc5 	bl	800a6e4 <HAL_GPIO_WritePin>
 801775a:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 801775e:	f7f0 fb6b 	bl	8007e38 <HAL_Delay>
 8017762:	e003      	b.n	801776c <MX_WIFI_SPI_Init+0x40>
  }
  else
  {
    ret = mx_wifi_spi_txrx_start();
 8017764:	f000 fa3a 	bl	8017bdc <mx_wifi_spi_txrx_start>
 8017768:	4603      	mov	r3, r0
 801776a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 801776c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017770:	4618      	mov	r0, r3
 8017772:	3710      	adds	r7, #16
 8017774:	46bd      	mov	sp, r7
 8017776:	bd80      	pop	{r7, pc}
 8017778:	42021c00 	.word	0x42021c00

0801777c <MX_WIFI_SPI_DeInit>:
  * @brief  De-Initialize the SPI
  * @param  None
  * @retval status
  */
static int8_t MX_WIFI_SPI_DeInit(void)
{
 801777c:	b580      	push	{r7, lr}
 801777e:	af00      	add	r7, sp, #0
  mx_wifi_spi_txrx_stop();
 8017780:	f000 fa52 	bl	8017c28 <mx_wifi_spi_txrx_stop>
  return 0;
 8017784:	2300      	movs	r3, #0
}
 8017786:	4618      	mov	r0, r3
 8017788:	bd80      	pop	{r7, pc}
	...

0801778c <wait_flow_high>:
  }
}


static int8_t wait_flow_high(uint32_t timeout)
{
 801778c:	b580      	push	{r7, lr}
 801778e:	b084      	sub	sp, #16
 8017790:	af00      	add	r7, sp, #0
 8017792:	6078      	str	r0, [r7, #4]
  int8_t ret = 0;
 8017794:	2300      	movs	r3, #0
 8017796:	73fb      	strb	r3, [r7, #15]
  if (SEM_WAIT(SpiFlowRiseSem, timeout, NULL) != SEM_OK)
 8017798:	2200      	movs	r2, #0
 801779a:	6879      	ldr	r1, [r7, #4]
 801779c:	480c      	ldr	r0, [pc, #48]	@ (80177d0 <wait_flow_high+0x44>)
 801779e:	f7ff fb56 	bl	8016e4e <noos_sem_wait>
 80177a2:	4603      	mov	r3, r0
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	d001      	beq.n	80177ac <wait_flow_high+0x20>
  {
    ret = -1;
 80177a8:	23ff      	movs	r3, #255	@ 0xff
 80177aa:	73fb      	strb	r3, [r7, #15]
  }
  if (MX_WIFI_SPI_FLOW_IS_LOW())
 80177ac:	2180      	movs	r1, #128	@ 0x80
 80177ae:	4809      	ldr	r0, [pc, #36]	@ (80177d4 <wait_flow_high+0x48>)
 80177b0:	f7f2 ff80 	bl	800a6b4 <HAL_GPIO_ReadPin>
 80177b4:	4603      	mov	r3, r0
 80177b6:	2b00      	cmp	r3, #0
 80177b8:	d104      	bne.n	80177c4 <wait_flow_high+0x38>
  {
    DEBUG_ERROR("FLOW is low\n");
 80177ba:	4807      	ldr	r0, [pc, #28]	@ (80177d8 <wait_flow_high+0x4c>)
 80177bc:	f000 fdda 	bl	8018374 <puts>
    ret = -1;
 80177c0:	23ff      	movs	r3, #255	@ 0xff
 80177c2:	73fb      	strb	r3, [r7, #15]
  }

  DEBUG_LOG("\n%s()< %" PRIi32 "\n\n", __FUNCTION__, (int32_t)ret);

  return ret;
 80177c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80177c8:	4618      	mov	r0, r3
 80177ca:	3710      	adds	r7, #16
 80177cc:	46bd      	mov	sp, r7
 80177ce:	bd80      	pop	{r7, pc}
 80177d0:	20001a40 	.word	0x20001a40
 80177d4:	42021c00 	.word	0x42021c00
 80177d8:	08019a94 	.word	0x08019a94

080177dc <MX_WIFI_SPI_Write>:


static uint16_t MX_WIFI_SPI_Write(uint8_t *data, uint16_t len)
{
 80177dc:	b580      	push	{r7, lr}
 80177de:	b084      	sub	sp, #16
 80177e0:	af00      	add	r7, sp, #0
 80177e2:	6078      	str	r0, [r7, #4]
 80177e4:	460b      	mov	r3, r1
 80177e6:	807b      	strh	r3, [r7, #2]
  uint16_t sent;

  DEBUG_LOG("\n%s()> %" PRIu32 "\n\n", __FUNCTION__, (uint32_t)len);

  LOCK(SpiTxLock);
 80177e8:	4b1b      	ldr	r3, [pc, #108]	@ (8017858 <MX_WIFI_SPI_Write+0x7c>)
 80177ea:	781b      	ldrb	r3, [r3, #0]
 80177ec:	b2db      	uxtb	r3, r3
 80177ee:	2b00      	cmp	r3, #0
 80177f0:	d1fa      	bne.n	80177e8 <MX_WIFI_SPI_Write+0xc>
 80177f2:	4b19      	ldr	r3, [pc, #100]	@ (8017858 <MX_WIFI_SPI_Write+0x7c>)
 80177f4:	2201      	movs	r2, #1
 80177f6:	701a      	strb	r2, [r3, #0]

  if ((NULL == data) || (0 == len) || (len > SPI_DATA_SIZE))
 80177f8:	687b      	ldr	r3, [r7, #4]
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	d007      	beq.n	801780e <MX_WIFI_SPI_Write+0x32>
 80177fe:	887b      	ldrh	r3, [r7, #2]
 8017800:	2b00      	cmp	r3, #0
 8017802:	d004      	beq.n	801780e <MX_WIFI_SPI_Write+0x32>
 8017804:	887b      	ldrh	r3, [r7, #2]
 8017806:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 801780a:	4293      	cmp	r3, r2
 801780c:	d90a      	bls.n	8017824 <MX_WIFI_SPI_Write+0x48>
  {
    DEBUG_ERROR("Warning, SPI send null or size overflow! len=%" PRIu32 "\n", (uint32_t)len);
 801780e:	887b      	ldrh	r3, [r7, #2]
 8017810:	4619      	mov	r1, r3
 8017812:	4812      	ldr	r0, [pc, #72]	@ (801785c <MX_WIFI_SPI_Write+0x80>)
 8017814:	f000 fd46 	bl	80182a4 <iprintf>
    SpiTxLen = 0;
 8017818:	4b11      	ldr	r3, [pc, #68]	@ (8017860 <MX_WIFI_SPI_Write+0x84>)
 801781a:	2200      	movs	r2, #0
 801781c:	801a      	strh	r2, [r3, #0]
    sent = 0;
 801781e:	2300      	movs	r3, #0
 8017820:	81fb      	strh	r3, [r7, #14]
 8017822:	e010      	b.n	8017846 <MX_WIFI_SPI_Write+0x6a>
  }
  else
  {
    SpiTxData = data;
 8017824:	4a0f      	ldr	r2, [pc, #60]	@ (8017864 <MX_WIFI_SPI_Write+0x88>)
 8017826:	687b      	ldr	r3, [r7, #4]
 8017828:	6013      	str	r3, [r2, #0]
    SpiTxLen  = len;
 801782a:	4a0d      	ldr	r2, [pc, #52]	@ (8017860 <MX_WIFI_SPI_Write+0x84>)
 801782c:	887b      	ldrh	r3, [r7, #2]
 801782e:	8013      	strh	r3, [r2, #0]

    if (SEM_SIGNAL(SpiTxRxSem) != SEM_OK)
 8017830:	480d      	ldr	r0, [pc, #52]	@ (8017868 <MX_WIFI_SPI_Write+0x8c>)
 8017832:	f7ff faf3 	bl	8016e1c <noos_sem_signal>
 8017836:	4603      	mov	r3, r0
 8017838:	2b00      	cmp	r3, #0
 801783a:	d002      	beq.n	8017842 <MX_WIFI_SPI_Write+0x66>
    {
      /* Happen if received thread did not have a chance to run on time, need to increase priority */
      DEBUG_ERROR("Warning, SPI semaphore has been already notified\n");
 801783c:	480b      	ldr	r0, [pc, #44]	@ (801786c <MX_WIFI_SPI_Write+0x90>)
 801783e:	f000 fd99 	bl	8018374 <puts>
    }
    sent = len;
 8017842:	887b      	ldrh	r3, [r7, #2]
 8017844:	81fb      	strh	r3, [r7, #14]
  }

  UNLOCK(SpiTxLock);
 8017846:	4b04      	ldr	r3, [pc, #16]	@ (8017858 <MX_WIFI_SPI_Write+0x7c>)
 8017848:	2200      	movs	r2, #0
 801784a:	701a      	strb	r2, [r3, #0]

  DEBUG_LOG("\n%s()< %" PRIi32 "\n\n", __FUNCTION__, (int32_t)sent);

  return sent;
 801784c:	89fb      	ldrh	r3, [r7, #14]
}
 801784e:	4618      	mov	r0, r3
 8017850:	3710      	adds	r7, #16
 8017852:	46bd      	mov	sp, r7
 8017854:	bd80      	pop	{r7, pc}
 8017856:	bf00      	nop
 8017858:	20001a38 	.word	0x20001a38
 801785c:	08019aa0 	.word	0x08019aa0
 8017860:	20001a4c 	.word	0x20001a4c
 8017864:	20001a48 	.word	0x20001a48
 8017868:	20001a3c 	.word	0x20001a3c
 801786c:	08019ad4 	.word	0x08019ad4

08017870 <MX_WIFI_SPI_Read>:


static uint16_t MX_WIFI_SPI_Read(uint8_t *buffer, uint16_t buff_size)
{
 8017870:	b480      	push	{r7}
 8017872:	b083      	sub	sp, #12
 8017874:	af00      	add	r7, sp, #0
 8017876:	6078      	str	r0, [r7, #4]
 8017878:	460b      	mov	r3, r1
 801787a:	807b      	strh	r3, [r7, #2]
  (void)buffer;
  (void)buff_size;
  return 0;
 801787c:	2300      	movs	r3, #0
}
 801787e:	4618      	mov	r0, r3
 8017880:	370c      	adds	r7, #12
 8017882:	46bd      	mov	sp, r7
 8017884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017888:	4770      	bx	lr

0801788a <TransmitReceive>:


static HAL_StatusTypeDef TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *txdata, uint8_t *rxdata, uint16_t datalen,
                                         uint32_t timeout)
{
 801788a:	b580      	push	{r7, lr}
 801788c:	b088      	sub	sp, #32
 801788e:	af02      	add	r7, sp, #8
 8017890:	60f8      	str	r0, [r7, #12]
 8017892:	60b9      	str	r1, [r7, #8]
 8017894:	607a      	str	r2, [r7, #4]
 8017896:	807b      	strh	r3, [r7, #2]
#if (defined(DMA_ON_USE) && (DMA_ON_USE == 1))
  ret = HAL_SPI_TransmitReceive_DMA(hspi, txdata, rxdata, datalen);
  SEM_WAIT(SpiTransferDoneSem, timeout, NULL);

#else
  ret = HAL_SPI_TransmitReceive(hspi, txdata, rxdata, datalen, timeout);
 8017898:	887a      	ldrh	r2, [r7, #2]
 801789a:	6a3b      	ldr	r3, [r7, #32]
 801789c:	9300      	str	r3, [sp, #0]
 801789e:	4613      	mov	r3, r2
 80178a0:	687a      	ldr	r2, [r7, #4]
 80178a2:	68b9      	ldr	r1, [r7, #8]
 80178a4:	68f8      	ldr	r0, [r7, #12]
 80178a6:	f7fc fae9 	bl	8013e7c <HAL_SPI_TransmitReceive>
 80178aa:	4603      	mov	r3, r0
 80178ac:	75fb      	strb	r3, [r7, #23]
#endif /* (DMA_ON_USE == 1) */

  DEBUG_LOG("\n%s()< %" PRIi32 "\n\n", __FUNCTION__, (int32_t)ret);

  return ret;
 80178ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80178b0:	4618      	mov	r0, r3
 80178b2:	3718      	adds	r7, #24
 80178b4:	46bd      	mov	sp, r7
 80178b6:	bd80      	pop	{r7, pc}

080178b8 <Transmit>:


static HAL_StatusTypeDef Transmit(SPI_HandleTypeDef *hspi, uint8_t *txdata, uint16_t datalen, uint32_t timeout)
{
 80178b8:	b580      	push	{r7, lr}
 80178ba:	b086      	sub	sp, #24
 80178bc:	af00      	add	r7, sp, #0
 80178be:	60f8      	str	r0, [r7, #12]
 80178c0:	60b9      	str	r1, [r7, #8]
 80178c2:	603b      	str	r3, [r7, #0]
 80178c4:	4613      	mov	r3, r2
 80178c6:	80fb      	strh	r3, [r7, #6]
#if (defined(DMA_ON_USE) && (DMA_ON_USE == 1))
  ret = HAL_SPI_Transmit_DMA(hspi, txdata, datalen);
  SEM_WAIT(SpiTransferDoneSem, timeout, NULL);

#else
  ret = HAL_SPI_Transmit(hspi, txdata, datalen, timeout);
 80178c8:	88fa      	ldrh	r2, [r7, #6]
 80178ca:	683b      	ldr	r3, [r7, #0]
 80178cc:	68b9      	ldr	r1, [r7, #8]
 80178ce:	68f8      	ldr	r0, [r7, #12]
 80178d0:	f7fb fdde 	bl	8013490 <HAL_SPI_Transmit>
 80178d4:	4603      	mov	r3, r0
 80178d6:	75fb      	strb	r3, [r7, #23]
#endif /* (DMA_ON_USE == 1) */

  DEBUG_LOG("\n%s() <%" PRIi32 "\n\n", __FUNCTION__, (int32_t)ret);

  return ret;
 80178d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80178da:	4618      	mov	r0, r3
 80178dc:	3718      	adds	r7, #24
 80178de:	46bd      	mov	sp, r7
 80178e0:	bd80      	pop	{r7, pc}

080178e2 <Receive>:


static HAL_StatusTypeDef Receive(SPI_HandleTypeDef *hspi, uint8_t *rxdata, uint16_t datalen, uint32_t timeout)
{
 80178e2:	b580      	push	{r7, lr}
 80178e4:	b086      	sub	sp, #24
 80178e6:	af00      	add	r7, sp, #0
 80178e8:	60f8      	str	r0, [r7, #12]
 80178ea:	60b9      	str	r1, [r7, #8]
 80178ec:	603b      	str	r3, [r7, #0]
 80178ee:	4613      	mov	r3, r2
 80178f0:	80fb      	strh	r3, [r7, #6]
#if (defined(DMA_ON_USE) && (DMA_ON_USE == 1))
  ret = HAL_SPI_Receive_DMA(hspi, rxdata, datalen);
  SEM_WAIT(SpiTransferDoneSem, timeout, NULL);

#else
  ret = HAL_SPI_Receive(hspi, rxdata, datalen, timeout);
 80178f2:	88fa      	ldrh	r2, [r7, #6]
 80178f4:	683b      	ldr	r3, [r7, #0]
 80178f6:	68b9      	ldr	r1, [r7, #8]
 80178f8:	68f8      	ldr	r0, [r7, #12]
 80178fa:	f7fc f801 	bl	8013900 <HAL_SPI_Receive>
 80178fe:	4603      	mov	r3, r0
 8017900:	75fb      	strb	r3, [r7, #23]
  }
#endif /* 0 */

  DEBUG_LOG("\n%s()< %" PRIi32 "\n\n", __FUNCTION__, (int32_t)ret);

  return ret;
 8017902:	7dfb      	ldrb	r3, [r7, #23]
}
 8017904:	4618      	mov	r0, r3
 8017906:	3718      	adds	r7, #24
 8017908:	46bd      	mov	sp, r7
 801790a:	bd80      	pop	{r7, pc}

0801790c <process_txrx_poll>:


void process_txrx_poll(uint32_t timeout)
{
 801790c:	b580      	push	{r7, lr}
 801790e:	b08e      	sub	sp, #56	@ 0x38
 8017910:	af02      	add	r7, sp, #8
 8017912:	6078      	str	r0, [r7, #4]
  static mx_buf_t *netb = NULL;
  bool first_miss = true;
 8017914:	2301      	movs	r3, #1
 8017916:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  MX_WIFI_SPI_CS_HIGH();
 801791a:	2201      	movs	r2, #1
 801791c:	2140      	movs	r1, #64	@ 0x40
 801791e:	48a0      	ldr	r0, [pc, #640]	@ (8017ba0 <process_txrx_poll+0x294>)
 8017920:	f7f2 fee0 	bl	800a6e4 <HAL_GPIO_WritePin>

  while (netb == NULL)
 8017924:	e014      	b.n	8017950 <process_txrx_poll+0x44>
  {
    netb = MX_NET_BUFFER_ALLOC(MX_WIFI_BUFFER_SIZE);
 8017926:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 801792a:	f7ff feda 	bl	80176e2 <mx_buf_alloc>
 801792e:	4603      	mov	r3, r0
 8017930:	4a9c      	ldr	r2, [pc, #624]	@ (8017ba4 <process_txrx_poll+0x298>)
 8017932:	6013      	str	r3, [r2, #0]

    MX_STAT(alloc);

    if (netb == NULL)
 8017934:	4b9b      	ldr	r3, [pc, #620]	@ (8017ba4 <process_txrx_poll+0x298>)
 8017936:	681b      	ldr	r3, [r3, #0]
 8017938:	2b00      	cmp	r3, #0
 801793a:	d109      	bne.n	8017950 <process_txrx_poll+0x44>
    {
      DELAY_MS(1);
 801793c:	2001      	movs	r0, #1
 801793e:	f7f0 fa7b 	bl	8007e38 <HAL_Delay>
      if (true == first_miss)
 8017942:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8017946:	2b00      	cmp	r3, #0
 8017948:	d002      	beq.n	8017950 <process_txrx_poll+0x44>
      {
        first_miss = false;
 801794a:	2300      	movs	r3, #0
 801794c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  while (netb == NULL)
 8017950:	4b94      	ldr	r3, [pc, #592]	@ (8017ba4 <process_txrx_poll+0x298>)
 8017952:	681b      	ldr	r3, [r3, #0]
 8017954:	2b00      	cmp	r3, #0
 8017956:	d0e6      	beq.n	8017926 <process_txrx_poll+0x1a>
      }
    }
  }

  /* Waiting for data to be sent or to be received. */
  if (SEM_WAIT(SpiTxRxSem, timeout, NULL) == SEM_OK)
 8017958:	2200      	movs	r2, #0
 801795a:	6879      	ldr	r1, [r7, #4]
 801795c:	4892      	ldr	r0, [pc, #584]	@ (8017ba8 <process_txrx_poll+0x29c>)
 801795e:	f7ff fa76 	bl	8016e4e <noos_sem_wait>
 8017962:	4603      	mov	r3, r0
 8017964:	2b00      	cmp	r3, #0
 8017966:	f040 8117 	bne.w	8017b98 <process_txrx_poll+0x28c>
  {
    NET_PERF_TASK_TAG(0);

    LOCK(SpiTxLock);
 801796a:	4b90      	ldr	r3, [pc, #576]	@ (8017bac <process_txrx_poll+0x2a0>)
 801796c:	781b      	ldrb	r3, [r3, #0]
 801796e:	b2db      	uxtb	r3, r3
 8017970:	2b00      	cmp	r3, #0
 8017972:	d1fa      	bne.n	801796a <process_txrx_poll+0x5e>
 8017974:	4b8d      	ldr	r3, [pc, #564]	@ (8017bac <process_txrx_poll+0x2a0>)
 8017976:	2201      	movs	r2, #1
 8017978:	701a      	strb	r2, [r3, #0]
    {
      spi_header_t mheader = {0};
 801797a:	f107 0314 	add.w	r3, r7, #20
 801797e:	2200      	movs	r2, #0
 8017980:	601a      	str	r2, [r3, #0]
 8017982:	605a      	str	r2, [r3, #4]
      spi_header_t sheader = {0};
 8017984:	f107 030c 	add.w	r3, r7, #12
 8017988:	2200      	movs	r2, #0
 801798a:	601a      	str	r2, [r3, #0]
 801798c:	605a      	str	r2, [r3, #4]
      uint8_t *txdata = NULL;
 801798e:	2300      	movs	r3, #0
 8017990:	62bb      	str	r3, [r7, #40]	@ 0x28
      bool is_continue = true;
 8017992:	2301      	movs	r3, #1
 8017994:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

      DEBUG_LOG("\n%s(): %p\n", __FUNCTION__, SpiTxData);

      if (SpiTxData == NULL)
 8017998:	4b85      	ldr	r3, [pc, #532]	@ (8017bb0 <process_txrx_poll+0x2a4>)
 801799a:	681b      	ldr	r3, [r3, #0]
 801799c:	2b00      	cmp	r3, #0
 801799e:	d10b      	bne.n	80179b8 <process_txrx_poll+0xac>
      {
        if (!MX_WIFI_SPI_IRQ_IS_HIGH())
 80179a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80179a4:	4883      	ldr	r0, [pc, #524]	@ (8017bb4 <process_txrx_poll+0x2a8>)
 80179a6:	f7f2 fe85 	bl	800a6b4 <HAL_GPIO_ReadPin>
 80179aa:	4603      	mov	r3, r0
 80179ac:	2b01      	cmp	r3, #1
 80179ae:	d00a      	beq.n	80179c6 <process_txrx_poll+0xba>
        {
          /* TX data null means no data to send, IRQ low means no data to be received. */
          is_continue = false;
 80179b0:	2300      	movs	r3, #0
 80179b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80179b6:	e006      	b.n	80179c6 <process_txrx_poll+0xba>
#endif /* MX_WIFI_BARE_OS_H */
        }
      }
      else
      {
        mheader.len = SpiTxLen;
 80179b8:	4b7f      	ldr	r3, [pc, #508]	@ (8017bb8 <process_txrx_poll+0x2ac>)
 80179ba:	881b      	ldrh	r3, [r3, #0]
 80179bc:	f8a7 3015 	strh.w	r3, [r7, #21]
        txdata = SpiTxData;
 80179c0:	4b7b      	ldr	r3, [pc, #492]	@ (8017bb0 <process_txrx_poll+0x2a4>)
 80179c2:	681b      	ldr	r3, [r3, #0]
 80179c4:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if (is_continue)
 80179c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80179ca:	2b00      	cmp	r3, #0
 80179cc:	f000 80e1 	beq.w	8017b92 <process_txrx_poll+0x286>
      {
        mheader.type = SPI_WRITE;
 80179d0:	230a      	movs	r3, #10
 80179d2:	753b      	strb	r3, [r7, #20]
        mheader.lenx = ~mheader.len;
 80179d4:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 80179d8:	b29b      	uxth	r3, r3
 80179da:	43db      	mvns	r3, r3
 80179dc:	b29b      	uxth	r3, r3
 80179de:	f8a7 3017 	strh.w	r3, [r7, #23]

        MX_WIFI_SPI_CS_LOW();
 80179e2:	2200      	movs	r2, #0
 80179e4:	2140      	movs	r1, #64	@ 0x40
 80179e6:	486e      	ldr	r0, [pc, #440]	@ (8017ba0 <process_txrx_poll+0x294>)
 80179e8:	f7f2 fe7c 	bl	800a6e4 <HAL_GPIO_WritePin>

        {
          /* Wait for the EMW to be ready. */
          if (wait_flow_high(timeout) != 0)
 80179ec:	6878      	ldr	r0, [r7, #4]
 80179ee:	f7ff fecd 	bl	801778c <wait_flow_high>
 80179f2:	4603      	mov	r3, r0
 80179f4:	2b00      	cmp	r3, #0
 80179f6:	d003      	beq.n	8017a00 <process_txrx_poll+0xf4>
          {
            DEBUG_ERROR("Wait FLOW timeout 0\n");
 80179f8:	4870      	ldr	r0, [pc, #448]	@ (8017bbc <process_txrx_poll+0x2b0>)
 80179fa:	f000 fcbb 	bl	8018374 <puts>
 80179fe:	e0c3      	b.n	8017b88 <process_txrx_poll+0x27c>
          }
          else
          {
            /* Transmit only the header part. */
            if (HAL_OK != TransmitReceive(HSpiMX, (uint8_t *)&mheader, (uint8_t *)&sheader, sizeof(mheader), timeout))
 8017a00:	486f      	ldr	r0, [pc, #444]	@ (8017bc0 <process_txrx_poll+0x2b4>)
 8017a02:	f107 020c 	add.w	r2, r7, #12
 8017a06:	f107 0114 	add.w	r1, r7, #20
 8017a0a:	687b      	ldr	r3, [r7, #4]
 8017a0c:	9300      	str	r3, [sp, #0]
 8017a0e:	2308      	movs	r3, #8
 8017a10:	f7ff ff3b 	bl	801788a <TransmitReceive>
 8017a14:	4603      	mov	r3, r0
 8017a16:	2b00      	cmp	r3, #0
 8017a18:	d003      	beq.n	8017a22 <process_txrx_poll+0x116>
            {
              DEBUG_ERROR("Send mheader error\n");
 8017a1a:	486a      	ldr	r0, [pc, #424]	@ (8017bc4 <process_txrx_poll+0x2b8>)
 8017a1c:	f000 fcaa 	bl	8018374 <puts>
 8017a20:	e0b2      	b.n	8017b88 <process_txrx_poll+0x27c>
            }
            else
            {
              if (sheader.type != SPI_READ)
 8017a22:	7b3b      	ldrb	r3, [r7, #12]
 8017a24:	2b0b      	cmp	r3, #11
 8017a26:	d005      	beq.n	8017a34 <process_txrx_poll+0x128>
              {
                DEBUG_ERROR("Invalid SPI type %02x\n", sheader.type);
 8017a28:	7b3b      	ldrb	r3, [r7, #12]
 8017a2a:	4619      	mov	r1, r3
 8017a2c:	4866      	ldr	r0, [pc, #408]	@ (8017bc8 <process_txrx_poll+0x2bc>)
 8017a2e:	f000 fc39 	bl	80182a4 <iprintf>
 8017a32:	e0a9      	b.n	8017b88 <process_txrx_poll+0x27c>
              }
              else
              {
                if ((sheader.len ^ sheader.lenx) != 0xFFFF)
 8017a34:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8017a38:	b29a      	uxth	r2, r3
 8017a3a:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8017a3e:	b29b      	uxth	r3, r3
 8017a40:	4053      	eors	r3, r2
 8017a42:	b29b      	uxth	r3, r3
 8017a44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017a48:	4293      	cmp	r3, r2
 8017a4a:	d00b      	beq.n	8017a64 <process_txrx_poll+0x158>
                {
                  DEBUG_ERROR("Invalid length %04x-%04x\n", sheader.len, sheader.lenx);
 8017a4c:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8017a50:	b29b      	uxth	r3, r3
 8017a52:	4619      	mov	r1, r3
 8017a54:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8017a58:	b29b      	uxth	r3, r3
 8017a5a:	461a      	mov	r2, r3
 8017a5c:	485b      	ldr	r0, [pc, #364]	@ (8017bcc <process_txrx_poll+0x2c0>)
 8017a5e:	f000 fc21 	bl	80182a4 <iprintf>
 8017a62:	e091      	b.n	8017b88 <process_txrx_poll+0x27c>
                }
                else
                {
                  /* Send or received header must be not null */
                  if ((sheader.len == 0) && (mheader.len == 0))
 8017a64:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8017a68:	b29b      	uxth	r3, r3
 8017a6a:	2b00      	cmp	r3, #0
 8017a6c:	d105      	bne.n	8017a7a <process_txrx_poll+0x16e>
 8017a6e:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 8017a72:	b29b      	uxth	r3, r3
 8017a74:	2b00      	cmp	r3, #0
 8017a76:	f000 8087 	beq.w	8017b88 <process_txrx_poll+0x27c>
                  {
                  }
                  else
                  {
                    if ((sheader.len > SPI_DATA_SIZE) || (mheader.len > SPI_DATA_SIZE))
 8017a7a:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8017a7e:	b29b      	uxth	r3, r3
 8017a80:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8017a84:	4293      	cmp	r3, r2
 8017a86:	d806      	bhi.n	8017a96 <process_txrx_poll+0x18a>
 8017a88:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 8017a8c:	b29b      	uxth	r3, r3
 8017a8e:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8017a92:	4293      	cmp	r3, r2
 8017a94:	d90b      	bls.n	8017aae <process_txrx_poll+0x1a2>
                    {
                      DEBUG_ERROR("SPI length invalid: %d-%d\n", sheader.len, mheader.len);
 8017a96:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8017a9a:	b29b      	uxth	r3, r3
 8017a9c:	4619      	mov	r1, r3
 8017a9e:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 8017aa2:	b29b      	uxth	r3, r3
 8017aa4:	461a      	mov	r2, r3
 8017aa6:	484a      	ldr	r0, [pc, #296]	@ (8017bd0 <process_txrx_poll+0x2c4>)
 8017aa8:	f000 fbfc 	bl	80182a4 <iprintf>
 8017aac:	e06c      	b.n	8017b88 <process_txrx_poll+0x27c>
                    }
                    else
                    {
                      uint16_t datalen;
                      uint8_t *rxdata = NULL;
 8017aae:	2300      	movs	r3, #0
 8017ab0:	623b      	str	r3, [r7, #32]

                      /* Keep the max length between TX and RX. */
                      if (mheader.len > sheader.len)
 8017ab2:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 8017ab6:	b29a      	uxth	r2, r3
 8017ab8:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8017abc:	b29b      	uxth	r3, r3
 8017abe:	429a      	cmp	r2, r3
 8017ac0:	d904      	bls.n	8017acc <process_txrx_poll+0x1c0>
                      {
                        datalen = mheader.len;
 8017ac2:	697b      	ldr	r3, [r7, #20]
 8017ac4:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8017ac8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8017aca:	e003      	b.n	8017ad4 <process_txrx_poll+0x1c8>
                      }
                      else
                      {
                        datalen = sheader.len;
 8017acc:	68fb      	ldr	r3, [r7, #12]
 8017ace:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8017ad2:	84bb      	strh	r3, [r7, #36]	@ 0x24
                      }

                      /* Allocate a buffer for data to be received. */
                      if (sheader.len > 0)
 8017ad4:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8017ad8:	b29b      	uxth	r3, r3
 8017ada:	2b00      	cmp	r3, #0
 8017adc:	d007      	beq.n	8017aee <process_txrx_poll+0x1e2>
                      {
                        /* Get start of the buffer payload. */
                        rxdata = MX_NET_BUFFER_PAYLOAD(netb);
 8017ade:	4b31      	ldr	r3, [pc, #196]	@ (8017ba4 <process_txrx_poll+0x298>)
 8017ae0:	681a      	ldr	r2, [r3, #0]
 8017ae2:	4b30      	ldr	r3, [pc, #192]	@ (8017ba4 <process_txrx_poll+0x298>)
 8017ae4:	681b      	ldr	r3, [r3, #0]
 8017ae6:	685b      	ldr	r3, [r3, #4]
 8017ae8:	3308      	adds	r3, #8
 8017aea:	4413      	add	r3, r2
 8017aec:	623b      	str	r3, [r7, #32]
                      }

                      /* FLOW must be high. */
                      if (wait_flow_high(timeout) != 0)
 8017aee:	6878      	ldr	r0, [r7, #4]
 8017af0:	f7ff fe4c 	bl	801778c <wait_flow_high>
 8017af4:	4603      	mov	r3, r0
 8017af6:	2b00      	cmp	r3, #0
 8017af8:	d003      	beq.n	8017b02 <process_txrx_poll+0x1f6>
                      {
                        DEBUG_ERROR("Wait FLOW timeout 1\n");
 8017afa:	4836      	ldr	r0, [pc, #216]	@ (8017bd4 <process_txrx_poll+0x2c8>)
 8017afc:	f000 fc3a 	bl	8018374 <puts>
 8017b00:	e042      	b.n	8017b88 <process_txrx_poll+0x27c>
                      else
                      {
                        HAL_StatusTypeDef ret;

                        /* TX with possible RX. */
                        if (NULL != txdata)
 8017b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	d01d      	beq.n	8017b44 <process_txrx_poll+0x238>
                        {
                          SpiTxData = NULL;
 8017b08:	4b29      	ldr	r3, [pc, #164]	@ (8017bb0 <process_txrx_poll+0x2a4>)
 8017b0a:	2200      	movs	r2, #0
 8017b0c:	601a      	str	r2, [r3, #0]
                          SpiTxLen = 0;
 8017b0e:	4b2a      	ldr	r3, [pc, #168]	@ (8017bb8 <process_txrx_poll+0x2ac>)
 8017b10:	2200      	movs	r2, #0
 8017b12:	801a      	strh	r2, [r3, #0]
                          if (NULL != rxdata)
 8017b14:	6a3b      	ldr	r3, [r7, #32]
 8017b16:	2b00      	cmp	r3, #0
 8017b18:	d00b      	beq.n	8017b32 <process_txrx_poll+0x226>
                          {
                            ret = TransmitReceive(HSpiMX, txdata, rxdata, datalen, timeout);
 8017b1a:	4829      	ldr	r0, [pc, #164]	@ (8017bc0 <process_txrx_poll+0x2b4>)
 8017b1c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8017b1e:	687b      	ldr	r3, [r7, #4]
 8017b20:	9300      	str	r3, [sp, #0]
 8017b22:	4613      	mov	r3, r2
 8017b24:	6a3a      	ldr	r2, [r7, #32]
 8017b26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017b28:	f7ff feaf 	bl	801788a <TransmitReceive>
 8017b2c:	4603      	mov	r3, r0
 8017b2e:	77fb      	strb	r3, [r7, #31]
 8017b30:	e010      	b.n	8017b54 <process_txrx_poll+0x248>
                          }
                          else
                          {
                            ret = Transmit(HSpiMX, txdata, datalen, timeout);
 8017b32:	4823      	ldr	r0, [pc, #140]	@ (8017bc0 <process_txrx_poll+0x2b4>)
 8017b34:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8017b36:	687b      	ldr	r3, [r7, #4]
 8017b38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017b3a:	f7ff febd 	bl	80178b8 <Transmit>
 8017b3e:	4603      	mov	r3, r0
 8017b40:	77fb      	strb	r3, [r7, #31]
 8017b42:	e007      	b.n	8017b54 <process_txrx_poll+0x248>
                          }
                        }
                        else
                        {
                          ret = Receive(HSpiMX, rxdata, datalen, timeout);
 8017b44:	481e      	ldr	r0, [pc, #120]	@ (8017bc0 <process_txrx_poll+0x2b4>)
 8017b46:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8017b48:	687b      	ldr	r3, [r7, #4]
 8017b4a:	6a39      	ldr	r1, [r7, #32]
 8017b4c:	f7ff fec9 	bl	80178e2 <Receive>
 8017b50:	4603      	mov	r3, r0
 8017b52:	77fb      	strb	r3, [r7, #31]
                        }

                        if (HAL_OK != ret)
 8017b54:	7ffb      	ldrb	r3, [r7, #31]
 8017b56:	2b00      	cmp	r3, #0
 8017b58:	d003      	beq.n	8017b62 <process_txrx_poll+0x256>
                        {
                          DEBUG_ERROR("Transmit/Receive data timeout\n");
 8017b5a:	481f      	ldr	r0, [pc, #124]	@ (8017bd8 <process_txrx_poll+0x2cc>)
 8017b5c:	f000 fc0a 	bl	8018374 <puts>
 8017b60:	e012      	b.n	8017b88 <process_txrx_poll+0x27c>
                        }
                        else
                        {
                          /* Resize the input buffer and send it back to the processing thread. */
                          if (sheader.len > 0)
 8017b62:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8017b66:	b29b      	uxth	r3, r3
 8017b68:	2b00      	cmp	r3, #0
 8017b6a:	d00d      	beq.n	8017b88 <process_txrx_poll+0x27c>
                          {
                            NET_PERF_TASK_TAG(1);
                            MX_NET_BUFFER_SET_PAYLOAD_SIZE(netb, sheader.len);
 8017b6c:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8017b70:	b29a      	uxth	r2, r3
 8017b72:	4b0c      	ldr	r3, [pc, #48]	@ (8017ba4 <process_txrx_poll+0x298>)
 8017b74:	681b      	ldr	r3, [r3, #0]
 8017b76:	601a      	str	r2, [r3, #0]
                            mx_wifi_hci_input(netb);
 8017b78:	4b0a      	ldr	r3, [pc, #40]	@ (8017ba4 <process_txrx_poll+0x298>)
 8017b7a:	681b      	ldr	r3, [r3, #0]
 8017b7c:	4618      	mov	r0, r3
 8017b7e:	f7ff fae5 	bl	801714c <mx_wifi_hci_input>
                            netb = NULL;
 8017b82:	4b08      	ldr	r3, [pc, #32]	@ (8017ba4 <process_txrx_poll+0x298>)
 8017b84:	2200      	movs	r2, #0
 8017b86:	601a      	str	r2, [r3, #0]
                }
              }
            }
          }
          /* Notify transfer done. */
          MX_WIFI_SPI_CS_HIGH();
 8017b88:	2201      	movs	r2, #1
 8017b8a:	2140      	movs	r1, #64	@ 0x40
 8017b8c:	4804      	ldr	r0, [pc, #16]	@ (8017ba0 <process_txrx_poll+0x294>)
 8017b8e:	f7f2 fda9 	bl	800a6e4 <HAL_GPIO_WritePin>
        }
      }
    }
    UNLOCK(SpiTxLock);
 8017b92:	4b06      	ldr	r3, [pc, #24]	@ (8017bac <process_txrx_poll+0x2a0>)
 8017b94:	2200      	movs	r2, #0
 8017b96:	701a      	strb	r2, [r3, #0]
  }
}
 8017b98:	bf00      	nop
 8017b9a:	3730      	adds	r7, #48	@ 0x30
 8017b9c:	46bd      	mov	sp, r7
 8017b9e:	bd80      	pop	{r7, pc}
 8017ba0:	42021400 	.word	0x42021400
 8017ba4:	20001a50 	.word	0x20001a50
 8017ba8:	20001a3c 	.word	0x20001a3c
 8017bac:	20001a38 	.word	0x20001a38
 8017bb0:	20001a48 	.word	0x20001a48
 8017bb4:	42021c00 	.word	0x42021c00
 8017bb8:	20001a4c 	.word	0x20001a4c
 8017bbc:	08019b08 	.word	0x08019b08
 8017bc0:	200002c0 	.word	0x200002c0
 8017bc4:	08019b1c 	.word	0x08019b1c
 8017bc8:	08019b30 	.word	0x08019b30
 8017bcc:	08019b48 	.word	0x08019b48
 8017bd0:	08019b64 	.word	0x08019b64
 8017bd4:	08019b80 	.word	0x08019b80
 8017bd8:	08019b94 	.word	0x08019b94

08017bdc <mx_wifi_spi_txrx_start>:
}
#endif /* MX_WIFI_BARE_OS_H */


static int8_t mx_wifi_spi_txrx_start(void)
{
 8017bdc:	b580      	push	{r7, lr}
 8017bde:	b082      	sub	sp, #8
 8017be0:	af00      	add	r7, sp, #0
  int8_t ret = 0;
 8017be2:	2300      	movs	r3, #0
 8017be4:	71fb      	strb	r3, [r7, #7]

  LOCK_INIT(SpiTxLock);
 8017be6:	4b0b      	ldr	r3, [pc, #44]	@ (8017c14 <mx_wifi_spi_txrx_start+0x38>)
 8017be8:	2200      	movs	r2, #0
 8017bea:	701a      	strb	r2, [r3, #0]
  SEM_INIT(SpiTxRxSem, 2);
 8017bec:	4b0a      	ldr	r3, [pc, #40]	@ (8017c18 <mx_wifi_spi_txrx_start+0x3c>)
 8017bee:	2200      	movs	r2, #0
 8017bf0:	601a      	str	r2, [r3, #0]
  SEM_INIT(SpiFlowRiseSem, 1);
 8017bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8017c1c <mx_wifi_spi_txrx_start+0x40>)
 8017bf4:	2200      	movs	r2, #0
 8017bf6:	601a      	str	r2, [r3, #0]
  SEM_INIT(SpiTransferDoneSem, 1);
 8017bf8:	4b09      	ldr	r3, [pc, #36]	@ (8017c20 <mx_wifi_spi_txrx_start+0x44>)
 8017bfa:	2200      	movs	r2, #0
 8017bfc:	601a      	str	r2, [r3, #0]
  }
  else
  {
    /* Notify SPI ready. */
    /* De-select the SPI slave. */
    MX_WIFI_SPI_CS_HIGH();
 8017bfe:	2201      	movs	r2, #1
 8017c00:	2140      	movs	r1, #64	@ 0x40
 8017c02:	4808      	ldr	r0, [pc, #32]	@ (8017c24 <mx_wifi_spi_txrx_start+0x48>)
 8017c04:	f7f2 fd6e 	bl	800a6e4 <HAL_GPIO_WritePin>
  }
  return ret;
 8017c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8017c0c:	4618      	mov	r0, r3
 8017c0e:	3708      	adds	r7, #8
 8017c10:	46bd      	mov	sp, r7
 8017c12:	bd80      	pop	{r7, pc}
 8017c14:	20001a38 	.word	0x20001a38
 8017c18:	20001a3c 	.word	0x20001a3c
 8017c1c:	20001a40 	.word	0x20001a40
 8017c20:	20001a44 	.word	0x20001a44
 8017c24:	42021400 	.word	0x42021400

08017c28 <mx_wifi_spi_txrx_stop>:


static int8_t mx_wifi_spi_txrx_stop(void)
{
 8017c28:	b580      	push	{r7, lr}
 8017c2a:	af00      	add	r7, sp, #0
  /* Set thread quit flag to TRUE. */
  SPITxRxTaskQuitFlag = true;
#endif /* MX_WIFI_BARE_OS_H */

  /* Wake up the thread if it's sleeping. */
  SEM_SIGNAL(SpiTxRxSem);
 8017c2c:	4802      	ldr	r0, [pc, #8]	@ (8017c38 <mx_wifi_spi_txrx_stop+0x10>)
 8017c2e:	f7ff f8f5 	bl	8016e1c <noos_sem_signal>
  THREAD_DEINIT(MX_WIFI_TxRxThreadId);
  SEM_DEINIT(SpiTxRxSem);
  SEM_DEINIT(SpiFlowRiseSem);
  LOCK_DEINIT(SpiTxLock);

  return 0;
 8017c32:	2300      	movs	r3, #0
}
 8017c34:	4618      	mov	r0, r3
 8017c36:	bd80      	pop	{r7, pc}
 8017c38:	20001a3c 	.word	0x20001a3c

08017c3c <mxwifi_probe>:


int32_t mxwifi_probe(void **ll_drv_context)
{
 8017c3c:	b580      	push	{r7, lr}
 8017c3e:	b086      	sub	sp, #24
 8017c40:	af02      	add	r7, sp, #8
 8017c42:	6078      	str	r0, [r7, #4]
  int32_t ret = -1;
 8017c44:	f04f 33ff 	mov.w	r3, #4294967295
 8017c48:	60fb      	str	r3, [r7, #12]

  if (MX_WIFI_RegisterBusIO(&MxWifiObj,
 8017c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8017c80 <mxwifi_probe+0x44>)
 8017c4c:	9301      	str	r3, [sp, #4]
 8017c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8017c84 <mxwifi_probe+0x48>)
 8017c50:	9300      	str	r3, [sp, #0]
 8017c52:	4b0d      	ldr	r3, [pc, #52]	@ (8017c88 <mxwifi_probe+0x4c>)
 8017c54:	4a0d      	ldr	r2, [pc, #52]	@ (8017c8c <mxwifi_probe+0x50>)
 8017c56:	490e      	ldr	r1, [pc, #56]	@ (8017c90 <mxwifi_probe+0x54>)
 8017c58:	480e      	ldr	r0, [pc, #56]	@ (8017c94 <mxwifi_probe+0x58>)
 8017c5a:	f000 f827 	bl	8017cac <MX_WIFI_RegisterBusIO>
 8017c5e:	4603      	mov	r3, r0
 8017c60:	2b00      	cmp	r3, #0
 8017c62:	d107      	bne.n	8017c74 <mxwifi_probe+0x38>
                            MX_WIFI_SPI_DeInit,
                            MX_WIFI_IO_DELAY,
                            MX_WIFI_SPI_Write,
                            MX_WIFI_SPI_Read) == MX_WIFI_STATUS_OK)
  {
    if (NULL != ll_drv_context)
 8017c64:	687b      	ldr	r3, [r7, #4]
 8017c66:	2b00      	cmp	r3, #0
 8017c68:	d002      	beq.n	8017c70 <mxwifi_probe+0x34>
    {
      *ll_drv_context = &MxWifiObj;
 8017c6a:	687b      	ldr	r3, [r7, #4]
 8017c6c:	4a09      	ldr	r2, [pc, #36]	@ (8017c94 <mxwifi_probe+0x58>)
 8017c6e:	601a      	str	r2, [r3, #0]
    }
    ret = 0;
 8017c70:	2300      	movs	r3, #0
 8017c72:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8017c74:	68fb      	ldr	r3, [r7, #12]
}
 8017c76:	4618      	mov	r0, r3
 8017c78:	3710      	adds	r7, #16
 8017c7a:	46bd      	mov	sp, r7
 8017c7c:	bd80      	pop	{r7, pc}
 8017c7e:	bf00      	nop
 8017c80:	08017871 	.word	0x08017871
 8017c84:	080177dd 	.word	0x080177dd
 8017c88:	08017715 	.word	0x08017715
 8017c8c:	0801777d 	.word	0x0801777d
 8017c90:	0801772d 	.word	0x0801772d
 8017c94:	20001424 	.word	0x20001424

08017c98 <wifi_obj_get>:


MX_WIFIObject_t *wifi_obj_get(void)
{
 8017c98:	b480      	push	{r7}
 8017c9a:	af00      	add	r7, sp, #0
  return &MxWifiObj;
 8017c9c:	4b02      	ldr	r3, [pc, #8]	@ (8017ca8 <wifi_obj_get+0x10>)
}
 8017c9e:	4618      	mov	r0, r3
 8017ca0:	46bd      	mov	sp, r7
 8017ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ca6:	4770      	bx	lr
 8017ca8:	20001424 	.word	0x20001424

08017cac <MX_WIFI_RegisterBusIO>:
                                       IO_Init_Func IO_Init,
                                       IO_DeInit_Func IO_DeInit,
                                       IO_Delay_Func IO_Delay,
                                       IO_Send_Func IO_Send,
                                       IO_Receive_Func IO_Receive)
{
 8017cac:	b480      	push	{r7}
 8017cae:	b087      	sub	sp, #28
 8017cb0:	af00      	add	r7, sp, #0
 8017cb2:	60f8      	str	r0, [r7, #12]
 8017cb4:	60b9      	str	r1, [r7, #8]
 8017cb6:	607a      	str	r2, [r7, #4]
 8017cb8:	603b      	str	r3, [r7, #0]
  MX_WIFI_STATUS_T rc;

  if ((NULL == Obj) || (NULL == IO_Init) || (NULL == IO_DeInit) || (NULL == IO_Send) || \
 8017cba:	68fb      	ldr	r3, [r7, #12]
 8017cbc:	2b00      	cmp	r3, #0
 8017cbe:	d00e      	beq.n	8017cde <MX_WIFI_RegisterBusIO+0x32>
 8017cc0:	68bb      	ldr	r3, [r7, #8]
 8017cc2:	2b00      	cmp	r3, #0
 8017cc4:	d00b      	beq.n	8017cde <MX_WIFI_RegisterBusIO+0x32>
 8017cc6:	687b      	ldr	r3, [r7, #4]
 8017cc8:	2b00      	cmp	r3, #0
 8017cca:	d008      	beq.n	8017cde <MX_WIFI_RegisterBusIO+0x32>
 8017ccc:	6a3b      	ldr	r3, [r7, #32]
 8017cce:	2b00      	cmp	r3, #0
 8017cd0:	d005      	beq.n	8017cde <MX_WIFI_RegisterBusIO+0x32>
 8017cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017cd4:	2b00      	cmp	r3, #0
 8017cd6:	d002      	beq.n	8017cde <MX_WIFI_RegisterBusIO+0x32>
      (NULL == IO_Receive) || (NULL == IO_Delay))
 8017cd8:	683b      	ldr	r3, [r7, #0]
 8017cda:	2b00      	cmp	r3, #0
 8017cdc:	d102      	bne.n	8017ce4 <MX_WIFI_RegisterBusIO+0x38>
  {
    rc = MX_WIFI_STATUS_ERROR;
 8017cde:	23ff      	movs	r3, #255	@ 0xff
 8017ce0:	75fb      	strb	r3, [r7, #23]
 8017ce2:	e010      	b.n	8017d06 <MX_WIFI_RegisterBusIO+0x5a>
  }
  else
  {
    Obj->fops.IO_Init = IO_Init;
 8017ce4:	68fb      	ldr	r3, [r7, #12]
 8017ce6:	68ba      	ldr	r2, [r7, #8]
 8017ce8:	601a      	str	r2, [r3, #0]
    Obj->fops.IO_DeInit = IO_DeInit;
 8017cea:	68fb      	ldr	r3, [r7, #12]
 8017cec:	687a      	ldr	r2, [r7, #4]
 8017cee:	605a      	str	r2, [r3, #4]
    Obj->fops.IO_Send = IO_Send;
 8017cf0:	68fb      	ldr	r3, [r7, #12]
 8017cf2:	6a3a      	ldr	r2, [r7, #32]
 8017cf4:	60da      	str	r2, [r3, #12]
    Obj->fops.IO_Receive = IO_Receive;
 8017cf6:	68fb      	ldr	r3, [r7, #12]
 8017cf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017cfa:	611a      	str	r2, [r3, #16]
    Obj->fops.IO_Delay = IO_Delay;
 8017cfc:	68fb      	ldr	r3, [r7, #12]
 8017cfe:	683a      	ldr	r2, [r7, #0]
 8017d00:	609a      	str	r2, [r3, #8]
    rc = MX_WIFI_STATUS_OK;
 8017d02:	2300      	movs	r3, #0
 8017d04:	75fb      	strb	r3, [r7, #23]
  }
  return rc;
 8017d06:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017d0a:	4618      	mov	r0, r3
 8017d0c:	371c      	adds	r7, #28
 8017d0e:	46bd      	mov	sp, r7
 8017d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d14:	4770      	bx	lr
	...

08017d18 <MX_WIFI_Init>:
}
#endif /* MX_WIFI_BARE_OS_H */


MX_WIFI_STATUS_T MX_WIFI_Init(MX_WIFIObject_t *Obj)
{
 8017d18:	b580      	push	{r7, lr}
 8017d1a:	b08e      	sub	sp, #56	@ 0x38
 8017d1c:	af02      	add	r7, sp, #8
 8017d1e:	6078      	str	r0, [r7, #4]
  MX_WIFI_STATUS_T ret = MX_WIFI_STATUS_ERROR;
 8017d20:	23ff      	movs	r3, #255	@ 0xff
 8017d22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (NULL == Obj)
 8017d26:	687b      	ldr	r3, [r7, #4]
 8017d28:	2b00      	cmp	r3, #0
 8017d2a:	d103      	bne.n	8017d34 <MX_WIFI_Init+0x1c>
  {
    ret = MX_WIFI_STATUS_PARAM_ERROR;
 8017d2c:	23fc      	movs	r3, #252	@ 0xfc
 8017d2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8017d32:	e0d1      	b.n	8017ed8 <MX_WIFI_Init+0x1c0>
  }
  else
  {
    if (Obj->Runtime.interfaces == 0u)
 8017d34:	687b      	ldr	r3, [r7, #4]
 8017d36:	f893 360e 	ldrb.w	r3, [r3, #1550]	@ 0x60e
 8017d3a:	2b00      	cmp	r3, #0
 8017d3c:	f040 80c1 	bne.w	8017ec2 <MX_WIFI_Init+0x1aa>
    {
      LOCK_INIT(Obj->lockcmd);
 8017d40:	687b      	ldr	r3, [r7, #4]
 8017d42:	2200      	movs	r2, #0
 8017d44:	f883 2610 	strb.w	r2, [r3, #1552]	@ 0x610

      /* 0. Set command timeout. */
      Obj->Runtime.Timeout = MX_WIFI_CMD_TIMEOUT;
 8017d48:	687b      	ldr	r3, [r7, #4]
 8017d4a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8017d4e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

      /* 1. Initialize the WiFi low level IO (UART/SPI). */
      (void)(Obj->fops.IO_Init(MX_WIFI_INIT));
 8017d52:	687b      	ldr	r3, [r7, #4]
 8017d54:	681b      	ldr	r3, [r3, #0]
 8017d56:	2000      	movs	r0, #0
 8017d58:	4798      	blx	r3
      {
        /* 2. Initialize the WiFi IPC. */
        if (MIPC_CODE_SUCCESS == mipc_init(Obj->fops.IO_Send))
 8017d5a:	687b      	ldr	r3, [r7, #4]
 8017d5c:	68db      	ldr	r3, [r3, #12]
 8017d5e:	4618      	mov	r0, r3
 8017d60:	f7ff fb14 	bl	801738c <mipc_init>
 8017d64:	4603      	mov	r3, r0
 8017d66:	2b00      	cmp	r3, #0
 8017d68:	f040 80b6 	bne.w	8017ed8 <MX_WIFI_Init+0x1c0>
                                       MX_WIFI_RECEIVED_THREAD_PRIORITY))
          {
            uint16_t rparams_size;

            /* 3. Get the version of the WiFi module firmware. */
            (void)MX_WIFI_MEMSET(Obj->SysInfo.FW_Rev, 0);
 8017d6c:	687b      	ldr	r3, [r7, #4]
 8017d6e:	3354      	adds	r3, #84	@ 0x54
 8017d70:	2218      	movs	r2, #24
 8017d72:	2100      	movs	r1, #0
 8017d74:	4618      	mov	r0, r3
 8017d76:	f000 fc0b 	bl	8018590 <memset>
            rparams_size = (uint16_t)sizeof(Obj->SysInfo.FW_Rev);
 8017d7a:	2318      	movs	r3, #24
 8017d7c:	84fb      	strh	r3, [r7, #38]	@ 0x26

            if (MIPC_CODE_SUCCESS == mipc_request(MIPC_API_SYS_VERSION_CMD,
                                                  NULL, 0,
                                                  Obj->SysInfo.FW_Rev, &rparams_size,
 8017d7e:	687b      	ldr	r3, [r7, #4]
 8017d80:	f103 0254 	add.w	r2, r3, #84	@ 0x54
            if (MIPC_CODE_SUCCESS == mipc_request(MIPC_API_SYS_VERSION_CMD,
 8017d84:	f242 7310 	movw	r3, #10000	@ 0x2710
 8017d88:	9301      	str	r3, [sp, #4]
 8017d8a:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 8017d8e:	9300      	str	r3, [sp, #0]
 8017d90:	4613      	mov	r3, r2
 8017d92:	2200      	movs	r2, #0
 8017d94:	2100      	movs	r1, #0
 8017d96:	2003      	movs	r0, #3
 8017d98:	f7ff fb0e 	bl	80173b8 <mipc_request>
 8017d9c:	4603      	mov	r3, r0
 8017d9e:	2b00      	cmp	r3, #0
 8017da0:	f040 809a 	bne.w	8017ed8 <MX_WIFI_Init+0x1c0>
                                                  MX_WIFI_CMD_TIMEOUT))
            {
              /* Check if WiFi module firmware is correctly managed by the current version of the host driver. */
              {
                uint32_t firmware_rev[3] = {0};
 8017da4:	f107 0318 	add.w	r3, r7, #24
 8017da8:	2200      	movs	r2, #0
 8017daa:	601a      	str	r2, [r3, #0]
 8017dac:	605a      	str	r2, [r3, #4]
 8017dae:	609a      	str	r2, [r3, #8]
                const uint32_t firmware_rev_required[3] = {2, 3, 4};
 8017db0:	4a4c      	ldr	r2, [pc, #304]	@ (8017ee4 <MX_WIFI_Init+0x1cc>)
 8017db2:	f107 030c 	add.w	r3, r7, #12
 8017db6:	ca07      	ldmia	r2, {r0, r1, r2}
 8017db8:	e883 0007 	stmia.w	r3, {r0, r1, r2}

                int status = sscanf((const char *)Obj->SysInfo.FW_Rev,
 8017dbc:	687b      	ldr	r3, [r7, #4]
 8017dbe:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 8017dc2:	f107 0318 	add.w	r3, r7, #24
 8017dc6:	1d19      	adds	r1, r3, #4
 8017dc8:	f107 0218 	add.w	r2, r7, #24
 8017dcc:	f107 0318 	add.w	r3, r7, #24
 8017dd0:	3308      	adds	r3, #8
 8017dd2:	9300      	str	r3, [sp, #0]
 8017dd4:	460b      	mov	r3, r1
 8017dd6:	4944      	ldr	r1, [pc, #272]	@ (8017ee8 <MX_WIFI_Init+0x1d0>)
 8017dd8:	f000 fad4 	bl	8018384 <siscanf>
 8017ddc:	62b8      	str	r0, [r7, #40]	@ 0x28
                                    "V%" PRIu32 ".%" PRIu32 ".%" PRIu32 "", &firmware_rev[0], &firmware_rev[1], &firmware_rev[2]);
                if (status <= 0)
 8017dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017de0:	2b00      	cmp	r3, #0
 8017de2:	dc04      	bgt.n	8017dee <MX_WIFI_Init+0xd6>
                {
                  DEBUG_ERROR("ERROR: Unable to decode WiFi firmware version\n");
 8017de4:	4841      	ldr	r0, [pc, #260]	@ (8017eec <MX_WIFI_Init+0x1d4>)
 8017de6:	f000 fac5 	bl	8018374 <puts>
                  MX_ASSERT(false);
 8017dea:	bf00      	nop
 8017dec:	e7fd      	b.n	8017dea <MX_WIFI_Init+0xd2>
                }

                for (uint8_t i = 0; i < sizeof(firmware_rev) / sizeof(firmware_rev[0]); ++i)
 8017dee:	2300      	movs	r3, #0
 8017df0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8017df4:	e029      	b.n	8017e4a <MX_WIFI_Init+0x132>
                {
                  if (firmware_rev[i] > firmware_rev_required[i])
 8017df6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8017dfa:	009b      	lsls	r3, r3, #2
 8017dfc:	3330      	adds	r3, #48	@ 0x30
 8017dfe:	443b      	add	r3, r7
 8017e00:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8017e04:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8017e08:	009b      	lsls	r3, r3, #2
 8017e0a:	3330      	adds	r3, #48	@ 0x30
 8017e0c:	443b      	add	r3, r7
 8017e0e:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8017e12:	429a      	cmp	r2, r3
 8017e14:	d81e      	bhi.n	8017e54 <MX_WIFI_Init+0x13c>
                  {
                    break;
                  }
                  else if (firmware_rev[i] < firmware_rev_required[i])
 8017e16:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8017e1a:	009b      	lsls	r3, r3, #2
 8017e1c:	3330      	adds	r3, #48	@ 0x30
 8017e1e:	443b      	add	r3, r7
 8017e20:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8017e24:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8017e28:	009b      	lsls	r3, r3, #2
 8017e2a:	3330      	adds	r3, #48	@ 0x30
 8017e2c:	443b      	add	r3, r7
 8017e2e:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8017e32:	429a      	cmp	r2, r3
 8017e34:	d204      	bcs.n	8017e40 <MX_WIFI_Init+0x128>
                  {
                    DEBUG_ERROR("ERROR: The WiFi firmware is out of date\n");
 8017e36:	482e      	ldr	r0, [pc, #184]	@ (8017ef0 <MX_WIFI_Init+0x1d8>)
 8017e38:	f000 fa9c 	bl	8018374 <puts>
                    MX_ASSERT(false);
 8017e3c:	bf00      	nop
 8017e3e:	e7fd      	b.n	8017e3c <MX_WIFI_Init+0x124>
                for (uint8_t i = 0; i < sizeof(firmware_rev) / sizeof(firmware_rev[0]); ++i)
 8017e40:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8017e44:	3301      	adds	r3, #1
 8017e46:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8017e4a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8017e4e:	2b02      	cmp	r3, #2
 8017e50:	d9d1      	bls.n	8017df6 <MX_WIFI_Init+0xde>
 8017e52:	e000      	b.n	8017e56 <MX_WIFI_Init+0x13e>
                    break;
 8017e54:	bf00      	nop
                    /* Going on with the next revision digit. */
                  }
                }
              }

              MX_WIFI_STRNCPY(Obj->SysInfo.Product_Name, MX_WIFI_PRODUCT_NAME);
 8017e56:	687b      	ldr	r3, [r7, #4]
 8017e58:	3314      	adds	r3, #20
 8017e5a:	221f      	movs	r2, #31
 8017e5c:	4925      	ldr	r1, [pc, #148]	@ (8017ef4 <MX_WIFI_Init+0x1dc>)
 8017e5e:	4618      	mov	r0, r3
 8017e60:	f000 f890 	bl	8017f84 <void_strncpy>
              MX_WIFI_STRNCPY(Obj->SysInfo.Product_ID, MX_WIFI_PRODUCT_ID);
 8017e64:	687b      	ldr	r3, [r7, #4]
 8017e66:	3334      	adds	r3, #52	@ 0x34
 8017e68:	221f      	movs	r2, #31
 8017e6a:	4923      	ldr	r1, [pc, #140]	@ (8017ef8 <MX_WIFI_Init+0x1e0>)
 8017e6c:	4618      	mov	r0, r3
 8017e6e:	f000 f889 	bl	8017f84 <void_strncpy>

              /* 4. Get MAC address. */
              (void)MX_WIFI_MEMSET(Obj->SysInfo.MAC, 0);
 8017e72:	687b      	ldr	r3, [r7, #4]
 8017e74:	336c      	adds	r3, #108	@ 0x6c
 8017e76:	2206      	movs	r2, #6
 8017e78:	2100      	movs	r1, #0
 8017e7a:	4618      	mov	r0, r3
 8017e7c:	f000 fb88 	bl	8018590 <memset>
              rparams_size = (uint16_t)sizeof(Obj->SysInfo.MAC);
 8017e80:	2306      	movs	r3, #6
 8017e82:	84fb      	strh	r3, [r7, #38]	@ 0x26
              if (MIPC_CODE_SUCCESS == mipc_request(MIPC_API_WIFI_GET_MAC_CMD,
                                                    NULL, 0,
                                                    Obj->SysInfo.MAC, &rparams_size,
 8017e84:	687b      	ldr	r3, [r7, #4]
 8017e86:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
              if (MIPC_CODE_SUCCESS == mipc_request(MIPC_API_WIFI_GET_MAC_CMD,
 8017e8a:	f242 7310 	movw	r3, #10000	@ 0x2710
 8017e8e:	9301      	str	r3, [sp, #4]
 8017e90:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 8017e94:	9300      	str	r3, [sp, #0]
 8017e96:	4613      	mov	r3, r2
 8017e98:	2200      	movs	r2, #0
 8017e9a:	2100      	movs	r1, #0
 8017e9c:	f240 1001 	movw	r0, #257	@ 0x101
 8017ea0:	f7ff fa8a 	bl	80173b8 <mipc_request>
 8017ea4:	4603      	mov	r3, r0
 8017ea6:	2b00      	cmp	r3, #0
 8017ea8:	d116      	bne.n	8017ed8 <MX_WIFI_Init+0x1c0>
                                                    MX_WIFI_CMD_TIMEOUT))
              {
                ret = MX_WIFI_STATUS_OK;
 8017eaa:	2300      	movs	r3, #0
 8017eac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                Obj->Runtime.interfaces++;
 8017eb0:	687b      	ldr	r3, [r7, #4]
 8017eb2:	f893 360e 	ldrb.w	r3, [r3, #1550]	@ 0x60e
 8017eb6:	3301      	adds	r3, #1
 8017eb8:	b2da      	uxtb	r2, r3
 8017eba:	687b      	ldr	r3, [r7, #4]
 8017ebc:	f883 260e 	strb.w	r2, [r3, #1550]	@ 0x60e
 8017ec0:	e00a      	b.n	8017ed8 <MX_WIFI_Init+0x1c0>
        }
      }
    }
    else
    {
      Obj->Runtime.interfaces++;
 8017ec2:	687b      	ldr	r3, [r7, #4]
 8017ec4:	f893 360e 	ldrb.w	r3, [r3, #1550]	@ 0x60e
 8017ec8:	3301      	adds	r3, #1
 8017eca:	b2da      	uxtb	r2, r3
 8017ecc:	687b      	ldr	r3, [r7, #4]
 8017ece:	f883 260e 	strb.w	r2, [r3, #1550]	@ 0x60e
      ret = MX_WIFI_STATUS_OK;
 8017ed2:	2300      	movs	r3, #0
 8017ed4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
  }

  return ret;
 8017ed8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8017edc:	4618      	mov	r0, r3
 8017ede:	3730      	adds	r7, #48	@ 0x30
 8017ee0:	46bd      	mov	sp, r7
 8017ee2:	bd80      	pop	{r7, pc}
 8017ee4:	08019c34 	.word	0x08019c34
 8017ee8:	08019bb4 	.word	0x08019bb4
 8017eec:	08019bc4 	.word	0x08019bc4
 8017ef0:	08019bf4 	.word	0x08019bf4
 8017ef4:	08019c1c 	.word	0x08019c1c
 8017ef8:	08019c28 	.word	0x08019c28

08017efc <MX_WIFI_GetVersion>:
  return ret;
}


MX_WIFI_STATUS_T MX_WIFI_GetVersion(MX_WIFIObject_t *Obj, uint8_t *version, uint32_t size)
{
 8017efc:	b580      	push	{r7, lr}
 8017efe:	b088      	sub	sp, #32
 8017f00:	af02      	add	r7, sp, #8
 8017f02:	60f8      	str	r0, [r7, #12]
 8017f04:	60b9      	str	r1, [r7, #8]
 8017f06:	607a      	str	r2, [r7, #4]
  MX_WIFI_STATUS_T ret = MX_WIFI_STATUS_ERROR;
 8017f08:	23ff      	movs	r3, #255	@ 0xff
 8017f0a:	75fb      	strb	r3, [r7, #23]

  if ((NULL != Obj) && (NULL != version) && \
 8017f0c:	68fb      	ldr	r3, [r7, #12]
 8017f0e:	2b00      	cmp	r3, #0
 8017f10:	d032      	beq.n	8017f78 <MX_WIFI_GetVersion+0x7c>
 8017f12:	68bb      	ldr	r3, [r7, #8]
 8017f14:	2b00      	cmp	r3, #0
 8017f16:	d02f      	beq.n	8017f78 <MX_WIFI_GetVersion+0x7c>
 8017f18:	687b      	ldr	r3, [r7, #4]
 8017f1a:	2b18      	cmp	r3, #24
 8017f1c:	d82c      	bhi.n	8017f78 <MX_WIFI_GetVersion+0x7c>
      (size <= (uint32_t)MX_WIFI_FW_REV_SIZE) && (0U < size))
 8017f1e:	687b      	ldr	r3, [r7, #4]
 8017f20:	2b00      	cmp	r3, #0
 8017f22:	d029      	beq.n	8017f78 <MX_WIFI_GetVersion+0x7c>
  {
    uint16_t rparams_size = (uint16_t)sizeof(Obj->SysInfo.FW_Rev);
 8017f24:	2318      	movs	r3, #24
 8017f26:	82bb      	strh	r3, [r7, #20]

    (void)MX_WIFI_MEMSET(Obj->SysInfo.FW_Rev, 0);
 8017f28:	68fb      	ldr	r3, [r7, #12]
 8017f2a:	3354      	adds	r3, #84	@ 0x54
 8017f2c:	2218      	movs	r2, #24
 8017f2e:	2100      	movs	r1, #0
 8017f30:	4618      	mov	r0, r3
 8017f32:	f000 fb2d 	bl	8018590 <memset>

    if (MIPC_CODE_SUCCESS == mipc_request(MIPC_API_SYS_VERSION_CMD, NULL, 0,
 8017f36:	68fb      	ldr	r3, [r7, #12]
 8017f38:	f103 0254 	add.w	r2, r3, #84	@ 0x54
 8017f3c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8017f40:	9301      	str	r3, [sp, #4]
 8017f42:	f107 0314 	add.w	r3, r7, #20
 8017f46:	9300      	str	r3, [sp, #0]
 8017f48:	4613      	mov	r3, r2
 8017f4a:	2200      	movs	r2, #0
 8017f4c:	2100      	movs	r1, #0
 8017f4e:	2003      	movs	r0, #3
 8017f50:	f7ff fa32 	bl	80173b8 <mipc_request>
 8017f54:	4603      	mov	r3, r0
 8017f56:	2b00      	cmp	r3, #0
 8017f58:	d10e      	bne.n	8017f78 <MX_WIFI_GetVersion+0x7c>
                                          &Obj->SysInfo.FW_Rev[0],
                                          &rparams_size, MX_WIFI_CMD_TIMEOUT))
    {
      (void)memcpy(version, &Obj->SysInfo.FW_Rev[0], size);
 8017f5a:	68fb      	ldr	r3, [r7, #12]
 8017f5c:	3354      	adds	r3, #84	@ 0x54
 8017f5e:	687a      	ldr	r2, [r7, #4]
 8017f60:	4619      	mov	r1, r3
 8017f62:	68b8      	ldr	r0, [r7, #8]
 8017f64:	f000 fbb3 	bl	80186ce <memcpy>
      *(version + size - 1) = 0;
 8017f68:	687b      	ldr	r3, [r7, #4]
 8017f6a:	3b01      	subs	r3, #1
 8017f6c:	68ba      	ldr	r2, [r7, #8]
 8017f6e:	4413      	add	r3, r2
 8017f70:	2200      	movs	r2, #0
 8017f72:	701a      	strb	r2, [r3, #0]
      ret = MX_WIFI_STATUS_OK;
 8017f74:	2300      	movs	r3, #0
 8017f76:	75fb      	strb	r3, [r7, #23]
    }
  }

  return ret;
 8017f78:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017f7c:	4618      	mov	r0, r3
 8017f7e:	3718      	adds	r7, #24
 8017f80:	46bd      	mov	sp, r7
 8017f82:	bd80      	pop	{r7, pc}

08017f84 <void_strncpy>:
  return s_addr_in6;
}
#endif /* (MX_WIFI_NETWORK_BYPASS_MODE == 0) */

static void void_strncpy(char *Destination, const char *Source, size_t Num)
{
 8017f84:	b580      	push	{r7, lr}
 8017f86:	b084      	sub	sp, #16
 8017f88:	af00      	add	r7, sp, #0
 8017f8a:	60f8      	str	r0, [r7, #12]
 8017f8c:	60b9      	str	r1, [r7, #8]
 8017f8e:	607a      	str	r2, [r7, #4]
  (void)strncpy(Destination, Source, Num);
 8017f90:	687a      	ldr	r2, [r7, #4]
 8017f92:	68b9      	ldr	r1, [r7, #8]
 8017f94:	68f8      	ldr	r0, [r7, #12]
 8017f96:	f000 fb03 	bl	80185a0 <strncpy>
}
 8017f9a:	bf00      	nop
 8017f9c:	3710      	adds	r7, #16
 8017f9e:	46bd      	mov	sp, r7
 8017fa0:	bd80      	pop	{r7, pc}
	...

08017fa4 <malloc>:
 8017fa4:	4b02      	ldr	r3, [pc, #8]	@ (8017fb0 <malloc+0xc>)
 8017fa6:	4601      	mov	r1, r0
 8017fa8:	6818      	ldr	r0, [r3, #0]
 8017faa:	f000 b82d 	b.w	8018008 <_malloc_r>
 8017fae:	bf00      	nop
 8017fb0:	20000110 	.word	0x20000110

08017fb4 <free>:
 8017fb4:	4b02      	ldr	r3, [pc, #8]	@ (8017fc0 <free+0xc>)
 8017fb6:	4601      	mov	r1, r0
 8017fb8:	6818      	ldr	r0, [r3, #0]
 8017fba:	f000 bb95 	b.w	80186e8 <_free_r>
 8017fbe:	bf00      	nop
 8017fc0:	20000110 	.word	0x20000110

08017fc4 <sbrk_aligned>:
 8017fc4:	b570      	push	{r4, r5, r6, lr}
 8017fc6:	4e0f      	ldr	r6, [pc, #60]	@ (8018004 <sbrk_aligned+0x40>)
 8017fc8:	460c      	mov	r4, r1
 8017fca:	4605      	mov	r5, r0
 8017fcc:	6831      	ldr	r1, [r6, #0]
 8017fce:	b911      	cbnz	r1, 8017fd6 <sbrk_aligned+0x12>
 8017fd0:	f000 fb2e 	bl	8018630 <_sbrk_r>
 8017fd4:	6030      	str	r0, [r6, #0]
 8017fd6:	4621      	mov	r1, r4
 8017fd8:	4628      	mov	r0, r5
 8017fda:	f000 fb29 	bl	8018630 <_sbrk_r>
 8017fde:	1c43      	adds	r3, r0, #1
 8017fe0:	d103      	bne.n	8017fea <sbrk_aligned+0x26>
 8017fe2:	f04f 34ff 	mov.w	r4, #4294967295
 8017fe6:	4620      	mov	r0, r4
 8017fe8:	bd70      	pop	{r4, r5, r6, pc}
 8017fea:	1cc4      	adds	r4, r0, #3
 8017fec:	f024 0403 	bic.w	r4, r4, #3
 8017ff0:	42a0      	cmp	r0, r4
 8017ff2:	d0f8      	beq.n	8017fe6 <sbrk_aligned+0x22>
 8017ff4:	1a21      	subs	r1, r4, r0
 8017ff6:	4628      	mov	r0, r5
 8017ff8:	f000 fb1a 	bl	8018630 <_sbrk_r>
 8017ffc:	3001      	adds	r0, #1
 8017ffe:	d1f2      	bne.n	8017fe6 <sbrk_aligned+0x22>
 8018000:	e7ef      	b.n	8017fe2 <sbrk_aligned+0x1e>
 8018002:	bf00      	nop
 8018004:	20001a54 	.word	0x20001a54

08018008 <_malloc_r>:
 8018008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801800c:	1ccd      	adds	r5, r1, #3
 801800e:	4606      	mov	r6, r0
 8018010:	f025 0503 	bic.w	r5, r5, #3
 8018014:	3508      	adds	r5, #8
 8018016:	2d0c      	cmp	r5, #12
 8018018:	bf38      	it	cc
 801801a:	250c      	movcc	r5, #12
 801801c:	2d00      	cmp	r5, #0
 801801e:	db01      	blt.n	8018024 <_malloc_r+0x1c>
 8018020:	42a9      	cmp	r1, r5
 8018022:	d904      	bls.n	801802e <_malloc_r+0x26>
 8018024:	230c      	movs	r3, #12
 8018026:	6033      	str	r3, [r6, #0]
 8018028:	2000      	movs	r0, #0
 801802a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801802e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018104 <_malloc_r+0xfc>
 8018032:	f000 f869 	bl	8018108 <__malloc_lock>
 8018036:	f8d8 3000 	ldr.w	r3, [r8]
 801803a:	461c      	mov	r4, r3
 801803c:	bb44      	cbnz	r4, 8018090 <_malloc_r+0x88>
 801803e:	4629      	mov	r1, r5
 8018040:	4630      	mov	r0, r6
 8018042:	f7ff ffbf 	bl	8017fc4 <sbrk_aligned>
 8018046:	1c43      	adds	r3, r0, #1
 8018048:	4604      	mov	r4, r0
 801804a:	d158      	bne.n	80180fe <_malloc_r+0xf6>
 801804c:	f8d8 4000 	ldr.w	r4, [r8]
 8018050:	4627      	mov	r7, r4
 8018052:	2f00      	cmp	r7, #0
 8018054:	d143      	bne.n	80180de <_malloc_r+0xd6>
 8018056:	2c00      	cmp	r4, #0
 8018058:	d04b      	beq.n	80180f2 <_malloc_r+0xea>
 801805a:	6823      	ldr	r3, [r4, #0]
 801805c:	4639      	mov	r1, r7
 801805e:	4630      	mov	r0, r6
 8018060:	eb04 0903 	add.w	r9, r4, r3
 8018064:	f000 fae4 	bl	8018630 <_sbrk_r>
 8018068:	4581      	cmp	r9, r0
 801806a:	d142      	bne.n	80180f2 <_malloc_r+0xea>
 801806c:	6821      	ldr	r1, [r4, #0]
 801806e:	4630      	mov	r0, r6
 8018070:	1a6d      	subs	r5, r5, r1
 8018072:	4629      	mov	r1, r5
 8018074:	f7ff ffa6 	bl	8017fc4 <sbrk_aligned>
 8018078:	3001      	adds	r0, #1
 801807a:	d03a      	beq.n	80180f2 <_malloc_r+0xea>
 801807c:	6823      	ldr	r3, [r4, #0]
 801807e:	442b      	add	r3, r5
 8018080:	6023      	str	r3, [r4, #0]
 8018082:	f8d8 3000 	ldr.w	r3, [r8]
 8018086:	685a      	ldr	r2, [r3, #4]
 8018088:	bb62      	cbnz	r2, 80180e4 <_malloc_r+0xdc>
 801808a:	f8c8 7000 	str.w	r7, [r8]
 801808e:	e00f      	b.n	80180b0 <_malloc_r+0xa8>
 8018090:	6822      	ldr	r2, [r4, #0]
 8018092:	1b52      	subs	r2, r2, r5
 8018094:	d420      	bmi.n	80180d8 <_malloc_r+0xd0>
 8018096:	2a0b      	cmp	r2, #11
 8018098:	d917      	bls.n	80180ca <_malloc_r+0xc2>
 801809a:	1961      	adds	r1, r4, r5
 801809c:	42a3      	cmp	r3, r4
 801809e:	6025      	str	r5, [r4, #0]
 80180a0:	bf18      	it	ne
 80180a2:	6059      	strne	r1, [r3, #4]
 80180a4:	6863      	ldr	r3, [r4, #4]
 80180a6:	bf08      	it	eq
 80180a8:	f8c8 1000 	streq.w	r1, [r8]
 80180ac:	5162      	str	r2, [r4, r5]
 80180ae:	604b      	str	r3, [r1, #4]
 80180b0:	4630      	mov	r0, r6
 80180b2:	f000 f82f 	bl	8018114 <__malloc_unlock>
 80180b6:	f104 000b 	add.w	r0, r4, #11
 80180ba:	1d23      	adds	r3, r4, #4
 80180bc:	f020 0007 	bic.w	r0, r0, #7
 80180c0:	1ac2      	subs	r2, r0, r3
 80180c2:	bf1c      	itt	ne
 80180c4:	1a1b      	subne	r3, r3, r0
 80180c6:	50a3      	strne	r3, [r4, r2]
 80180c8:	e7af      	b.n	801802a <_malloc_r+0x22>
 80180ca:	6862      	ldr	r2, [r4, #4]
 80180cc:	42a3      	cmp	r3, r4
 80180ce:	bf0c      	ite	eq
 80180d0:	f8c8 2000 	streq.w	r2, [r8]
 80180d4:	605a      	strne	r2, [r3, #4]
 80180d6:	e7eb      	b.n	80180b0 <_malloc_r+0xa8>
 80180d8:	4623      	mov	r3, r4
 80180da:	6864      	ldr	r4, [r4, #4]
 80180dc:	e7ae      	b.n	801803c <_malloc_r+0x34>
 80180de:	463c      	mov	r4, r7
 80180e0:	687f      	ldr	r7, [r7, #4]
 80180e2:	e7b6      	b.n	8018052 <_malloc_r+0x4a>
 80180e4:	461a      	mov	r2, r3
 80180e6:	685b      	ldr	r3, [r3, #4]
 80180e8:	42a3      	cmp	r3, r4
 80180ea:	d1fb      	bne.n	80180e4 <_malloc_r+0xdc>
 80180ec:	2300      	movs	r3, #0
 80180ee:	6053      	str	r3, [r2, #4]
 80180f0:	e7de      	b.n	80180b0 <_malloc_r+0xa8>
 80180f2:	230c      	movs	r3, #12
 80180f4:	4630      	mov	r0, r6
 80180f6:	6033      	str	r3, [r6, #0]
 80180f8:	f000 f80c 	bl	8018114 <__malloc_unlock>
 80180fc:	e794      	b.n	8018028 <_malloc_r+0x20>
 80180fe:	6005      	str	r5, [r0, #0]
 8018100:	e7d6      	b.n	80180b0 <_malloc_r+0xa8>
 8018102:	bf00      	nop
 8018104:	20001a58 	.word	0x20001a58

08018108 <__malloc_lock>:
 8018108:	4801      	ldr	r0, [pc, #4]	@ (8018110 <__malloc_lock+0x8>)
 801810a:	f000 bade 	b.w	80186ca <__retarget_lock_acquire_recursive>
 801810e:	bf00      	nop
 8018110:	20001b9c 	.word	0x20001b9c

08018114 <__malloc_unlock>:
 8018114:	4801      	ldr	r0, [pc, #4]	@ (801811c <__malloc_unlock+0x8>)
 8018116:	f000 bad9 	b.w	80186cc <__retarget_lock_release_recursive>
 801811a:	bf00      	nop
 801811c:	20001b9c 	.word	0x20001b9c

08018120 <std>:
 8018120:	2300      	movs	r3, #0
 8018122:	b510      	push	{r4, lr}
 8018124:	4604      	mov	r4, r0
 8018126:	6083      	str	r3, [r0, #8]
 8018128:	8181      	strh	r1, [r0, #12]
 801812a:	4619      	mov	r1, r3
 801812c:	6643      	str	r3, [r0, #100]	@ 0x64
 801812e:	81c2      	strh	r2, [r0, #14]
 8018130:	2208      	movs	r2, #8
 8018132:	6183      	str	r3, [r0, #24]
 8018134:	e9c0 3300 	strd	r3, r3, [r0]
 8018138:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801813c:	305c      	adds	r0, #92	@ 0x5c
 801813e:	f000 fa27 	bl	8018590 <memset>
 8018142:	4b0d      	ldr	r3, [pc, #52]	@ (8018178 <std+0x58>)
 8018144:	6224      	str	r4, [r4, #32]
 8018146:	6263      	str	r3, [r4, #36]	@ 0x24
 8018148:	4b0c      	ldr	r3, [pc, #48]	@ (801817c <std+0x5c>)
 801814a:	62a3      	str	r3, [r4, #40]	@ 0x28
 801814c:	4b0c      	ldr	r3, [pc, #48]	@ (8018180 <std+0x60>)
 801814e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8018150:	4b0c      	ldr	r3, [pc, #48]	@ (8018184 <std+0x64>)
 8018152:	6323      	str	r3, [r4, #48]	@ 0x30
 8018154:	4b0c      	ldr	r3, [pc, #48]	@ (8018188 <std+0x68>)
 8018156:	429c      	cmp	r4, r3
 8018158:	d006      	beq.n	8018168 <std+0x48>
 801815a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801815e:	4294      	cmp	r4, r2
 8018160:	d002      	beq.n	8018168 <std+0x48>
 8018162:	33d0      	adds	r3, #208	@ 0xd0
 8018164:	429c      	cmp	r4, r3
 8018166:	d105      	bne.n	8018174 <std+0x54>
 8018168:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801816c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018170:	f000 baaa 	b.w	80186c8 <__retarget_lock_init_recursive>
 8018174:	bd10      	pop	{r4, pc}
 8018176:	bf00      	nop
 8018178:	080183dd 	.word	0x080183dd
 801817c:	08018403 	.word	0x08018403
 8018180:	0801843b 	.word	0x0801843b
 8018184:	0801845f 	.word	0x0801845f
 8018188:	20001a5c 	.word	0x20001a5c

0801818c <stdio_exit_handler>:
 801818c:	4a02      	ldr	r2, [pc, #8]	@ (8018198 <stdio_exit_handler+0xc>)
 801818e:	4903      	ldr	r1, [pc, #12]	@ (801819c <stdio_exit_handler+0x10>)
 8018190:	4803      	ldr	r0, [pc, #12]	@ (80181a0 <stdio_exit_handler+0x14>)
 8018192:	f000 b869 	b.w	8018268 <_fwalk_sglue>
 8018196:	bf00      	nop
 8018198:	20000104 	.word	0x20000104
 801819c:	08019461 	.word	0x08019461
 80181a0:	20000114 	.word	0x20000114

080181a4 <cleanup_stdio>:
 80181a4:	6841      	ldr	r1, [r0, #4]
 80181a6:	4b0c      	ldr	r3, [pc, #48]	@ (80181d8 <cleanup_stdio+0x34>)
 80181a8:	4299      	cmp	r1, r3
 80181aa:	b510      	push	{r4, lr}
 80181ac:	4604      	mov	r4, r0
 80181ae:	d001      	beq.n	80181b4 <cleanup_stdio+0x10>
 80181b0:	f001 f956 	bl	8019460 <_fflush_r>
 80181b4:	68a1      	ldr	r1, [r4, #8]
 80181b6:	4b09      	ldr	r3, [pc, #36]	@ (80181dc <cleanup_stdio+0x38>)
 80181b8:	4299      	cmp	r1, r3
 80181ba:	d002      	beq.n	80181c2 <cleanup_stdio+0x1e>
 80181bc:	4620      	mov	r0, r4
 80181be:	f001 f94f 	bl	8019460 <_fflush_r>
 80181c2:	68e1      	ldr	r1, [r4, #12]
 80181c4:	4b06      	ldr	r3, [pc, #24]	@ (80181e0 <cleanup_stdio+0x3c>)
 80181c6:	4299      	cmp	r1, r3
 80181c8:	d004      	beq.n	80181d4 <cleanup_stdio+0x30>
 80181ca:	4620      	mov	r0, r4
 80181cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80181d0:	f001 b946 	b.w	8019460 <_fflush_r>
 80181d4:	bd10      	pop	{r4, pc}
 80181d6:	bf00      	nop
 80181d8:	20001a5c 	.word	0x20001a5c
 80181dc:	20001ac4 	.word	0x20001ac4
 80181e0:	20001b2c 	.word	0x20001b2c

080181e4 <global_stdio_init.part.0>:
 80181e4:	b510      	push	{r4, lr}
 80181e6:	4b0b      	ldr	r3, [pc, #44]	@ (8018214 <global_stdio_init.part.0+0x30>)
 80181e8:	2104      	movs	r1, #4
 80181ea:	4c0b      	ldr	r4, [pc, #44]	@ (8018218 <global_stdio_init.part.0+0x34>)
 80181ec:	4a0b      	ldr	r2, [pc, #44]	@ (801821c <global_stdio_init.part.0+0x38>)
 80181ee:	4620      	mov	r0, r4
 80181f0:	601a      	str	r2, [r3, #0]
 80181f2:	2200      	movs	r2, #0
 80181f4:	f7ff ff94 	bl	8018120 <std>
 80181f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80181fc:	2201      	movs	r2, #1
 80181fe:	2109      	movs	r1, #9
 8018200:	f7ff ff8e 	bl	8018120 <std>
 8018204:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8018208:	2202      	movs	r2, #2
 801820a:	2112      	movs	r1, #18
 801820c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018210:	f7ff bf86 	b.w	8018120 <std>
 8018214:	20001b94 	.word	0x20001b94
 8018218:	20001a5c 	.word	0x20001a5c
 801821c:	0801818d 	.word	0x0801818d

08018220 <__sfp_lock_acquire>:
 8018220:	4801      	ldr	r0, [pc, #4]	@ (8018228 <__sfp_lock_acquire+0x8>)
 8018222:	f000 ba52 	b.w	80186ca <__retarget_lock_acquire_recursive>
 8018226:	bf00      	nop
 8018228:	20001b9d 	.word	0x20001b9d

0801822c <__sfp_lock_release>:
 801822c:	4801      	ldr	r0, [pc, #4]	@ (8018234 <__sfp_lock_release+0x8>)
 801822e:	f000 ba4d 	b.w	80186cc <__retarget_lock_release_recursive>
 8018232:	bf00      	nop
 8018234:	20001b9d 	.word	0x20001b9d

08018238 <__sinit>:
 8018238:	b510      	push	{r4, lr}
 801823a:	4604      	mov	r4, r0
 801823c:	f7ff fff0 	bl	8018220 <__sfp_lock_acquire>
 8018240:	6a23      	ldr	r3, [r4, #32]
 8018242:	b11b      	cbz	r3, 801824c <__sinit+0x14>
 8018244:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018248:	f7ff bff0 	b.w	801822c <__sfp_lock_release>
 801824c:	4b04      	ldr	r3, [pc, #16]	@ (8018260 <__sinit+0x28>)
 801824e:	6223      	str	r3, [r4, #32]
 8018250:	4b04      	ldr	r3, [pc, #16]	@ (8018264 <__sinit+0x2c>)
 8018252:	681b      	ldr	r3, [r3, #0]
 8018254:	2b00      	cmp	r3, #0
 8018256:	d1f5      	bne.n	8018244 <__sinit+0xc>
 8018258:	f7ff ffc4 	bl	80181e4 <global_stdio_init.part.0>
 801825c:	e7f2      	b.n	8018244 <__sinit+0xc>
 801825e:	bf00      	nop
 8018260:	080181a5 	.word	0x080181a5
 8018264:	20001b94 	.word	0x20001b94

08018268 <_fwalk_sglue>:
 8018268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801826c:	4607      	mov	r7, r0
 801826e:	4688      	mov	r8, r1
 8018270:	4614      	mov	r4, r2
 8018272:	2600      	movs	r6, #0
 8018274:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018278:	f1b9 0901 	subs.w	r9, r9, #1
 801827c:	d505      	bpl.n	801828a <_fwalk_sglue+0x22>
 801827e:	6824      	ldr	r4, [r4, #0]
 8018280:	2c00      	cmp	r4, #0
 8018282:	d1f7      	bne.n	8018274 <_fwalk_sglue+0xc>
 8018284:	4630      	mov	r0, r6
 8018286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801828a:	89ab      	ldrh	r3, [r5, #12]
 801828c:	2b01      	cmp	r3, #1
 801828e:	d907      	bls.n	80182a0 <_fwalk_sglue+0x38>
 8018290:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018294:	3301      	adds	r3, #1
 8018296:	d003      	beq.n	80182a0 <_fwalk_sglue+0x38>
 8018298:	4629      	mov	r1, r5
 801829a:	4638      	mov	r0, r7
 801829c:	47c0      	blx	r8
 801829e:	4306      	orrs	r6, r0
 80182a0:	3568      	adds	r5, #104	@ 0x68
 80182a2:	e7e9      	b.n	8018278 <_fwalk_sglue+0x10>

080182a4 <iprintf>:
 80182a4:	b40f      	push	{r0, r1, r2, r3}
 80182a6:	b507      	push	{r0, r1, r2, lr}
 80182a8:	4906      	ldr	r1, [pc, #24]	@ (80182c4 <iprintf+0x20>)
 80182aa:	ab04      	add	r3, sp, #16
 80182ac:	6808      	ldr	r0, [r1, #0]
 80182ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80182b2:	6881      	ldr	r1, [r0, #8]
 80182b4:	9301      	str	r3, [sp, #4]
 80182b6:	f000 fc5b 	bl	8018b70 <_vfiprintf_r>
 80182ba:	b003      	add	sp, #12
 80182bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80182c0:	b004      	add	sp, #16
 80182c2:	4770      	bx	lr
 80182c4:	20000110 	.word	0x20000110

080182c8 <_puts_r>:
 80182c8:	6a03      	ldr	r3, [r0, #32]
 80182ca:	b570      	push	{r4, r5, r6, lr}
 80182cc:	4605      	mov	r5, r0
 80182ce:	460e      	mov	r6, r1
 80182d0:	6884      	ldr	r4, [r0, #8]
 80182d2:	b90b      	cbnz	r3, 80182d8 <_puts_r+0x10>
 80182d4:	f7ff ffb0 	bl	8018238 <__sinit>
 80182d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80182da:	07db      	lsls	r3, r3, #31
 80182dc:	d405      	bmi.n	80182ea <_puts_r+0x22>
 80182de:	89a3      	ldrh	r3, [r4, #12]
 80182e0:	0598      	lsls	r0, r3, #22
 80182e2:	d402      	bmi.n	80182ea <_puts_r+0x22>
 80182e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80182e6:	f000 f9f0 	bl	80186ca <__retarget_lock_acquire_recursive>
 80182ea:	89a3      	ldrh	r3, [r4, #12]
 80182ec:	0719      	lsls	r1, r3, #28
 80182ee:	d502      	bpl.n	80182f6 <_puts_r+0x2e>
 80182f0:	6923      	ldr	r3, [r4, #16]
 80182f2:	2b00      	cmp	r3, #0
 80182f4:	d135      	bne.n	8018362 <_puts_r+0x9a>
 80182f6:	4621      	mov	r1, r4
 80182f8:	4628      	mov	r0, r5
 80182fa:	f000 f8f3 	bl	80184e4 <__swsetup_r>
 80182fe:	b380      	cbz	r0, 8018362 <_puts_r+0x9a>
 8018300:	f04f 35ff 	mov.w	r5, #4294967295
 8018304:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018306:	07da      	lsls	r2, r3, #31
 8018308:	d405      	bmi.n	8018316 <_puts_r+0x4e>
 801830a:	89a3      	ldrh	r3, [r4, #12]
 801830c:	059b      	lsls	r3, r3, #22
 801830e:	d402      	bmi.n	8018316 <_puts_r+0x4e>
 8018310:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018312:	f000 f9db 	bl	80186cc <__retarget_lock_release_recursive>
 8018316:	4628      	mov	r0, r5
 8018318:	bd70      	pop	{r4, r5, r6, pc}
 801831a:	2b00      	cmp	r3, #0
 801831c:	da04      	bge.n	8018328 <_puts_r+0x60>
 801831e:	69a2      	ldr	r2, [r4, #24]
 8018320:	429a      	cmp	r2, r3
 8018322:	dc17      	bgt.n	8018354 <_puts_r+0x8c>
 8018324:	290a      	cmp	r1, #10
 8018326:	d015      	beq.n	8018354 <_puts_r+0x8c>
 8018328:	6823      	ldr	r3, [r4, #0]
 801832a:	1c5a      	adds	r2, r3, #1
 801832c:	6022      	str	r2, [r4, #0]
 801832e:	7019      	strb	r1, [r3, #0]
 8018330:	68a3      	ldr	r3, [r4, #8]
 8018332:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8018336:	3b01      	subs	r3, #1
 8018338:	60a3      	str	r3, [r4, #8]
 801833a:	2900      	cmp	r1, #0
 801833c:	d1ed      	bne.n	801831a <_puts_r+0x52>
 801833e:	2b00      	cmp	r3, #0
 8018340:	da11      	bge.n	8018366 <_puts_r+0x9e>
 8018342:	4622      	mov	r2, r4
 8018344:	210a      	movs	r1, #10
 8018346:	4628      	mov	r0, r5
 8018348:	f000 f88d 	bl	8018466 <__swbuf_r>
 801834c:	3001      	adds	r0, #1
 801834e:	d0d7      	beq.n	8018300 <_puts_r+0x38>
 8018350:	250a      	movs	r5, #10
 8018352:	e7d7      	b.n	8018304 <_puts_r+0x3c>
 8018354:	4622      	mov	r2, r4
 8018356:	4628      	mov	r0, r5
 8018358:	f000 f885 	bl	8018466 <__swbuf_r>
 801835c:	3001      	adds	r0, #1
 801835e:	d1e7      	bne.n	8018330 <_puts_r+0x68>
 8018360:	e7ce      	b.n	8018300 <_puts_r+0x38>
 8018362:	3e01      	subs	r6, #1
 8018364:	e7e4      	b.n	8018330 <_puts_r+0x68>
 8018366:	6823      	ldr	r3, [r4, #0]
 8018368:	1c5a      	adds	r2, r3, #1
 801836a:	6022      	str	r2, [r4, #0]
 801836c:	220a      	movs	r2, #10
 801836e:	701a      	strb	r2, [r3, #0]
 8018370:	e7ee      	b.n	8018350 <_puts_r+0x88>
	...

08018374 <puts>:
 8018374:	4b02      	ldr	r3, [pc, #8]	@ (8018380 <puts+0xc>)
 8018376:	4601      	mov	r1, r0
 8018378:	6818      	ldr	r0, [r3, #0]
 801837a:	f7ff bfa5 	b.w	80182c8 <_puts_r>
 801837e:	bf00      	nop
 8018380:	20000110 	.word	0x20000110

08018384 <siscanf>:
 8018384:	b40e      	push	{r1, r2, r3}
 8018386:	b570      	push	{r4, r5, r6, lr}
 8018388:	b09d      	sub	sp, #116	@ 0x74
 801838a:	2500      	movs	r5, #0
 801838c:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8018390:	ac21      	add	r4, sp, #132	@ 0x84
 8018392:	951b      	str	r5, [sp, #108]	@ 0x6c
 8018394:	f8ad 2014 	strh.w	r2, [sp, #20]
 8018398:	f854 6b04 	ldr.w	r6, [r4], #4
 801839c:	9002      	str	r0, [sp, #8]
 801839e:	9006      	str	r0, [sp, #24]
 80183a0:	f7e7 ff74 	bl	800028c <strlen>
 80183a4:	4b0b      	ldr	r3, [pc, #44]	@ (80183d4 <siscanf+0x50>)
 80183a6:	4632      	mov	r2, r6
 80183a8:	9003      	str	r0, [sp, #12]
 80183aa:	a902      	add	r1, sp, #8
 80183ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 80183ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80183b2:	9007      	str	r0, [sp, #28]
 80183b4:	4808      	ldr	r0, [pc, #32]	@ (80183d8 <siscanf+0x54>)
 80183b6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80183ba:	4623      	mov	r3, r4
 80183bc:	6800      	ldr	r0, [r0, #0]
 80183be:	950f      	str	r5, [sp, #60]	@ 0x3c
 80183c0:	9514      	str	r5, [sp, #80]	@ 0x50
 80183c2:	9401      	str	r4, [sp, #4]
 80183c4:	f000 fa34 	bl	8018830 <__ssvfiscanf_r>
 80183c8:	b01d      	add	sp, #116	@ 0x74
 80183ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80183ce:	b003      	add	sp, #12
 80183d0:	4770      	bx	lr
 80183d2:	bf00      	nop
 80183d4:	080183ff 	.word	0x080183ff
 80183d8:	20000110 	.word	0x20000110

080183dc <__sread>:
 80183dc:	b510      	push	{r4, lr}
 80183de:	460c      	mov	r4, r1
 80183e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80183e4:	f000 f912 	bl	801860c <_read_r>
 80183e8:	2800      	cmp	r0, #0
 80183ea:	bfab      	itete	ge
 80183ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80183ee:	89a3      	ldrhlt	r3, [r4, #12]
 80183f0:	181b      	addge	r3, r3, r0
 80183f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80183f6:	bfac      	ite	ge
 80183f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80183fa:	81a3      	strhlt	r3, [r4, #12]
 80183fc:	bd10      	pop	{r4, pc}

080183fe <__seofread>:
 80183fe:	2000      	movs	r0, #0
 8018400:	4770      	bx	lr

08018402 <__swrite>:
 8018402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018406:	461f      	mov	r7, r3
 8018408:	898b      	ldrh	r3, [r1, #12]
 801840a:	4605      	mov	r5, r0
 801840c:	460c      	mov	r4, r1
 801840e:	05db      	lsls	r3, r3, #23
 8018410:	4616      	mov	r6, r2
 8018412:	d505      	bpl.n	8018420 <__swrite+0x1e>
 8018414:	2302      	movs	r3, #2
 8018416:	2200      	movs	r2, #0
 8018418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801841c:	f000 f8e4 	bl	80185e8 <_lseek_r>
 8018420:	89a3      	ldrh	r3, [r4, #12]
 8018422:	4632      	mov	r2, r6
 8018424:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018428:	4628      	mov	r0, r5
 801842a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801842e:	81a3      	strh	r3, [r4, #12]
 8018430:	463b      	mov	r3, r7
 8018432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018436:	f000 b90b 	b.w	8018650 <_write_r>

0801843a <__sseek>:
 801843a:	b510      	push	{r4, lr}
 801843c:	460c      	mov	r4, r1
 801843e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018442:	f000 f8d1 	bl	80185e8 <_lseek_r>
 8018446:	1c43      	adds	r3, r0, #1
 8018448:	89a3      	ldrh	r3, [r4, #12]
 801844a:	bf15      	itete	ne
 801844c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801844e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8018452:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8018456:	81a3      	strheq	r3, [r4, #12]
 8018458:	bf18      	it	ne
 801845a:	81a3      	strhne	r3, [r4, #12]
 801845c:	bd10      	pop	{r4, pc}

0801845e <__sclose>:
 801845e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018462:	f000 b8b1 	b.w	80185c8 <_close_r>

08018466 <__swbuf_r>:
 8018466:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018468:	460e      	mov	r6, r1
 801846a:	4614      	mov	r4, r2
 801846c:	4605      	mov	r5, r0
 801846e:	b118      	cbz	r0, 8018478 <__swbuf_r+0x12>
 8018470:	6a03      	ldr	r3, [r0, #32]
 8018472:	b90b      	cbnz	r3, 8018478 <__swbuf_r+0x12>
 8018474:	f7ff fee0 	bl	8018238 <__sinit>
 8018478:	69a3      	ldr	r3, [r4, #24]
 801847a:	60a3      	str	r3, [r4, #8]
 801847c:	89a3      	ldrh	r3, [r4, #12]
 801847e:	071a      	lsls	r2, r3, #28
 8018480:	d501      	bpl.n	8018486 <__swbuf_r+0x20>
 8018482:	6923      	ldr	r3, [r4, #16]
 8018484:	b943      	cbnz	r3, 8018498 <__swbuf_r+0x32>
 8018486:	4621      	mov	r1, r4
 8018488:	4628      	mov	r0, r5
 801848a:	f000 f82b 	bl	80184e4 <__swsetup_r>
 801848e:	b118      	cbz	r0, 8018498 <__swbuf_r+0x32>
 8018490:	f04f 37ff 	mov.w	r7, #4294967295
 8018494:	4638      	mov	r0, r7
 8018496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018498:	6823      	ldr	r3, [r4, #0]
 801849a:	b2f6      	uxtb	r6, r6
 801849c:	6922      	ldr	r2, [r4, #16]
 801849e:	4637      	mov	r7, r6
 80184a0:	1a98      	subs	r0, r3, r2
 80184a2:	6963      	ldr	r3, [r4, #20]
 80184a4:	4283      	cmp	r3, r0
 80184a6:	dc05      	bgt.n	80184b4 <__swbuf_r+0x4e>
 80184a8:	4621      	mov	r1, r4
 80184aa:	4628      	mov	r0, r5
 80184ac:	f000 ffd8 	bl	8019460 <_fflush_r>
 80184b0:	2800      	cmp	r0, #0
 80184b2:	d1ed      	bne.n	8018490 <__swbuf_r+0x2a>
 80184b4:	68a3      	ldr	r3, [r4, #8]
 80184b6:	3b01      	subs	r3, #1
 80184b8:	60a3      	str	r3, [r4, #8]
 80184ba:	6823      	ldr	r3, [r4, #0]
 80184bc:	1c5a      	adds	r2, r3, #1
 80184be:	6022      	str	r2, [r4, #0]
 80184c0:	701e      	strb	r6, [r3, #0]
 80184c2:	1c43      	adds	r3, r0, #1
 80184c4:	6962      	ldr	r2, [r4, #20]
 80184c6:	429a      	cmp	r2, r3
 80184c8:	d004      	beq.n	80184d4 <__swbuf_r+0x6e>
 80184ca:	89a3      	ldrh	r3, [r4, #12]
 80184cc:	07db      	lsls	r3, r3, #31
 80184ce:	d5e1      	bpl.n	8018494 <__swbuf_r+0x2e>
 80184d0:	2e0a      	cmp	r6, #10
 80184d2:	d1df      	bne.n	8018494 <__swbuf_r+0x2e>
 80184d4:	4621      	mov	r1, r4
 80184d6:	4628      	mov	r0, r5
 80184d8:	f000 ffc2 	bl	8019460 <_fflush_r>
 80184dc:	2800      	cmp	r0, #0
 80184de:	d0d9      	beq.n	8018494 <__swbuf_r+0x2e>
 80184e0:	e7d6      	b.n	8018490 <__swbuf_r+0x2a>
	...

080184e4 <__swsetup_r>:
 80184e4:	b538      	push	{r3, r4, r5, lr}
 80184e6:	4b29      	ldr	r3, [pc, #164]	@ (801858c <__swsetup_r+0xa8>)
 80184e8:	4605      	mov	r5, r0
 80184ea:	460c      	mov	r4, r1
 80184ec:	6818      	ldr	r0, [r3, #0]
 80184ee:	b118      	cbz	r0, 80184f8 <__swsetup_r+0x14>
 80184f0:	6a03      	ldr	r3, [r0, #32]
 80184f2:	b90b      	cbnz	r3, 80184f8 <__swsetup_r+0x14>
 80184f4:	f7ff fea0 	bl	8018238 <__sinit>
 80184f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80184fc:	0719      	lsls	r1, r3, #28
 80184fe:	d422      	bmi.n	8018546 <__swsetup_r+0x62>
 8018500:	06da      	lsls	r2, r3, #27
 8018502:	d407      	bmi.n	8018514 <__swsetup_r+0x30>
 8018504:	2209      	movs	r2, #9
 8018506:	602a      	str	r2, [r5, #0]
 8018508:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801850c:	f04f 30ff 	mov.w	r0, #4294967295
 8018510:	81a3      	strh	r3, [r4, #12]
 8018512:	e033      	b.n	801857c <__swsetup_r+0x98>
 8018514:	0758      	lsls	r0, r3, #29
 8018516:	d512      	bpl.n	801853e <__swsetup_r+0x5a>
 8018518:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801851a:	b141      	cbz	r1, 801852e <__swsetup_r+0x4a>
 801851c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018520:	4299      	cmp	r1, r3
 8018522:	d002      	beq.n	801852a <__swsetup_r+0x46>
 8018524:	4628      	mov	r0, r5
 8018526:	f000 f8df 	bl	80186e8 <_free_r>
 801852a:	2300      	movs	r3, #0
 801852c:	6363      	str	r3, [r4, #52]	@ 0x34
 801852e:	89a3      	ldrh	r3, [r4, #12]
 8018530:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8018534:	81a3      	strh	r3, [r4, #12]
 8018536:	2300      	movs	r3, #0
 8018538:	6063      	str	r3, [r4, #4]
 801853a:	6923      	ldr	r3, [r4, #16]
 801853c:	6023      	str	r3, [r4, #0]
 801853e:	89a3      	ldrh	r3, [r4, #12]
 8018540:	f043 0308 	orr.w	r3, r3, #8
 8018544:	81a3      	strh	r3, [r4, #12]
 8018546:	6923      	ldr	r3, [r4, #16]
 8018548:	b94b      	cbnz	r3, 801855e <__swsetup_r+0x7a>
 801854a:	89a3      	ldrh	r3, [r4, #12]
 801854c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8018550:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018554:	d003      	beq.n	801855e <__swsetup_r+0x7a>
 8018556:	4621      	mov	r1, r4
 8018558:	4628      	mov	r0, r5
 801855a:	f000 ffce 	bl	80194fa <__smakebuf_r>
 801855e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018562:	f013 0201 	ands.w	r2, r3, #1
 8018566:	d00a      	beq.n	801857e <__swsetup_r+0x9a>
 8018568:	2200      	movs	r2, #0
 801856a:	60a2      	str	r2, [r4, #8]
 801856c:	6962      	ldr	r2, [r4, #20]
 801856e:	4252      	negs	r2, r2
 8018570:	61a2      	str	r2, [r4, #24]
 8018572:	6922      	ldr	r2, [r4, #16]
 8018574:	b942      	cbnz	r2, 8018588 <__swsetup_r+0xa4>
 8018576:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801857a:	d1c5      	bne.n	8018508 <__swsetup_r+0x24>
 801857c:	bd38      	pop	{r3, r4, r5, pc}
 801857e:	0799      	lsls	r1, r3, #30
 8018580:	bf58      	it	pl
 8018582:	6962      	ldrpl	r2, [r4, #20]
 8018584:	60a2      	str	r2, [r4, #8]
 8018586:	e7f4      	b.n	8018572 <__swsetup_r+0x8e>
 8018588:	2000      	movs	r0, #0
 801858a:	e7f7      	b.n	801857c <__swsetup_r+0x98>
 801858c:	20000110 	.word	0x20000110

08018590 <memset>:
 8018590:	4402      	add	r2, r0
 8018592:	4603      	mov	r3, r0
 8018594:	4293      	cmp	r3, r2
 8018596:	d100      	bne.n	801859a <memset+0xa>
 8018598:	4770      	bx	lr
 801859a:	f803 1b01 	strb.w	r1, [r3], #1
 801859e:	e7f9      	b.n	8018594 <memset+0x4>

080185a0 <strncpy>:
 80185a0:	3901      	subs	r1, #1
 80185a2:	4603      	mov	r3, r0
 80185a4:	b510      	push	{r4, lr}
 80185a6:	b132      	cbz	r2, 80185b6 <strncpy+0x16>
 80185a8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80185ac:	3a01      	subs	r2, #1
 80185ae:	f803 4b01 	strb.w	r4, [r3], #1
 80185b2:	2c00      	cmp	r4, #0
 80185b4:	d1f7      	bne.n	80185a6 <strncpy+0x6>
 80185b6:	441a      	add	r2, r3
 80185b8:	2100      	movs	r1, #0
 80185ba:	4293      	cmp	r3, r2
 80185bc:	d100      	bne.n	80185c0 <strncpy+0x20>
 80185be:	bd10      	pop	{r4, pc}
 80185c0:	f803 1b01 	strb.w	r1, [r3], #1
 80185c4:	e7f9      	b.n	80185ba <strncpy+0x1a>
	...

080185c8 <_close_r>:
 80185c8:	b538      	push	{r3, r4, r5, lr}
 80185ca:	2300      	movs	r3, #0
 80185cc:	4d05      	ldr	r5, [pc, #20]	@ (80185e4 <_close_r+0x1c>)
 80185ce:	4604      	mov	r4, r0
 80185d0:	4608      	mov	r0, r1
 80185d2:	602b      	str	r3, [r5, #0]
 80185d4:	f7e8 ff0a 	bl	80013ec <_close>
 80185d8:	1c43      	adds	r3, r0, #1
 80185da:	d102      	bne.n	80185e2 <_close_r+0x1a>
 80185dc:	682b      	ldr	r3, [r5, #0]
 80185de:	b103      	cbz	r3, 80185e2 <_close_r+0x1a>
 80185e0:	6023      	str	r3, [r4, #0]
 80185e2:	bd38      	pop	{r3, r4, r5, pc}
 80185e4:	20001b98 	.word	0x20001b98

080185e8 <_lseek_r>:
 80185e8:	b538      	push	{r3, r4, r5, lr}
 80185ea:	4604      	mov	r4, r0
 80185ec:	4d06      	ldr	r5, [pc, #24]	@ (8018608 <_lseek_r+0x20>)
 80185ee:	4608      	mov	r0, r1
 80185f0:	4611      	mov	r1, r2
 80185f2:	2200      	movs	r2, #0
 80185f4:	602a      	str	r2, [r5, #0]
 80185f6:	461a      	mov	r2, r3
 80185f8:	f7e8 ff1f 	bl	800143a <_lseek>
 80185fc:	1c43      	adds	r3, r0, #1
 80185fe:	d102      	bne.n	8018606 <_lseek_r+0x1e>
 8018600:	682b      	ldr	r3, [r5, #0]
 8018602:	b103      	cbz	r3, 8018606 <_lseek_r+0x1e>
 8018604:	6023      	str	r3, [r4, #0]
 8018606:	bd38      	pop	{r3, r4, r5, pc}
 8018608:	20001b98 	.word	0x20001b98

0801860c <_read_r>:
 801860c:	b538      	push	{r3, r4, r5, lr}
 801860e:	4604      	mov	r4, r0
 8018610:	4d06      	ldr	r5, [pc, #24]	@ (801862c <_read_r+0x20>)
 8018612:	4608      	mov	r0, r1
 8018614:	4611      	mov	r1, r2
 8018616:	2200      	movs	r2, #0
 8018618:	602a      	str	r2, [r5, #0]
 801861a:	461a      	mov	r2, r3
 801861c:	f7e8 fead 	bl	800137a <_read>
 8018620:	1c43      	adds	r3, r0, #1
 8018622:	d102      	bne.n	801862a <_read_r+0x1e>
 8018624:	682b      	ldr	r3, [r5, #0]
 8018626:	b103      	cbz	r3, 801862a <_read_r+0x1e>
 8018628:	6023      	str	r3, [r4, #0]
 801862a:	bd38      	pop	{r3, r4, r5, pc}
 801862c:	20001b98 	.word	0x20001b98

08018630 <_sbrk_r>:
 8018630:	b538      	push	{r3, r4, r5, lr}
 8018632:	2300      	movs	r3, #0
 8018634:	4d05      	ldr	r5, [pc, #20]	@ (801864c <_sbrk_r+0x1c>)
 8018636:	4604      	mov	r4, r0
 8018638:	4608      	mov	r0, r1
 801863a:	602b      	str	r3, [r5, #0]
 801863c:	f7e8 ff0a 	bl	8001454 <_sbrk>
 8018640:	1c43      	adds	r3, r0, #1
 8018642:	d102      	bne.n	801864a <_sbrk_r+0x1a>
 8018644:	682b      	ldr	r3, [r5, #0]
 8018646:	b103      	cbz	r3, 801864a <_sbrk_r+0x1a>
 8018648:	6023      	str	r3, [r4, #0]
 801864a:	bd38      	pop	{r3, r4, r5, pc}
 801864c:	20001b98 	.word	0x20001b98

08018650 <_write_r>:
 8018650:	b538      	push	{r3, r4, r5, lr}
 8018652:	4604      	mov	r4, r0
 8018654:	4d06      	ldr	r5, [pc, #24]	@ (8018670 <_write_r+0x20>)
 8018656:	4608      	mov	r0, r1
 8018658:	4611      	mov	r1, r2
 801865a:	2200      	movs	r2, #0
 801865c:	602a      	str	r2, [r5, #0]
 801865e:	461a      	mov	r2, r3
 8018660:	f7e8 fea8 	bl	80013b4 <_write>
 8018664:	1c43      	adds	r3, r0, #1
 8018666:	d102      	bne.n	801866e <_write_r+0x1e>
 8018668:	682b      	ldr	r3, [r5, #0]
 801866a:	b103      	cbz	r3, 801866e <_write_r+0x1e>
 801866c:	6023      	str	r3, [r4, #0]
 801866e:	bd38      	pop	{r3, r4, r5, pc}
 8018670:	20001b98 	.word	0x20001b98

08018674 <__errno>:
 8018674:	4b01      	ldr	r3, [pc, #4]	@ (801867c <__errno+0x8>)
 8018676:	6818      	ldr	r0, [r3, #0]
 8018678:	4770      	bx	lr
 801867a:	bf00      	nop
 801867c:	20000110 	.word	0x20000110

08018680 <__libc_init_array>:
 8018680:	b570      	push	{r4, r5, r6, lr}
 8018682:	4d0d      	ldr	r5, [pc, #52]	@ (80186b8 <__libc_init_array+0x38>)
 8018684:	2600      	movs	r6, #0
 8018686:	4c0d      	ldr	r4, [pc, #52]	@ (80186bc <__libc_init_array+0x3c>)
 8018688:	1b64      	subs	r4, r4, r5
 801868a:	10a4      	asrs	r4, r4, #2
 801868c:	42a6      	cmp	r6, r4
 801868e:	d109      	bne.n	80186a4 <__libc_init_array+0x24>
 8018690:	4d0b      	ldr	r5, [pc, #44]	@ (80186c0 <__libc_init_array+0x40>)
 8018692:	2600      	movs	r6, #0
 8018694:	4c0b      	ldr	r4, [pc, #44]	@ (80186c4 <__libc_init_array+0x44>)
 8018696:	f001 f92f 	bl	80198f8 <_init>
 801869a:	1b64      	subs	r4, r4, r5
 801869c:	10a4      	asrs	r4, r4, #2
 801869e:	42a6      	cmp	r6, r4
 80186a0:	d105      	bne.n	80186ae <__libc_init_array+0x2e>
 80186a2:	bd70      	pop	{r4, r5, r6, pc}
 80186a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80186a8:	3601      	adds	r6, #1
 80186aa:	4798      	blx	r3
 80186ac:	e7ee      	b.n	801868c <__libc_init_array+0xc>
 80186ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80186b2:	3601      	adds	r6, #1
 80186b4:	4798      	blx	r3
 80186b6:	e7f2      	b.n	801869e <__libc_init_array+0x1e>
 80186b8:	08019ff0 	.word	0x08019ff0
 80186bc:	08019ff0 	.word	0x08019ff0
 80186c0:	08019ff0 	.word	0x08019ff0
 80186c4:	08019ff4 	.word	0x08019ff4

080186c8 <__retarget_lock_init_recursive>:
 80186c8:	4770      	bx	lr

080186ca <__retarget_lock_acquire_recursive>:
 80186ca:	4770      	bx	lr

080186cc <__retarget_lock_release_recursive>:
 80186cc:	4770      	bx	lr

080186ce <memcpy>:
 80186ce:	440a      	add	r2, r1
 80186d0:	1e43      	subs	r3, r0, #1
 80186d2:	4291      	cmp	r1, r2
 80186d4:	d100      	bne.n	80186d8 <memcpy+0xa>
 80186d6:	4770      	bx	lr
 80186d8:	b510      	push	{r4, lr}
 80186da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80186de:	4291      	cmp	r1, r2
 80186e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80186e4:	d1f9      	bne.n	80186da <memcpy+0xc>
 80186e6:	bd10      	pop	{r4, pc}

080186e8 <_free_r>:
 80186e8:	b538      	push	{r3, r4, r5, lr}
 80186ea:	4605      	mov	r5, r0
 80186ec:	2900      	cmp	r1, #0
 80186ee:	d041      	beq.n	8018774 <_free_r+0x8c>
 80186f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80186f4:	1f0c      	subs	r4, r1, #4
 80186f6:	2b00      	cmp	r3, #0
 80186f8:	bfb8      	it	lt
 80186fa:	18e4      	addlt	r4, r4, r3
 80186fc:	f7ff fd04 	bl	8018108 <__malloc_lock>
 8018700:	4a1d      	ldr	r2, [pc, #116]	@ (8018778 <_free_r+0x90>)
 8018702:	6813      	ldr	r3, [r2, #0]
 8018704:	b933      	cbnz	r3, 8018714 <_free_r+0x2c>
 8018706:	6063      	str	r3, [r4, #4]
 8018708:	6014      	str	r4, [r2, #0]
 801870a:	4628      	mov	r0, r5
 801870c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018710:	f7ff bd00 	b.w	8018114 <__malloc_unlock>
 8018714:	42a3      	cmp	r3, r4
 8018716:	d908      	bls.n	801872a <_free_r+0x42>
 8018718:	6820      	ldr	r0, [r4, #0]
 801871a:	1821      	adds	r1, r4, r0
 801871c:	428b      	cmp	r3, r1
 801871e:	bf01      	itttt	eq
 8018720:	6819      	ldreq	r1, [r3, #0]
 8018722:	685b      	ldreq	r3, [r3, #4]
 8018724:	1809      	addeq	r1, r1, r0
 8018726:	6021      	streq	r1, [r4, #0]
 8018728:	e7ed      	b.n	8018706 <_free_r+0x1e>
 801872a:	461a      	mov	r2, r3
 801872c:	685b      	ldr	r3, [r3, #4]
 801872e:	b10b      	cbz	r3, 8018734 <_free_r+0x4c>
 8018730:	42a3      	cmp	r3, r4
 8018732:	d9fa      	bls.n	801872a <_free_r+0x42>
 8018734:	6811      	ldr	r1, [r2, #0]
 8018736:	1850      	adds	r0, r2, r1
 8018738:	42a0      	cmp	r0, r4
 801873a:	d10b      	bne.n	8018754 <_free_r+0x6c>
 801873c:	6820      	ldr	r0, [r4, #0]
 801873e:	4401      	add	r1, r0
 8018740:	1850      	adds	r0, r2, r1
 8018742:	6011      	str	r1, [r2, #0]
 8018744:	4283      	cmp	r3, r0
 8018746:	d1e0      	bne.n	801870a <_free_r+0x22>
 8018748:	6818      	ldr	r0, [r3, #0]
 801874a:	685b      	ldr	r3, [r3, #4]
 801874c:	4408      	add	r0, r1
 801874e:	6053      	str	r3, [r2, #4]
 8018750:	6010      	str	r0, [r2, #0]
 8018752:	e7da      	b.n	801870a <_free_r+0x22>
 8018754:	d902      	bls.n	801875c <_free_r+0x74>
 8018756:	230c      	movs	r3, #12
 8018758:	602b      	str	r3, [r5, #0]
 801875a:	e7d6      	b.n	801870a <_free_r+0x22>
 801875c:	6820      	ldr	r0, [r4, #0]
 801875e:	1821      	adds	r1, r4, r0
 8018760:	428b      	cmp	r3, r1
 8018762:	bf02      	ittt	eq
 8018764:	6819      	ldreq	r1, [r3, #0]
 8018766:	685b      	ldreq	r3, [r3, #4]
 8018768:	1809      	addeq	r1, r1, r0
 801876a:	6063      	str	r3, [r4, #4]
 801876c:	bf08      	it	eq
 801876e:	6021      	streq	r1, [r4, #0]
 8018770:	6054      	str	r4, [r2, #4]
 8018772:	e7ca      	b.n	801870a <_free_r+0x22>
 8018774:	bd38      	pop	{r3, r4, r5, pc}
 8018776:	bf00      	nop
 8018778:	20001a58 	.word	0x20001a58

0801877c <_sungetc_r>:
 801877c:	b538      	push	{r3, r4, r5, lr}
 801877e:	1c4b      	adds	r3, r1, #1
 8018780:	4614      	mov	r4, r2
 8018782:	d103      	bne.n	801878c <_sungetc_r+0x10>
 8018784:	f04f 35ff 	mov.w	r5, #4294967295
 8018788:	4628      	mov	r0, r5
 801878a:	bd38      	pop	{r3, r4, r5, pc}
 801878c:	8993      	ldrh	r3, [r2, #12]
 801878e:	b2cd      	uxtb	r5, r1
 8018790:	f023 0320 	bic.w	r3, r3, #32
 8018794:	8193      	strh	r3, [r2, #12]
 8018796:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8018798:	6852      	ldr	r2, [r2, #4]
 801879a:	b18b      	cbz	r3, 80187c0 <_sungetc_r+0x44>
 801879c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801879e:	4293      	cmp	r3, r2
 80187a0:	dd08      	ble.n	80187b4 <_sungetc_r+0x38>
 80187a2:	6823      	ldr	r3, [r4, #0]
 80187a4:	1e5a      	subs	r2, r3, #1
 80187a6:	6022      	str	r2, [r4, #0]
 80187a8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80187ac:	6863      	ldr	r3, [r4, #4]
 80187ae:	3301      	adds	r3, #1
 80187b0:	6063      	str	r3, [r4, #4]
 80187b2:	e7e9      	b.n	8018788 <_sungetc_r+0xc>
 80187b4:	4621      	mov	r1, r4
 80187b6:	f000 ff15 	bl	80195e4 <__submore>
 80187ba:	2800      	cmp	r0, #0
 80187bc:	d0f1      	beq.n	80187a2 <_sungetc_r+0x26>
 80187be:	e7e1      	b.n	8018784 <_sungetc_r+0x8>
 80187c0:	6921      	ldr	r1, [r4, #16]
 80187c2:	6823      	ldr	r3, [r4, #0]
 80187c4:	b151      	cbz	r1, 80187dc <_sungetc_r+0x60>
 80187c6:	4299      	cmp	r1, r3
 80187c8:	d208      	bcs.n	80187dc <_sungetc_r+0x60>
 80187ca:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80187ce:	42a9      	cmp	r1, r5
 80187d0:	d104      	bne.n	80187dc <_sungetc_r+0x60>
 80187d2:	3b01      	subs	r3, #1
 80187d4:	3201      	adds	r2, #1
 80187d6:	6023      	str	r3, [r4, #0]
 80187d8:	6062      	str	r2, [r4, #4]
 80187da:	e7d5      	b.n	8018788 <_sungetc_r+0xc>
 80187dc:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80187e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80187e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80187e6:	2303      	movs	r3, #3
 80187e8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80187ea:	4623      	mov	r3, r4
 80187ec:	f803 5f46 	strb.w	r5, [r3, #70]!
 80187f0:	6023      	str	r3, [r4, #0]
 80187f2:	2301      	movs	r3, #1
 80187f4:	e7dc      	b.n	80187b0 <_sungetc_r+0x34>

080187f6 <__ssrefill_r>:
 80187f6:	b510      	push	{r4, lr}
 80187f8:	460c      	mov	r4, r1
 80187fa:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80187fc:	b169      	cbz	r1, 801881a <__ssrefill_r+0x24>
 80187fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018802:	4299      	cmp	r1, r3
 8018804:	d001      	beq.n	801880a <__ssrefill_r+0x14>
 8018806:	f7ff ff6f 	bl	80186e8 <_free_r>
 801880a:	2000      	movs	r0, #0
 801880c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801880e:	6360      	str	r0, [r4, #52]	@ 0x34
 8018810:	6063      	str	r3, [r4, #4]
 8018812:	b113      	cbz	r3, 801881a <__ssrefill_r+0x24>
 8018814:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8018816:	6023      	str	r3, [r4, #0]
 8018818:	bd10      	pop	{r4, pc}
 801881a:	6923      	ldr	r3, [r4, #16]
 801881c:	f04f 30ff 	mov.w	r0, #4294967295
 8018820:	6023      	str	r3, [r4, #0]
 8018822:	2300      	movs	r3, #0
 8018824:	6063      	str	r3, [r4, #4]
 8018826:	89a3      	ldrh	r3, [r4, #12]
 8018828:	f043 0320 	orr.w	r3, r3, #32
 801882c:	81a3      	strh	r3, [r4, #12]
 801882e:	e7f3      	b.n	8018818 <__ssrefill_r+0x22>

08018830 <__ssvfiscanf_r>:
 8018830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018834:	460c      	mov	r4, r1
 8018836:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801883a:	2100      	movs	r1, #0
 801883c:	4606      	mov	r6, r0
 801883e:	f10d 0804 	add.w	r8, sp, #4
 8018842:	4fa6      	ldr	r7, [pc, #664]	@ (8018adc <__ssvfiscanf_r+0x2ac>)
 8018844:	9300      	str	r3, [sp, #0]
 8018846:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801884a:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801884e:	49a4      	ldr	r1, [pc, #656]	@ (8018ae0 <__ssvfiscanf_r+0x2b0>)
 8018850:	91a0      	str	r1, [sp, #640]	@ 0x280
 8018852:	49a4      	ldr	r1, [pc, #656]	@ (8018ae4 <__ssvfiscanf_r+0x2b4>)
 8018854:	91a1      	str	r1, [sp, #644]	@ 0x284
 8018856:	f892 9000 	ldrb.w	r9, [r2]
 801885a:	f1b9 0f00 	cmp.w	r9, #0
 801885e:	f000 8158 	beq.w	8018b12 <__ssvfiscanf_r+0x2e2>
 8018862:	f817 3009 	ldrb.w	r3, [r7, r9]
 8018866:	1c55      	adds	r5, r2, #1
 8018868:	f013 0308 	ands.w	r3, r3, #8
 801886c:	d019      	beq.n	80188a2 <__ssvfiscanf_r+0x72>
 801886e:	6863      	ldr	r3, [r4, #4]
 8018870:	2b00      	cmp	r3, #0
 8018872:	dd0f      	ble.n	8018894 <__ssvfiscanf_r+0x64>
 8018874:	6823      	ldr	r3, [r4, #0]
 8018876:	781a      	ldrb	r2, [r3, #0]
 8018878:	5cba      	ldrb	r2, [r7, r2]
 801887a:	0712      	lsls	r2, r2, #28
 801887c:	d401      	bmi.n	8018882 <__ssvfiscanf_r+0x52>
 801887e:	462a      	mov	r2, r5
 8018880:	e7e9      	b.n	8018856 <__ssvfiscanf_r+0x26>
 8018882:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8018884:	3301      	adds	r3, #1
 8018886:	3201      	adds	r2, #1
 8018888:	6023      	str	r3, [r4, #0]
 801888a:	9245      	str	r2, [sp, #276]	@ 0x114
 801888c:	6862      	ldr	r2, [r4, #4]
 801888e:	3a01      	subs	r2, #1
 8018890:	6062      	str	r2, [r4, #4]
 8018892:	e7ec      	b.n	801886e <__ssvfiscanf_r+0x3e>
 8018894:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018896:	4621      	mov	r1, r4
 8018898:	4630      	mov	r0, r6
 801889a:	4798      	blx	r3
 801889c:	2800      	cmp	r0, #0
 801889e:	d0e9      	beq.n	8018874 <__ssvfiscanf_r+0x44>
 80188a0:	e7ed      	b.n	801887e <__ssvfiscanf_r+0x4e>
 80188a2:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80188a6:	f040 8086 	bne.w	80189b6 <__ssvfiscanf_r+0x186>
 80188aa:	9341      	str	r3, [sp, #260]	@ 0x104
 80188ac:	9343      	str	r3, [sp, #268]	@ 0x10c
 80188ae:	7853      	ldrb	r3, [r2, #1]
 80188b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80188b2:	bf04      	itt	eq
 80188b4:	2310      	moveq	r3, #16
 80188b6:	1c95      	addeq	r5, r2, #2
 80188b8:	f04f 020a 	mov.w	r2, #10
 80188bc:	bf08      	it	eq
 80188be:	9341      	streq	r3, [sp, #260]	@ 0x104
 80188c0:	46aa      	mov	sl, r5
 80188c2:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80188c6:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80188ca:	2b09      	cmp	r3, #9
 80188cc:	d91e      	bls.n	801890c <__ssvfiscanf_r+0xdc>
 80188ce:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8018ae8 <__ssvfiscanf_r+0x2b8>
 80188d2:	2203      	movs	r2, #3
 80188d4:	4658      	mov	r0, fp
 80188d6:	f000 fedf 	bl	8019698 <memchr>
 80188da:	b138      	cbz	r0, 80188ec <__ssvfiscanf_r+0xbc>
 80188dc:	eba0 000b 	sub.w	r0, r0, fp
 80188e0:	2301      	movs	r3, #1
 80188e2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80188e4:	4655      	mov	r5, sl
 80188e6:	4083      	lsls	r3, r0
 80188e8:	4313      	orrs	r3, r2
 80188ea:	9341      	str	r3, [sp, #260]	@ 0x104
 80188ec:	f815 3b01 	ldrb.w	r3, [r5], #1
 80188f0:	2b78      	cmp	r3, #120	@ 0x78
 80188f2:	d806      	bhi.n	8018902 <__ssvfiscanf_r+0xd2>
 80188f4:	2b57      	cmp	r3, #87	@ 0x57
 80188f6:	d810      	bhi.n	801891a <__ssvfiscanf_r+0xea>
 80188f8:	2b25      	cmp	r3, #37	@ 0x25
 80188fa:	d05c      	beq.n	80189b6 <__ssvfiscanf_r+0x186>
 80188fc:	d856      	bhi.n	80189ac <__ssvfiscanf_r+0x17c>
 80188fe:	2b00      	cmp	r3, #0
 8018900:	d074      	beq.n	80189ec <__ssvfiscanf_r+0x1bc>
 8018902:	2303      	movs	r3, #3
 8018904:	9347      	str	r3, [sp, #284]	@ 0x11c
 8018906:	230a      	movs	r3, #10
 8018908:	9342      	str	r3, [sp, #264]	@ 0x108
 801890a:	e087      	b.n	8018a1c <__ssvfiscanf_r+0x1ec>
 801890c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801890e:	4655      	mov	r5, sl
 8018910:	fb02 1103 	mla	r1, r2, r3, r1
 8018914:	3930      	subs	r1, #48	@ 0x30
 8018916:	9143      	str	r1, [sp, #268]	@ 0x10c
 8018918:	e7d2      	b.n	80188c0 <__ssvfiscanf_r+0x90>
 801891a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801891e:	2a20      	cmp	r2, #32
 8018920:	d8ef      	bhi.n	8018902 <__ssvfiscanf_r+0xd2>
 8018922:	a101      	add	r1, pc, #4	@ (adr r1, 8018928 <__ssvfiscanf_r+0xf8>)
 8018924:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8018928:	080189fb 	.word	0x080189fb
 801892c:	08018903 	.word	0x08018903
 8018930:	08018903 	.word	0x08018903
 8018934:	08018a55 	.word	0x08018a55
 8018938:	08018903 	.word	0x08018903
 801893c:	08018903 	.word	0x08018903
 8018940:	08018903 	.word	0x08018903
 8018944:	08018903 	.word	0x08018903
 8018948:	08018903 	.word	0x08018903
 801894c:	08018903 	.word	0x08018903
 8018950:	08018903 	.word	0x08018903
 8018954:	08018a6b 	.word	0x08018a6b
 8018958:	08018a51 	.word	0x08018a51
 801895c:	080189b3 	.word	0x080189b3
 8018960:	080189b3 	.word	0x080189b3
 8018964:	080189b3 	.word	0x080189b3
 8018968:	08018903 	.word	0x08018903
 801896c:	08018a0d 	.word	0x08018a0d
 8018970:	08018903 	.word	0x08018903
 8018974:	08018903 	.word	0x08018903
 8018978:	08018903 	.word	0x08018903
 801897c:	08018903 	.word	0x08018903
 8018980:	08018a7b 	.word	0x08018a7b
 8018984:	08018a15 	.word	0x08018a15
 8018988:	080189f3 	.word	0x080189f3
 801898c:	08018903 	.word	0x08018903
 8018990:	08018903 	.word	0x08018903
 8018994:	08018a77 	.word	0x08018a77
 8018998:	08018903 	.word	0x08018903
 801899c:	08018a51 	.word	0x08018a51
 80189a0:	08018903 	.word	0x08018903
 80189a4:	08018903 	.word	0x08018903
 80189a8:	080189fb 	.word	0x080189fb
 80189ac:	3b45      	subs	r3, #69	@ 0x45
 80189ae:	2b02      	cmp	r3, #2
 80189b0:	d8a7      	bhi.n	8018902 <__ssvfiscanf_r+0xd2>
 80189b2:	2305      	movs	r3, #5
 80189b4:	e031      	b.n	8018a1a <__ssvfiscanf_r+0x1ea>
 80189b6:	6863      	ldr	r3, [r4, #4]
 80189b8:	2b00      	cmp	r3, #0
 80189ba:	dd0d      	ble.n	80189d8 <__ssvfiscanf_r+0x1a8>
 80189bc:	6823      	ldr	r3, [r4, #0]
 80189be:	781a      	ldrb	r2, [r3, #0]
 80189c0:	454a      	cmp	r2, r9
 80189c2:	f040 80a6 	bne.w	8018b12 <__ssvfiscanf_r+0x2e2>
 80189c6:	3301      	adds	r3, #1
 80189c8:	6862      	ldr	r2, [r4, #4]
 80189ca:	6023      	str	r3, [r4, #0]
 80189cc:	3a01      	subs	r2, #1
 80189ce:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80189d0:	6062      	str	r2, [r4, #4]
 80189d2:	3301      	adds	r3, #1
 80189d4:	9345      	str	r3, [sp, #276]	@ 0x114
 80189d6:	e752      	b.n	801887e <__ssvfiscanf_r+0x4e>
 80189d8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80189da:	4621      	mov	r1, r4
 80189dc:	4630      	mov	r0, r6
 80189de:	4798      	blx	r3
 80189e0:	2800      	cmp	r0, #0
 80189e2:	d0eb      	beq.n	80189bc <__ssvfiscanf_r+0x18c>
 80189e4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80189e6:	2800      	cmp	r0, #0
 80189e8:	f040 808b 	bne.w	8018b02 <__ssvfiscanf_r+0x2d2>
 80189ec:	f04f 30ff 	mov.w	r0, #4294967295
 80189f0:	e08b      	b.n	8018b0a <__ssvfiscanf_r+0x2da>
 80189f2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80189f4:	f042 0220 	orr.w	r2, r2, #32
 80189f8:	9241      	str	r2, [sp, #260]	@ 0x104
 80189fa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80189fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8018a00:	9241      	str	r2, [sp, #260]	@ 0x104
 8018a02:	2210      	movs	r2, #16
 8018a04:	2b6e      	cmp	r3, #110	@ 0x6e
 8018a06:	9242      	str	r2, [sp, #264]	@ 0x108
 8018a08:	d902      	bls.n	8018a10 <__ssvfiscanf_r+0x1e0>
 8018a0a:	e005      	b.n	8018a18 <__ssvfiscanf_r+0x1e8>
 8018a0c:	2300      	movs	r3, #0
 8018a0e:	9342      	str	r3, [sp, #264]	@ 0x108
 8018a10:	2303      	movs	r3, #3
 8018a12:	e002      	b.n	8018a1a <__ssvfiscanf_r+0x1ea>
 8018a14:	2308      	movs	r3, #8
 8018a16:	9342      	str	r3, [sp, #264]	@ 0x108
 8018a18:	2304      	movs	r3, #4
 8018a1a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8018a1c:	6863      	ldr	r3, [r4, #4]
 8018a1e:	2b00      	cmp	r3, #0
 8018a20:	dd3a      	ble.n	8018a98 <__ssvfiscanf_r+0x268>
 8018a22:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8018a24:	0659      	lsls	r1, r3, #25
 8018a26:	d404      	bmi.n	8018a32 <__ssvfiscanf_r+0x202>
 8018a28:	6823      	ldr	r3, [r4, #0]
 8018a2a:	781a      	ldrb	r2, [r3, #0]
 8018a2c:	5cba      	ldrb	r2, [r7, r2]
 8018a2e:	0712      	lsls	r2, r2, #28
 8018a30:	d439      	bmi.n	8018aa6 <__ssvfiscanf_r+0x276>
 8018a32:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8018a34:	2b02      	cmp	r3, #2
 8018a36:	dc48      	bgt.n	8018aca <__ssvfiscanf_r+0x29a>
 8018a38:	466b      	mov	r3, sp
 8018a3a:	4622      	mov	r2, r4
 8018a3c:	a941      	add	r1, sp, #260	@ 0x104
 8018a3e:	4630      	mov	r0, r6
 8018a40:	f000 fb3e 	bl	80190c0 <_scanf_chars>
 8018a44:	2801      	cmp	r0, #1
 8018a46:	d064      	beq.n	8018b12 <__ssvfiscanf_r+0x2e2>
 8018a48:	2802      	cmp	r0, #2
 8018a4a:	f47f af18 	bne.w	801887e <__ssvfiscanf_r+0x4e>
 8018a4e:	e7c9      	b.n	80189e4 <__ssvfiscanf_r+0x1b4>
 8018a50:	220a      	movs	r2, #10
 8018a52:	e7d7      	b.n	8018a04 <__ssvfiscanf_r+0x1d4>
 8018a54:	4629      	mov	r1, r5
 8018a56:	4640      	mov	r0, r8
 8018a58:	f000 fd8b 	bl	8019572 <__sccl>
 8018a5c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8018a5e:	4605      	mov	r5, r0
 8018a60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018a64:	9341      	str	r3, [sp, #260]	@ 0x104
 8018a66:	2301      	movs	r3, #1
 8018a68:	e7d7      	b.n	8018a1a <__ssvfiscanf_r+0x1ea>
 8018a6a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8018a6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018a70:	9341      	str	r3, [sp, #260]	@ 0x104
 8018a72:	2300      	movs	r3, #0
 8018a74:	e7d1      	b.n	8018a1a <__ssvfiscanf_r+0x1ea>
 8018a76:	2302      	movs	r3, #2
 8018a78:	e7cf      	b.n	8018a1a <__ssvfiscanf_r+0x1ea>
 8018a7a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8018a7c:	06c3      	lsls	r3, r0, #27
 8018a7e:	f53f aefe 	bmi.w	801887e <__ssvfiscanf_r+0x4e>
 8018a82:	9b00      	ldr	r3, [sp, #0]
 8018a84:	07c0      	lsls	r0, r0, #31
 8018a86:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8018a88:	f103 0104 	add.w	r1, r3, #4
 8018a8c:	9100      	str	r1, [sp, #0]
 8018a8e:	681b      	ldr	r3, [r3, #0]
 8018a90:	bf4c      	ite	mi
 8018a92:	801a      	strhmi	r2, [r3, #0]
 8018a94:	601a      	strpl	r2, [r3, #0]
 8018a96:	e6f2      	b.n	801887e <__ssvfiscanf_r+0x4e>
 8018a98:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018a9a:	4621      	mov	r1, r4
 8018a9c:	4630      	mov	r0, r6
 8018a9e:	4798      	blx	r3
 8018aa0:	2800      	cmp	r0, #0
 8018aa2:	d0be      	beq.n	8018a22 <__ssvfiscanf_r+0x1f2>
 8018aa4:	e79e      	b.n	80189e4 <__ssvfiscanf_r+0x1b4>
 8018aa6:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8018aa8:	3201      	adds	r2, #1
 8018aaa:	9245      	str	r2, [sp, #276]	@ 0x114
 8018aac:	6862      	ldr	r2, [r4, #4]
 8018aae:	3a01      	subs	r2, #1
 8018ab0:	2a00      	cmp	r2, #0
 8018ab2:	6062      	str	r2, [r4, #4]
 8018ab4:	dd02      	ble.n	8018abc <__ssvfiscanf_r+0x28c>
 8018ab6:	3301      	adds	r3, #1
 8018ab8:	6023      	str	r3, [r4, #0]
 8018aba:	e7b5      	b.n	8018a28 <__ssvfiscanf_r+0x1f8>
 8018abc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018abe:	4621      	mov	r1, r4
 8018ac0:	4630      	mov	r0, r6
 8018ac2:	4798      	blx	r3
 8018ac4:	2800      	cmp	r0, #0
 8018ac6:	d0af      	beq.n	8018a28 <__ssvfiscanf_r+0x1f8>
 8018ac8:	e78c      	b.n	80189e4 <__ssvfiscanf_r+0x1b4>
 8018aca:	2b04      	cmp	r3, #4
 8018acc:	dc0e      	bgt.n	8018aec <__ssvfiscanf_r+0x2bc>
 8018ace:	466b      	mov	r3, sp
 8018ad0:	4622      	mov	r2, r4
 8018ad2:	a941      	add	r1, sp, #260	@ 0x104
 8018ad4:	4630      	mov	r0, r6
 8018ad6:	f000 fb4d 	bl	8019174 <_scanf_i>
 8018ada:	e7b3      	b.n	8018a44 <__ssvfiscanf_r+0x214>
 8018adc:	08019ee7 	.word	0x08019ee7
 8018ae0:	0801877d 	.word	0x0801877d
 8018ae4:	080187f7 	.word	0x080187f7
 8018ae8:	08019e98 	.word	0x08019e98
 8018aec:	4b0a      	ldr	r3, [pc, #40]	@ (8018b18 <__ssvfiscanf_r+0x2e8>)
 8018aee:	2b00      	cmp	r3, #0
 8018af0:	f43f aec5 	beq.w	801887e <__ssvfiscanf_r+0x4e>
 8018af4:	466b      	mov	r3, sp
 8018af6:	4622      	mov	r2, r4
 8018af8:	a941      	add	r1, sp, #260	@ 0x104
 8018afa:	4630      	mov	r0, r6
 8018afc:	f3af 8000 	nop.w
 8018b00:	e7a0      	b.n	8018a44 <__ssvfiscanf_r+0x214>
 8018b02:	89a3      	ldrh	r3, [r4, #12]
 8018b04:	065b      	lsls	r3, r3, #25
 8018b06:	f53f af71 	bmi.w	80189ec <__ssvfiscanf_r+0x1bc>
 8018b0a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8018b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b12:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8018b14:	e7f9      	b.n	8018b0a <__ssvfiscanf_r+0x2da>
 8018b16:	bf00      	nop
 8018b18:	00000000 	.word	0x00000000

08018b1c <__sfputc_r>:
 8018b1c:	6893      	ldr	r3, [r2, #8]
 8018b1e:	3b01      	subs	r3, #1
 8018b20:	2b00      	cmp	r3, #0
 8018b22:	b410      	push	{r4}
 8018b24:	6093      	str	r3, [r2, #8]
 8018b26:	da08      	bge.n	8018b3a <__sfputc_r+0x1e>
 8018b28:	6994      	ldr	r4, [r2, #24]
 8018b2a:	42a3      	cmp	r3, r4
 8018b2c:	db01      	blt.n	8018b32 <__sfputc_r+0x16>
 8018b2e:	290a      	cmp	r1, #10
 8018b30:	d103      	bne.n	8018b3a <__sfputc_r+0x1e>
 8018b32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018b36:	f7ff bc96 	b.w	8018466 <__swbuf_r>
 8018b3a:	6813      	ldr	r3, [r2, #0]
 8018b3c:	1c58      	adds	r0, r3, #1
 8018b3e:	6010      	str	r0, [r2, #0]
 8018b40:	4608      	mov	r0, r1
 8018b42:	7019      	strb	r1, [r3, #0]
 8018b44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018b48:	4770      	bx	lr

08018b4a <__sfputs_r>:
 8018b4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b4c:	4606      	mov	r6, r0
 8018b4e:	460f      	mov	r7, r1
 8018b50:	4614      	mov	r4, r2
 8018b52:	18d5      	adds	r5, r2, r3
 8018b54:	42ac      	cmp	r4, r5
 8018b56:	d101      	bne.n	8018b5c <__sfputs_r+0x12>
 8018b58:	2000      	movs	r0, #0
 8018b5a:	e007      	b.n	8018b6c <__sfputs_r+0x22>
 8018b5c:	463a      	mov	r2, r7
 8018b5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018b62:	4630      	mov	r0, r6
 8018b64:	f7ff ffda 	bl	8018b1c <__sfputc_r>
 8018b68:	1c43      	adds	r3, r0, #1
 8018b6a:	d1f3      	bne.n	8018b54 <__sfputs_r+0xa>
 8018b6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018b70 <_vfiprintf_r>:
 8018b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b74:	460d      	mov	r5, r1
 8018b76:	b09d      	sub	sp, #116	@ 0x74
 8018b78:	4614      	mov	r4, r2
 8018b7a:	4698      	mov	r8, r3
 8018b7c:	4606      	mov	r6, r0
 8018b7e:	b118      	cbz	r0, 8018b88 <_vfiprintf_r+0x18>
 8018b80:	6a03      	ldr	r3, [r0, #32]
 8018b82:	b90b      	cbnz	r3, 8018b88 <_vfiprintf_r+0x18>
 8018b84:	f7ff fb58 	bl	8018238 <__sinit>
 8018b88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018b8a:	07d9      	lsls	r1, r3, #31
 8018b8c:	d405      	bmi.n	8018b9a <_vfiprintf_r+0x2a>
 8018b8e:	89ab      	ldrh	r3, [r5, #12]
 8018b90:	059a      	lsls	r2, r3, #22
 8018b92:	d402      	bmi.n	8018b9a <_vfiprintf_r+0x2a>
 8018b94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018b96:	f7ff fd98 	bl	80186ca <__retarget_lock_acquire_recursive>
 8018b9a:	89ab      	ldrh	r3, [r5, #12]
 8018b9c:	071b      	lsls	r3, r3, #28
 8018b9e:	d501      	bpl.n	8018ba4 <_vfiprintf_r+0x34>
 8018ba0:	692b      	ldr	r3, [r5, #16]
 8018ba2:	b99b      	cbnz	r3, 8018bcc <_vfiprintf_r+0x5c>
 8018ba4:	4629      	mov	r1, r5
 8018ba6:	4630      	mov	r0, r6
 8018ba8:	f7ff fc9c 	bl	80184e4 <__swsetup_r>
 8018bac:	b170      	cbz	r0, 8018bcc <_vfiprintf_r+0x5c>
 8018bae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018bb0:	07dc      	lsls	r4, r3, #31
 8018bb2:	d504      	bpl.n	8018bbe <_vfiprintf_r+0x4e>
 8018bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8018bb8:	b01d      	add	sp, #116	@ 0x74
 8018bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018bbe:	89ab      	ldrh	r3, [r5, #12]
 8018bc0:	0598      	lsls	r0, r3, #22
 8018bc2:	d4f7      	bmi.n	8018bb4 <_vfiprintf_r+0x44>
 8018bc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018bc6:	f7ff fd81 	bl	80186cc <__retarget_lock_release_recursive>
 8018bca:	e7f3      	b.n	8018bb4 <_vfiprintf_r+0x44>
 8018bcc:	2300      	movs	r3, #0
 8018bce:	f8cd 800c 	str.w	r8, [sp, #12]
 8018bd2:	f04f 0901 	mov.w	r9, #1
 8018bd6:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8018d8c <_vfiprintf_r+0x21c>
 8018bda:	9309      	str	r3, [sp, #36]	@ 0x24
 8018bdc:	2320      	movs	r3, #32
 8018bde:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018be2:	2330      	movs	r3, #48	@ 0x30
 8018be4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018be8:	4623      	mov	r3, r4
 8018bea:	469a      	mov	sl, r3
 8018bec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018bf0:	b10a      	cbz	r2, 8018bf6 <_vfiprintf_r+0x86>
 8018bf2:	2a25      	cmp	r2, #37	@ 0x25
 8018bf4:	d1f9      	bne.n	8018bea <_vfiprintf_r+0x7a>
 8018bf6:	ebba 0b04 	subs.w	fp, sl, r4
 8018bfa:	d00b      	beq.n	8018c14 <_vfiprintf_r+0xa4>
 8018bfc:	465b      	mov	r3, fp
 8018bfe:	4622      	mov	r2, r4
 8018c00:	4629      	mov	r1, r5
 8018c02:	4630      	mov	r0, r6
 8018c04:	f7ff ffa1 	bl	8018b4a <__sfputs_r>
 8018c08:	3001      	adds	r0, #1
 8018c0a:	f000 80a7 	beq.w	8018d5c <_vfiprintf_r+0x1ec>
 8018c0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018c10:	445a      	add	r2, fp
 8018c12:	9209      	str	r2, [sp, #36]	@ 0x24
 8018c14:	f89a 3000 	ldrb.w	r3, [sl]
 8018c18:	2b00      	cmp	r3, #0
 8018c1a:	f000 809f 	beq.w	8018d5c <_vfiprintf_r+0x1ec>
 8018c1e:	2300      	movs	r3, #0
 8018c20:	f04f 32ff 	mov.w	r2, #4294967295
 8018c24:	f10a 0a01 	add.w	sl, sl, #1
 8018c28:	9304      	str	r3, [sp, #16]
 8018c2a:	9307      	str	r3, [sp, #28]
 8018c2c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018c30:	931a      	str	r3, [sp, #104]	@ 0x68
 8018c32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018c36:	4654      	mov	r4, sl
 8018c38:	2205      	movs	r2, #5
 8018c3a:	4854      	ldr	r0, [pc, #336]	@ (8018d8c <_vfiprintf_r+0x21c>)
 8018c3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018c40:	f000 fd2a 	bl	8019698 <memchr>
 8018c44:	9a04      	ldr	r2, [sp, #16]
 8018c46:	b9d8      	cbnz	r0, 8018c80 <_vfiprintf_r+0x110>
 8018c48:	06d1      	lsls	r1, r2, #27
 8018c4a:	bf44      	itt	mi
 8018c4c:	2320      	movmi	r3, #32
 8018c4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018c52:	0713      	lsls	r3, r2, #28
 8018c54:	bf44      	itt	mi
 8018c56:	232b      	movmi	r3, #43	@ 0x2b
 8018c58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018c5c:	f89a 3000 	ldrb.w	r3, [sl]
 8018c60:	2b2a      	cmp	r3, #42	@ 0x2a
 8018c62:	d015      	beq.n	8018c90 <_vfiprintf_r+0x120>
 8018c64:	9a07      	ldr	r2, [sp, #28]
 8018c66:	4654      	mov	r4, sl
 8018c68:	2000      	movs	r0, #0
 8018c6a:	f04f 0c0a 	mov.w	ip, #10
 8018c6e:	4621      	mov	r1, r4
 8018c70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018c74:	3b30      	subs	r3, #48	@ 0x30
 8018c76:	2b09      	cmp	r3, #9
 8018c78:	d94b      	bls.n	8018d12 <_vfiprintf_r+0x1a2>
 8018c7a:	b1b0      	cbz	r0, 8018caa <_vfiprintf_r+0x13a>
 8018c7c:	9207      	str	r2, [sp, #28]
 8018c7e:	e014      	b.n	8018caa <_vfiprintf_r+0x13a>
 8018c80:	eba0 0308 	sub.w	r3, r0, r8
 8018c84:	46a2      	mov	sl, r4
 8018c86:	fa09 f303 	lsl.w	r3, r9, r3
 8018c8a:	4313      	orrs	r3, r2
 8018c8c:	9304      	str	r3, [sp, #16]
 8018c8e:	e7d2      	b.n	8018c36 <_vfiprintf_r+0xc6>
 8018c90:	9b03      	ldr	r3, [sp, #12]
 8018c92:	1d19      	adds	r1, r3, #4
 8018c94:	681b      	ldr	r3, [r3, #0]
 8018c96:	2b00      	cmp	r3, #0
 8018c98:	9103      	str	r1, [sp, #12]
 8018c9a:	bfbb      	ittet	lt
 8018c9c:	425b      	neglt	r3, r3
 8018c9e:	f042 0202 	orrlt.w	r2, r2, #2
 8018ca2:	9307      	strge	r3, [sp, #28]
 8018ca4:	9307      	strlt	r3, [sp, #28]
 8018ca6:	bfb8      	it	lt
 8018ca8:	9204      	strlt	r2, [sp, #16]
 8018caa:	7823      	ldrb	r3, [r4, #0]
 8018cac:	2b2e      	cmp	r3, #46	@ 0x2e
 8018cae:	d10a      	bne.n	8018cc6 <_vfiprintf_r+0x156>
 8018cb0:	7863      	ldrb	r3, [r4, #1]
 8018cb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8018cb4:	d132      	bne.n	8018d1c <_vfiprintf_r+0x1ac>
 8018cb6:	9b03      	ldr	r3, [sp, #12]
 8018cb8:	3402      	adds	r4, #2
 8018cba:	1d1a      	adds	r2, r3, #4
 8018cbc:	681b      	ldr	r3, [r3, #0]
 8018cbe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018cc2:	9203      	str	r2, [sp, #12]
 8018cc4:	9305      	str	r3, [sp, #20]
 8018cc6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8018d9c <_vfiprintf_r+0x22c>
 8018cca:	2203      	movs	r2, #3
 8018ccc:	7821      	ldrb	r1, [r4, #0]
 8018cce:	4650      	mov	r0, sl
 8018cd0:	f000 fce2 	bl	8019698 <memchr>
 8018cd4:	b138      	cbz	r0, 8018ce6 <_vfiprintf_r+0x176>
 8018cd6:	eba0 000a 	sub.w	r0, r0, sl
 8018cda:	2240      	movs	r2, #64	@ 0x40
 8018cdc:	9b04      	ldr	r3, [sp, #16]
 8018cde:	3401      	adds	r4, #1
 8018ce0:	4082      	lsls	r2, r0
 8018ce2:	4313      	orrs	r3, r2
 8018ce4:	9304      	str	r3, [sp, #16]
 8018ce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018cea:	2206      	movs	r2, #6
 8018cec:	4828      	ldr	r0, [pc, #160]	@ (8018d90 <_vfiprintf_r+0x220>)
 8018cee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018cf2:	f000 fcd1 	bl	8019698 <memchr>
 8018cf6:	2800      	cmp	r0, #0
 8018cf8:	d03f      	beq.n	8018d7a <_vfiprintf_r+0x20a>
 8018cfa:	4b26      	ldr	r3, [pc, #152]	@ (8018d94 <_vfiprintf_r+0x224>)
 8018cfc:	bb1b      	cbnz	r3, 8018d46 <_vfiprintf_r+0x1d6>
 8018cfe:	9b03      	ldr	r3, [sp, #12]
 8018d00:	3307      	adds	r3, #7
 8018d02:	f023 0307 	bic.w	r3, r3, #7
 8018d06:	3308      	adds	r3, #8
 8018d08:	9303      	str	r3, [sp, #12]
 8018d0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018d0c:	443b      	add	r3, r7
 8018d0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8018d10:	e76a      	b.n	8018be8 <_vfiprintf_r+0x78>
 8018d12:	fb0c 3202 	mla	r2, ip, r2, r3
 8018d16:	460c      	mov	r4, r1
 8018d18:	2001      	movs	r0, #1
 8018d1a:	e7a8      	b.n	8018c6e <_vfiprintf_r+0xfe>
 8018d1c:	2300      	movs	r3, #0
 8018d1e:	3401      	adds	r4, #1
 8018d20:	f04f 0c0a 	mov.w	ip, #10
 8018d24:	4619      	mov	r1, r3
 8018d26:	9305      	str	r3, [sp, #20]
 8018d28:	4620      	mov	r0, r4
 8018d2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018d2e:	3a30      	subs	r2, #48	@ 0x30
 8018d30:	2a09      	cmp	r2, #9
 8018d32:	d903      	bls.n	8018d3c <_vfiprintf_r+0x1cc>
 8018d34:	2b00      	cmp	r3, #0
 8018d36:	d0c6      	beq.n	8018cc6 <_vfiprintf_r+0x156>
 8018d38:	9105      	str	r1, [sp, #20]
 8018d3a:	e7c4      	b.n	8018cc6 <_vfiprintf_r+0x156>
 8018d3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8018d40:	4604      	mov	r4, r0
 8018d42:	2301      	movs	r3, #1
 8018d44:	e7f0      	b.n	8018d28 <_vfiprintf_r+0x1b8>
 8018d46:	ab03      	add	r3, sp, #12
 8018d48:	462a      	mov	r2, r5
 8018d4a:	a904      	add	r1, sp, #16
 8018d4c:	4630      	mov	r0, r6
 8018d4e:	9300      	str	r3, [sp, #0]
 8018d50:	4b11      	ldr	r3, [pc, #68]	@ (8018d98 <_vfiprintf_r+0x228>)
 8018d52:	f3af 8000 	nop.w
 8018d56:	4607      	mov	r7, r0
 8018d58:	1c78      	adds	r0, r7, #1
 8018d5a:	d1d6      	bne.n	8018d0a <_vfiprintf_r+0x19a>
 8018d5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018d5e:	07d9      	lsls	r1, r3, #31
 8018d60:	d405      	bmi.n	8018d6e <_vfiprintf_r+0x1fe>
 8018d62:	89ab      	ldrh	r3, [r5, #12]
 8018d64:	059a      	lsls	r2, r3, #22
 8018d66:	d402      	bmi.n	8018d6e <_vfiprintf_r+0x1fe>
 8018d68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018d6a:	f7ff fcaf 	bl	80186cc <__retarget_lock_release_recursive>
 8018d6e:	89ab      	ldrh	r3, [r5, #12]
 8018d70:	065b      	lsls	r3, r3, #25
 8018d72:	f53f af1f 	bmi.w	8018bb4 <_vfiprintf_r+0x44>
 8018d76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018d78:	e71e      	b.n	8018bb8 <_vfiprintf_r+0x48>
 8018d7a:	ab03      	add	r3, sp, #12
 8018d7c:	462a      	mov	r2, r5
 8018d7e:	a904      	add	r1, sp, #16
 8018d80:	4630      	mov	r0, r6
 8018d82:	9300      	str	r3, [sp, #0]
 8018d84:	4b04      	ldr	r3, [pc, #16]	@ (8018d98 <_vfiprintf_r+0x228>)
 8018d86:	f000 f87d 	bl	8018e84 <_printf_i>
 8018d8a:	e7e4      	b.n	8018d56 <_vfiprintf_r+0x1e6>
 8018d8c:	08019e9c 	.word	0x08019e9c
 8018d90:	08019ea2 	.word	0x08019ea2
 8018d94:	00000000 	.word	0x00000000
 8018d98:	08018b4b 	.word	0x08018b4b
 8018d9c:	08019e98 	.word	0x08019e98

08018da0 <_printf_common>:
 8018da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018da4:	4616      	mov	r6, r2
 8018da6:	4698      	mov	r8, r3
 8018da8:	688a      	ldr	r2, [r1, #8]
 8018daa:	4607      	mov	r7, r0
 8018dac:	690b      	ldr	r3, [r1, #16]
 8018dae:	460c      	mov	r4, r1
 8018db0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018db4:	4293      	cmp	r3, r2
 8018db6:	bfb8      	it	lt
 8018db8:	4613      	movlt	r3, r2
 8018dba:	6033      	str	r3, [r6, #0]
 8018dbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018dc0:	b10a      	cbz	r2, 8018dc6 <_printf_common+0x26>
 8018dc2:	3301      	adds	r3, #1
 8018dc4:	6033      	str	r3, [r6, #0]
 8018dc6:	6823      	ldr	r3, [r4, #0]
 8018dc8:	0699      	lsls	r1, r3, #26
 8018dca:	bf42      	ittt	mi
 8018dcc:	6833      	ldrmi	r3, [r6, #0]
 8018dce:	3302      	addmi	r3, #2
 8018dd0:	6033      	strmi	r3, [r6, #0]
 8018dd2:	6825      	ldr	r5, [r4, #0]
 8018dd4:	f015 0506 	ands.w	r5, r5, #6
 8018dd8:	d106      	bne.n	8018de8 <_printf_common+0x48>
 8018dda:	f104 0a19 	add.w	sl, r4, #25
 8018dde:	68e3      	ldr	r3, [r4, #12]
 8018de0:	6832      	ldr	r2, [r6, #0]
 8018de2:	1a9b      	subs	r3, r3, r2
 8018de4:	42ab      	cmp	r3, r5
 8018de6:	dc2b      	bgt.n	8018e40 <_printf_common+0xa0>
 8018de8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018dec:	6822      	ldr	r2, [r4, #0]
 8018dee:	3b00      	subs	r3, #0
 8018df0:	bf18      	it	ne
 8018df2:	2301      	movne	r3, #1
 8018df4:	0692      	lsls	r2, r2, #26
 8018df6:	d430      	bmi.n	8018e5a <_printf_common+0xba>
 8018df8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018dfc:	4641      	mov	r1, r8
 8018dfe:	4638      	mov	r0, r7
 8018e00:	47c8      	blx	r9
 8018e02:	3001      	adds	r0, #1
 8018e04:	d023      	beq.n	8018e4e <_printf_common+0xae>
 8018e06:	6823      	ldr	r3, [r4, #0]
 8018e08:	341a      	adds	r4, #26
 8018e0a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8018e0e:	f003 0306 	and.w	r3, r3, #6
 8018e12:	2b04      	cmp	r3, #4
 8018e14:	bf0a      	itet	eq
 8018e16:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8018e1a:	2500      	movne	r5, #0
 8018e1c:	6833      	ldreq	r3, [r6, #0]
 8018e1e:	f04f 0600 	mov.w	r6, #0
 8018e22:	bf08      	it	eq
 8018e24:	1aed      	subeq	r5, r5, r3
 8018e26:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8018e2a:	bf08      	it	eq
 8018e2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018e30:	4293      	cmp	r3, r2
 8018e32:	bfc4      	itt	gt
 8018e34:	1a9b      	subgt	r3, r3, r2
 8018e36:	18ed      	addgt	r5, r5, r3
 8018e38:	42b5      	cmp	r5, r6
 8018e3a:	d11a      	bne.n	8018e72 <_printf_common+0xd2>
 8018e3c:	2000      	movs	r0, #0
 8018e3e:	e008      	b.n	8018e52 <_printf_common+0xb2>
 8018e40:	2301      	movs	r3, #1
 8018e42:	4652      	mov	r2, sl
 8018e44:	4641      	mov	r1, r8
 8018e46:	4638      	mov	r0, r7
 8018e48:	47c8      	blx	r9
 8018e4a:	3001      	adds	r0, #1
 8018e4c:	d103      	bne.n	8018e56 <_printf_common+0xb6>
 8018e4e:	f04f 30ff 	mov.w	r0, #4294967295
 8018e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018e56:	3501      	adds	r5, #1
 8018e58:	e7c1      	b.n	8018dde <_printf_common+0x3e>
 8018e5a:	18e1      	adds	r1, r4, r3
 8018e5c:	1c5a      	adds	r2, r3, #1
 8018e5e:	2030      	movs	r0, #48	@ 0x30
 8018e60:	3302      	adds	r3, #2
 8018e62:	4422      	add	r2, r4
 8018e64:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018e68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018e6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018e70:	e7c2      	b.n	8018df8 <_printf_common+0x58>
 8018e72:	2301      	movs	r3, #1
 8018e74:	4622      	mov	r2, r4
 8018e76:	4641      	mov	r1, r8
 8018e78:	4638      	mov	r0, r7
 8018e7a:	47c8      	blx	r9
 8018e7c:	3001      	adds	r0, #1
 8018e7e:	d0e6      	beq.n	8018e4e <_printf_common+0xae>
 8018e80:	3601      	adds	r6, #1
 8018e82:	e7d9      	b.n	8018e38 <_printf_common+0x98>

08018e84 <_printf_i>:
 8018e84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018e88:	7e0f      	ldrb	r7, [r1, #24]
 8018e8a:	4691      	mov	r9, r2
 8018e8c:	4680      	mov	r8, r0
 8018e8e:	460c      	mov	r4, r1
 8018e90:	2f78      	cmp	r7, #120	@ 0x78
 8018e92:	469a      	mov	sl, r3
 8018e94:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018e96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018e9a:	d807      	bhi.n	8018eac <_printf_i+0x28>
 8018e9c:	2f62      	cmp	r7, #98	@ 0x62
 8018e9e:	d80a      	bhi.n	8018eb6 <_printf_i+0x32>
 8018ea0:	2f00      	cmp	r7, #0
 8018ea2:	f000 80d1 	beq.w	8019048 <_printf_i+0x1c4>
 8018ea6:	2f58      	cmp	r7, #88	@ 0x58
 8018ea8:	f000 80b8 	beq.w	801901c <_printf_i+0x198>
 8018eac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018eb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018eb4:	e03a      	b.n	8018f2c <_printf_i+0xa8>
 8018eb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8018eba:	2b15      	cmp	r3, #21
 8018ebc:	d8f6      	bhi.n	8018eac <_printf_i+0x28>
 8018ebe:	a101      	add	r1, pc, #4	@ (adr r1, 8018ec4 <_printf_i+0x40>)
 8018ec0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018ec4:	08018f1d 	.word	0x08018f1d
 8018ec8:	08018f31 	.word	0x08018f31
 8018ecc:	08018ead 	.word	0x08018ead
 8018ed0:	08018ead 	.word	0x08018ead
 8018ed4:	08018ead 	.word	0x08018ead
 8018ed8:	08018ead 	.word	0x08018ead
 8018edc:	08018f31 	.word	0x08018f31
 8018ee0:	08018ead 	.word	0x08018ead
 8018ee4:	08018ead 	.word	0x08018ead
 8018ee8:	08018ead 	.word	0x08018ead
 8018eec:	08018ead 	.word	0x08018ead
 8018ef0:	0801902f 	.word	0x0801902f
 8018ef4:	08018f5b 	.word	0x08018f5b
 8018ef8:	08018fe9 	.word	0x08018fe9
 8018efc:	08018ead 	.word	0x08018ead
 8018f00:	08018ead 	.word	0x08018ead
 8018f04:	08019051 	.word	0x08019051
 8018f08:	08018ead 	.word	0x08018ead
 8018f0c:	08018f5b 	.word	0x08018f5b
 8018f10:	08018ead 	.word	0x08018ead
 8018f14:	08018ead 	.word	0x08018ead
 8018f18:	08018ff1 	.word	0x08018ff1
 8018f1c:	6833      	ldr	r3, [r6, #0]
 8018f1e:	1d1a      	adds	r2, r3, #4
 8018f20:	681b      	ldr	r3, [r3, #0]
 8018f22:	6032      	str	r2, [r6, #0]
 8018f24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018f28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8018f2c:	2301      	movs	r3, #1
 8018f2e:	e09c      	b.n	801906a <_printf_i+0x1e6>
 8018f30:	6833      	ldr	r3, [r6, #0]
 8018f32:	6820      	ldr	r0, [r4, #0]
 8018f34:	1d19      	adds	r1, r3, #4
 8018f36:	6031      	str	r1, [r6, #0]
 8018f38:	0606      	lsls	r6, r0, #24
 8018f3a:	d501      	bpl.n	8018f40 <_printf_i+0xbc>
 8018f3c:	681d      	ldr	r5, [r3, #0]
 8018f3e:	e003      	b.n	8018f48 <_printf_i+0xc4>
 8018f40:	0645      	lsls	r5, r0, #25
 8018f42:	d5fb      	bpl.n	8018f3c <_printf_i+0xb8>
 8018f44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8018f48:	2d00      	cmp	r5, #0
 8018f4a:	da03      	bge.n	8018f54 <_printf_i+0xd0>
 8018f4c:	232d      	movs	r3, #45	@ 0x2d
 8018f4e:	426d      	negs	r5, r5
 8018f50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018f54:	4858      	ldr	r0, [pc, #352]	@ (80190b8 <_printf_i+0x234>)
 8018f56:	230a      	movs	r3, #10
 8018f58:	e011      	b.n	8018f7e <_printf_i+0xfa>
 8018f5a:	6821      	ldr	r1, [r4, #0]
 8018f5c:	6833      	ldr	r3, [r6, #0]
 8018f5e:	0608      	lsls	r0, r1, #24
 8018f60:	f853 5b04 	ldr.w	r5, [r3], #4
 8018f64:	d402      	bmi.n	8018f6c <_printf_i+0xe8>
 8018f66:	0649      	lsls	r1, r1, #25
 8018f68:	bf48      	it	mi
 8018f6a:	b2ad      	uxthmi	r5, r5
 8018f6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8018f6e:	6033      	str	r3, [r6, #0]
 8018f70:	4851      	ldr	r0, [pc, #324]	@ (80190b8 <_printf_i+0x234>)
 8018f72:	bf14      	ite	ne
 8018f74:	230a      	movne	r3, #10
 8018f76:	2308      	moveq	r3, #8
 8018f78:	2100      	movs	r1, #0
 8018f7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8018f7e:	6866      	ldr	r6, [r4, #4]
 8018f80:	2e00      	cmp	r6, #0
 8018f82:	60a6      	str	r6, [r4, #8]
 8018f84:	db05      	blt.n	8018f92 <_printf_i+0x10e>
 8018f86:	6821      	ldr	r1, [r4, #0]
 8018f88:	432e      	orrs	r6, r5
 8018f8a:	f021 0104 	bic.w	r1, r1, #4
 8018f8e:	6021      	str	r1, [r4, #0]
 8018f90:	d04b      	beq.n	801902a <_printf_i+0x1a6>
 8018f92:	4616      	mov	r6, r2
 8018f94:	fbb5 f1f3 	udiv	r1, r5, r3
 8018f98:	fb03 5711 	mls	r7, r3, r1, r5
 8018f9c:	5dc7      	ldrb	r7, [r0, r7]
 8018f9e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018fa2:	462f      	mov	r7, r5
 8018fa4:	460d      	mov	r5, r1
 8018fa6:	42bb      	cmp	r3, r7
 8018fa8:	d9f4      	bls.n	8018f94 <_printf_i+0x110>
 8018faa:	2b08      	cmp	r3, #8
 8018fac:	d10b      	bne.n	8018fc6 <_printf_i+0x142>
 8018fae:	6823      	ldr	r3, [r4, #0]
 8018fb0:	07df      	lsls	r7, r3, #31
 8018fb2:	d508      	bpl.n	8018fc6 <_printf_i+0x142>
 8018fb4:	6923      	ldr	r3, [r4, #16]
 8018fb6:	6861      	ldr	r1, [r4, #4]
 8018fb8:	4299      	cmp	r1, r3
 8018fba:	bfde      	ittt	le
 8018fbc:	2330      	movle	r3, #48	@ 0x30
 8018fbe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018fc2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018fc6:	1b92      	subs	r2, r2, r6
 8018fc8:	6122      	str	r2, [r4, #16]
 8018fca:	464b      	mov	r3, r9
 8018fcc:	aa03      	add	r2, sp, #12
 8018fce:	4621      	mov	r1, r4
 8018fd0:	4640      	mov	r0, r8
 8018fd2:	f8cd a000 	str.w	sl, [sp]
 8018fd6:	f7ff fee3 	bl	8018da0 <_printf_common>
 8018fda:	3001      	adds	r0, #1
 8018fdc:	d14a      	bne.n	8019074 <_printf_i+0x1f0>
 8018fde:	f04f 30ff 	mov.w	r0, #4294967295
 8018fe2:	b004      	add	sp, #16
 8018fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018fe8:	6823      	ldr	r3, [r4, #0]
 8018fea:	f043 0320 	orr.w	r3, r3, #32
 8018fee:	6023      	str	r3, [r4, #0]
 8018ff0:	2778      	movs	r7, #120	@ 0x78
 8018ff2:	4832      	ldr	r0, [pc, #200]	@ (80190bc <_printf_i+0x238>)
 8018ff4:	6823      	ldr	r3, [r4, #0]
 8018ff6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018ffa:	061f      	lsls	r7, r3, #24
 8018ffc:	6831      	ldr	r1, [r6, #0]
 8018ffe:	f851 5b04 	ldr.w	r5, [r1], #4
 8019002:	d402      	bmi.n	801900a <_printf_i+0x186>
 8019004:	065f      	lsls	r7, r3, #25
 8019006:	bf48      	it	mi
 8019008:	b2ad      	uxthmi	r5, r5
 801900a:	6031      	str	r1, [r6, #0]
 801900c:	07d9      	lsls	r1, r3, #31
 801900e:	bf44      	itt	mi
 8019010:	f043 0320 	orrmi.w	r3, r3, #32
 8019014:	6023      	strmi	r3, [r4, #0]
 8019016:	b11d      	cbz	r5, 8019020 <_printf_i+0x19c>
 8019018:	2310      	movs	r3, #16
 801901a:	e7ad      	b.n	8018f78 <_printf_i+0xf4>
 801901c:	4826      	ldr	r0, [pc, #152]	@ (80190b8 <_printf_i+0x234>)
 801901e:	e7e9      	b.n	8018ff4 <_printf_i+0x170>
 8019020:	6823      	ldr	r3, [r4, #0]
 8019022:	f023 0320 	bic.w	r3, r3, #32
 8019026:	6023      	str	r3, [r4, #0]
 8019028:	e7f6      	b.n	8019018 <_printf_i+0x194>
 801902a:	4616      	mov	r6, r2
 801902c:	e7bd      	b.n	8018faa <_printf_i+0x126>
 801902e:	6833      	ldr	r3, [r6, #0]
 8019030:	6825      	ldr	r5, [r4, #0]
 8019032:	1d18      	adds	r0, r3, #4
 8019034:	6961      	ldr	r1, [r4, #20]
 8019036:	6030      	str	r0, [r6, #0]
 8019038:	062e      	lsls	r6, r5, #24
 801903a:	681b      	ldr	r3, [r3, #0]
 801903c:	d501      	bpl.n	8019042 <_printf_i+0x1be>
 801903e:	6019      	str	r1, [r3, #0]
 8019040:	e002      	b.n	8019048 <_printf_i+0x1c4>
 8019042:	0668      	lsls	r0, r5, #25
 8019044:	d5fb      	bpl.n	801903e <_printf_i+0x1ba>
 8019046:	8019      	strh	r1, [r3, #0]
 8019048:	2300      	movs	r3, #0
 801904a:	4616      	mov	r6, r2
 801904c:	6123      	str	r3, [r4, #16]
 801904e:	e7bc      	b.n	8018fca <_printf_i+0x146>
 8019050:	6833      	ldr	r3, [r6, #0]
 8019052:	2100      	movs	r1, #0
 8019054:	1d1a      	adds	r2, r3, #4
 8019056:	6032      	str	r2, [r6, #0]
 8019058:	681e      	ldr	r6, [r3, #0]
 801905a:	6862      	ldr	r2, [r4, #4]
 801905c:	4630      	mov	r0, r6
 801905e:	f000 fb1b 	bl	8019698 <memchr>
 8019062:	b108      	cbz	r0, 8019068 <_printf_i+0x1e4>
 8019064:	1b80      	subs	r0, r0, r6
 8019066:	6060      	str	r0, [r4, #4]
 8019068:	6863      	ldr	r3, [r4, #4]
 801906a:	6123      	str	r3, [r4, #16]
 801906c:	2300      	movs	r3, #0
 801906e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019072:	e7aa      	b.n	8018fca <_printf_i+0x146>
 8019074:	6923      	ldr	r3, [r4, #16]
 8019076:	4632      	mov	r2, r6
 8019078:	4649      	mov	r1, r9
 801907a:	4640      	mov	r0, r8
 801907c:	47d0      	blx	sl
 801907e:	3001      	adds	r0, #1
 8019080:	d0ad      	beq.n	8018fde <_printf_i+0x15a>
 8019082:	6823      	ldr	r3, [r4, #0]
 8019084:	079b      	lsls	r3, r3, #30
 8019086:	d413      	bmi.n	80190b0 <_printf_i+0x22c>
 8019088:	68e0      	ldr	r0, [r4, #12]
 801908a:	9b03      	ldr	r3, [sp, #12]
 801908c:	4298      	cmp	r0, r3
 801908e:	bfb8      	it	lt
 8019090:	4618      	movlt	r0, r3
 8019092:	e7a6      	b.n	8018fe2 <_printf_i+0x15e>
 8019094:	2301      	movs	r3, #1
 8019096:	4632      	mov	r2, r6
 8019098:	4649      	mov	r1, r9
 801909a:	4640      	mov	r0, r8
 801909c:	47d0      	blx	sl
 801909e:	3001      	adds	r0, #1
 80190a0:	d09d      	beq.n	8018fde <_printf_i+0x15a>
 80190a2:	3501      	adds	r5, #1
 80190a4:	68e3      	ldr	r3, [r4, #12]
 80190a6:	9903      	ldr	r1, [sp, #12]
 80190a8:	1a5b      	subs	r3, r3, r1
 80190aa:	42ab      	cmp	r3, r5
 80190ac:	dcf2      	bgt.n	8019094 <_printf_i+0x210>
 80190ae:	e7eb      	b.n	8019088 <_printf_i+0x204>
 80190b0:	2500      	movs	r5, #0
 80190b2:	f104 0619 	add.w	r6, r4, #25
 80190b6:	e7f5      	b.n	80190a4 <_printf_i+0x220>
 80190b8:	08019ea9 	.word	0x08019ea9
 80190bc:	08019eba 	.word	0x08019eba

080190c0 <_scanf_chars>:
 80190c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80190c4:	4615      	mov	r5, r2
 80190c6:	688a      	ldr	r2, [r1, #8]
 80190c8:	4680      	mov	r8, r0
 80190ca:	460c      	mov	r4, r1
 80190cc:	b932      	cbnz	r2, 80190dc <_scanf_chars+0x1c>
 80190ce:	698a      	ldr	r2, [r1, #24]
 80190d0:	2a00      	cmp	r2, #0
 80190d2:	bf14      	ite	ne
 80190d4:	f04f 32ff 	movne.w	r2, #4294967295
 80190d8:	2201      	moveq	r2, #1
 80190da:	608a      	str	r2, [r1, #8]
 80190dc:	6822      	ldr	r2, [r4, #0]
 80190de:	2700      	movs	r7, #0
 80190e0:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8019170 <_scanf_chars+0xb0>
 80190e4:	06d1      	lsls	r1, r2, #27
 80190e6:	bf5f      	itttt	pl
 80190e8:	681a      	ldrpl	r2, [r3, #0]
 80190ea:	1d11      	addpl	r1, r2, #4
 80190ec:	6019      	strpl	r1, [r3, #0]
 80190ee:	6816      	ldrpl	r6, [r2, #0]
 80190f0:	69a0      	ldr	r0, [r4, #24]
 80190f2:	b188      	cbz	r0, 8019118 <_scanf_chars+0x58>
 80190f4:	2801      	cmp	r0, #1
 80190f6:	d107      	bne.n	8019108 <_scanf_chars+0x48>
 80190f8:	682b      	ldr	r3, [r5, #0]
 80190fa:	781a      	ldrb	r2, [r3, #0]
 80190fc:	6963      	ldr	r3, [r4, #20]
 80190fe:	5c9b      	ldrb	r3, [r3, r2]
 8019100:	b953      	cbnz	r3, 8019118 <_scanf_chars+0x58>
 8019102:	2f00      	cmp	r7, #0
 8019104:	d031      	beq.n	801916a <_scanf_chars+0xaa>
 8019106:	e022      	b.n	801914e <_scanf_chars+0x8e>
 8019108:	2802      	cmp	r0, #2
 801910a:	d120      	bne.n	801914e <_scanf_chars+0x8e>
 801910c:	682b      	ldr	r3, [r5, #0]
 801910e:	781b      	ldrb	r3, [r3, #0]
 8019110:	f819 3003 	ldrb.w	r3, [r9, r3]
 8019114:	071b      	lsls	r3, r3, #28
 8019116:	d41a      	bmi.n	801914e <_scanf_chars+0x8e>
 8019118:	6823      	ldr	r3, [r4, #0]
 801911a:	3701      	adds	r7, #1
 801911c:	06da      	lsls	r2, r3, #27
 801911e:	bf5e      	ittt	pl
 8019120:	682b      	ldrpl	r3, [r5, #0]
 8019122:	781b      	ldrbpl	r3, [r3, #0]
 8019124:	f806 3b01 	strbpl.w	r3, [r6], #1
 8019128:	682a      	ldr	r2, [r5, #0]
 801912a:	686b      	ldr	r3, [r5, #4]
 801912c:	3201      	adds	r2, #1
 801912e:	3b01      	subs	r3, #1
 8019130:	602a      	str	r2, [r5, #0]
 8019132:	68a2      	ldr	r2, [r4, #8]
 8019134:	606b      	str	r3, [r5, #4]
 8019136:	3a01      	subs	r2, #1
 8019138:	60a2      	str	r2, [r4, #8]
 801913a:	b142      	cbz	r2, 801914e <_scanf_chars+0x8e>
 801913c:	2b00      	cmp	r3, #0
 801913e:	dcd7      	bgt.n	80190f0 <_scanf_chars+0x30>
 8019140:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8019144:	4629      	mov	r1, r5
 8019146:	4640      	mov	r0, r8
 8019148:	4798      	blx	r3
 801914a:	2800      	cmp	r0, #0
 801914c:	d0d0      	beq.n	80190f0 <_scanf_chars+0x30>
 801914e:	6823      	ldr	r3, [r4, #0]
 8019150:	f013 0310 	ands.w	r3, r3, #16
 8019154:	d105      	bne.n	8019162 <_scanf_chars+0xa2>
 8019156:	68e2      	ldr	r2, [r4, #12]
 8019158:	3201      	adds	r2, #1
 801915a:	60e2      	str	r2, [r4, #12]
 801915c:	69a2      	ldr	r2, [r4, #24]
 801915e:	b102      	cbz	r2, 8019162 <_scanf_chars+0xa2>
 8019160:	7033      	strb	r3, [r6, #0]
 8019162:	6923      	ldr	r3, [r4, #16]
 8019164:	2000      	movs	r0, #0
 8019166:	443b      	add	r3, r7
 8019168:	6123      	str	r3, [r4, #16]
 801916a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801916e:	bf00      	nop
 8019170:	08019ee7 	.word	0x08019ee7

08019174 <_scanf_i>:
 8019174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019178:	4698      	mov	r8, r3
 801917a:	b087      	sub	sp, #28
 801917c:	4b72      	ldr	r3, [pc, #456]	@ (8019348 <_scanf_i+0x1d4>)
 801917e:	460c      	mov	r4, r1
 8019180:	4682      	mov	sl, r0
 8019182:	4616      	mov	r6, r2
 8019184:	4627      	mov	r7, r4
 8019186:	f04f 0b00 	mov.w	fp, #0
 801918a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801918e:	ab03      	add	r3, sp, #12
 8019190:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019194:	4b6d      	ldr	r3, [pc, #436]	@ (801934c <_scanf_i+0x1d8>)
 8019196:	69a1      	ldr	r1, [r4, #24]
 8019198:	4a6d      	ldr	r2, [pc, #436]	@ (8019350 <_scanf_i+0x1dc>)
 801919a:	2903      	cmp	r1, #3
 801919c:	bf08      	it	eq
 801919e:	461a      	moveq	r2, r3
 80191a0:	68a3      	ldr	r3, [r4, #8]
 80191a2:	9201      	str	r2, [sp, #4]
 80191a4:	1e5a      	subs	r2, r3, #1
 80191a6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80191aa:	bf89      	itett	hi
 80191ac:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80191b0:	f04f 0900 	movls.w	r9, #0
 80191b4:	eb03 0905 	addhi.w	r9, r3, r5
 80191b8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80191bc:	bf88      	it	hi
 80191be:	60a3      	strhi	r3, [r4, #8]
 80191c0:	f857 3b1c 	ldr.w	r3, [r7], #28
 80191c4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80191c8:	463d      	mov	r5, r7
 80191ca:	6023      	str	r3, [r4, #0]
 80191cc:	6831      	ldr	r1, [r6, #0]
 80191ce:	ab03      	add	r3, sp, #12
 80191d0:	2202      	movs	r2, #2
 80191d2:	7809      	ldrb	r1, [r1, #0]
 80191d4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80191d8:	f000 fa5e 	bl	8019698 <memchr>
 80191dc:	b328      	cbz	r0, 801922a <_scanf_i+0xb6>
 80191de:	f1bb 0f01 	cmp.w	fp, #1
 80191e2:	d159      	bne.n	8019298 <_scanf_i+0x124>
 80191e4:	6862      	ldr	r2, [r4, #4]
 80191e6:	b92a      	cbnz	r2, 80191f4 <_scanf_i+0x80>
 80191e8:	6822      	ldr	r2, [r4, #0]
 80191ea:	2108      	movs	r1, #8
 80191ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80191f0:	6061      	str	r1, [r4, #4]
 80191f2:	6022      	str	r2, [r4, #0]
 80191f4:	6822      	ldr	r2, [r4, #0]
 80191f6:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80191fa:	6022      	str	r2, [r4, #0]
 80191fc:	68a2      	ldr	r2, [r4, #8]
 80191fe:	1e51      	subs	r1, r2, #1
 8019200:	60a1      	str	r1, [r4, #8]
 8019202:	b192      	cbz	r2, 801922a <_scanf_i+0xb6>
 8019204:	6832      	ldr	r2, [r6, #0]
 8019206:	1c51      	adds	r1, r2, #1
 8019208:	6031      	str	r1, [r6, #0]
 801920a:	7812      	ldrb	r2, [r2, #0]
 801920c:	f805 2b01 	strb.w	r2, [r5], #1
 8019210:	6872      	ldr	r2, [r6, #4]
 8019212:	3a01      	subs	r2, #1
 8019214:	2a00      	cmp	r2, #0
 8019216:	6072      	str	r2, [r6, #4]
 8019218:	dc07      	bgt.n	801922a <_scanf_i+0xb6>
 801921a:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801921e:	4631      	mov	r1, r6
 8019220:	4650      	mov	r0, sl
 8019222:	4790      	blx	r2
 8019224:	2800      	cmp	r0, #0
 8019226:	f040 8085 	bne.w	8019334 <_scanf_i+0x1c0>
 801922a:	f10b 0b01 	add.w	fp, fp, #1
 801922e:	f1bb 0f03 	cmp.w	fp, #3
 8019232:	d1cb      	bne.n	80191cc <_scanf_i+0x58>
 8019234:	6863      	ldr	r3, [r4, #4]
 8019236:	b90b      	cbnz	r3, 801923c <_scanf_i+0xc8>
 8019238:	230a      	movs	r3, #10
 801923a:	6063      	str	r3, [r4, #4]
 801923c:	6863      	ldr	r3, [r4, #4]
 801923e:	f04f 0b00 	mov.w	fp, #0
 8019242:	4944      	ldr	r1, [pc, #272]	@ (8019354 <_scanf_i+0x1e0>)
 8019244:	6960      	ldr	r0, [r4, #20]
 8019246:	1ac9      	subs	r1, r1, r3
 8019248:	f000 f993 	bl	8019572 <__sccl>
 801924c:	68a3      	ldr	r3, [r4, #8]
 801924e:	6822      	ldr	r2, [r4, #0]
 8019250:	2b00      	cmp	r3, #0
 8019252:	d03d      	beq.n	80192d0 <_scanf_i+0x15c>
 8019254:	6831      	ldr	r1, [r6, #0]
 8019256:	6960      	ldr	r0, [r4, #20]
 8019258:	f891 c000 	ldrb.w	ip, [r1]
 801925c:	f810 000c 	ldrb.w	r0, [r0, ip]
 8019260:	2800      	cmp	r0, #0
 8019262:	d035      	beq.n	80192d0 <_scanf_i+0x15c>
 8019264:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8019268:	d124      	bne.n	80192b4 <_scanf_i+0x140>
 801926a:	0510      	lsls	r0, r2, #20
 801926c:	d522      	bpl.n	80192b4 <_scanf_i+0x140>
 801926e:	f10b 0b01 	add.w	fp, fp, #1
 8019272:	f1b9 0f00 	cmp.w	r9, #0
 8019276:	d003      	beq.n	8019280 <_scanf_i+0x10c>
 8019278:	3301      	adds	r3, #1
 801927a:	f109 39ff 	add.w	r9, r9, #4294967295
 801927e:	60a3      	str	r3, [r4, #8]
 8019280:	6873      	ldr	r3, [r6, #4]
 8019282:	3b01      	subs	r3, #1
 8019284:	2b00      	cmp	r3, #0
 8019286:	6073      	str	r3, [r6, #4]
 8019288:	dd1b      	ble.n	80192c2 <_scanf_i+0x14e>
 801928a:	6833      	ldr	r3, [r6, #0]
 801928c:	3301      	adds	r3, #1
 801928e:	6033      	str	r3, [r6, #0]
 8019290:	68a3      	ldr	r3, [r4, #8]
 8019292:	3b01      	subs	r3, #1
 8019294:	60a3      	str	r3, [r4, #8]
 8019296:	e7d9      	b.n	801924c <_scanf_i+0xd8>
 8019298:	f1bb 0f02 	cmp.w	fp, #2
 801929c:	d1ae      	bne.n	80191fc <_scanf_i+0x88>
 801929e:	6822      	ldr	r2, [r4, #0]
 80192a0:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80192a4:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80192a8:	d1c4      	bne.n	8019234 <_scanf_i+0xc0>
 80192aa:	2110      	movs	r1, #16
 80192ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80192b0:	6061      	str	r1, [r4, #4]
 80192b2:	e7a2      	b.n	80191fa <_scanf_i+0x86>
 80192b4:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80192b8:	6022      	str	r2, [r4, #0]
 80192ba:	780b      	ldrb	r3, [r1, #0]
 80192bc:	f805 3b01 	strb.w	r3, [r5], #1
 80192c0:	e7de      	b.n	8019280 <_scanf_i+0x10c>
 80192c2:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80192c6:	4631      	mov	r1, r6
 80192c8:	4650      	mov	r0, sl
 80192ca:	4798      	blx	r3
 80192cc:	2800      	cmp	r0, #0
 80192ce:	d0df      	beq.n	8019290 <_scanf_i+0x11c>
 80192d0:	6823      	ldr	r3, [r4, #0]
 80192d2:	05d9      	lsls	r1, r3, #23
 80192d4:	d50d      	bpl.n	80192f2 <_scanf_i+0x17e>
 80192d6:	42bd      	cmp	r5, r7
 80192d8:	d909      	bls.n	80192ee <_scanf_i+0x17a>
 80192da:	f105 39ff 	add.w	r9, r5, #4294967295
 80192de:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80192e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80192e6:	4632      	mov	r2, r6
 80192e8:	464d      	mov	r5, r9
 80192ea:	4650      	mov	r0, sl
 80192ec:	4798      	blx	r3
 80192ee:	42bd      	cmp	r5, r7
 80192f0:	d028      	beq.n	8019344 <_scanf_i+0x1d0>
 80192f2:	6822      	ldr	r2, [r4, #0]
 80192f4:	f012 0210 	ands.w	r2, r2, #16
 80192f8:	d113      	bne.n	8019322 <_scanf_i+0x1ae>
 80192fa:	702a      	strb	r2, [r5, #0]
 80192fc:	4639      	mov	r1, r7
 80192fe:	6863      	ldr	r3, [r4, #4]
 8019300:	4650      	mov	r0, sl
 8019302:	9e01      	ldr	r6, [sp, #4]
 8019304:	47b0      	blx	r6
 8019306:	f8d8 3000 	ldr.w	r3, [r8]
 801930a:	6821      	ldr	r1, [r4, #0]
 801930c:	1d1a      	adds	r2, r3, #4
 801930e:	f011 0f20 	tst.w	r1, #32
 8019312:	f8c8 2000 	str.w	r2, [r8]
 8019316:	681b      	ldr	r3, [r3, #0]
 8019318:	d00f      	beq.n	801933a <_scanf_i+0x1c6>
 801931a:	6018      	str	r0, [r3, #0]
 801931c:	68e3      	ldr	r3, [r4, #12]
 801931e:	3301      	adds	r3, #1
 8019320:	60e3      	str	r3, [r4, #12]
 8019322:	1bed      	subs	r5, r5, r7
 8019324:	6923      	ldr	r3, [r4, #16]
 8019326:	2000      	movs	r0, #0
 8019328:	445d      	add	r5, fp
 801932a:	442b      	add	r3, r5
 801932c:	6123      	str	r3, [r4, #16]
 801932e:	b007      	add	sp, #28
 8019330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019334:	f04f 0b00 	mov.w	fp, #0
 8019338:	e7ca      	b.n	80192d0 <_scanf_i+0x15c>
 801933a:	07ca      	lsls	r2, r1, #31
 801933c:	bf4c      	ite	mi
 801933e:	8018      	strhmi	r0, [r3, #0]
 8019340:	6018      	strpl	r0, [r3, #0]
 8019342:	e7eb      	b.n	801931c <_scanf_i+0x1a8>
 8019344:	2001      	movs	r0, #1
 8019346:	e7f2      	b.n	801932e <_scanf_i+0x1ba>
 8019348:	08019da4 	.word	0x08019da4
 801934c:	08019805 	.word	0x08019805
 8019350:	080198e5 	.word	0x080198e5
 8019354:	08019edb 	.word	0x08019edb

08019358 <__sflush_r>:
 8019358:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801935c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019360:	0716      	lsls	r6, r2, #28
 8019362:	4605      	mov	r5, r0
 8019364:	460c      	mov	r4, r1
 8019366:	d454      	bmi.n	8019412 <__sflush_r+0xba>
 8019368:	684b      	ldr	r3, [r1, #4]
 801936a:	2b00      	cmp	r3, #0
 801936c:	dc02      	bgt.n	8019374 <__sflush_r+0x1c>
 801936e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019370:	2b00      	cmp	r3, #0
 8019372:	dd48      	ble.n	8019406 <__sflush_r+0xae>
 8019374:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019376:	2e00      	cmp	r6, #0
 8019378:	d045      	beq.n	8019406 <__sflush_r+0xae>
 801937a:	2300      	movs	r3, #0
 801937c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019380:	682f      	ldr	r7, [r5, #0]
 8019382:	6a21      	ldr	r1, [r4, #32]
 8019384:	602b      	str	r3, [r5, #0]
 8019386:	d030      	beq.n	80193ea <__sflush_r+0x92>
 8019388:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801938a:	89a3      	ldrh	r3, [r4, #12]
 801938c:	0759      	lsls	r1, r3, #29
 801938e:	d505      	bpl.n	801939c <__sflush_r+0x44>
 8019390:	6863      	ldr	r3, [r4, #4]
 8019392:	1ad2      	subs	r2, r2, r3
 8019394:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019396:	b10b      	cbz	r3, 801939c <__sflush_r+0x44>
 8019398:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801939a:	1ad2      	subs	r2, r2, r3
 801939c:	2300      	movs	r3, #0
 801939e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80193a0:	6a21      	ldr	r1, [r4, #32]
 80193a2:	4628      	mov	r0, r5
 80193a4:	47b0      	blx	r6
 80193a6:	1c43      	adds	r3, r0, #1
 80193a8:	89a3      	ldrh	r3, [r4, #12]
 80193aa:	d106      	bne.n	80193ba <__sflush_r+0x62>
 80193ac:	6829      	ldr	r1, [r5, #0]
 80193ae:	291d      	cmp	r1, #29
 80193b0:	d82b      	bhi.n	801940a <__sflush_r+0xb2>
 80193b2:	4a2a      	ldr	r2, [pc, #168]	@ (801945c <__sflush_r+0x104>)
 80193b4:	40ca      	lsrs	r2, r1
 80193b6:	07d6      	lsls	r6, r2, #31
 80193b8:	d527      	bpl.n	801940a <__sflush_r+0xb2>
 80193ba:	2200      	movs	r2, #0
 80193bc:	04d9      	lsls	r1, r3, #19
 80193be:	6062      	str	r2, [r4, #4]
 80193c0:	6922      	ldr	r2, [r4, #16]
 80193c2:	6022      	str	r2, [r4, #0]
 80193c4:	d504      	bpl.n	80193d0 <__sflush_r+0x78>
 80193c6:	1c42      	adds	r2, r0, #1
 80193c8:	d101      	bne.n	80193ce <__sflush_r+0x76>
 80193ca:	682b      	ldr	r3, [r5, #0]
 80193cc:	b903      	cbnz	r3, 80193d0 <__sflush_r+0x78>
 80193ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80193d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80193d2:	602f      	str	r7, [r5, #0]
 80193d4:	b1b9      	cbz	r1, 8019406 <__sflush_r+0xae>
 80193d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80193da:	4299      	cmp	r1, r3
 80193dc:	d002      	beq.n	80193e4 <__sflush_r+0x8c>
 80193de:	4628      	mov	r0, r5
 80193e0:	f7ff f982 	bl	80186e8 <_free_r>
 80193e4:	2300      	movs	r3, #0
 80193e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80193e8:	e00d      	b.n	8019406 <__sflush_r+0xae>
 80193ea:	2301      	movs	r3, #1
 80193ec:	4628      	mov	r0, r5
 80193ee:	47b0      	blx	r6
 80193f0:	4602      	mov	r2, r0
 80193f2:	1c50      	adds	r0, r2, #1
 80193f4:	d1c9      	bne.n	801938a <__sflush_r+0x32>
 80193f6:	682b      	ldr	r3, [r5, #0]
 80193f8:	2b00      	cmp	r3, #0
 80193fa:	d0c6      	beq.n	801938a <__sflush_r+0x32>
 80193fc:	2b1d      	cmp	r3, #29
 80193fe:	d001      	beq.n	8019404 <__sflush_r+0xac>
 8019400:	2b16      	cmp	r3, #22
 8019402:	d11d      	bne.n	8019440 <__sflush_r+0xe8>
 8019404:	602f      	str	r7, [r5, #0]
 8019406:	2000      	movs	r0, #0
 8019408:	e021      	b.n	801944e <__sflush_r+0xf6>
 801940a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801940e:	b21b      	sxth	r3, r3
 8019410:	e01a      	b.n	8019448 <__sflush_r+0xf0>
 8019412:	690f      	ldr	r7, [r1, #16]
 8019414:	2f00      	cmp	r7, #0
 8019416:	d0f6      	beq.n	8019406 <__sflush_r+0xae>
 8019418:	0793      	lsls	r3, r2, #30
 801941a:	680e      	ldr	r6, [r1, #0]
 801941c:	600f      	str	r7, [r1, #0]
 801941e:	bf0c      	ite	eq
 8019420:	694b      	ldreq	r3, [r1, #20]
 8019422:	2300      	movne	r3, #0
 8019424:	eba6 0807 	sub.w	r8, r6, r7
 8019428:	608b      	str	r3, [r1, #8]
 801942a:	f1b8 0f00 	cmp.w	r8, #0
 801942e:	ddea      	ble.n	8019406 <__sflush_r+0xae>
 8019430:	4643      	mov	r3, r8
 8019432:	463a      	mov	r2, r7
 8019434:	6a21      	ldr	r1, [r4, #32]
 8019436:	4628      	mov	r0, r5
 8019438:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801943a:	47b0      	blx	r6
 801943c:	2800      	cmp	r0, #0
 801943e:	dc08      	bgt.n	8019452 <__sflush_r+0xfa>
 8019440:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019444:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019448:	f04f 30ff 	mov.w	r0, #4294967295
 801944c:	81a3      	strh	r3, [r4, #12]
 801944e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019452:	4407      	add	r7, r0
 8019454:	eba8 0800 	sub.w	r8, r8, r0
 8019458:	e7e7      	b.n	801942a <__sflush_r+0xd2>
 801945a:	bf00      	nop
 801945c:	20400001 	.word	0x20400001

08019460 <_fflush_r>:
 8019460:	b538      	push	{r3, r4, r5, lr}
 8019462:	690b      	ldr	r3, [r1, #16]
 8019464:	4605      	mov	r5, r0
 8019466:	460c      	mov	r4, r1
 8019468:	b913      	cbnz	r3, 8019470 <_fflush_r+0x10>
 801946a:	2500      	movs	r5, #0
 801946c:	4628      	mov	r0, r5
 801946e:	bd38      	pop	{r3, r4, r5, pc}
 8019470:	b118      	cbz	r0, 801947a <_fflush_r+0x1a>
 8019472:	6a03      	ldr	r3, [r0, #32]
 8019474:	b90b      	cbnz	r3, 801947a <_fflush_r+0x1a>
 8019476:	f7fe fedf 	bl	8018238 <__sinit>
 801947a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801947e:	2b00      	cmp	r3, #0
 8019480:	d0f3      	beq.n	801946a <_fflush_r+0xa>
 8019482:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019484:	07d0      	lsls	r0, r2, #31
 8019486:	d404      	bmi.n	8019492 <_fflush_r+0x32>
 8019488:	0599      	lsls	r1, r3, #22
 801948a:	d402      	bmi.n	8019492 <_fflush_r+0x32>
 801948c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801948e:	f7ff f91c 	bl	80186ca <__retarget_lock_acquire_recursive>
 8019492:	4628      	mov	r0, r5
 8019494:	4621      	mov	r1, r4
 8019496:	f7ff ff5f 	bl	8019358 <__sflush_r>
 801949a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801949c:	4605      	mov	r5, r0
 801949e:	07da      	lsls	r2, r3, #31
 80194a0:	d4e4      	bmi.n	801946c <_fflush_r+0xc>
 80194a2:	89a3      	ldrh	r3, [r4, #12]
 80194a4:	059b      	lsls	r3, r3, #22
 80194a6:	d4e1      	bmi.n	801946c <_fflush_r+0xc>
 80194a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80194aa:	f7ff f90f 	bl	80186cc <__retarget_lock_release_recursive>
 80194ae:	e7dd      	b.n	801946c <_fflush_r+0xc>

080194b0 <__swhatbuf_r>:
 80194b0:	b570      	push	{r4, r5, r6, lr}
 80194b2:	460c      	mov	r4, r1
 80194b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80194b8:	b096      	sub	sp, #88	@ 0x58
 80194ba:	4615      	mov	r5, r2
 80194bc:	2900      	cmp	r1, #0
 80194be:	461e      	mov	r6, r3
 80194c0:	da0c      	bge.n	80194dc <__swhatbuf_r+0x2c>
 80194c2:	89a3      	ldrh	r3, [r4, #12]
 80194c4:	2100      	movs	r1, #0
 80194c6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80194ca:	bf14      	ite	ne
 80194cc:	2340      	movne	r3, #64	@ 0x40
 80194ce:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80194d2:	2000      	movs	r0, #0
 80194d4:	6031      	str	r1, [r6, #0]
 80194d6:	602b      	str	r3, [r5, #0]
 80194d8:	b016      	add	sp, #88	@ 0x58
 80194da:	bd70      	pop	{r4, r5, r6, pc}
 80194dc:	466a      	mov	r2, sp
 80194de:	f000 f8b9 	bl	8019654 <_fstat_r>
 80194e2:	2800      	cmp	r0, #0
 80194e4:	dbed      	blt.n	80194c2 <__swhatbuf_r+0x12>
 80194e6:	9901      	ldr	r1, [sp, #4]
 80194e8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80194ec:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80194f0:	4259      	negs	r1, r3
 80194f2:	4159      	adcs	r1, r3
 80194f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80194f8:	e7eb      	b.n	80194d2 <__swhatbuf_r+0x22>

080194fa <__smakebuf_r>:
 80194fa:	898b      	ldrh	r3, [r1, #12]
 80194fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80194fe:	079d      	lsls	r5, r3, #30
 8019500:	4606      	mov	r6, r0
 8019502:	460c      	mov	r4, r1
 8019504:	d507      	bpl.n	8019516 <__smakebuf_r+0x1c>
 8019506:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801950a:	6023      	str	r3, [r4, #0]
 801950c:	6123      	str	r3, [r4, #16]
 801950e:	2301      	movs	r3, #1
 8019510:	6163      	str	r3, [r4, #20]
 8019512:	b003      	add	sp, #12
 8019514:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019516:	ab01      	add	r3, sp, #4
 8019518:	466a      	mov	r2, sp
 801951a:	f7ff ffc9 	bl	80194b0 <__swhatbuf_r>
 801951e:	9f00      	ldr	r7, [sp, #0]
 8019520:	4605      	mov	r5, r0
 8019522:	4630      	mov	r0, r6
 8019524:	4639      	mov	r1, r7
 8019526:	f7fe fd6f 	bl	8018008 <_malloc_r>
 801952a:	b948      	cbnz	r0, 8019540 <__smakebuf_r+0x46>
 801952c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019530:	059a      	lsls	r2, r3, #22
 8019532:	d4ee      	bmi.n	8019512 <__smakebuf_r+0x18>
 8019534:	f023 0303 	bic.w	r3, r3, #3
 8019538:	f043 0302 	orr.w	r3, r3, #2
 801953c:	81a3      	strh	r3, [r4, #12]
 801953e:	e7e2      	b.n	8019506 <__smakebuf_r+0xc>
 8019540:	89a3      	ldrh	r3, [r4, #12]
 8019542:	6020      	str	r0, [r4, #0]
 8019544:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019548:	81a3      	strh	r3, [r4, #12]
 801954a:	9b01      	ldr	r3, [sp, #4]
 801954c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8019550:	b15b      	cbz	r3, 801956a <__smakebuf_r+0x70>
 8019552:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019556:	4630      	mov	r0, r6
 8019558:	f000 f88e 	bl	8019678 <_isatty_r>
 801955c:	b128      	cbz	r0, 801956a <__smakebuf_r+0x70>
 801955e:	89a3      	ldrh	r3, [r4, #12]
 8019560:	f023 0303 	bic.w	r3, r3, #3
 8019564:	f043 0301 	orr.w	r3, r3, #1
 8019568:	81a3      	strh	r3, [r4, #12]
 801956a:	89a3      	ldrh	r3, [r4, #12]
 801956c:	431d      	orrs	r5, r3
 801956e:	81a5      	strh	r5, [r4, #12]
 8019570:	e7cf      	b.n	8019512 <__smakebuf_r+0x18>

08019572 <__sccl>:
 8019572:	b570      	push	{r4, r5, r6, lr}
 8019574:	780b      	ldrb	r3, [r1, #0]
 8019576:	4604      	mov	r4, r0
 8019578:	3801      	subs	r0, #1
 801957a:	2b5e      	cmp	r3, #94	@ 0x5e
 801957c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8019580:	bf13      	iteet	ne
 8019582:	1c4a      	addne	r2, r1, #1
 8019584:	1c8a      	addeq	r2, r1, #2
 8019586:	784b      	ldrbeq	r3, [r1, #1]
 8019588:	2100      	movne	r1, #0
 801958a:	bf08      	it	eq
 801958c:	2101      	moveq	r1, #1
 801958e:	f800 1f01 	strb.w	r1, [r0, #1]!
 8019592:	42a8      	cmp	r0, r5
 8019594:	d1fb      	bne.n	801958e <__sccl+0x1c>
 8019596:	b90b      	cbnz	r3, 801959c <__sccl+0x2a>
 8019598:	1e50      	subs	r0, r2, #1
 801959a:	bd70      	pop	{r4, r5, r6, pc}
 801959c:	f081 0101 	eor.w	r1, r1, #1
 80195a0:	4610      	mov	r0, r2
 80195a2:	54e1      	strb	r1, [r4, r3]
 80195a4:	4602      	mov	r2, r0
 80195a6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80195aa:	2d2d      	cmp	r5, #45	@ 0x2d
 80195ac:	d005      	beq.n	80195ba <__sccl+0x48>
 80195ae:	2d5d      	cmp	r5, #93	@ 0x5d
 80195b0:	d016      	beq.n	80195e0 <__sccl+0x6e>
 80195b2:	2d00      	cmp	r5, #0
 80195b4:	d0f1      	beq.n	801959a <__sccl+0x28>
 80195b6:	462b      	mov	r3, r5
 80195b8:	e7f2      	b.n	80195a0 <__sccl+0x2e>
 80195ba:	7846      	ldrb	r6, [r0, #1]
 80195bc:	2e5d      	cmp	r6, #93	@ 0x5d
 80195be:	d0fa      	beq.n	80195b6 <__sccl+0x44>
 80195c0:	42b3      	cmp	r3, r6
 80195c2:	dcf8      	bgt.n	80195b6 <__sccl+0x44>
 80195c4:	3002      	adds	r0, #2
 80195c6:	461a      	mov	r2, r3
 80195c8:	3201      	adds	r2, #1
 80195ca:	4296      	cmp	r6, r2
 80195cc:	54a1      	strb	r1, [r4, r2]
 80195ce:	dcfb      	bgt.n	80195c8 <__sccl+0x56>
 80195d0:	1af2      	subs	r2, r6, r3
 80195d2:	1c5d      	adds	r5, r3, #1
 80195d4:	3a01      	subs	r2, #1
 80195d6:	42b3      	cmp	r3, r6
 80195d8:	bfa8      	it	ge
 80195da:	2200      	movge	r2, #0
 80195dc:	18ab      	adds	r3, r5, r2
 80195de:	e7e1      	b.n	80195a4 <__sccl+0x32>
 80195e0:	4610      	mov	r0, r2
 80195e2:	e7da      	b.n	801959a <__sccl+0x28>

080195e4 <__submore>:
 80195e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80195e8:	460c      	mov	r4, r1
 80195ea:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80195ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80195f0:	4299      	cmp	r1, r3
 80195f2:	d11a      	bne.n	801962a <__submore+0x46>
 80195f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80195f8:	f7fe fd06 	bl	8018008 <_malloc_r>
 80195fc:	b918      	cbnz	r0, 8019606 <__submore+0x22>
 80195fe:	f04f 30ff 	mov.w	r0, #4294967295
 8019602:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019606:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801960a:	6360      	str	r0, [r4, #52]	@ 0x34
 801960c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8019610:	63a3      	str	r3, [r4, #56]	@ 0x38
 8019612:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8019616:	7083      	strb	r3, [r0, #2]
 8019618:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801961c:	7043      	strb	r3, [r0, #1]
 801961e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8019622:	7003      	strb	r3, [r0, #0]
 8019624:	6020      	str	r0, [r4, #0]
 8019626:	2000      	movs	r0, #0
 8019628:	e7eb      	b.n	8019602 <__submore+0x1e>
 801962a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801962c:	0077      	lsls	r7, r6, #1
 801962e:	463a      	mov	r2, r7
 8019630:	f000 f840 	bl	80196b4 <_realloc_r>
 8019634:	4605      	mov	r5, r0
 8019636:	2800      	cmp	r0, #0
 8019638:	d0e1      	beq.n	80195fe <__submore+0x1a>
 801963a:	eb00 0806 	add.w	r8, r0, r6
 801963e:	4601      	mov	r1, r0
 8019640:	4632      	mov	r2, r6
 8019642:	4640      	mov	r0, r8
 8019644:	f7ff f843 	bl	80186ce <memcpy>
 8019648:	f8c4 8000 	str.w	r8, [r4]
 801964c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8019650:	e7e9      	b.n	8019626 <__submore+0x42>
	...

08019654 <_fstat_r>:
 8019654:	b538      	push	{r3, r4, r5, lr}
 8019656:	2300      	movs	r3, #0
 8019658:	4d06      	ldr	r5, [pc, #24]	@ (8019674 <_fstat_r+0x20>)
 801965a:	4604      	mov	r4, r0
 801965c:	4608      	mov	r0, r1
 801965e:	4611      	mov	r1, r2
 8019660:	602b      	str	r3, [r5, #0]
 8019662:	f7e7 fecf 	bl	8001404 <_fstat>
 8019666:	1c43      	adds	r3, r0, #1
 8019668:	d102      	bne.n	8019670 <_fstat_r+0x1c>
 801966a:	682b      	ldr	r3, [r5, #0]
 801966c:	b103      	cbz	r3, 8019670 <_fstat_r+0x1c>
 801966e:	6023      	str	r3, [r4, #0]
 8019670:	bd38      	pop	{r3, r4, r5, pc}
 8019672:	bf00      	nop
 8019674:	20001b98 	.word	0x20001b98

08019678 <_isatty_r>:
 8019678:	b538      	push	{r3, r4, r5, lr}
 801967a:	2300      	movs	r3, #0
 801967c:	4d05      	ldr	r5, [pc, #20]	@ (8019694 <_isatty_r+0x1c>)
 801967e:	4604      	mov	r4, r0
 8019680:	4608      	mov	r0, r1
 8019682:	602b      	str	r3, [r5, #0]
 8019684:	f7e7 fece 	bl	8001424 <_isatty>
 8019688:	1c43      	adds	r3, r0, #1
 801968a:	d102      	bne.n	8019692 <_isatty_r+0x1a>
 801968c:	682b      	ldr	r3, [r5, #0]
 801968e:	b103      	cbz	r3, 8019692 <_isatty_r+0x1a>
 8019690:	6023      	str	r3, [r4, #0]
 8019692:	bd38      	pop	{r3, r4, r5, pc}
 8019694:	20001b98 	.word	0x20001b98

08019698 <memchr>:
 8019698:	b2c9      	uxtb	r1, r1
 801969a:	4603      	mov	r3, r0
 801969c:	4402      	add	r2, r0
 801969e:	b510      	push	{r4, lr}
 80196a0:	4293      	cmp	r3, r2
 80196a2:	4618      	mov	r0, r3
 80196a4:	d101      	bne.n	80196aa <memchr+0x12>
 80196a6:	2000      	movs	r0, #0
 80196a8:	e003      	b.n	80196b2 <memchr+0x1a>
 80196aa:	7804      	ldrb	r4, [r0, #0]
 80196ac:	3301      	adds	r3, #1
 80196ae:	428c      	cmp	r4, r1
 80196b0:	d1f6      	bne.n	80196a0 <memchr+0x8>
 80196b2:	bd10      	pop	{r4, pc}

080196b4 <_realloc_r>:
 80196b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80196b8:	4607      	mov	r7, r0
 80196ba:	4614      	mov	r4, r2
 80196bc:	460d      	mov	r5, r1
 80196be:	b921      	cbnz	r1, 80196ca <_realloc_r+0x16>
 80196c0:	4611      	mov	r1, r2
 80196c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80196c6:	f7fe bc9f 	b.w	8018008 <_malloc_r>
 80196ca:	b92a      	cbnz	r2, 80196d8 <_realloc_r+0x24>
 80196cc:	4625      	mov	r5, r4
 80196ce:	f7ff f80b 	bl	80186e8 <_free_r>
 80196d2:	4628      	mov	r0, r5
 80196d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80196d8:	f000 f906 	bl	80198e8 <_malloc_usable_size_r>
 80196dc:	4284      	cmp	r4, r0
 80196de:	4606      	mov	r6, r0
 80196e0:	d802      	bhi.n	80196e8 <_realloc_r+0x34>
 80196e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80196e6:	d8f4      	bhi.n	80196d2 <_realloc_r+0x1e>
 80196e8:	4621      	mov	r1, r4
 80196ea:	4638      	mov	r0, r7
 80196ec:	f7fe fc8c 	bl	8018008 <_malloc_r>
 80196f0:	4680      	mov	r8, r0
 80196f2:	b908      	cbnz	r0, 80196f8 <_realloc_r+0x44>
 80196f4:	4645      	mov	r5, r8
 80196f6:	e7ec      	b.n	80196d2 <_realloc_r+0x1e>
 80196f8:	42b4      	cmp	r4, r6
 80196fa:	4622      	mov	r2, r4
 80196fc:	4629      	mov	r1, r5
 80196fe:	bf28      	it	cs
 8019700:	4632      	movcs	r2, r6
 8019702:	f7fe ffe4 	bl	80186ce <memcpy>
 8019706:	4629      	mov	r1, r5
 8019708:	4638      	mov	r0, r7
 801970a:	f7fe ffed 	bl	80186e8 <_free_r>
 801970e:	e7f1      	b.n	80196f4 <_realloc_r+0x40>

08019710 <_strtol_l.isra.0>:
 8019710:	2b24      	cmp	r3, #36	@ 0x24
 8019712:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019716:	4686      	mov	lr, r0
 8019718:	4690      	mov	r8, r2
 801971a:	d801      	bhi.n	8019720 <_strtol_l.isra.0+0x10>
 801971c:	2b01      	cmp	r3, #1
 801971e:	d106      	bne.n	801972e <_strtol_l.isra.0+0x1e>
 8019720:	f7fe ffa8 	bl	8018674 <__errno>
 8019724:	2316      	movs	r3, #22
 8019726:	6003      	str	r3, [r0, #0]
 8019728:	2000      	movs	r0, #0
 801972a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801972e:	460d      	mov	r5, r1
 8019730:	4833      	ldr	r0, [pc, #204]	@ (8019800 <_strtol_l.isra.0+0xf0>)
 8019732:	462a      	mov	r2, r5
 8019734:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019738:	5d06      	ldrb	r6, [r0, r4]
 801973a:	f016 0608 	ands.w	r6, r6, #8
 801973e:	d1f8      	bne.n	8019732 <_strtol_l.isra.0+0x22>
 8019740:	2c2d      	cmp	r4, #45	@ 0x2d
 8019742:	d110      	bne.n	8019766 <_strtol_l.isra.0+0x56>
 8019744:	782c      	ldrb	r4, [r5, #0]
 8019746:	2601      	movs	r6, #1
 8019748:	1c95      	adds	r5, r2, #2
 801974a:	f033 0210 	bics.w	r2, r3, #16
 801974e:	d115      	bne.n	801977c <_strtol_l.isra.0+0x6c>
 8019750:	2c30      	cmp	r4, #48	@ 0x30
 8019752:	d10d      	bne.n	8019770 <_strtol_l.isra.0+0x60>
 8019754:	782a      	ldrb	r2, [r5, #0]
 8019756:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801975a:	2a58      	cmp	r2, #88	@ 0x58
 801975c:	d108      	bne.n	8019770 <_strtol_l.isra.0+0x60>
 801975e:	786c      	ldrb	r4, [r5, #1]
 8019760:	3502      	adds	r5, #2
 8019762:	2310      	movs	r3, #16
 8019764:	e00a      	b.n	801977c <_strtol_l.isra.0+0x6c>
 8019766:	2c2b      	cmp	r4, #43	@ 0x2b
 8019768:	bf04      	itt	eq
 801976a:	782c      	ldrbeq	r4, [r5, #0]
 801976c:	1c95      	addeq	r5, r2, #2
 801976e:	e7ec      	b.n	801974a <_strtol_l.isra.0+0x3a>
 8019770:	2b00      	cmp	r3, #0
 8019772:	d1f6      	bne.n	8019762 <_strtol_l.isra.0+0x52>
 8019774:	2c30      	cmp	r4, #48	@ 0x30
 8019776:	bf14      	ite	ne
 8019778:	230a      	movne	r3, #10
 801977a:	2308      	moveq	r3, #8
 801977c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8019780:	2200      	movs	r2, #0
 8019782:	f10c 3cff 	add.w	ip, ip, #4294967295
 8019786:	4610      	mov	r0, r2
 8019788:	fbbc f9f3 	udiv	r9, ip, r3
 801978c:	fb03 ca19 	mls	sl, r3, r9, ip
 8019790:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8019794:	2f09      	cmp	r7, #9
 8019796:	d80f      	bhi.n	80197b8 <_strtol_l.isra.0+0xa8>
 8019798:	463c      	mov	r4, r7
 801979a:	42a3      	cmp	r3, r4
 801979c:	dd1b      	ble.n	80197d6 <_strtol_l.isra.0+0xc6>
 801979e:	1c57      	adds	r7, r2, #1
 80197a0:	d007      	beq.n	80197b2 <_strtol_l.isra.0+0xa2>
 80197a2:	4581      	cmp	r9, r0
 80197a4:	d314      	bcc.n	80197d0 <_strtol_l.isra.0+0xc0>
 80197a6:	d101      	bne.n	80197ac <_strtol_l.isra.0+0x9c>
 80197a8:	45a2      	cmp	sl, r4
 80197aa:	db11      	blt.n	80197d0 <_strtol_l.isra.0+0xc0>
 80197ac:	fb00 4003 	mla	r0, r0, r3, r4
 80197b0:	2201      	movs	r2, #1
 80197b2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80197b6:	e7eb      	b.n	8019790 <_strtol_l.isra.0+0x80>
 80197b8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80197bc:	2f19      	cmp	r7, #25
 80197be:	d801      	bhi.n	80197c4 <_strtol_l.isra.0+0xb4>
 80197c0:	3c37      	subs	r4, #55	@ 0x37
 80197c2:	e7ea      	b.n	801979a <_strtol_l.isra.0+0x8a>
 80197c4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80197c8:	2f19      	cmp	r7, #25
 80197ca:	d804      	bhi.n	80197d6 <_strtol_l.isra.0+0xc6>
 80197cc:	3c57      	subs	r4, #87	@ 0x57
 80197ce:	e7e4      	b.n	801979a <_strtol_l.isra.0+0x8a>
 80197d0:	f04f 32ff 	mov.w	r2, #4294967295
 80197d4:	e7ed      	b.n	80197b2 <_strtol_l.isra.0+0xa2>
 80197d6:	1c53      	adds	r3, r2, #1
 80197d8:	d108      	bne.n	80197ec <_strtol_l.isra.0+0xdc>
 80197da:	2322      	movs	r3, #34	@ 0x22
 80197dc:	4660      	mov	r0, ip
 80197de:	f8ce 3000 	str.w	r3, [lr]
 80197e2:	f1b8 0f00 	cmp.w	r8, #0
 80197e6:	d0a0      	beq.n	801972a <_strtol_l.isra.0+0x1a>
 80197e8:	1e69      	subs	r1, r5, #1
 80197ea:	e006      	b.n	80197fa <_strtol_l.isra.0+0xea>
 80197ec:	b106      	cbz	r6, 80197f0 <_strtol_l.isra.0+0xe0>
 80197ee:	4240      	negs	r0, r0
 80197f0:	f1b8 0f00 	cmp.w	r8, #0
 80197f4:	d099      	beq.n	801972a <_strtol_l.isra.0+0x1a>
 80197f6:	2a00      	cmp	r2, #0
 80197f8:	d1f6      	bne.n	80197e8 <_strtol_l.isra.0+0xd8>
 80197fa:	f8c8 1000 	str.w	r1, [r8]
 80197fe:	e794      	b.n	801972a <_strtol_l.isra.0+0x1a>
 8019800:	08019ee7 	.word	0x08019ee7

08019804 <_strtol_r>:
 8019804:	f7ff bf84 	b.w	8019710 <_strtol_l.isra.0>

08019808 <_strtoul_l.isra.0>:
 8019808:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801980c:	4686      	mov	lr, r0
 801980e:	460d      	mov	r5, r1
 8019810:	4e33      	ldr	r6, [pc, #204]	@ (80198e0 <_strtoul_l.isra.0+0xd8>)
 8019812:	4628      	mov	r0, r5
 8019814:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019818:	5d37      	ldrb	r7, [r6, r4]
 801981a:	f017 0708 	ands.w	r7, r7, #8
 801981e:	d1f8      	bne.n	8019812 <_strtoul_l.isra.0+0xa>
 8019820:	2c2d      	cmp	r4, #45	@ 0x2d
 8019822:	d110      	bne.n	8019846 <_strtoul_l.isra.0+0x3e>
 8019824:	782c      	ldrb	r4, [r5, #0]
 8019826:	2701      	movs	r7, #1
 8019828:	1c85      	adds	r5, r0, #2
 801982a:	f033 0010 	bics.w	r0, r3, #16
 801982e:	d115      	bne.n	801985c <_strtoul_l.isra.0+0x54>
 8019830:	2c30      	cmp	r4, #48	@ 0x30
 8019832:	d10d      	bne.n	8019850 <_strtoul_l.isra.0+0x48>
 8019834:	7828      	ldrb	r0, [r5, #0]
 8019836:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801983a:	2858      	cmp	r0, #88	@ 0x58
 801983c:	d108      	bne.n	8019850 <_strtoul_l.isra.0+0x48>
 801983e:	786c      	ldrb	r4, [r5, #1]
 8019840:	3502      	adds	r5, #2
 8019842:	2310      	movs	r3, #16
 8019844:	e00a      	b.n	801985c <_strtoul_l.isra.0+0x54>
 8019846:	2c2b      	cmp	r4, #43	@ 0x2b
 8019848:	bf04      	itt	eq
 801984a:	782c      	ldrbeq	r4, [r5, #0]
 801984c:	1c85      	addeq	r5, r0, #2
 801984e:	e7ec      	b.n	801982a <_strtoul_l.isra.0+0x22>
 8019850:	2b00      	cmp	r3, #0
 8019852:	d1f6      	bne.n	8019842 <_strtoul_l.isra.0+0x3a>
 8019854:	2c30      	cmp	r4, #48	@ 0x30
 8019856:	bf14      	ite	ne
 8019858:	230a      	movne	r3, #10
 801985a:	2308      	moveq	r3, #8
 801985c:	f04f 38ff 	mov.w	r8, #4294967295
 8019860:	2600      	movs	r6, #0
 8019862:	fbb8 f8f3 	udiv	r8, r8, r3
 8019866:	fb03 f908 	mul.w	r9, r3, r8
 801986a:	4630      	mov	r0, r6
 801986c:	ea6f 0909 	mvn.w	r9, r9
 8019870:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8019874:	f1bc 0f09 	cmp.w	ip, #9
 8019878:	d810      	bhi.n	801989c <_strtoul_l.isra.0+0x94>
 801987a:	4664      	mov	r4, ip
 801987c:	42a3      	cmp	r3, r4
 801987e:	dd1e      	ble.n	80198be <_strtoul_l.isra.0+0xb6>
 8019880:	f1b6 3fff 	cmp.w	r6, #4294967295
 8019884:	d007      	beq.n	8019896 <_strtoul_l.isra.0+0x8e>
 8019886:	4580      	cmp	r8, r0
 8019888:	d316      	bcc.n	80198b8 <_strtoul_l.isra.0+0xb0>
 801988a:	d101      	bne.n	8019890 <_strtoul_l.isra.0+0x88>
 801988c:	45a1      	cmp	r9, r4
 801988e:	db13      	blt.n	80198b8 <_strtoul_l.isra.0+0xb0>
 8019890:	fb00 4003 	mla	r0, r0, r3, r4
 8019894:	2601      	movs	r6, #1
 8019896:	f815 4b01 	ldrb.w	r4, [r5], #1
 801989a:	e7e9      	b.n	8019870 <_strtoul_l.isra.0+0x68>
 801989c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80198a0:	f1bc 0f19 	cmp.w	ip, #25
 80198a4:	d801      	bhi.n	80198aa <_strtoul_l.isra.0+0xa2>
 80198a6:	3c37      	subs	r4, #55	@ 0x37
 80198a8:	e7e8      	b.n	801987c <_strtoul_l.isra.0+0x74>
 80198aa:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80198ae:	f1bc 0f19 	cmp.w	ip, #25
 80198b2:	d804      	bhi.n	80198be <_strtoul_l.isra.0+0xb6>
 80198b4:	3c57      	subs	r4, #87	@ 0x57
 80198b6:	e7e1      	b.n	801987c <_strtoul_l.isra.0+0x74>
 80198b8:	f04f 36ff 	mov.w	r6, #4294967295
 80198bc:	e7eb      	b.n	8019896 <_strtoul_l.isra.0+0x8e>
 80198be:	1c73      	adds	r3, r6, #1
 80198c0:	d106      	bne.n	80198d0 <_strtoul_l.isra.0+0xc8>
 80198c2:	2322      	movs	r3, #34	@ 0x22
 80198c4:	4630      	mov	r0, r6
 80198c6:	f8ce 3000 	str.w	r3, [lr]
 80198ca:	b932      	cbnz	r2, 80198da <_strtoul_l.isra.0+0xd2>
 80198cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80198d0:	b107      	cbz	r7, 80198d4 <_strtoul_l.isra.0+0xcc>
 80198d2:	4240      	negs	r0, r0
 80198d4:	2a00      	cmp	r2, #0
 80198d6:	d0f9      	beq.n	80198cc <_strtoul_l.isra.0+0xc4>
 80198d8:	b106      	cbz	r6, 80198dc <_strtoul_l.isra.0+0xd4>
 80198da:	1e69      	subs	r1, r5, #1
 80198dc:	6011      	str	r1, [r2, #0]
 80198de:	e7f5      	b.n	80198cc <_strtoul_l.isra.0+0xc4>
 80198e0:	08019ee7 	.word	0x08019ee7

080198e4 <_strtoul_r>:
 80198e4:	f7ff bf90 	b.w	8019808 <_strtoul_l.isra.0>

080198e8 <_malloc_usable_size_r>:
 80198e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80198ec:	1f18      	subs	r0, r3, #4
 80198ee:	2b00      	cmp	r3, #0
 80198f0:	bfbc      	itt	lt
 80198f2:	580b      	ldrlt	r3, [r1, r0]
 80198f4:	18c0      	addlt	r0, r0, r3
 80198f6:	4770      	bx	lr

080198f8 <_init>:
 80198f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80198fa:	bf00      	nop
 80198fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80198fe:	bc08      	pop	{r3}
 8019900:	469e      	mov	lr, r3
 8019902:	4770      	bx	lr

08019904 <_fini>:
 8019904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019906:	bf00      	nop
 8019908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801990a:	bc08      	pop	{r3}
 801990c:	469e      	mov	lr, r3
 801990e:	4770      	bx	lr
