===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4915 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2968 ( 15.4%)    0.2968 ( 19.9%)  FIR Parser
    1.3188 ( 68.5%)    0.8858 ( 59.4%)  'firrtl.circuit' Pipeline
    0.0417 (  2.2%)    0.0417 (  2.8%)    CreateSiFiveMetadata
    0.1498 (  7.8%)    0.0808 (  5.4%)    'firrtl.module' Pipeline
    0.1328 (  6.9%)    0.0714 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0170 (  0.9%)    0.0094 (  0.6%)      LowerCHIRRTL
    0.0164 (  0.9%)    0.0164 (  1.1%)    InferWidths
    0.0625 (  3.2%)    0.0625 (  4.2%)    InferResets
    0.0023 (  0.1%)    0.0023 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0030 (  0.2%)    0.0030 (  0.2%)    PrefixModules
    0.1102 (  5.7%)    0.1102 (  7.4%)    LowerFIRRTLTypes
    0.7365 ( 38.3%)    0.3725 ( 25.0%)    'firrtl.module' Pipeline
    0.0991 (  5.2%)    0.0549 (  3.7%)      ExpandWhens
    0.6373 ( 33.1%)    0.3197 ( 21.4%)      Canonicalizer
    0.0266 (  1.4%)    0.0266 (  1.8%)    Inliner
    0.0351 (  1.8%)    0.0351 (  2.4%)    IMConstProp
    0.0006 (  0.0%)    0.0006 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1366 (  7.1%)    0.1366 (  9.2%)    'firrtl.module' Pipeline
    0.1366 (  7.1%)    0.1366 (  9.2%)      Canonicalizer
    0.1015 (  5.3%)    0.1015 (  6.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1137 (  5.9%)    0.1137 (  7.6%)  'hw.module' Pipeline
    0.0015 (  0.1%)    0.0015 (  0.1%)    HWCleanup
    0.0329 (  1.7%)    0.0329 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0781 (  4.1%)    0.0781 (  5.2%)    Canonicalizer
    0.0012 (  0.1%)    0.0012 (  0.1%)    HWLegalizeModules
    0.0089 (  0.5%)    0.0089 (  0.6%)  HWLegalizeNames
    0.0199 (  1.0%)    0.0199 (  1.3%)  'hw.module' Pipeline
    0.0199 (  1.0%)    0.0199 (  1.3%)    PrettifyVerilog
    0.0634 (  3.3%)    0.0634 (  4.2%)  ExportVerilog emission
    0.0014 (  0.1%)    0.0014 (  0.1%)  Rest
    1.9245 (100.0%)    1.4915 (100.0%)  Total

{
  totalTime: 1.505,
  maxMemory: 70111232
}
