{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518446301957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518446301963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 09:38:21 2018 " "Processing started: Mon Feb 12 09:38:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518446301963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446301963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rpds17 -c rpds17 " "Command: quartus_sta rpds17 -c rpds17" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446301963 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1518446302341 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "up3_pll 16 " "Ignored 16 assignments for entity \"up3_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity up3_pll -sip up3_pll.sip -library lib_up3_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity up3_pll -sip up3_pll.sip -library lib_up3_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1518446304471 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity up3_pll -sip up3_pll.sip -library lib_up3_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity up3_pll -sip up3_pll.sip -library lib_up3_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1518446304471 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity up3_pll -sip up3_pll.sip -library lib_up3_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity up3_pll -sip up3_pll.sip -library lib_up3_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1518446304471 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446304471 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "up3_pll_0002 317 " "Ignored 317 assignments for entity \"up3_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446304471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446305020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446305020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446305077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446305078 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518446306553 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306553 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306706 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/unsaved_cpu.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/unsaved_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 46 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_break:the_unsaved_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at unsaved_cpu.sdc(46): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_break:the_unsaved_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 46 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at unsaved_cpu.sdc(46): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446306739 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 47 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at unsaved_cpu.sdc(47): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 47 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at unsaved_cpu.sdc(47): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$unsaved_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$unsaved_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446306740 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 48 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at unsaved_cpu.sdc(48): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 48 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at unsaved_cpu.sdc(48): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446306742 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306742 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 49 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at unsaved_cpu.sdc(49): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 49 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at unsaved_cpu.sdc(49): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446306744 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 50 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_ocimem:the_unsaved_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at unsaved_cpu.sdc(50): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_ocimem:the_unsaved_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446306746 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306746 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 51 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(51): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 51 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(51): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$unsaved_cpu_jtag_sr*    -to *\$unsaved_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$unsaved_cpu_jtag_sr*    -to *\$unsaved_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446306752 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306752 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 52 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(52): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$unsaved_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$unsaved_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446306755 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 53 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(53): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$unsaved_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$unsaved_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446306758 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306758 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306763 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/nios32_cpu.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/nios32_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306772 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios32_cpu.sdc 48 *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios32_cpu.sdc(48): *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios32_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios32_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446306777 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios32_cpu.sdc 49 *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios32_cpu.sdc(49): *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios32_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios32_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518446306785 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306785 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] clk_clk " "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518446306844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446306844 "|rpds17|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446307004 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446307253 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518446307263 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446307263 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1518446307263 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518446307280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.411 " "Worst-case setup slack is 11.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.411               0.000 altera_reserved_tck  " "   11.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446307330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 altera_reserved_tck  " "    0.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446307340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.338 " "Worst-case recovery slack is 14.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.338               0.000 altera_reserved_tck  " "   14.338               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446307347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.894 " "Worst-case removal slack is 0.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 altera_reserved_tck  " "    0.894               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446307353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.684 " "Worst-case minimum pulse width slack is 15.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.684               0.000 altera_reserved_tck  " "   15.684               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446307357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446307357 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446307391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446307391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446307391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446307391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446307391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.060 ns " "Worst Case Available Settling Time: 62.060 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446307391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446307391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446307391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446307391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446307391 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446307391 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446307391 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518446307397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446307452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446313469 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] clk_clk " "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518446313794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446313794 "|rpds17|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446314014 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518446314020 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446314020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.442 " "Worst-case setup slack is 11.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.442               0.000 altera_reserved_tck  " "   11.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446314049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 altera_reserved_tck  " "    0.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446314059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.456 " "Worst-case recovery slack is 14.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.456               0.000 altera_reserved_tck  " "   14.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446314065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.782 " "Worst-case removal slack is 0.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.782               0.000 altera_reserved_tck  " "    0.782               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446314072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.715 " "Worst-case minimum pulse width slack is 15.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.715               0.000 altera_reserved_tck  " "   15.715               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446314075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446314075 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446314102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446314102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446314102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446314102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446314102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.117 ns " "Worst Case Available Settling Time: 62.117 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446314102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446314102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446314102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446314102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446314102 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446314102 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446314102 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518446314108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446314406 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446320603 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] clk_clk " "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518446320894 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446320894 "|rpds17|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321083 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518446321089 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.158 " "Worst-case setup slack is 14.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.158               0.000 altera_reserved_tck  " "   14.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 altera_reserved_tck  " "    0.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.681 " "Worst-case recovery slack is 15.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.681               0.000 altera_reserved_tck  " "   15.681               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.334 " "Worst-case removal slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 altera_reserved_tck  " "    0.334               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.727 " "Worst-case minimum pulse width slack is 15.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.727               0.000 altera_reserved_tck  " "   15.727               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321128 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.840 ns " "Worst Case Available Settling Time: 63.840 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321154 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321154 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518446321159 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] clk_clk " "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518446321574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321574 "|rpds17|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321768 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518446321775 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.407 " "Worst-case setup slack is 14.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.407               0.000 altera_reserved_tck  " "   14.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.013 " "Worst-case hold slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 altera_reserved_tck  " "    0.013               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.821 " "Worst-case recovery slack is 15.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.821               0.000 altera_reserved_tck  " "   15.821               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.278 " "Worst-case removal slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 altera_reserved_tck  " "    0.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.760 " "Worst-case minimum pulse width slack is 15.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.760               0.000 altera_reserved_tck  " "   15.760               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518446321812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321812 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.044 ns " "Worst Case Available Settling Time: 64.044 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518446321839 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446321839 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446323923 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446323926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 49 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1172 " "Peak virtual memory: 1172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518446324041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 09:38:44 2018 " "Processing ended: Mon Feb 12 09:38:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518446324041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518446324041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518446324041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518446324041 ""}
