// Seed: 2335446691
module module_0 (
    input wor id_0
);
  wire \id_2 ;
endmodule
program module_1 (
    input  wor  id_0,
    output wire id_1,
    input  wire id_2
    , id_4
);
  assign id_1 = id_0;
  wire id_5;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  wire id_6;
endprogram
module module_2 #(
    parameter id_1 = 32'd10,
    parameter id_3 = 32'd5,
    parameter id_4 = 32'd1
) (
    _id_1,
    id_2[1'b0 : id_1||id_1==id_3],
    _id_3,
    _id_4[1'b0 : id_4]
);
  inout logic [7:0] _id_4;
  output wire _id_3;
  inout logic [7:0] id_2;
  input wire _id_1;
  wire id_5;
  wire id_6;
endmodule
module module_3 #(
    parameter id_0  = 32'd34,
    parameter id_10 = 32'd47,
    parameter id_18 = 32'd25,
    parameter id_19 = 32'd83,
    parameter id_3  = 32'd61
) (
    output supply0 _id_0,
    output wand id_1,
    output tri1 id_2,
    output wor _id_3,
    input tri0 id_4,
    output supply0 id_5[id_0 : id_3  !=  1 'b0],
    input uwire id_6,
    input tri1 id_7,
    output logic id_8,
    input wand id_9
    , id_14,
    input tri _id_10,
    input supply1 id_11,
    output wor id_12
);
  wire [id_10 : 1] id_15;
  logic id_16;
  assign id_16 = -1'b0;
  if (1) logic [7:0][(  -1  -  1 'd0 ) : 1] id_17;
  wire _id_18;
  always_comb id_8 <= id_11;
  parameter id_19 = (1) == 1;
  logic [7:0][id_18] id_20;
  localparam id_21 = -1;
  wire id_22, id_23;
  module_2 modCall_1 (
      id_19,
      id_17,
      id_19,
      id_19
  );
  assign id_8 = -1 ? id_15 : id_17[id_19];
endmodule
