\hypertarget{group___r_c_c___a_h_b___clock___enable___disable}{}\section{R\+CC A\+HB Clock Enable Disable}
\label{group___r_c_c___a_h_b___clock___enable___disable}\index{R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}}


Enable or disable the A\+HB peripheral clock.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}\label{group___r_c_c___a_h_b___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B\+E\+NR \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga8909660b884f126ab1476daac7999619}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+G\+P\+I\+O\+A\+EN}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}\label{group___r_c_c___a_h_b___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B\+E\+NR \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gab7995351a5b0545e8cd86a228d97dcec}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+G\+P\+I\+O\+B\+EN}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}\label{group___r_c_c___a_h_b___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B\+E\+NR \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga7e5c4504b7adbb13372e7536123a756b}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+G\+P\+I\+O\+C\+EN}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}\label{group___r_c_c___a_h_b___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B\+E\+NR \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga9c0de1cc7b72b07f81bce3597a63dc39}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+G\+P\+I\+O\+F\+EN}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}\label{group___r_c_c___a_h_b___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B\+E\+NR \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+C\+R\+C\+EN}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}\label{group___r_c_c___a_h_b___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B\+E\+NR \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+D\+M\+A1\+EN}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga429ce8eecde9788d3daf85226b5c171b}\label{group___r_c_c___a_h_b___clock___enable___disable_ga429ce8eecde9788d3daf85226b5c171b}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B\+E\+NR \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+S\+R\+A\+M\+EN}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga3ecbf76738d7f2b8deb65847614f7574}\label{group___r_c_c___a_h_b___clock___enable___disable_ga3ecbf76738d7f2b8deb65847614f7574}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B\+E\+NR \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+EN}))
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Enable or disable the A\+HB peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}\label{group___r_c_c___a_h_b___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}} 
\index{R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\_AHBENR\_CRCEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\_AHBENR\_CRCEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}\label{group___r_c_c___a_h_b___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}} 
\index{R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\_AHBENR\_DMA1EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\_AHBENR\_DMA1EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga17a2870f308b7ccc5aba84d963484bac}\label{group___r_c_c___a_h_b___clock___enable___disable_ga17a2870f308b7ccc5aba84d963484bac}} 
\index{R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_FLITF\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\_AHBENR\_FLITFEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\_AHBENR\_FLITFEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}\label{group___r_c_c___a_h_b___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}} 
\index{R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_ga8909660b884f126ab1476daac7999619}{RCC\_AHBENR\_GPIOAEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga8909660b884f126ab1476daac7999619}{RCC\_AHBENR\_GPIOAEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}\label{group___r_c_c___a_h_b___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}} 
\index{R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_gab7995351a5b0545e8cd86a228d97dcec}{RCC\_AHBENR\_GPIOBEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gab7995351a5b0545e8cd86a228d97dcec}{RCC\_AHBENR\_GPIOBEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}\label{group___r_c_c___a_h_b___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}} 
\index{R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_ga7e5c4504b7adbb13372e7536123a756b}{RCC\_AHBENR\_GPIOCEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga7e5c4504b7adbb13372e7536123a756b}{RCC\_AHBENR\_GPIOCEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}\label{group___r_c_c___a_h_b___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}} 
\index{R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_ga9c0de1cc7b72b07f81bce3597a63dc39}{RCC\_AHBENR\_GPIOFEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga9c0de1cc7b72b07f81bce3597a63dc39}{RCC\_AHBENR\_GPIOFEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga93ba92ddc3fa1efc4d840a19795b6888}\label{group___r_c_c___a_h_b___clock___enable___disable_ga93ba92ddc3fa1efc4d840a19795b6888}} 
\index{R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C A\+H\+B Clock Enable Disable@{R\+C\+C A\+H\+B Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_SRAM\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\_AHBENR\_SRAMEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\_AHBENR\_SRAMEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
