

================================================================
== Vivado HLS Report for 'operator_int_mul3'
================================================================
* Date:           Wed Aug 29 09:58:47 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        int_mul
* Solution:       mul3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     1.785|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_mul3_chunk_fu_80   |lut_mul3_chunk  |    2|    2|    2|    2|   none  |
        |grp_lut_mul3_chunk_fu_101  |lut_mul3_chunk  |    2|    2|    2|    2|   none  |
        |grp_lut_mul3_chunk_fu_122  |lut_mul3_chunk  |    2|    2|    2|    2|   none  |
        |grp_lut_mul3_chunk_fu_143  |lut_mul3_chunk  |    2|    2|    2|    2|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     158|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     104|     128|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      63|
|Register         |        -|      -|     137|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     241|     349|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+----+----+
    |          Instance         |     Module     | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+----------------+---------+-------+----+----+
    |grp_lut_mul3_chunk_fu_80   |lut_mul3_chunk  |        0|      0|  26|  32|
    |grp_lut_mul3_chunk_fu_101  |lut_mul3_chunk  |        0|      0|  26|  32|
    |grp_lut_mul3_chunk_fu_122  |lut_mul3_chunk  |        0|      0|  26|  32|
    |grp_lut_mul3_chunk_fu_143  |lut_mul3_chunk  |        0|      0|  26|  32|
    +---------------------------+----------------+---------+-------+----+----+
    |Total                      |                |        0|      0| 104| 128|
    +---------------------------+----------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_return                        |     +    |      0|  0|  39|          32|          32|
    |tmp1_fu_256_p2                   |     +    |      0|  0|  34|          27|          27|
    |tmp2_fu_299_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_285_p2                    |     +    |      0|  0|  34|          27|          27|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   6|           1|           1|
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|   6|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 158|         120|         120|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  33|          6|    1|          6|
    |grp_lut_mul3_chunk_fu_101_d_V  |  15|          3|    6|         18|
    |grp_lut_mul3_chunk_fu_80_d_V   |  15|          3|    6|         18|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  63|         12|   13|         42|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |chunk_24_29_V_reg_348                   |   8|   0|    8|          0|
    |grp_lut_mul3_chunk_fu_101_ap_start_reg  |   1|   0|    1|          0|
    |grp_lut_mul3_chunk_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |grp_lut_mul3_chunk_fu_143_ap_start_reg  |   1|   0|    1|          0|
    |grp_lut_mul3_chunk_fu_80_ap_start_reg   |   1|   0|    1|          0|
    |p_Result_1_i_reg_323                    |   6|   0|    6|          0|
    |p_Result_2_i_reg_328                    |   6|   0|    6|          0|
    |p_Result_3_i_reg_333                    |   6|   0|    6|          0|
    |p_Result_4_i_reg_338                    |   2|   0|    2|          0|
    |p_Result_i_reg_318                      |   6|   0|    6|          0|
    |reg_164                                 |   8|   0|    8|          0|
    |reg_168                                 |   8|   0|    8|          0|
    |this_assign_5_i_reg_343                 |   2|   0|    6|          4|
    |tmp1_reg_353                            |  15|   0|   27|         12|
    |tmp2_reg_368                            |  32|   0|   32|          0|
    |tmp_1_reg_313                           |   6|   0|    6|          0|
    |tmp_2_reg_358                           |   2|   0|    2|          0|
    |tmp_reg_363                             |  21|   0|   27|          6|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 137|   0|  159|         22|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_int_mul3 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_int_mul3 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_int_mul3 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_int_mul3 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_int_mul3 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_int_mul3 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_int_mul3 | return value |
|in_r       |  in |   32|   ap_none  |        in_r       |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_r) nounwind"   --->   Operation 6 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %in_read to i6" [test.cpp:38->test.cpp:48]   --->   Operation 7 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %in_read, i32 6, i32 11) nounwind" [test.cpp:39->test.cpp:48]   --->   Operation 8 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_1_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %in_read, i32 12, i32 17) nounwind" [test.cpp:40->test.cpp:48]   --->   Operation 9 'partselect' 'p_Result_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (1.33ns)   --->   "%chunk_12_17_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_1_i) nounwind" [test.cpp:40->test.cpp:48]   --->   Operation 10 'call' 'chunk_12_17_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_2_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %in_read, i32 18, i32 23) nounwind" [test.cpp:41->test.cpp:48]   --->   Operation 11 'partselect' 'p_Result_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.33ns)   --->   "%chunk_18_23_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_2_i) nounwind" [test.cpp:41->test.cpp:48]   --->   Operation 12 'call' 'chunk_18_23_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_3_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %in_read, i32 24, i32 29) nounwind" [test.cpp:42->test.cpp:48]   --->   Operation 13 'partselect' 'p_Result_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_4_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 31, i32 30) nounwind" [test.cpp:43->test.cpp:48]   --->   Operation 14 'partselect' 'p_Result_4_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 15 [2/2] (1.33ns)   --->   "%chunk_0_5_V = call fastcc i8 @lut_mul3_chunk(i6 %tmp_1) nounwind" [test.cpp:38->test.cpp:48]   --->   Operation 15 'call' 'chunk_0_5_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [2/2] (1.33ns)   --->   "%chunk_6_11_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_i) nounwind" [test.cpp:39->test.cpp:48]   --->   Operation 16 'call' 'chunk_6_11_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/2] (1.33ns)   --->   "%chunk_12_17_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_1_i) nounwind" [test.cpp:40->test.cpp:48]   --->   Operation 17 'call' 'chunk_12_17_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/2] (1.33ns)   --->   "%chunk_18_23_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_2_i) nounwind" [test.cpp:41->test.cpp:48]   --->   Operation 18 'call' 'chunk_18_23_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [2/2] (1.33ns)   --->   "%chunk_24_29_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_3_i) nounwind" [test.cpp:42->test.cpp:48]   --->   Operation 19 'call' 'chunk_24_29_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%this_assign_5_i = zext i2 %p_Result_4_i to i6" [test.cpp:43->test.cpp:48]   --->   Operation 20 'zext' 'this_assign_5_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.33ns)   --->   "%chunk_30_31_V = call fastcc i8 @lut_mul3_chunk(i6 %this_assign_5_i) nounwind" [test.cpp:43->test.cpp:48]   --->   Operation 21 'call' 'chunk_30_31_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.67>
ST_3 : Operation 22 [1/2] (1.33ns)   --->   "%chunk_0_5_V = call fastcc i8 @lut_mul3_chunk(i6 %tmp_1) nounwind" [test.cpp:38->test.cpp:48]   --->   Operation 22 'call' 'chunk_0_5_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/2] (1.33ns)   --->   "%chunk_6_11_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_i) nounwind" [test.cpp:39->test.cpp:48]   --->   Operation 23 'call' 'chunk_6_11_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/2] (1.33ns)   --->   "%chunk_24_29_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_3_i) nounwind" [test.cpp:42->test.cpp:48]   --->   Operation 24 'call' 'chunk_24_29_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/2] (1.33ns)   --->   "%chunk_30_31_V = call fastcc i8 @lut_mul3_chunk(i6 %this_assign_5_i) nounwind" [test.cpp:43->test.cpp:48]   --->   Operation 25 'call' 'chunk_30_31_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%r_V_1 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %chunk_12_17_V, i12 0)" [test.cpp:44->test.cpp:48]   --->   Operation 26 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_1_cast = zext i20 %r_V_1 to i27" [test.cpp:44->test.cpp:48]   --->   Operation 27 'zext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%r_V_2 = call i26 @_ssdm_op_BitConcatenate.i26.i8.i18(i8 %chunk_18_23_V, i18 0)" [test.cpp:44->test.cpp:48]   --->   Operation 28 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%r_V_2_cast = zext i26 %r_V_2 to i27" [test.cpp:44->test.cpp:48]   --->   Operation 29 'zext' 'r_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.67ns)   --->   "%tmp1 = add i27 %r_V_2_cast, %r_V_1_cast" [test.cpp:44->test.cpp:48]   --->   Operation 30 'add' 'tmp1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i8 %chunk_30_31_V to i2" [test.cpp:43->test.cpp:48]   --->   Operation 31 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%r_V = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %chunk_6_11_V, i6 0)" [test.cpp:44->test.cpp:48]   --->   Operation 32 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%r_V_cast = zext i14 %r_V to i27" [test.cpp:44->test.cpp:48]   --->   Operation 33 'zext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%r_V_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %chunk_24_29_V, i24 0)" [test.cpp:44->test.cpp:48]   --->   Operation 34 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.69ns)   --->   "%tmp = add i27 %r_V_cast, %tmp1" [test.cpp:44->test.cpp:48]   --->   Operation 35 'add' 'tmp' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp3 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i22.i8(i2 %tmp_2, i22 0, i8 %chunk_0_5_V)" [test.cpp:44->test.cpp:48]   --->   Operation 36 'bitconcatenate' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.78ns)   --->   "%tmp2 = add i32 %r_V_3, %tmp3" [test.cpp:44->test.cpp:48]   --->   Operation 37 'add' 'tmp2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.78>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in_r) nounwind, !map !92"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !98"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @operator_int_mul3_st) nounwind"   --->   Operation 40 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_cast = zext i27 %tmp to i32" [test.cpp:44->test.cpp:48]   --->   Operation 41 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.78ns)   --->   "%agg_result_V_i = add i32 %tmp_cast, %tmp2" [test.cpp:44->test.cpp:48]   --->   Operation 42 'add' 'agg_result_V_i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "ret i32 %agg_result_V_i" [test.cpp:48]   --->   Operation 43 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read         (read          ) [ 000000]
tmp_1           (trunc         ) [ 001100]
p_Result_i      (partselect    ) [ 001100]
p_Result_1_i    (partselect    ) [ 001000]
p_Result_2_i    (partselect    ) [ 001000]
p_Result_3_i    (partselect    ) [ 001100]
p_Result_4_i    (partselect    ) [ 001000]
chunk_12_17_V   (call          ) [ 000100]
chunk_18_23_V   (call          ) [ 000100]
this_assign_5_i (zext          ) [ 000100]
chunk_0_5_V     (call          ) [ 000010]
chunk_6_11_V    (call          ) [ 000010]
chunk_24_29_V   (call          ) [ 000010]
chunk_30_31_V   (call          ) [ 000000]
r_V_1           (bitconcatenate) [ 000000]
r_V_1_cast      (zext          ) [ 000000]
r_V_2           (bitconcatenate) [ 000000]
r_V_2_cast      (zext          ) [ 000000]
tmp1            (add           ) [ 000010]
tmp_2           (trunc         ) [ 000010]
r_V             (bitconcatenate) [ 000000]
r_V_cast        (zext          ) [ 000000]
r_V_3           (bitconcatenate) [ 000000]
tmp             (add           ) [ 000001]
tmp3            (bitconcatenate) [ 000000]
tmp2            (add           ) [ 000001]
StgValue_38     (specbitsmap   ) [ 000000]
StgValue_39     (specbitsmap   ) [ 000000]
StgValue_40     (spectopmodule ) [ 000000]
tmp_cast        (zext          ) [ 000000]
agg_result_V_i  (add           ) [ 000000]
StgValue_43     (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="q0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="q1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="q6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="q7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_mul3_chunk"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i8.i12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i8.i18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i22.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_int_mul3_st"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="in_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_lut_mul3_chunk_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="0" index="3" bw="1" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="0" index="5" bw="1" slack="0"/>
<pin id="87" dir="0" index="6" bw="1" slack="0"/>
<pin id="88" dir="0" index="7" bw="1" slack="0"/>
<pin id="89" dir="0" index="8" bw="1" slack="0"/>
<pin id="90" dir="0" index="9" bw="1" slack="0"/>
<pin id="91" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="chunk_12_17_V/1 chunk_0_5_V/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_lut_mul3_chunk_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="6" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="0" index="3" bw="1" slack="0"/>
<pin id="106" dir="0" index="4" bw="1" slack="0"/>
<pin id="107" dir="0" index="5" bw="1" slack="0"/>
<pin id="108" dir="0" index="6" bw="1" slack="0"/>
<pin id="109" dir="0" index="7" bw="1" slack="0"/>
<pin id="110" dir="0" index="8" bw="1" slack="0"/>
<pin id="111" dir="0" index="9" bw="1" slack="0"/>
<pin id="112" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="chunk_18_23_V/1 chunk_6_11_V/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_lut_mul3_chunk_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="6" slack="1"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="0" index="3" bw="1" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="1" slack="0"/>
<pin id="129" dir="0" index="6" bw="1" slack="0"/>
<pin id="130" dir="0" index="7" bw="1" slack="0"/>
<pin id="131" dir="0" index="8" bw="1" slack="0"/>
<pin id="132" dir="0" index="9" bw="1" slack="0"/>
<pin id="133" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="chunk_24_29_V/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_lut_mul3_chunk_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="2" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="0" index="3" bw="1" slack="0"/>
<pin id="148" dir="0" index="4" bw="1" slack="0"/>
<pin id="149" dir="0" index="5" bw="1" slack="0"/>
<pin id="150" dir="0" index="6" bw="1" slack="0"/>
<pin id="151" dir="0" index="7" bw="1" slack="0"/>
<pin id="152" dir="0" index="8" bw="1" slack="0"/>
<pin id="153" dir="0" index="9" bw="1" slack="0"/>
<pin id="154" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="chunk_30_31_V/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="1"/>
<pin id="166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="chunk_12_17_V chunk_0_5_V "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="chunk_18_23_V chunk_6_11_V "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Result_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="0" index="3" bw="5" slack="0"/>
<pin id="181" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Result_1_i_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="0" index="3" bw="6" slack="0"/>
<pin id="191" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_i/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_Result_2_i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_i/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_Result_3_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="0"/>
<pin id="213" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_i/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Result_4_i_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="0" index="3" bw="6" slack="0"/>
<pin id="223" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="this_assign_5_i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="1"/>
<pin id="230" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="this_assign_5_i/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="r_V_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="20" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="1"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="r_V_1_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="20" slack="0"/>
<pin id="242" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_cast/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="r_V_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="26" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="1"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="r_V_2_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="26" slack="0"/>
<pin id="254" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_cast/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="26" slack="0"/>
<pin id="258" dir="0" index="1" bw="20" slack="0"/>
<pin id="259" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="r_V_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="1"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="r_V_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="0"/>
<pin id="276" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="r_V_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="1"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_3/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="14" slack="0"/>
<pin id="287" dir="0" index="1" bw="27" slack="1"/>
<pin id="288" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="2" slack="1"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="0" index="3" bw="8" slack="1"/>
<pin id="295" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="27" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="agg_result_V_i_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="27" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V_i/5 "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="1"/>
<pin id="315" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_Result_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="1"/>
<pin id="320" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i "/>
</bind>
</comp>

<comp id="323" class="1005" name="p_Result_1_i_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="1"/>
<pin id="325" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_i "/>
</bind>
</comp>

<comp id="328" class="1005" name="p_Result_2_i_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="1"/>
<pin id="330" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2_i "/>
</bind>
</comp>

<comp id="333" class="1005" name="p_Result_3_i_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="1"/>
<pin id="335" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3_i "/>
</bind>
</comp>

<comp id="338" class="1005" name="p_Result_4_i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="1"/>
<pin id="340" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4_i "/>
</bind>
</comp>

<comp id="343" class="1005" name="this_assign_5_i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="1"/>
<pin id="345" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_assign_5_i "/>
</bind>
</comp>

<comp id="348" class="1005" name="chunk_24_29_V_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="chunk_24_29_V "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="27" slack="1"/>
<pin id="355" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="1"/>
<pin id="360" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="27" slack="1"/>
<pin id="365" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp2_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="80" pin=8"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="80" pin=9"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="101" pin=4"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="101" pin=5"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="101" pin=6"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="101" pin=7"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="101" pin=8"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="101" pin=9"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="122" pin=8"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="122" pin=9"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="143" pin=4"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="143" pin=5"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="143" pin=6"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="143" pin=7"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="143" pin=8"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="143" pin=9"/></net>

<net id="167"><net_src comp="80" pin="10"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="101" pin="10"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="74" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="74" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="74" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="196"><net_src comp="186" pin="4"/><net_sink comp="80" pin=1"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="74" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="207"><net_src comp="197" pin="4"/><net_sink comp="101" pin=1"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="74" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="74" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="164" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="168" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="240" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="143" pin="10"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="168" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="60" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="274" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="62" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="298"><net_src comp="164" pin="1"/><net_sink comp="290" pin=3"/></net>

<net id="303"><net_src comp="278" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="290" pin="4"/><net_sink comp="299" pin=1"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="172" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="321"><net_src comp="176" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="326"><net_src comp="186" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="331"><net_src comp="197" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="336"><net_src comp="208" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="341"><net_src comp="218" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="346"><net_src comp="228" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="351"><net_src comp="122" pin="10"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="356"><net_src comp="256" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="361"><net_src comp="262" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="366"><net_src comp="285" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="371"><net_src comp="299" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="308" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_int_mul3 : in_r | {1 }
	Port: operator_int_mul3 : q0 | {1 2 3 }
	Port: operator_int_mul3 : q1 | {1 2 3 }
	Port: operator_int_mul3 : q2 | {1 2 3 }
	Port: operator_int_mul3 : q3 | {1 2 3 }
	Port: operator_int_mul3 : q4 | {1 2 3 }
	Port: operator_int_mul3 : q5 | {1 2 3 }
	Port: operator_int_mul3 : q6 | {1 2 3 }
	Port: operator_int_mul3 : q7 | {1 2 3 }
  - Chain level:
	State 1
		chunk_12_17_V : 1
		chunk_18_23_V : 1
	State 2
		chunk_30_31_V : 1
	State 3
		r_V_1_cast : 1
		r_V_2_cast : 1
		tmp1 : 2
		tmp_2 : 1
	State 4
		r_V_cast : 1
		tmp : 2
		tmp2 : 1
	State 5
		agg_result_V_i : 1
		StgValue_43 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |  grp_lut_mul3_chunk_fu_80 |  8.488  |    48   |    72   |
|   call   | grp_lut_mul3_chunk_fu_101 |  8.488  |    48   |    72   |
|          | grp_lut_mul3_chunk_fu_122 |  8.488  |    48   |    72   |
|          | grp_lut_mul3_chunk_fu_143 |  8.488  |    48   |    72   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp1_fu_256        |    0    |    0    |    33   |
|    add   |         tmp_fu_285        |    0    |    0    |    34   |
|          |        tmp2_fu_299        |    0    |    0    |    39   |
|          |   agg_result_V_i_fu_308   |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|   read   |     in_read_read_fu_74    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |        tmp_1_fu_172       |    0    |    0    |    0    |
|          |        tmp_2_fu_262       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_i_fu_176     |    0    |    0    |    0    |
|          |    p_Result_1_i_fu_186    |    0    |    0    |    0    |
|partselect|    p_Result_2_i_fu_197    |    0    |    0    |    0    |
|          |    p_Result_3_i_fu_208    |    0    |    0    |    0    |
|          |    p_Result_4_i_fu_218    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   this_assign_5_i_fu_228  |    0    |    0    |    0    |
|          |     r_V_1_cast_fu_240     |    0    |    0    |    0    |
|   zext   |     r_V_2_cast_fu_252     |    0    |    0    |    0    |
|          |      r_V_cast_fu_274      |    0    |    0    |    0    |
|          |      tmp_cast_fu_305      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        r_V_1_fu_232       |    0    |    0    |    0    |
|          |        r_V_2_fu_244       |    0    |    0    |    0    |
|bitconcatenate|         r_V_fu_266        |    0    |    0    |    0    |
|          |        r_V_3_fu_278       |    0    |    0    |    0    |
|          |        tmp3_fu_290        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  33.952 |   192   |   433   |
|----------|---------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| q3 |    0   |    1   |    1   |
| q4 |    0   |    1   |    1   |
| q5 |    0   |    1   |    1   |
| q6 |    0   |    1   |    1   |
| q7 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    8   |    8   |
+----+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| chunk_24_29_V_reg_348 |    8   |
|  p_Result_1_i_reg_323 |    6   |
|  p_Result_2_i_reg_328 |    6   |
|  p_Result_3_i_reg_333 |    6   |
|  p_Result_4_i_reg_338 |    2   |
|   p_Result_i_reg_318  |    6   |
|        reg_164        |    8   |
|        reg_168        |    8   |
|this_assign_5_i_reg_343|    6   |
|      tmp1_reg_353     |   27   |
|      tmp2_reg_368     |   32   |
|     tmp_1_reg_313     |    6   |
|     tmp_2_reg_358     |    2   |
|      tmp_reg_363      |   27   |
+-----------------------+--------+
|         Total         |   150  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|  grp_lut_mul3_chunk_fu_80 |  p1  |   3  |   6  |   18   ||    15   |
| grp_lut_mul3_chunk_fu_101 |  p1  |   3  |   6  |   18   ||    15   |
| grp_lut_mul3_chunk_fu_143 |  p1  |   2  |   2  |    4   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   40   ||   3.32  ||    39   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   33   |   192  |   433  |
|   Memory  |    0   |    -   |    8   |    8   |
|Multiplexer|    -   |    3   |    -   |   39   |
|  Register |    -   |    -   |   150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   37   |   350  |   480  |
+-----------+--------+--------+--------+--------+
