{"vcs1":{"timestamp_begin":1738063171.856419509, "rt":0.24, "ut":0.11, "st":0.08}}
{"vcselab":{"timestamp_begin":1738063172.170241855, "rt":0.26, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1738063172.479212483, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738063171.627495830}
{"VCS_COMP_START_TIME": 1738063171.627495830}
{"VCS_COMP_END_TIME": 1738063172.693174242}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150356}}
